
ectoskeleton.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016528  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015d8  080167f8  080167f8  000177f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017dd0  08017dd0  00018dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   0000000c  08017dd8  08017dd8  00018dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000008  08017de4  08017de4  00018de4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e8  24000000  08017dec  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000fb48  240001e8  08017fd4  000191e8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  2400fd30  08017fd4  00019d30  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000191e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00072748  00000000  00000000  00019216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000b35f  00000000  00000000  0008b95e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 00029af8  00000000  00000000  00096cbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00003218  00000000  00000000  000c07b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00002b0b  00000000  00000000  000c39d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000465fc  00000000  00000000  000c64db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00061e79  00000000  00000000  0010cad7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00192f62  00000000  00000000  0016e950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000076  00000000  00000000  003018b2  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000aa08  00000000  00000000  00301928  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000005b  00000000  00000000  0030c330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000067ad  00000000  00000000  0030c38b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000980  00000000  00000000  00312b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001e8 	.word	0x240001e8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	080167e0 	.word	0x080167e0

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001ec 	.word	0x240001ec
 800030c:	080167e0 	.word	0x080167e0

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80006ec:	b510      	push	{r4, lr}
 80006ee:	b08c      	sub	sp, #48	@ 0x30

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006f0:	2400      	movs	r4, #0
 80006f2:	9409      	str	r4, [sp, #36]	@ 0x24
 80006f4:	940a      	str	r4, [sp, #40]	@ 0x28
 80006f6:	940b      	str	r4, [sp, #44]	@ 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 80006f8:	2224      	movs	r2, #36	@ 0x24
 80006fa:	4621      	mov	r1, r4
 80006fc:	4668      	mov	r0, sp
 80006fe:	f013 fc79 	bl	8013ff4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000702:	4820      	ldr	r0, [pc, #128]	@ (8000784 <MX_ADC1_Init+0x98>)
 8000704:	4b20      	ldr	r3, [pc, #128]	@ (8000788 <MX_ADC1_Init+0x9c>)
 8000706:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000708:	6044      	str	r4, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800070a:	6084      	str	r4, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800070c:	6104      	str	r4, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800070e:	2304      	movs	r3, #4
 8000710:	6143      	str	r3, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000712:	7604      	strb	r4, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000714:	7644      	strb	r4, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000716:	2301      	movs	r3, #1
 8000718:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 800071a:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 800071e:	6243      	str	r3, [r0, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000720:	6284      	str	r4, [r0, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000722:	62c4      	str	r4, [r0, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000724:	2203      	movs	r2, #3
 8000726:	6302      	str	r2, [r0, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000728:	63c4      	str	r4, [r0, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800072a:	6404      	str	r4, [r0, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 800072c:	f880 4044 	strb.w	r4, [r0, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000730:	6483      	str	r3, [r0, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000732:	f002 fca9 	bl	8003088 <HAL_ADC_Init>
 8000736:	b9d8      	cbnz	r0, 8000770 <MX_ADC1_Init+0x84>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000738:	2300      	movs	r3, #0
 800073a:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800073c:	a909      	add	r1, sp, #36	@ 0x24
 800073e:	4811      	ldr	r0, [pc, #68]	@ (8000784 <MX_ADC1_Init+0x98>)
 8000740:	f002 fe0a 	bl	8003358 <HAL_ADCEx_MultiModeConfigChannel>
 8000744:	b9b8      	cbnz	r0, 8000776 <MX_ADC1_Init+0x8a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000746:	4b11      	ldr	r3, [pc, #68]	@ (800078c <MX_ADC1_Init+0xa0>)
 8000748:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800074a:	2306      	movs	r3, #6
 800074c:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800074e:	2300      	movs	r3, #0
 8000750:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000752:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000756:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000758:	2204      	movs	r2, #4
 800075a:	9204      	str	r2, [sp, #16]
  sConfig.Offset = 0;
 800075c:	9305      	str	r3, [sp, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800075e:	f88d 3021 	strb.w	r3, [sp, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000762:	4669      	mov	r1, sp
 8000764:	4807      	ldr	r0, [pc, #28]	@ (8000784 <MX_ADC1_Init+0x98>)
 8000766:	f001 fff9 	bl	800275c <HAL_ADC_ConfigChannel>
 800076a:	b938      	cbnz	r0, 800077c <MX_ADC1_Init+0x90>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800076c:	b00c      	add	sp, #48	@ 0x30
 800076e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000770:	f000 fcfe 	bl	8001170 <Error_Handler>
 8000774:	e7e0      	b.n	8000738 <MX_ADC1_Init+0x4c>
    Error_Handler();
 8000776:	f000 fcfb 	bl	8001170 <Error_Handler>
 800077a:	e7e4      	b.n	8000746 <MX_ADC1_Init+0x5a>
    Error_Handler();
 800077c:	f000 fcf8 	bl	8001170 <Error_Handler>
}
 8000780:	e7f4      	b.n	800076c <MX_ADC1_Init+0x80>
 8000782:	bf00      	nop
 8000784:	2400027c 	.word	0x2400027c
 8000788:	40022000 	.word	0x40022000
 800078c:	43210000 	.word	0x43210000

08000790 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	b0b7      	sub	sp, #220	@ 0xdc
 8000794:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000796:	2100      	movs	r1, #0
 8000798:	9131      	str	r1, [sp, #196]	@ 0xc4
 800079a:	9132      	str	r1, [sp, #200]	@ 0xc8
 800079c:	9133      	str	r1, [sp, #204]	@ 0xcc
 800079e:	9134      	str	r1, [sp, #208]	@ 0xd0
 80007a0:	9135      	str	r1, [sp, #212]	@ 0xd4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007a2:	22b8      	movs	r2, #184	@ 0xb8
 80007a4:	a802      	add	r0, sp, #8
 80007a6:	f013 fc25 	bl	8013ff4 <memset>
  if(adcHandle->Instance==ADC1)
 80007aa:	6822      	ldr	r2, [r4, #0]
 80007ac:	4b2d      	ldr	r3, [pc, #180]	@ (8000864 <HAL_ADC_MspInit+0xd4>)
 80007ae:	429a      	cmp	r2, r3
 80007b0:	d001      	beq.n	80007b6 <HAL_ADC_MspInit+0x26>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007b2:	b037      	add	sp, #220	@ 0xdc
 80007b4:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80007b6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80007ba:	2300      	movs	r3, #0
 80007bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 3;
 80007c0:	2303      	movs	r3, #3
 80007c2:	9304      	str	r3, [sp, #16]
    PeriphClkInitStruct.PLL2.PLL2N = 15;
 80007c4:	230f      	movs	r3, #15
 80007c6:	9305      	str	r3, [sp, #20]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80007c8:	2302      	movs	r3, #2
 80007ca:	9306      	str	r3, [sp, #24]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80007cc:	9307      	str	r3, [sp, #28]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80007ce:	9308      	str	r3, [sp, #32]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80007d0:	23c0      	movs	r3, #192	@ 0xc0
 80007d2:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007d4:	a802      	add	r0, sp, #8
 80007d6:	f006 fca1 	bl	800711c <HAL_RCCEx_PeriphCLKConfig>
 80007da:	2800      	cmp	r0, #0
 80007dc:	d13c      	bne.n	8000858 <HAL_ADC_MspInit+0xc8>
    __HAL_RCC_ADC12_CLK_ENABLE();
 80007de:	4b22      	ldr	r3, [pc, #136]	@ (8000868 <HAL_ADC_MspInit+0xd8>)
 80007e0:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80007e4:	f042 0220 	orr.w	r2, r2, #32
 80007e8:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 80007ec:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80007f0:	f002 0220 	and.w	r2, r2, #32
 80007f4:	9200      	str	r2, [sp, #0]
 80007f6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80007fc:	f042 0201 	orr.w	r2, r2, #1
 8000800:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000804:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000808:	f003 0301 	and.w	r3, r3, #1
 800080c:	9301      	str	r3, [sp, #4]
 800080e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000810:	2301      	movs	r3, #1
 8000812:	9331      	str	r3, [sp, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000814:	2303      	movs	r3, #3
 8000816:	9332      	str	r3, [sp, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2500      	movs	r5, #0
 800081a:	9533      	str	r5, [sp, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081c:	a931      	add	r1, sp, #196	@ 0xc4
 800081e:	4813      	ldr	r0, [pc, #76]	@ (800086c <HAL_ADC_MspInit+0xdc>)
 8000820:	f005 f842 	bl	80058a8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream5;
 8000824:	4812      	ldr	r0, [pc, #72]	@ (8000870 <HAL_ADC_MspInit+0xe0>)
 8000826:	4b13      	ldr	r3, [pc, #76]	@ (8000874 <HAL_ADC_MspInit+0xe4>)
 8000828:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800082a:	2309      	movs	r3, #9
 800082c:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800082e:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000830:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000832:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000836:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000838:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800083c:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800083e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000842:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000844:	61c5      	str	r5, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000846:	6205      	str	r5, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000848:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800084a:	f003 f8a3 	bl	8003994 <HAL_DMA_Init>
 800084e:	b930      	cbnz	r0, 800085e <HAL_ADC_MspInit+0xce>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000850:	4b07      	ldr	r3, [pc, #28]	@ (8000870 <HAL_ADC_MspInit+0xe0>)
 8000852:	65a3      	str	r3, [r4, #88]	@ 0x58
 8000854:	639c      	str	r4, [r3, #56]	@ 0x38
}
 8000856:	e7ac      	b.n	80007b2 <HAL_ADC_MspInit+0x22>
      Error_Handler();
 8000858:	f000 fc8a 	bl	8001170 <Error_Handler>
 800085c:	e7bf      	b.n	80007de <HAL_ADC_MspInit+0x4e>
      Error_Handler();
 800085e:	f000 fc87 	bl	8001170 <Error_Handler>
 8000862:	e7f5      	b.n	8000850 <HAL_ADC_MspInit+0xc0>
 8000864:	40022000 	.word	0x40022000
 8000868:	58024400 	.word	0x58024400
 800086c:	58020000 	.word	0x58020000
 8000870:	24000204 	.word	0x24000204
 8000874:	40020088 	.word	0x40020088

08000878 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000878:	b500      	push	{lr}
 800087a:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800087c:	4b17      	ldr	r3, [pc, #92]	@ (80008dc <MX_DMA_Init+0x64>)
 800087e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8000882:	f042 0201 	orr.w	r2, r2, #1
 8000886:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 800088a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	9301      	str	r3, [sp, #4]
 8000894:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000896:	2200      	movs	r2, #0
 8000898:	2105      	movs	r1, #5
 800089a:	200b      	movs	r0, #11
 800089c:	f002 fe56 	bl	800354c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80008a0:	200b      	movs	r0, #11
 80008a2:	f002 fe63 	bl	800356c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2105      	movs	r1, #5
 80008aa:	200c      	movs	r0, #12
 80008ac:	f002 fe4e 	bl	800354c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80008b0:	200c      	movs	r0, #12
 80008b2:	f002 fe5b 	bl	800356c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2105      	movs	r1, #5
 80008ba:	200d      	movs	r0, #13
 80008bc:	f002 fe46 	bl	800354c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80008c0:	200d      	movs	r0, #13
 80008c2:	f002 fe53 	bl	800356c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2105      	movs	r1, #5
 80008ca:	2010      	movs	r0, #16
 80008cc:	f002 fe3e 	bl	800354c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80008d0:	2010      	movs	r0, #16
 80008d2:	f002 fe4b 	bl	800356c <HAL_NVIC_EnableIRQ>

}
 80008d6:	b003      	add	sp, #12
 80008d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80008dc:	58024400 	.word	0x58024400

080008e0 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80008e0:	b510      	push	{r4, lr}
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80008e2:	4816      	ldr	r0, [pc, #88]	@ (800093c <MX_FDCAN1_Init+0x5c>)
 80008e4:	4b16      	ldr	r3, [pc, #88]	@ (8000940 <MX_FDCAN1_Init+0x60>)
 80008e6:	6003      	str	r3, [r0, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80008e8:	2200      	movs	r2, #0
 80008ea:	6082      	str	r2, [r0, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80008ec:	60c2      	str	r2, [r0, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80008ee:	2301      	movs	r3, #1
 80008f0:	7403      	strb	r3, [r0, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80008f2:	7442      	strb	r2, [r0, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 80008f4:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80008f6:	6143      	str	r3, [r0, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 20;
 80008f8:	2114      	movs	r1, #20
 80008fa:	6181      	str	r1, [r0, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 80008fc:	243b      	movs	r4, #59	@ 0x3b
 80008fe:	61c4      	str	r4, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 8000900:	6201      	str	r1, [r0, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000902:	6243      	str	r3, [r0, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 8000904:	2402      	movs	r4, #2
 8000906:	6284      	str	r4, [r0, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8000908:	230d      	movs	r3, #13
 800090a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 800090c:	6304      	str	r4, [r0, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 800090e:	6342      	str	r2, [r0, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 4;
 8000910:	2304      	movs	r3, #4
 8000912:	6383      	str	r3, [r0, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 4;
 8000914:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 8000916:	2108      	movs	r1, #8
 8000918:	6401      	str	r1, [r0, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800091a:	6443      	str	r3, [r0, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 8;
 800091c:	6481      	str	r1, [r0, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800091e:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 2;
 8000920:	6504      	str	r4, [r0, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000922:	6543      	str	r3, [r0, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 8;
 8000924:	6581      	str	r1, [r0, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 8;
 8000926:	65c1      	str	r1, [r0, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8000928:	6601      	str	r1, [r0, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800092a:	6642      	str	r2, [r0, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800092c:	6683      	str	r3, [r0, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800092e:	f004 faef 	bl	8004f10 <HAL_FDCAN_Init>
 8000932:	b900      	cbnz	r0, 8000936 <MX_FDCAN1_Init+0x56>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000934:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000936:	f000 fc1b 	bl	8001170 <Error_Handler>
}
 800093a:	e7fb      	b.n	8000934 <MX_FDCAN1_Init+0x54>
 800093c:	240002ec 	.word	0x240002ec
 8000940:	4000a000 	.word	0x4000a000

08000944 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000944:	b510      	push	{r4, lr}
 8000946:	b0b6      	sub	sp, #216	@ 0xd8
 8000948:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094a:	2100      	movs	r1, #0
 800094c:	9131      	str	r1, [sp, #196]	@ 0xc4
 800094e:	9132      	str	r1, [sp, #200]	@ 0xc8
 8000950:	9133      	str	r1, [sp, #204]	@ 0xcc
 8000952:	9134      	str	r1, [sp, #208]	@ 0xd0
 8000954:	9135      	str	r1, [sp, #212]	@ 0xd4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000956:	22b8      	movs	r2, #184	@ 0xb8
 8000958:	a802      	add	r0, sp, #8
 800095a:	f013 fb4b 	bl	8013ff4 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800095e:	6822      	ldr	r2, [r4, #0]
 8000960:	4b25      	ldr	r3, [pc, #148]	@ (80009f8 <HAL_FDCAN_MspInit+0xb4>)
 8000962:	429a      	cmp	r2, r3
 8000964:	d001      	beq.n	800096a <HAL_FDCAN_MspInit+0x26>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000966:	b036      	add	sp, #216	@ 0xd8
 8000968:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800096a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800096e:	2300      	movs	r3, #0
 8000970:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000974:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000978:	931d      	str	r3, [sp, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800097a:	a802      	add	r0, sp, #8
 800097c:	f006 fbce 	bl	800711c <HAL_RCCEx_PeriphCLKConfig>
 8000980:	2800      	cmp	r0, #0
 8000982:	d136      	bne.n	80009f2 <HAL_FDCAN_MspInit+0xae>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000984:	4b1d      	ldr	r3, [pc, #116]	@ (80009fc <HAL_FDCAN_MspInit+0xb8>)
 8000986:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 800098a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800098e:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 8000992:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8000996:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 800099a:	9200      	str	r2, [sp, #0]
 800099c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800099e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80009a2:	f042 0208 	orr.w	r2, r2, #8
 80009a6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80009aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ae:	f003 0308 	and.w	r3, r3, #8
 80009b2:	9301      	str	r3, [sp, #4]
 80009b4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80009b6:	2303      	movs	r3, #3
 80009b8:	9331      	str	r3, [sp, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ba:	2202      	movs	r2, #2
 80009bc:	9232      	str	r2, [sp, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	2400      	movs	r4, #0
 80009c0:	9433      	str	r4, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c2:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80009c4:	2309      	movs	r3, #9
 80009c6:	9335      	str	r3, [sp, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009c8:	a931      	add	r1, sp, #196	@ 0xc4
 80009ca:	480d      	ldr	r0, [pc, #52]	@ (8000a00 <HAL_FDCAN_MspInit+0xbc>)
 80009cc:	f004 ff6c 	bl	80058a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 80009d0:	4622      	mov	r2, r4
 80009d2:	2105      	movs	r1, #5
 80009d4:	2013      	movs	r0, #19
 80009d6:	f002 fdb9 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80009da:	2013      	movs	r0, #19
 80009dc:	f002 fdc6 	bl	800356c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 80009e0:	4622      	mov	r2, r4
 80009e2:	2105      	movs	r1, #5
 80009e4:	2015      	movs	r0, #21
 80009e6:	f002 fdb1 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 80009ea:	2015      	movs	r0, #21
 80009ec:	f002 fdbe 	bl	800356c <HAL_NVIC_EnableIRQ>
}
 80009f0:	e7b9      	b.n	8000966 <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 80009f2:	f000 fbbd 	bl	8001170 <Error_Handler>
 80009f6:	e7c5      	b.n	8000984 <HAL_FDCAN_MspInit+0x40>
 80009f8:	4000a000 	.word	0x4000a000
 80009fc:	58024400 	.word	0x58024400
 8000a00:	58020c00 	.word	0x58020c00

08000a04 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000a04:	b508      	push	{r3, lr}
  /* USER CODE BEGIN StartDefaultTask */
  printf("[INFO] DefaultTask Started.\r\n");
 8000a06:	4809      	ldr	r0, [pc, #36]	@ (8000a2c <StartDefaultTask+0x28>)
 8000a08:	f013 f996 	bl	8013d38 <puts>

  // print system info
  printf("[INFO] System Clock: %ld Hz\r\n", HAL_RCC_GetSysClockFreq());
 8000a0c:	f005 ffc8 	bl	80069a0 <HAL_RCC_GetSysClockFreq>
 8000a10:	4601      	mov	r1, r0
 8000a12:	4807      	ldr	r0, [pc, #28]	@ (8000a30 <StartDefaultTask+0x2c>)
 8000a14:	f013 f928 	bl	8013c68 <iprintf>
  printf("[INFO] System Tick: %d Hz\r\n", 1000);
 8000a18:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a1c:	4805      	ldr	r0, [pc, #20]	@ (8000a34 <StartDefaultTask+0x30>)
 8000a1e:	f013 f923 	bl	8013c68 <iprintf>

  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000a22:	2001      	movs	r0, #1
 8000a24:	f00e ffe4 	bl	800f9f0 <osDelay>
  for(;;)
 8000a28:	e7fb      	b.n	8000a22 <StartDefaultTask+0x1e>
 8000a2a:	bf00      	nop
 8000a2c:	0801685c 	.word	0x0801685c
 8000a30:	0801687c 	.word	0x0801687c
 8000a34:	0801689c 	.word	0x0801689c

08000a38 <StartMotorTask>:
*/
/* 定时器句柄，用于100Hz的数据采集 & 控制 */
osTimerId_t dm_motor_TimerId;
/* USER CODE END Header_StartMotorTask */
void StartMotorTask(void *argument)
{
 8000a38:	b500      	push	{lr}
 8000a3a:	b085      	sub	sp, #20
	printf("[INFO] MotorTask started\r\n");
 8000a3c:	4818      	ldr	r0, [pc, #96]	@ (8000aa0 <StartMotorTask+0x68>)
 8000a3e:	f013 f97b 	bl	8013d38 <puts>
	/* USER CODE BEGIN StartMotorTask */
	can_bsp_init();
 8000a42:	f00d fef1 	bl	800e828 <can_bsp_init>

	// motor init
	dm_motor_init();
 8000a46:	f00e fa3b 	bl	800eec0 <dm_motor_init>

	dm_motor_disable(&hfdcan1,&motor[Motor1]);
 8000a4a:	4d16      	ldr	r5, [pc, #88]	@ (8000aa4 <StartMotorTask+0x6c>)
 8000a4c:	4c16      	ldr	r4, [pc, #88]	@ (8000aa8 <StartMotorTask+0x70>)
 8000a4e:	4629      	mov	r1, r5
 8000a50:	4620      	mov	r0, r4
 8000a52:	f00e fdbe 	bl	800f5d2 <dm_motor_disable>
	osDelay(100);
 8000a56:	2064      	movs	r0, #100	@ 0x64
 8000a58:	f00e ffca 	bl	800f9f0 <osDelay>
	dm_motor_enable(&hfdcan1,&motor[Motor1]);
 8000a5c:	4629      	mov	r1, r5
 8000a5e:	4620      	mov	r0, r4
 8000a60:	f00e fd79 	bl	800f556 <dm_motor_enable>
	osDelay(100);
 8000a64:	2064      	movs	r0, #100	@ 0x64
 8000a66:	f00e ffc3 	bl	800f9f0 <osDelay>
	save_pos_zero(&hfdcan1,1,MIT_MODE);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2101      	movs	r1, #1
 8000a6e:	4620      	mov	r0, r4
 8000a70:	f00e fdd4 	bl	800f61c <save_pos_zero>
//	osDelay(100);
//	dm_motor_enable(&hfdcan1,&motor[Motor2]);
//	osDelay(100);

	// 创建定时器，用于100Hz的控制信号输出
	osTimerAttr_t timer_attr = {
 8000a74:	2200      	movs	r2, #0
 8000a76:	9200      	str	r2, [sp, #0]
 8000a78:	9201      	str	r2, [sp, #4]
 8000a7a:	9202      	str	r2, [sp, #8]
 8000a7c:	9203      	str	r2, [sp, #12]
 8000a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000aac <StartMotorTask+0x74>)
 8000a80:	9300      	str	r3, [sp, #0]
		.name = "dm_motor_Timer"
	};
	dm_motor_TimerId = osTimerNew(dm_motor_timer_cbk, osTimerPeriodic, NULL, &timer_attr);
 8000a82:	466b      	mov	r3, sp
 8000a84:	2101      	movs	r1, #1
 8000a86:	480a      	ldr	r0, [pc, #40]	@ (8000ab0 <StartMotorTask+0x78>)
 8000a88:	f00e ffc0 	bl	800fa0c <osTimerNew>
 8000a8c:	4b09      	ldr	r3, [pc, #36]	@ (8000ab4 <StartMotorTask+0x7c>)
 8000a8e:	6018      	str	r0, [r3, #0]
	osTimerStart(dm_motor_TimerId, 10);	// start 100hz soft timer
 8000a90:	210a      	movs	r1, #10
 8000a92:	f00f f80f 	bl	800fab4 <osTimerStart>

	/* Infinite loop */
	for(;;)
	{

		osDelay(20);
 8000a96:	2014      	movs	r0, #20
 8000a98:	f00e ffaa 	bl	800f9f0 <osDelay>
	for(;;)
 8000a9c:	e7fb      	b.n	8000a96 <StartMotorTask+0x5e>
 8000a9e:	bf00      	nop
 8000aa0:	080168b8 	.word	0x080168b8
 8000aa4:	240024c8 	.word	0x240024c8
 8000aa8:	240002ec 	.word	0x240002ec
 8000aac:	080168d4 	.word	0x080168d4
 8000ab0:	0800ef39 	.word	0x0800ef39
 8000ab4:	2400038c 	.word	0x2400038c

08000ab8 <StartIMUTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIMUTask */
void StartIMUTask(void *argument)
{
 8000ab8:	b508      	push	{r3, lr}
	/* USER CODE BEGIN StartIMUTask */
	printf("[INFO] IMUTask started\r\n");
 8000aba:	4805      	ldr	r0, [pc, #20]	@ (8000ad0 <StartIMUTask+0x18>)
 8000abc:	f013 f93c 	bl	8013d38 <puts>
	imu_task_init();	// IMU 任务初始化
 8000ac0:	f00b fb5c 	bl	800c17c <imu_task_init>

	/* Infinite loop */
	for(;;)
	{
		imu_task_loop();	// IMU 数据处理循环
 8000ac4:	f00b fb44 	bl	800c150 <imu_task_loop>
		osDelay(1); 		// 延时1ms/tick
 8000ac8:	2001      	movs	r0, #1
 8000aca:	f00e ff91 	bl	800f9f0 <osDelay>
	for(;;)
 8000ace:	e7f9      	b.n	8000ac4 <StartIMUTask+0xc>
 8000ad0:	080168e4 	.word	0x080168e4

08000ad4 <StartS485Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartS485Task */
void StartS485Task(void *argument)
{
 8000ad4:	b530      	push	{r4, r5, lr}
 8000ad6:	b085      	sub	sp, #20
	/* USER CODE BEGIN StartS485Task */
	osDelay(5000);
 8000ad8:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000adc:	f00e ff88 	bl	800f9f0 <osDelay>
    if (!RS485_InitializeSensors()) {
 8000ae0:	f00d fe5a 	bl	800e798 <RS485_InitializeSensors>
 8000ae4:	b918      	cbnz	r0, 8000aee <StartS485Task+0x1a>
        printf("[INFO] RS485 sensors initialization failed\r\n");
 8000ae6:	4833      	ldr	r0, [pc, #204]	@ (8000bb4 <StartS485Task+0xe0>)
 8000ae8:	f013 f926 	bl	8013d38 <puts>
 8000aec:	e03d      	b.n	8000b6a <StartS485Task+0x96>
    } else {
        printf("[INFO] RS485 sensors initialized successfully\r\n");
 8000aee:	4832      	ldr	r0, [pc, #200]	@ (8000bb8 <StartS485Task+0xe4>)
 8000af0:	f013 f922 	bl	8013d38 <puts>
        osTimerStart(rs485DataTimerId, 10);	// start 100Hz data collection timer
 8000af4:	210a      	movs	r1, #10
 8000af6:	4b31      	ldr	r3, [pc, #196]	@ (8000bbc <StartS485Task+0xe8>)
 8000af8:	6818      	ldr	r0, [r3, #0]
 8000afa:	f00e ffdb 	bl	800fab4 <osTimerStart>
 8000afe:	e034      	b.n	8000b6a <StartS485Task+0x96>
            	//RS485_AUTO_SendDataStart(&rs485_sensor_1);
            	//RS485_AUTO_SendDataStart(&rs485_sensor_2);
            }
        }

        if( g_system_state.rs485_sensor_data_2.imu_data_1.dataReady &&
 8000b00:	4b2f      	ldr	r3, [pc, #188]	@ (8000bc0 <StartS485Task+0xec>)
 8000b02:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8000b06:	b36b      	cbz	r3, 8000b64 <StartS485Task+0x90>
			g_system_state.rs485_sensor_data_2.imu_data_2.dataReady) {
 8000b08:	4b2d      	ldr	r3, [pc, #180]	@ (8000bc0 <StartS485Task+0xec>)
 8000b0a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
        if( g_system_state.rs485_sensor_data_2.imu_data_1.dataReady &&
 8000b0e:	b34b      	cbz	r3, 8000b64 <StartS485Task+0x90>
//			printf("RS485 Sensor 2 Data Ready\r\n");
			g_system_state.rs485_sensor_data_2.imu_data_1.dataReady = false;
 8000b10:	4c2b      	ldr	r4, [pc, #172]	@ (8000bc0 <StartS485Task+0xec>)
 8000b12:	2500      	movs	r5, #0
 8000b14:	f884 50f0 	strb.w	r5, [r4, #240]	@ 0xf0
			g_system_state.rs485_sensor_data_2.imu_data_2.dataReady = false;
 8000b18:	f884 5130 	strb.w	r5, [r4, #304]	@ 0x130


			// RS485 Sensor 2 imu-1
			float inc_angle;
			float q[4] = {
				g_system_state.rs485_sensor_data_2.imu_data_1.quat.w,
 8000b1c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
			float q[4] = {
 8000b20:	9300      	str	r3, [sp, #0]
				g_system_state.rs485_sensor_data_2.imu_data_1.quat.x,
 8000b22:	f8d4 30e4 	ldr.w	r3, [r4, #228]	@ 0xe4
			float q[4] = {
 8000b26:	9301      	str	r3, [sp, #4]
				g_system_state.rs485_sensor_data_2.imu_data_1.quat.y,
 8000b28:	f8d4 30e8 	ldr.w	r3, [r4, #232]	@ 0xe8
			float q[4] = {
 8000b2c:	9302      	str	r3, [sp, #8]
				g_system_state.rs485_sensor_data_2.imu_data_1.quat.z
 8000b2e:	f8d4 30ec 	ldr.w	r3, [r4, #236]	@ 0xec
			float q[4] = {
 8000b32:	9303      	str	r3, [sp, #12]
			};
			inc_angle = quat_to_incangle(q,0);
 8000b34:	4629      	mov	r1, r5
 8000b36:	4668      	mov	r0, sp
 8000b38:	f00b fb3a 	bl	800c1b0 <quat_to_incangle>
			g_system_state.rs485_sensor_data_2.imu_data_1.inc_angle = inc_angle;
 8000b3c:	ed84 0a37 	vstr	s0, [r4, #220]	@ 0xdc

			// RS485 Sensor 2 imu-2
			q[0] = g_system_state.rs485_sensor_data_2.imu_data_2.quat.w;
 8000b40:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
 8000b44:	9300      	str	r3, [sp, #0]
			q[1] = g_system_state.rs485_sensor_data_2.imu_data_2.quat.x;
 8000b46:	f8d4 3124 	ldr.w	r3, [r4, #292]	@ 0x124
 8000b4a:	9301      	str	r3, [sp, #4]
			q[2] = g_system_state.rs485_sensor_data_2.imu_data_2.quat.y;
 8000b4c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8000b50:	9302      	str	r3, [sp, #8]
			q[3] = g_system_state.rs485_sensor_data_2.imu_data_2.quat.z;
 8000b52:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
 8000b56:	9303      	str	r3, [sp, #12]
			inc_angle = quat_to_incangle(q,0);
 8000b58:	4629      	mov	r1, r5
 8000b5a:	4668      	mov	r0, sp
 8000b5c:	f00b fb28 	bl	800c1b0 <quat_to_incangle>
			g_system_state.rs485_sensor_data_2.imu_data_2.inc_angle = inc_angle;
 8000b60:	ed84 0a47 	vstr	s0, [r4, #284]	@ 0x11c
			// process data here
			// ...
		}


        osDelay(1);
 8000b64:	2001      	movs	r0, #1
 8000b66:	f00e ff43 	bl	800f9f0 <osDelay>
        if (!rs485_sensor_1.initialized || !rs485_sensor_2.initialized) {
 8000b6a:	4b16      	ldr	r3, [pc, #88]	@ (8000bc4 <StartS485Task+0xf0>)
 8000b6c:	7a5b      	ldrb	r3, [r3, #9]
 8000b6e:	b11b      	cbz	r3, 8000b78 <StartS485Task+0xa4>
 8000b70:	4b15      	ldr	r3, [pc, #84]	@ (8000bc8 <StartS485Task+0xf4>)
 8000b72:	7a5b      	ldrb	r3, [r3, #9]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d1c3      	bne.n	8000b00 <StartS485Task+0x2c>
            RS485_QueryStatus(&rs485_sensor_1);
 8000b78:	4c12      	ldr	r4, [pc, #72]	@ (8000bc4 <StartS485Task+0xf0>)
 8000b7a:	4620      	mov	r0, r4
 8000b7c:	f00d fdde 	bl	800e73c <RS485_QueryStatus>
            osDelay(100);
 8000b80:	2064      	movs	r0, #100	@ 0x64
 8000b82:	f00e ff35 	bl	800f9f0 <osDelay>
            RS485_QueryStatus(&rs485_sensor_2);
 8000b86:	4810      	ldr	r0, [pc, #64]	@ (8000bc8 <StartS485Task+0xf4>)
 8000b88:	f00d fdd8 	bl	800e73c <RS485_QueryStatus>
            printf("[INFO] RS485 sensors initial ongoing.\r\n");
 8000b8c:	480f      	ldr	r0, [pc, #60]	@ (8000bcc <StartS485Task+0xf8>)
 8000b8e:	f013 f8d3 	bl	8013d38 <puts>
            if (rs485_sensor_1.initialized && rs485_sensor_2.initialized) {
 8000b92:	7a63      	ldrb	r3, [r4, #9]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d0b3      	beq.n	8000b00 <StartS485Task+0x2c>
 8000b98:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc8 <StartS485Task+0xf4>)
 8000b9a:	7a5b      	ldrb	r3, [r3, #9]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d0af      	beq.n	8000b00 <StartS485Task+0x2c>
                printf("[INFO] RS485 sensors initial successfully.\r\n");
 8000ba0:	480b      	ldr	r0, [pc, #44]	@ (8000bd0 <StartS485Task+0xfc>)
 8000ba2:	f013 f8c9 	bl	8013d38 <puts>
                osTimerStart(rs485DataTimerId, 10); // 10ms = 100Hz
 8000ba6:	210a      	movs	r1, #10
 8000ba8:	4b04      	ldr	r3, [pc, #16]	@ (8000bbc <StartS485Task+0xe8>)
 8000baa:	6818      	ldr	r0, [r3, #0]
 8000bac:	f00e ff82 	bl	800fab4 <osTimerStart>
 8000bb0:	e7a6      	b.n	8000b00 <StartS485Task+0x2c>
 8000bb2:	bf00      	nop
 8000bb4:	080168fc 	.word	0x080168fc
 8000bb8:	08016928 	.word	0x08016928
 8000bbc:	240024a0 	.word	0x240024a0
 8000bc0:	24001d44 	.word	0x24001d44
 8000bc4:	240024b0 	.word	0x240024b0
 8000bc8:	240024a4 	.word	0x240024a4
 8000bcc:	08016958 	.word	0x08016958
 8000bd0:	08016980 	.word	0x08016980
 8000bd4:	00000000 	.word	0x00000000

08000bd8 <ADC_battery>:
uint8_t ADC_battery(uint32_t adc) {
 8000bd8:	b510      	push	{r4, lr}
 8000bda:	b082      	sub	sp, #8
	HAL_ADC_Start_DMA(&hadc1, &adc_buffer, 1);
 8000bdc:	4c30      	ldr	r4, [pc, #192]	@ (8000ca0 <ADC_battery+0xc8>)
 8000bde:	2201      	movs	r2, #1
 8000be0:	4621      	mov	r1, r4
 8000be2:	4830      	ldr	r0, [pc, #192]	@ (8000ca4 <ADC_battery+0xcc>)
 8000be4:	f002 f914 	bl	8002e10 <HAL_ADC_Start_DMA>
	double voltage = (double)adc_buffer * 3.3f / 65535.0f / min_voltage * 22.2 - 0.35;
 8000be8:	ed94 7a00 	vldr	s14, [r4]
 8000bec:	eeb8 7b47 	vcvt.f64.u32	d7, s14
 8000bf0:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000c60 <ADC_battery+0x88>
 8000bf4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000bf8:	ed9f 5b1b 	vldr	d5, [pc, #108]	@ 8000c68 <ADC_battery+0x90>
 8000bfc:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000c00:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 8000c70 <ADC_battery+0x98>
 8000c04:	ee86 5b07 	vdiv.f64	d5, d6, d7
 8000c08:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 8000c78 <ADC_battery+0xa0>
 8000c0c:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8000c80 <ADC_battery+0xa8>
 8000c10:	ee15 6b07 	vnmls.f64	d6, d5, d7
    double percentage = (voltage-20) / (25.2-20) * 100.0f;
 8000c14:	eeb3 7b04 	vmov.f64	d7, #52	@ 0x41a00000  20.0
 8000c18:	ee36 6b47 	vsub.f64	d6, d6, d7
 8000c1c:	ed9f 5b1a 	vldr	d5, [pc, #104]	@ 8000c88 <ADC_battery+0xb0>
 8000c20:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000c24:	ed9f 6b1a 	vldr	d6, [pc, #104]	@ 8000c90 <ADC_battery+0xb8>
 8000c28:	ee27 7b06 	vmul.f64	d7, d7, d6
    if (percentage < 0.0f) percentage = 0.0f;
 8000c2c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c34:	d407      	bmi.n	8000c46 <ADC_battery+0x6e>
    if (percentage > 100.0f) percentage = 100.0f;
 8000c36:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c3e:	dd04      	ble.n	8000c4a <ADC_battery+0x72>
 8000c40:	ed9f 7b13 	vldr	d7, [pc, #76]	@ 8000c90 <ADC_battery+0xb8>
 8000c44:	e001      	b.n	8000c4a <ADC_battery+0x72>
    if (percentage < 0.0f) percentage = 0.0f;
 8000c46:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 8000c98 <ADC_battery+0xc0>
    return percentage;
 8000c4a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000c4e:	edcd 7a01 	vstr	s15, [sp, #4]
}
 8000c52:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8000c56:	b002      	add	sp, #8
 8000c58:	bd10      	pop	{r4, pc}
 8000c5a:	bf00      	nop
 8000c5c:	f3af 8000 	nop.w
 8000c60:	60000000 	.word	0x60000000
 8000c64:	400a6666 	.word	0x400a6666
 8000c68:	00000000 	.word	0x00000000
 8000c6c:	40efffe0 	.word	0x40efffe0
 8000c70:	c0000000 	.word	0xc0000000
 8000c74:	400028f5 	.word	0x400028f5
 8000c78:	33333333 	.word	0x33333333
 8000c7c:	40363333 	.word	0x40363333
 8000c80:	66666666 	.word	0x66666666
 8000c84:	3fd66666 	.word	0x3fd66666
 8000c88:	cccccccc 	.word	0xcccccccc
 8000c8c:	4014cccc 	.word	0x4014cccc
 8000c90:	00000000 	.word	0x00000000
 8000c94:	40590000 	.word	0x40590000
	...
 8000ca0:	24000390 	.word	0x24000390
 8000ca4:	2400027c 	.word	0x2400027c

08000ca8 <StartLedTask>:
{
 8000ca8:	b500      	push	{lr}
 8000caa:	b087      	sub	sp, #28
  printf("[INFO] LedTask Started.\r\n");
 8000cac:	481b      	ldr	r0, [pc, #108]	@ (8000d1c <StartLedTask+0x74>)
 8000cae:	f013 f843 	bl	8013d38 <puts>
  temp.R = 0x00;
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	f88d 0015 	strb.w	r0, [sp, #21]
  temp.G = 0xff;
 8000cb8:	23ff      	movs	r3, #255	@ 0xff
 8000cba:	f88d 3014 	strb.w	r3, [sp, #20]
  temp.B = 0x00;
 8000cbe:	f88d 0016 	strb.w	r0, [sp, #22]
  WS2812B_FillColor(0,1,&temp);
 8000cc2:	aa05      	add	r2, sp, #20
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	f00e f8e1 	bl	800ee8c <WS2812B_FillColor>
  WS2812B_RefreshPixel();
 8000cca:	f00e f8c7 	bl	800ee5c <WS2812B_RefreshPixel>
  osDelay(1000);
 8000cce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cd2:	f00e fe8d 	bl	800f9f0 <osDelay>
	temp.R = (temp.R + 0x0f);
 8000cd6:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8000cda:	330f      	adds	r3, #15
 8000cdc:	f88d 3015 	strb.w	r3, [sp, #21]
	temp.G = (0x00 + 0x00);
 8000ce0:	2000      	movs	r0, #0
 8000ce2:	f88d 0014 	strb.w	r0, [sp, #20]
	temp.B = (0x00 + 0x00);
 8000ce6:	f88d 0016 	strb.w	r0, [sp, #22]
	WS2812B_FillColor(0,1,&temp);
 8000cea:	aa05      	add	r2, sp, #20
 8000cec:	2101      	movs	r1, #1
 8000cee:	f00e f8cd 	bl	800ee8c <WS2812B_FillColor>
	WS2812B_RefreshPixel();
 8000cf2:	f00e f8b3 	bl	800ee5c <WS2812B_RefreshPixel>
	uint8_t battery = ADC_battery(adc_buffer);
 8000cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8000d20 <StartLedTask+0x78>)
 8000cf8:	6818      	ldr	r0, [r3, #0]
 8000cfa:	f7ff ff6d 	bl	8000bd8 <ADC_battery>
 8000cfe:	4603      	mov	r3, r0
    snprintf(battery_data, sizeof(battery_data), "%d", battery);
 8000d00:	4a08      	ldr	r2, [pc, #32]	@ (8000d24 <StartLedTask+0x7c>)
 8000d02:	2110      	movs	r1, #16
 8000d04:	a801      	add	r0, sp, #4
 8000d06:	f013 f81f 	bl	8013d48 <sniprintf>
    UART6_SendData("BA", battery_data);
 8000d0a:	a901      	add	r1, sp, #4
 8000d0c:	4806      	ldr	r0, [pc, #24]	@ (8000d28 <StartLedTask+0x80>)
 8000d0e:	f00b fb89 	bl	800c424 <UART6_SendData>
    osDelay(5000); 	// 延时5秒
 8000d12:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000d16:	f00e fe6b 	bl	800f9f0 <osDelay>
  for(;;)
 8000d1a:	e7dc      	b.n	8000cd6 <StartLedTask+0x2e>
 8000d1c:	080169ac 	.word	0x080169ac
 8000d20:	24000390 	.word	0x24000390
 8000d24:	080169c8 	.word	0x080169c8
 8000d28:	080169cc 	.word	0x080169cc

08000d2c <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8000d2c:	b508      	push	{r3, lr}
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000d2e:	4a12      	ldr	r2, [pc, #72]	@ (8000d78 <MX_FREERTOS_Init+0x4c>)
 8000d30:	2100      	movs	r1, #0
 8000d32:	4812      	ldr	r0, [pc, #72]	@ (8000d7c <MX_FREERTOS_Init+0x50>)
 8000d34:	f00e fe02 	bl	800f93c <osThreadNew>
 8000d38:	4b11      	ldr	r3, [pc, #68]	@ (8000d80 <MX_FREERTOS_Init+0x54>)
 8000d3a:	6018      	str	r0, [r3, #0]
 	LCDTaskHandle = osThreadNew(StartLedTask, NULL, &LCDTask_attributes);
 8000d3c:	4a11      	ldr	r2, [pc, #68]	@ (8000d84 <MX_FREERTOS_Init+0x58>)
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4811      	ldr	r0, [pc, #68]	@ (8000d88 <MX_FREERTOS_Init+0x5c>)
 8000d42:	f00e fdfb 	bl	800f93c <osThreadNew>
 8000d46:	4b11      	ldr	r3, [pc, #68]	@ (8000d8c <MX_FREERTOS_Init+0x60>)
 8000d48:	6018      	str	r0, [r3, #0]
	MotorTaskHandle = osThreadNew(StartMotorTask, NULL, &MotorTask_attributes);
 8000d4a:	4a11      	ldr	r2, [pc, #68]	@ (8000d90 <MX_FREERTOS_Init+0x64>)
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4811      	ldr	r0, [pc, #68]	@ (8000d94 <MX_FREERTOS_Init+0x68>)
 8000d50:	f00e fdf4 	bl	800f93c <osThreadNew>
 8000d54:	4b10      	ldr	r3, [pc, #64]	@ (8000d98 <MX_FREERTOS_Init+0x6c>)
 8000d56:	6018      	str	r0, [r3, #0]
	IMUTaskHandle = osThreadNew(StartIMUTask, NULL, &IMUTask_attributes);
 8000d58:	4a10      	ldr	r2, [pc, #64]	@ (8000d9c <MX_FREERTOS_Init+0x70>)
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	4810      	ldr	r0, [pc, #64]	@ (8000da0 <MX_FREERTOS_Init+0x74>)
 8000d5e:	f00e fded 	bl	800f93c <osThreadNew>
 8000d62:	4b10      	ldr	r3, [pc, #64]	@ (8000da4 <MX_FREERTOS_Init+0x78>)
 8000d64:	6018      	str	r0, [r3, #0]
	S485TaskHandle = osThreadNew(StartS485Task, NULL, &S485Task_attributes);
 8000d66:	4a10      	ldr	r2, [pc, #64]	@ (8000da8 <MX_FREERTOS_Init+0x7c>)
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4810      	ldr	r0, [pc, #64]	@ (8000dac <MX_FREERTOS_Init+0x80>)
 8000d6c:	f00e fde6 	bl	800f93c <osThreadNew>
 8000d70:	4b0f      	ldr	r3, [pc, #60]	@ (8000db0 <MX_FREERTOS_Init+0x84>)
 8000d72:	6018      	str	r0, [r3, #0]
}
 8000d74:	bd08      	pop	{r3, pc}
 8000d76:	bf00      	nop
 8000d78:	08016fb4 	.word	0x08016fb4
 8000d7c:	08000a05 	.word	0x08000a05
 8000d80:	240003a4 	.word	0x240003a4
 8000d84:	08016f90 	.word	0x08016f90
 8000d88:	08000ca9 	.word	0x08000ca9
 8000d8c:	240003a0 	.word	0x240003a0
 8000d90:	08016f6c 	.word	0x08016f6c
 8000d94:	08000a39 	.word	0x08000a39
 8000d98:	2400039c 	.word	0x2400039c
 8000d9c:	08016f48 	.word	0x08016f48
 8000da0:	08000ab9 	.word	0x08000ab9
 8000da4:	24000398 	.word	0x24000398
 8000da8:	08016f24 	.word	0x08016f24
 8000dac:	08000ad5 	.word	0x08000ad5
 8000db0:	24000394 	.word	0x24000394

08000db4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000db8:	b08c      	sub	sp, #48	@ 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dba:	2400      	movs	r4, #0
 8000dbc:	9407      	str	r4, [sp, #28]
 8000dbe:	9408      	str	r4, [sp, #32]
 8000dc0:	9409      	str	r4, [sp, #36]	@ 0x24
 8000dc2:	940a      	str	r4, [sp, #40]	@ 0x28
 8000dc4:	940b      	str	r4, [sp, #44]	@ 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dc6:	4b54      	ldr	r3, [pc, #336]	@ (8000f18 <MX_GPIO_Init+0x164>)
 8000dc8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000dcc:	f042 0210 	orr.w	r2, r2, #16
 8000dd0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000dd4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000dd8:	f002 0210 	and.w	r2, r2, #16
 8000ddc:	9201      	str	r2, [sp, #4]
 8000dde:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000de0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000de4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000de8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000dec:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000df0:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000df4:	9202      	str	r2, [sp, #8]
 8000df6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000dfc:	f042 0204 	orr.w	r2, r2, #4
 8000e00:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000e04:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000e08:	f002 0204 	and.w	r2, r2, #4
 8000e0c:	9203      	str	r2, [sp, #12]
 8000e0e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e10:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000e14:	f042 0201 	orr.w	r2, r2, #1
 8000e18:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000e1c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000e20:	f002 0201 	and.w	r2, r2, #1
 8000e24:	9204      	str	r2, [sp, #16]
 8000e26:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e28:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000e2c:	f042 0202 	orr.w	r2, r2, #2
 8000e30:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000e34:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000e38:	f002 0202 	and.w	r2, r2, #2
 8000e3c:	9205      	str	r2, [sp, #20]
 8000e3e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e40:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000e44:	f042 0208 	orr.w	r2, r2, #8
 8000e48:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000e4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e50:	f003 0308 	and.w	r3, r3, #8
 8000e54:	9306      	str	r3, [sp, #24]
 8000e56:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACC_CS_Pin|GYRO_CS_Pin, GPIO_PIN_SET);
 8000e58:	f8df 80cc 	ldr.w	r8, [pc, #204]	@ 8000f28 <MX_GPIO_Init+0x174>
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	2109      	movs	r1, #9
 8000e60:	4640      	mov	r0, r8
 8000e62:	f004 fe2b 	bl	8005abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 8000e66:	4f2d      	ldr	r7, [pc, #180]	@ (8000f1c <MX_GPIO_Init+0x168>)
 8000e68:	4622      	mov	r2, r4
 8000e6a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e6e:	4638      	mov	r0, r7
 8000e70:	f004 fe24 	bl	8005abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_Pin|CAN1_EN_Pin|CAN2_EN_Pin|OET3V3_EN_Pin, GPIO_PIN_RESET);
 8000e74:	4e2a      	ldr	r6, [pc, #168]	@ (8000f20 <MX_GPIO_Init+0x16c>)
 8000e76:	4622      	mov	r2, r4
 8000e78:	f248 018c 	movw	r1, #32908	@ 0x808c
 8000e7c:	4630      	mov	r0, r6
 8000e7e:	f004 fe1d 	bl	8005abc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ACC_CS_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|GYRO_CS_Pin;
 8000e82:	2309      	movs	r3, #9
 8000e84:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e86:	2501      	movs	r5, #1
 8000e88:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8a:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8c:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e8e:	a907      	add	r1, sp, #28
 8000e90:	4640      	mov	r0, r8
 8000e92:	f004 fd09 	bl	80058a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_INT_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = ACC_INT_Pin|GYRO_INT_Pin;
 8000e96:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000e9a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e9c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ea0:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea2:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ea4:	a907      	add	r1, sp, #28
 8000ea6:	4638      	mov	r0, r7
 8000ea8:	f004 fcfe 	bl	80058a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000eac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000eb0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb2:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb6:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eb8:	a907      	add	r1, sp, #28
 8000eba:	4638      	mov	r0, r7
 8000ebc:	f004 fcf4 	bl	80058a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000ec0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ec4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ec6:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec8:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000eca:	a907      	add	r1, sp, #28
 8000ecc:	4815      	ldr	r0, [pc, #84]	@ (8000f24 <MX_GPIO_Init+0x170>)
 8000ece:	f004 fceb 	bl	80058a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY4_Pin KEY3_Pin KEY2_Pin KEY1_Pin */
  GPIO_InitStruct.Pin = KEY4_Pin|KEY3_Pin|KEY2_Pin|KEY1_Pin;
 8000ed2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8000ed6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed8:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000edc:	a907      	add	r1, sp, #28
 8000ede:	4630      	mov	r0, r6
 8000ee0:	f004 fce2 	bl	80058a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin CAN1_EN_Pin CAN2_EN_Pin OET3V3_EN_Pin */
  GPIO_InitStruct.Pin = LED_Pin|CAN1_EN_Pin|CAN2_EN_Pin|OET3V3_EN_Pin;
 8000ee4:	f248 038c 	movw	r3, #32908	@ 0x808c
 8000ee8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eea:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eee:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ef0:	a907      	add	r1, sp, #28
 8000ef2:	4630      	mov	r0, r6
 8000ef4:	f004 fcd8 	bl	80058a8 <HAL_GPIO_Init>
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
//  HAL_GPIO_Init(IMU_TMP_GPIO_Port, &GPIO_InitStruct);

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8000ef8:	4621      	mov	r1, r4
 8000efa:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8000efe:	f001 fb1b 	bl	8002538 <HAL_SYSCFG_AnalogSwitchConfig>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000f02:	4622      	mov	r2, r4
 8000f04:	2105      	movs	r1, #5
 8000f06:	2028      	movs	r0, #40	@ 0x28
 8000f08:	f002 fb20 	bl	800354c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f0c:	2028      	movs	r0, #40	@ 0x28
 8000f0e:	f002 fb2d 	bl	800356c <HAL_NVIC_EnableIRQ>

}
 8000f12:	b00c      	add	sp, #48	@ 0x30
 8000f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000f18:	58024400 	.word	0x58024400
 8000f1c:	58021000 	.word	0x58021000
 8000f20:	58020c00 	.word	0x58020c00
 8000f24:	58020400 	.word	0x58020400
 8000f28:	58020800 	.word	0x58020800

08000f2c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f2c:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f2e:	4815      	ldr	r0, [pc, #84]	@ (8000f84 <MX_I2C1_Init+0x58>)
 8000f30:	4b15      	ldr	r3, [pc, #84]	@ (8000f88 <MX_I2C1_Init+0x5c>)
 8000f32:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x307075B1;
 8000f34:	f1a3 6378 	sub.w	r3, r3, #260046848	@ 0xf800000
 8000f38:	f5a3 237d 	sub.w	r3, r3, #1036288	@ 0xfd000
 8000f3c:	f6a3 634f 	subw	r3, r3, #3663	@ 0xe4f
 8000f40:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f42:	2300      	movs	r3, #0
 8000f44:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f46:	2201      	movs	r2, #1
 8000f48:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f4a:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f4c:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f4e:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f50:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f52:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f54:	f004 ff9c 	bl	8005e90 <HAL_I2C_Init>
 8000f58:	b950      	cbnz	r0, 8000f70 <MX_I2C1_Init+0x44>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4809      	ldr	r0, [pc, #36]	@ (8000f84 <MX_I2C1_Init+0x58>)
 8000f5e:	f005 f9a9 	bl	80062b4 <HAL_I2CEx_ConfigAnalogFilter>
 8000f62:	b940      	cbnz	r0, 8000f76 <MX_I2C1_Init+0x4a>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f64:	2100      	movs	r1, #0
 8000f66:	4807      	ldr	r0, [pc, #28]	@ (8000f84 <MX_I2C1_Init+0x58>)
 8000f68:	f005 f9d2 	bl	8006310 <HAL_I2CEx_ConfigDigitalFilter>
 8000f6c:	b930      	cbnz	r0, 8000f7c <MX_I2C1_Init+0x50>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f6e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000f70:	f000 f8fe 	bl	8001170 <Error_Handler>
 8000f74:	e7f1      	b.n	8000f5a <MX_I2C1_Init+0x2e>
    Error_Handler();
 8000f76:	f000 f8fb 	bl	8001170 <Error_Handler>
 8000f7a:	e7f3      	b.n	8000f64 <MX_I2C1_Init+0x38>
    Error_Handler();
 8000f7c:	f000 f8f8 	bl	8001170 <Error_Handler>
}
 8000f80:	e7f5      	b.n	8000f6e <MX_I2C1_Init+0x42>
 8000f82:	bf00      	nop
 8000f84:	240003fc 	.word	0x240003fc
 8000f88:	40005400 	.word	0x40005400

08000f8c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000f8c:	b508      	push	{r3, lr}
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000f8e:	4815      	ldr	r0, [pc, #84]	@ (8000fe4 <MX_I2C2_Init+0x58>)
 8000f90:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <MX_I2C2_Init+0x5c>)
 8000f92:	6003      	str	r3, [r0, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8000f94:	f1a3 6378 	sub.w	r3, r3, #260046848	@ 0xf800000
 8000f98:	f5a3 237e 	sub.w	r3, r3, #1040384	@ 0xfe000
 8000f9c:	f2a3 234f 	subw	r3, r3, #591	@ 0x24f
 8000fa0:	6043      	str	r3, [r0, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000faa:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000fac:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fae:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fb0:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fb2:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000fb4:	f004 ff6c 	bl	8005e90 <HAL_I2C_Init>
 8000fb8:	b950      	cbnz	r0, 8000fd0 <MX_I2C2_Init+0x44>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fba:	2100      	movs	r1, #0
 8000fbc:	4809      	ldr	r0, [pc, #36]	@ (8000fe4 <MX_I2C2_Init+0x58>)
 8000fbe:	f005 f979 	bl	80062b4 <HAL_I2CEx_ConfigAnalogFilter>
 8000fc2:	b940      	cbnz	r0, 8000fd6 <MX_I2C2_Init+0x4a>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4807      	ldr	r0, [pc, #28]	@ (8000fe4 <MX_I2C2_Init+0x58>)
 8000fc8:	f005 f9a2 	bl	8006310 <HAL_I2CEx_ConfigDigitalFilter>
 8000fcc:	b930      	cbnz	r0, 8000fdc <MX_I2C2_Init+0x50>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000fce:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000fd0:	f000 f8ce 	bl	8001170 <Error_Handler>
 8000fd4:	e7f1      	b.n	8000fba <MX_I2C2_Init+0x2e>
    Error_Handler();
 8000fd6:	f000 f8cb 	bl	8001170 <Error_Handler>
 8000fda:	e7f3      	b.n	8000fc4 <MX_I2C2_Init+0x38>
    Error_Handler();
 8000fdc:	f000 f8c8 	bl	8001170 <Error_Handler>
}
 8000fe0:	e7f5      	b.n	8000fce <MX_I2C2_Init+0x42>
 8000fe2:	bf00      	nop
 8000fe4:	240003a8 	.word	0x240003a8
 8000fe8:	40005800 	.word	0x40005800

08000fec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fec:	b510      	push	{r4, lr}
 8000fee:	b0b8      	sub	sp, #224	@ 0xe0
 8000ff0:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	9133      	str	r1, [sp, #204]	@ 0xcc
 8000ff6:	9134      	str	r1, [sp, #208]	@ 0xd0
 8000ff8:	9135      	str	r1, [sp, #212]	@ 0xd4
 8000ffa:	9136      	str	r1, [sp, #216]	@ 0xd8
 8000ffc:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ffe:	22b8      	movs	r2, #184	@ 0xb8
 8001000:	a804      	add	r0, sp, #16
 8001002:	f012 fff7 	bl	8013ff4 <memset>
  if(i2cHandle->Instance==I2C1)
 8001006:	6823      	ldr	r3, [r4, #0]
 8001008:	4a36      	ldr	r2, [pc, #216]	@ (80010e4 <HAL_I2C_MspInit+0xf8>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d004      	beq.n	8001018 <HAL_I2C_MspInit+0x2c>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(i2cHandle->Instance==I2C2)
 800100e:	4a36      	ldr	r2, [pc, #216]	@ (80010e8 <HAL_I2C_MspInit+0xfc>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d033      	beq.n	800107c <HAL_I2C_MspInit+0x90>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001014:	b038      	add	sp, #224	@ 0xe0
 8001016:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001018:	2208      	movs	r2, #8
 800101a:	2300      	movs	r3, #0
 800101c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001020:	a804      	add	r0, sp, #16
 8001022:	f006 f87b 	bl	800711c <HAL_RCCEx_PeriphCLKConfig>
 8001026:	bb30      	cbnz	r0, 8001076 <HAL_I2C_MspInit+0x8a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001028:	4c30      	ldr	r4, [pc, #192]	@ (80010ec <HAL_I2C_MspInit+0x100>)
 800102a:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 800102e:	f043 0302 	orr.w	r3, r3, #2
 8001032:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8001036:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 800103a:	f003 0302 	and.w	r3, r3, #2
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001042:	23c0      	movs	r3, #192	@ 0xc0
 8001044:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001046:	2312      	movs	r3, #18
 8001048:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104e:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001050:	2304      	movs	r3, #4
 8001052:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001054:	a933      	add	r1, sp, #204	@ 0xcc
 8001056:	4826      	ldr	r0, [pc, #152]	@ (80010f0 <HAL_I2C_MspInit+0x104>)
 8001058:	f004 fc26 	bl	80058a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800105c:	f8d4 30e8 	ldr.w	r3, [r4, #232]	@ 0xe8
 8001060:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001064:	f8c4 30e8 	str.w	r3, [r4, #232]	@ 0xe8
 8001068:	f8d4 30e8 	ldr.w	r3, [r4, #232]	@ 0xe8
 800106c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001070:	9301      	str	r3, [sp, #4]
 8001072:	9b01      	ldr	r3, [sp, #4]
 8001074:	e7ce      	b.n	8001014 <HAL_I2C_MspInit+0x28>
      Error_Handler();
 8001076:	f000 f87b 	bl	8001170 <Error_Handler>
 800107a:	e7d5      	b.n	8001028 <HAL_I2C_MspInit+0x3c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800107c:	2208      	movs	r2, #8
 800107e:	2300      	movs	r3, #0
 8001080:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001084:	a804      	add	r0, sp, #16
 8001086:	f006 f849 	bl	800711c <HAL_RCCEx_PeriphCLKConfig>
 800108a:	bb38      	cbnz	r0, 80010dc <HAL_I2C_MspInit+0xf0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800108c:	4c17      	ldr	r4, [pc, #92]	@ (80010ec <HAL_I2C_MspInit+0x100>)
 800108e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8001092:	f043 0302 	orr.w	r3, r3, #2
 8001096:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 800109a:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	9302      	str	r3, [sp, #8]
 80010a4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80010a6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80010aa:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010ac:	2312      	movs	r3, #18
 80010ae:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b4:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80010b6:	2304      	movs	r3, #4
 80010b8:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ba:	a933      	add	r1, sp, #204	@ 0xcc
 80010bc:	480c      	ldr	r0, [pc, #48]	@ (80010f0 <HAL_I2C_MspInit+0x104>)
 80010be:	f004 fbf3 	bl	80058a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80010c2:	f8d4 30e8 	ldr.w	r3, [r4, #232]	@ 0xe8
 80010c6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010ca:	f8c4 30e8 	str.w	r3, [r4, #232]	@ 0xe8
 80010ce:	f8d4 30e8 	ldr.w	r3, [r4, #232]	@ 0xe8
 80010d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010d6:	9303      	str	r3, [sp, #12]
 80010d8:	9b03      	ldr	r3, [sp, #12]
}
 80010da:	e79b      	b.n	8001014 <HAL_I2C_MspInit+0x28>
      Error_Handler();
 80010dc:	f000 f848 	bl	8001170 <Error_Handler>
 80010e0:	e7d4      	b.n	800108c <HAL_I2C_MspInit+0xa0>
 80010e2:	bf00      	nop
 80010e4:	40005400 	.word	0x40005400
 80010e8:	40005800 	.word	0x40005800
 80010ec:	58024400 	.word	0x58024400
 80010f0:	58020400 	.word	0x58020400

080010f4 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80010f4:	b500      	push	{lr}
 80010f6:	b083      	sub	sp, #12
 80010f8:	9001      	str	r0, [sp, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80010fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010fe:	2201      	movs	r2, #1
 8001100:	a901      	add	r1, sp, #4
 8001102:	4803      	ldr	r0, [pc, #12]	@ (8001110 <__io_putchar+0x1c>)
 8001104:	f00a f8b4 	bl	800b270 <HAL_UART_Transmit>
	return ch;
}
 8001108:	9801      	ldr	r0, [sp, #4]
 800110a:	b003      	add	sp, #12
 800110c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001110:	24000a10 	.word	0x24000a10

08001114 <__io_getchar>:
GETCHAR_PROTOTYPE
{
 8001114:	b500      	push	{lr}
 8001116:	b083      	sub	sp, #12
	uint8_t ch = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_UART_Receive(&huart1,(uint8_t *)&ch, 1, 0xFFFF);
 800111e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001122:	2201      	movs	r2, #1
 8001124:	f10d 0107 	add.w	r1, sp, #7
 8001128:	480a      	ldr	r0, [pc, #40]	@ (8001154 <__io_getchar+0x40>)
 800112a:	f00a f909 	bl	800b340 <HAL_UART_Receive>
	if (ch == '\r')
 800112e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001132:	2b0d      	cmp	r3, #13
 8001134:	d006      	beq.n	8001144 <__io_getchar+0x30>
	{
		__io_putchar('\r');
		ch = '\n';
	}
	return __io_putchar(ch);
 8001136:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800113a:	f7ff ffdb 	bl	80010f4 <__io_putchar>
}
 800113e:	b003      	add	sp, #12
 8001140:	f85d fb04 	ldr.w	pc, [sp], #4
		__io_putchar('\r');
 8001144:	200d      	movs	r0, #13
 8001146:	f7ff ffd5 	bl	80010f4 <__io_putchar>
		ch = '\n';
 800114a:	230a      	movs	r3, #10
 800114c:	f88d 3007 	strb.w	r3, [sp, #7]
 8001150:	e7f1      	b.n	8001136 <__io_getchar+0x22>
 8001152:	bf00      	nop
 8001154:	24000a10 	.word	0x24000a10

08001158 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001158:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800115a:	6802      	ldr	r2, [r0, #0]
 800115c:	4b03      	ldr	r3, [pc, #12]	@ (800116c <HAL_TIM_PeriodElapsedCallback+0x14>)
 800115e:	429a      	cmp	r2, r3
 8001160:	d000      	beq.n	8001164 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001162:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8001164:	f001 f9c2 	bl	80024ec <HAL_IncTick>
}
 8001168:	e7fb      	b.n	8001162 <HAL_TIM_PeriodElapsedCallback+0xa>
 800116a:	bf00      	nop
 800116c:	40010000 	.word	0x40010000

08001170 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001170:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001172:	e7fe      	b.n	8001172 <Error_Handler+0x2>

08001174 <SystemClock_Config>:
{
 8001174:	b500      	push	{lr}
 8001176:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001178:	224c      	movs	r2, #76	@ 0x4c
 800117a:	2100      	movs	r1, #0
 800117c:	a809      	add	r0, sp, #36	@ 0x24
 800117e:	f012 ff39 	bl	8013ff4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001182:	2220      	movs	r2, #32
 8001184:	2100      	movs	r1, #0
 8001186:	a801      	add	r0, sp, #4
 8001188:	f012 ff34 	bl	8013ff4 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800118c:	2002      	movs	r0, #2
 800118e:	f005 f8eb 	bl	8006368 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001192:	2300      	movs	r3, #0
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	4b21      	ldr	r3, [pc, #132]	@ (800121c <SystemClock_Config+0xa8>)
 8001198:	699a      	ldr	r2, [r3, #24]
 800119a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800119e:	619a      	str	r2, [r3, #24]
 80011a0:	699b      	ldr	r3, [r3, #24]
 80011a2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80011aa:	4b1c      	ldr	r3, [pc, #112]	@ (800121c <SystemClock_Config+0xa8>)
 80011ac:	699b      	ldr	r3, [r3, #24]
 80011ae:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80011b2:	d0fa      	beq.n	80011aa <SystemClock_Config+0x36>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011b4:	2201      	movs	r2, #1
 80011b6:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011bc:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011be:	2302      	movs	r3, #2
 80011c0:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011c2:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011c4:	2104      	movs	r1, #4
 80011c6:	9114      	str	r1, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 48;
 80011c8:	2130      	movs	r1, #48	@ 0x30
 80011ca:	9115      	str	r1, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80011cc:	9216      	str	r2, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80011ce:	2206      	movs	r2, #6
 80011d0:	9217      	str	r2, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011d2:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80011d4:	230c      	movs	r3, #12
 80011d6:	9319      	str	r3, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80011d8:	2300      	movs	r3, #0
 80011da:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80011dc:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011de:	a809      	add	r0, sp, #36	@ 0x24
 80011e0:	f005 f8ec 	bl	80063bc <HAL_RCC_OscConfig>
 80011e4:	b9a8      	cbnz	r0, 8001212 <SystemClock_Config+0x9e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e6:	233f      	movs	r3, #63	@ 0x3f
 80011e8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ea:	2103      	movs	r1, #3
 80011ec:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80011ee:	2300      	movs	r3, #0
 80011f0:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80011f2:	2308      	movs	r3, #8
 80011f4:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80011f6:	2340      	movs	r3, #64	@ 0x40
 80011f8:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80011fa:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80011fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001200:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001202:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001204:	a801      	add	r0, sp, #4
 8001206:	f005 fcc7 	bl	8006b98 <HAL_RCC_ClockConfig>
 800120a:	b920      	cbnz	r0, 8001216 <SystemClock_Config+0xa2>
}
 800120c:	b01d      	add	sp, #116	@ 0x74
 800120e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001212:	f7ff ffad 	bl	8001170 <Error_Handler>
    Error_Handler();
 8001216:	f7ff ffab 	bl	8001170 <Error_Handler>
 800121a:	bf00      	nop
 800121c:	58024800 	.word	0x58024800

08001220 <main>:
{
 8001220:	b508      	push	{r3, lr}
  HAL_Init();
 8001222:	f001 f935 	bl	8002490 <HAL_Init>
  SystemClock_Config();
 8001226:	f7ff ffa5 	bl	8001174 <SystemClock_Config>
  MX_GPIO_Init();
 800122a:	f7ff fdc3 	bl	8000db4 <MX_GPIO_Init>
  MX_DMA_Init();
 800122e:	f7ff fb23 	bl	8000878 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8001232:	f7ff fb55 	bl	80008e0 <MX_FDCAN1_Init>
  MX_I2C1_Init();
 8001236:	f7ff fe79 	bl	8000f2c <MX_I2C1_Init>
  MX_I2C2_Init();
 800123a:	f7ff fea7 	bl	8000f8c <MX_I2C2_Init>
  MX_TIM12_Init();
 800123e:	f000 fc65 	bl	8001b0c <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8001242:	f000 fd03 	bl	8001c4c <MX_USART1_UART_Init>
  MX_USART10_UART_Init();
 8001246:	f000 fddf 	bl	8001e08 <MX_USART10_UART_Init>
  MX_USART2_UART_Init();
 800124a:	f000 fd35 	bl	8001cb8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800124e:	f000 fd6d 	bl	8001d2c <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001252:	f000 fda5 	bl	8001da0 <MX_USART6_UART_Init>
  MX_SPI2_Init();
 8001256:	f000 f829 	bl	80012ac <MX_SPI2_Init>
  MX_TIM3_Init();
 800125a:	f000 fbbb 	bl	80019d4 <MX_TIM3_Init>
  MX_ADC1_Init();
 800125e:	f7ff fa45 	bl	80006ec <MX_ADC1_Init>
  MX_TIM4_Init();
 8001262:	f000 fbfb 	bl	8001a5c <MX_TIM4_Init>
  MX_TIM15_Init();
 8001266:	f000 fc93 	bl	8001b90 <MX_TIM15_Init>
  UART6_StartReceive();
 800126a:	f00b f9e1 	bl	800c630 <UART6_StartReceive>
  HAL_Delay(1000);
 800126e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001272:	f001 f94d 	bl	8002510 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, OET3V3_EN_Pin, 1);
 8001276:	2201      	movs	r2, #1
 8001278:	2180      	movs	r1, #128	@ 0x80
 800127a:	480a      	ldr	r0, [pc, #40]	@ (80012a4 <main+0x84>)
 800127c:	f004 fc1e 	bl	8005abc <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8001280:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001284:	f001 f944 	bl	8002510 <HAL_Delay>
  HAL_TIM_PWM_Stop_DMA(&htim4,TIM_CHANNEL_3);
 8001288:	2108      	movs	r1, #8
 800128a:	4807      	ldr	r0, [pc, #28]	@ (80012a8 <main+0x88>)
 800128c:	f008 fd26 	bl	8009cdc <HAL_TIM_PWM_Stop_DMA>
  Start_FAN();
 8001290:	f00d fb66 	bl	800e960 <Start_FAN>
  osKernelInitialize();
 8001294:	f00e fb24 	bl	800f8e0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001298:	f7ff fd48 	bl	8000d2c <MX_FREERTOS_Init>
  osKernelStart();
 800129c:	f00e fb32 	bl	800f904 <osKernelStart>
  while (1)
 80012a0:	e7fe      	b.n	80012a0 <main+0x80>
 80012a2:	bf00      	nop
 80012a4:	58020c00 	.word	0x58020c00
 80012a8:	24000728 	.word	0x24000728

080012ac <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80012ac:	b508      	push	{r3, lr}
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80012ae:	4816      	ldr	r0, [pc, #88]	@ (8001308 <MX_SPI2_Init+0x5c>)
 80012b0:	4b16      	ldr	r3, [pc, #88]	@ (800130c <MX_SPI2_Init+0x60>)
 80012b2:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012b4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80012b8:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012ba:	2300      	movs	r3, #0
 80012bc:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80012be:	2207      	movs	r2, #7
 80012c0:	60c2      	str	r2, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80012c2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80012c6:	6102      	str	r2, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80012c8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80012cc:	6142      	str	r2, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012ce:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80012d2:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80012d4:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 80012d8:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012da:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012dc:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012de:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80012e0:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012e6:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80012e8:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80012ea:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80012ec:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80012ee:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80012f0:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80012f2:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80012f4:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80012f6:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80012f8:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012fa:	f007 facf 	bl	800889c <HAL_SPI_Init>
 80012fe:	b900      	cbnz	r0, 8001302 <MX_SPI2_Init+0x56>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001300:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001302:	f7ff ff35 	bl	8001170 <Error_Handler>
}
 8001306:	e7fb      	b.n	8001300 <MX_SPI2_Init+0x54>
 8001308:	24000540 	.word	0x24000540
 800130c:	40003800 	.word	0x40003800

08001310 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001314:	b0b8      	sub	sp, #224	@ 0xe0
 8001316:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001318:	2100      	movs	r1, #0
 800131a:	9133      	str	r1, [sp, #204]	@ 0xcc
 800131c:	9134      	str	r1, [sp, #208]	@ 0xd0
 800131e:	9135      	str	r1, [sp, #212]	@ 0xd4
 8001320:	9136      	str	r1, [sp, #216]	@ 0xd8
 8001322:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001324:	22b8      	movs	r2, #184	@ 0xb8
 8001326:	a804      	add	r0, sp, #16
 8001328:	f012 fe64 	bl	8013ff4 <memset>
  if(spiHandle->Instance==SPI2)
 800132c:	6822      	ldr	r2, [r4, #0]
 800132e:	4b49      	ldr	r3, [pc, #292]	@ (8001454 <HAL_SPI_MspInit+0x144>)
 8001330:	429a      	cmp	r2, r3
 8001332:	d002      	beq.n	800133a <HAL_SPI_MspInit+0x2a>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001334:	b038      	add	sp, #224	@ 0xe0
 8001336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800133a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800133e:	2300      	movs	r3, #0
 8001340:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001344:	a804      	add	r0, sp, #16
 8001346:	f005 fee9 	bl	800711c <HAL_RCCEx_PeriphCLKConfig>
 800134a:	2800      	cmp	r0, #0
 800134c:	d179      	bne.n	8001442 <HAL_SPI_MspInit+0x132>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800134e:	4b42      	ldr	r3, [pc, #264]	@ (8001458 <HAL_SPI_MspInit+0x148>)
 8001350:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001354:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001358:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800135c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001360:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001364:	9201      	str	r2, [sp, #4]
 8001366:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001368:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800136c:	f042 0204 	orr.w	r2, r2, #4
 8001370:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001374:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001378:	f002 0204 	and.w	r2, r2, #4
 800137c:	9202      	str	r2, [sp, #8]
 800137e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001380:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001384:	f042 0202 	orr.w	r2, r2, #2
 8001388:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800138c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001390:	f003 0302 	and.w	r3, r3, #2
 8001394:	9303      	str	r3, [sp, #12]
 8001396:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001398:	2306      	movs	r3, #6
 800139a:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139c:	f04f 0802 	mov.w	r8, #2
 80013a0:	f8cd 80d0 	str.w	r8, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a4:	2500      	movs	r5, #0
 80013a6:	9535      	str	r5, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a8:	2703      	movs	r7, #3
 80013aa:	9736      	str	r7, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013ac:	2605      	movs	r6, #5
 80013ae:	9637      	str	r6, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013b0:	a933      	add	r1, sp, #204	@ 0xcc
 80013b2:	482a      	ldr	r0, [pc, #168]	@ (800145c <HAL_SPI_MspInit+0x14c>)
 80013b4:	f004 fa78 	bl	80058a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80013b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013bc:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013be:	f8cd 80d0 	str.w	r8, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	9535      	str	r5, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c4:	9736      	str	r7, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013c6:	9637      	str	r6, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c8:	a933      	add	r1, sp, #204	@ 0xcc
 80013ca:	4825      	ldr	r0, [pc, #148]	@ (8001460 <HAL_SPI_MspInit+0x150>)
 80013cc:	f004 fa6c 	bl	80058a8 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream1;
 80013d0:	4824      	ldr	r0, [pc, #144]	@ (8001464 <HAL_SPI_MspInit+0x154>)
 80013d2:	4b25      	ldr	r3, [pc, #148]	@ (8001468 <HAL_SPI_MspInit+0x158>)
 80013d4:	6003      	str	r3, [r0, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 80013d6:	2327      	movs	r3, #39	@ 0x27
 80013d8:	6043      	str	r3, [r0, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013da:	6085      	str	r5, [r0, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013dc:	60c5      	str	r5, [r0, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80013de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013e2:	6103      	str	r3, [r0, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80013e4:	6145      	str	r5, [r0, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013e6:	6185      	str	r5, [r0, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80013e8:	61c5      	str	r5, [r0, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80013ea:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80013ee:	6203      	str	r3, [r0, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80013f0:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80013f2:	f002 facf 	bl	8003994 <HAL_DMA_Init>
 80013f6:	bb38      	cbnz	r0, 8001448 <HAL_SPI_MspInit+0x138>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80013f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001464 <HAL_SPI_MspInit+0x154>)
 80013fa:	67e3      	str	r3, [r4, #124]	@ 0x7c
 80013fc:	639c      	str	r4, [r3, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream2;
 80013fe:	481b      	ldr	r0, [pc, #108]	@ (800146c <HAL_SPI_MspInit+0x15c>)
 8001400:	4b1b      	ldr	r3, [pc, #108]	@ (8001470 <HAL_SPI_MspInit+0x160>)
 8001402:	6003      	str	r3, [r0, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001404:	2328      	movs	r3, #40	@ 0x28
 8001406:	6043      	str	r3, [r0, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001408:	2340      	movs	r3, #64	@ 0x40
 800140a:	6083      	str	r3, [r0, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800140c:	2300      	movs	r3, #0
 800140e:	60c3      	str	r3, [r0, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001410:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001414:	6102      	str	r2, [r0, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001416:	6143      	str	r3, [r0, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001418:	6183      	str	r3, [r0, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800141a:	61c3      	str	r3, [r0, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800141c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001420:	6202      	str	r2, [r0, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001422:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001424:	f002 fab6 	bl	8003994 <HAL_DMA_Init>
 8001428:	b988      	cbnz	r0, 800144e <HAL_SPI_MspInit+0x13e>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 800142a:	4b10      	ldr	r3, [pc, #64]	@ (800146c <HAL_SPI_MspInit+0x15c>)
 800142c:	67a3      	str	r3, [r4, #120]	@ 0x78
 800142e:	639c      	str	r4, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001430:	2200      	movs	r2, #0
 8001432:	2105      	movs	r1, #5
 8001434:	2024      	movs	r0, #36	@ 0x24
 8001436:	f002 f889 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800143a:	2024      	movs	r0, #36	@ 0x24
 800143c:	f002 f896 	bl	800356c <HAL_NVIC_EnableIRQ>
}
 8001440:	e778      	b.n	8001334 <HAL_SPI_MspInit+0x24>
      Error_Handler();
 8001442:	f7ff fe95 	bl	8001170 <Error_Handler>
 8001446:	e782      	b.n	800134e <HAL_SPI_MspInit+0x3e>
      Error_Handler();
 8001448:	f7ff fe92 	bl	8001170 <Error_Handler>
 800144c:	e7d4      	b.n	80013f8 <HAL_SPI_MspInit+0xe8>
      Error_Handler();
 800144e:	f7ff fe8f 	bl	8001170 <Error_Handler>
 8001452:	e7ea      	b.n	800142a <HAL_SPI_MspInit+0x11a>
 8001454:	40003800 	.word	0x40003800
 8001458:	58024400 	.word	0x58024400
 800145c:	58020800 	.word	0x58020800
 8001460:	58020400 	.word	0x58020400
 8001464:	240004c8 	.word	0x240004c8
 8001468:	40020028 	.word	0x40020028
 800146c:	24000450 	.word	0x24000450
 8001470:	40020040 	.word	0x40020040

08001474 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001474:	b500      	push	{lr}
 8001476:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001478:	4b0a      	ldr	r3, [pc, #40]	@ (80014a4 <HAL_MspInit+0x30>)
 800147a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 800147e:	f042 0202 	orr.w	r2, r2, #2
 8001482:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8001486:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800148a:	f003 0302 	and.w	r3, r3, #2
 800148e:	9301      	str	r3, [sp, #4]
 8001490:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001492:	2200      	movs	r2, #0
 8001494:	210f      	movs	r1, #15
 8001496:	f06f 0001 	mvn.w	r0, #1
 800149a:	f002 f857 	bl	800354c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800149e:	b003      	add	sp, #12
 80014a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80014a4:	58024400 	.word	0x58024400

080014a8 <HAL_InitTick>:
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014a8:	280f      	cmp	r0, #15
 80014aa:	d901      	bls.n	80014b0 <HAL_InitTick+0x8>
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
     uwTickPrio = TickPriority;
    }
  else
  {
    return HAL_ERROR;
 80014ac:	2001      	movs	r0, #1
    return HAL_TIM_Base_Start_IT(&htim1);
  }

  /* Return function status */
  return HAL_ERROR;
}
 80014ae:	4770      	bx	lr
{
 80014b0:	b510      	push	{r4, lr}
 80014b2:	b08a      	sub	sp, #40	@ 0x28
 80014b4:	4604      	mov	r4, r0
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	4601      	mov	r1, r0
 80014ba:	2019      	movs	r0, #25
 80014bc:	f002 f846 	bl	800354c <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80014c0:	2019      	movs	r0, #25
 80014c2:	f002 f853 	bl	800356c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80014c6:	4b17      	ldr	r3, [pc, #92]	@ (8001524 <HAL_InitTick+0x7c>)
 80014c8:	601c      	str	r4, [r3, #0]
  __HAL_RCC_TIM1_CLK_ENABLE();
 80014ca:	4b17      	ldr	r3, [pc, #92]	@ (8001528 <HAL_InitTick+0x80>)
 80014cc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80014d0:	f042 0201 	orr.w	r2, r2, #1
 80014d4:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80014d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014dc:	f003 0301 	and.w	r3, r3, #1
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	9b00      	ldr	r3, [sp, #0]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014e4:	a901      	add	r1, sp, #4
 80014e6:	a802      	add	r0, sp, #8
 80014e8:	f005 fce6 	bl	8006eb8 <HAL_RCC_GetClockConfig>
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80014ec:	f005 fcd2 	bl	8006e94 <HAL_RCC_GetPCLK2Freq>
 80014f0:	0043      	lsls	r3, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80014f2:	4a0e      	ldr	r2, [pc, #56]	@ (800152c <HAL_InitTick+0x84>)
 80014f4:	fba2 2303 	umull	r2, r3, r2, r3
 80014f8:	0c9b      	lsrs	r3, r3, #18
 80014fa:	3b01      	subs	r3, #1
  htim1.Instance = TIM1;
 80014fc:	480c      	ldr	r0, [pc, #48]	@ (8001530 <HAL_InitTick+0x88>)
 80014fe:	4a0d      	ldr	r2, [pc, #52]	@ (8001534 <HAL_InitTick+0x8c>)
 8001500:	6002      	str	r2, [r0, #0]
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001502:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001506:	60c2      	str	r2, [r0, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001508:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	6103      	str	r3, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800150e:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001510:	f008 f924 	bl	800975c <HAL_TIM_Base_Init>
 8001514:	b110      	cbz	r0, 800151c <HAL_InitTick+0x74>
  return HAL_ERROR;
 8001516:	2001      	movs	r0, #1
}
 8001518:	b00a      	add	sp, #40	@ 0x28
 800151a:	bd10      	pop	{r4, pc}
    return HAL_TIM_Base_Start_IT(&htim1);
 800151c:	4804      	ldr	r0, [pc, #16]	@ (8001530 <HAL_InitTick+0x88>)
 800151e:	f007 ff7b 	bl	8009418 <HAL_TIM_Base_Start_IT>
 8001522:	e7f9      	b.n	8001518 <HAL_InitTick+0x70>
 8001524:	2400000c 	.word	0x2400000c
 8001528:	58024400 	.word	0x58024400
 800152c:	431bde83 	.word	0x431bde83
 8001530:	240005c8 	.word	0x240005c8
 8001534:	40010000 	.word	0x40010000

08001538 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001538:	e7fe      	b.n	8001538 <NMI_Handler>

0800153a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800153a:	e7fe      	b.n	800153a <HardFault_Handler>

0800153c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800153c:	e7fe      	b.n	800153c <MemManage_Handler>

0800153e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800153e:	e7fe      	b.n	800153e <BusFault_Handler>

08001540 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001540:	e7fe      	b.n	8001540 <UsageFault_Handler>

08001542 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001542:	4770      	bx	lr

08001544 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001544:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 8001546:	4802      	ldr	r0, [pc, #8]	@ (8001550 <DMA1_Stream0_IRQHandler+0xc>)
 8001548:	f003 f816 	bl	8004578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800154c:	bd08      	pop	{r3, pc}
 800154e:	bf00      	nop
 8001550:	24000618 	.word	0x24000618

08001554 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001554:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001556:	4802      	ldr	r0, [pc, #8]	@ (8001560 <DMA1_Stream1_IRQHandler+0xc>)
 8001558:	f003 f80e 	bl	8004578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800155c:	bd08      	pop	{r3, pc}
 800155e:	bf00      	nop
 8001560:	240004c8 	.word	0x240004c8

08001564 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001564:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001566:	4802      	ldr	r0, [pc, #8]	@ (8001570 <DMA1_Stream2_IRQHandler+0xc>)
 8001568:	f003 f806 	bl	8004578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800156c:	bd08      	pop	{r3, pc}
 800156e:	bf00      	nop
 8001570:	24000450 	.word	0x24000450

08001574 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001574:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001576:	4802      	ldr	r0, [pc, #8]	@ (8001580 <DMA1_Stream5_IRQHandler+0xc>)
 8001578:	f002 fffe 	bl	8004578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800157c:	bd08      	pop	{r3, pc}
 800157e:	bf00      	nop
 8001580:	24000204 	.word	0x24000204

08001584 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001584:	b508      	push	{r3, lr}
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001586:	4802      	ldr	r0, [pc, #8]	@ (8001590 <FDCAN1_IT0_IRQHandler+0xc>)
 8001588:	f003 fffe 	bl	8005588 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800158c:	bd08      	pop	{r3, pc}
 800158e:	bf00      	nop
 8001590:	240002ec 	.word	0x240002ec

08001594 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001594:	b508      	push	{r3, lr}
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001596:	4802      	ldr	r0, [pc, #8]	@ (80015a0 <FDCAN1_IT1_IRQHandler+0xc>)
 8001598:	f003 fff6 	bl	8005588 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 800159c:	bd08      	pop	{r3, pc}
 800159e:	bf00      	nop
 80015a0:	240002ec 	.word	0x240002ec

080015a4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80015a4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015a6:	4802      	ldr	r0, [pc, #8]	@ (80015b0 <TIM1_UP_IRQHandler+0xc>)
 80015a8:	f007 ff8a 	bl	80094c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80015ac:	bd08      	pop	{r3, pc}
 80015ae:	bf00      	nop
 80015b0:	240005c8 	.word	0x240005c8

080015b4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80015b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80015b6:	4802      	ldr	r0, [pc, #8]	@ (80015c0 <SPI2_IRQHandler+0xc>)
 80015b8:	f007 fc92 	bl	8008ee0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80015bc:	bd08      	pop	{r3, pc}
 80015be:	bf00      	nop
 80015c0:	24000540 	.word	0x24000540

080015c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80015c4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80015c6:	4802      	ldr	r0, [pc, #8]	@ (80015d0 <USART1_IRQHandler+0xc>)
 80015c8:	f008 fdae 	bl	800a128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80015cc:	bd08      	pop	{r3, pc}
 80015ce:	bf00      	nop
 80015d0:	24000a10 	.word	0x24000a10

080015d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80015d4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80015d6:	4802      	ldr	r0, [pc, #8]	@ (80015e0 <USART2_IRQHandler+0xc>)
 80015d8:	f008 fda6 	bl	800a128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80015dc:	bd08      	pop	{r3, pc}
 80015de:	bf00      	nop
 80015e0:	2400097c 	.word	0x2400097c

080015e4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80015e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80015e6:	4802      	ldr	r0, [pc, #8]	@ (80015f0 <USART3_IRQHandler+0xc>)
 80015e8:	f008 fd9e 	bl	800a128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80015ec:	bd08      	pop	{r3, pc}
 80015ee:	bf00      	nop
 80015f0:	240008e8 	.word	0x240008e8

080015f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80015f4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACC_INT_Pin);
 80015f6:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80015fa:	f004 fa66 	bl	8005aca <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GYRO_INT_Pin);
 80015fe:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001602:	f004 fa62 	bl	8005aca <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001606:	bd08      	pop	{r3, pc}

08001608 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001608:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800160a:	4802      	ldr	r0, [pc, #8]	@ (8001614 <USART6_IRQHandler+0xc>)
 800160c:	f008 fd8c 	bl	800a128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001610:	bd08      	pop	{r3, pc}
 8001612:	bf00      	nop
 8001614:	24000854 	.word	0x24000854

08001618 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 8001618:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 800161a:	4802      	ldr	r0, [pc, #8]	@ (8001624 <USART10_IRQHandler+0xc>)
 800161c:	f008 fd84 	bl	800a128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 8001620:	bd08      	pop	{r3, pc}
 8001622:	bf00      	nop
 8001624:	240007c0 	.word	0x240007c0

08001628 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001628:	2001      	movs	r0, #1
 800162a:	4770      	bx	lr

0800162c <_kill>:

int _kill(int pid, int sig)
{
 800162c:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800162e:	f012 fe0d 	bl	801424c <__errno>
 8001632:	2316      	movs	r3, #22
 8001634:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001636:	f04f 30ff 	mov.w	r0, #4294967295
 800163a:	bd08      	pop	{r3, pc}

0800163c <_exit>:

void _exit (int status)
{
 800163c:	b508      	push	{r3, lr}
  _kill(status, -1);
 800163e:	f04f 31ff 	mov.w	r1, #4294967295
 8001642:	f7ff fff3 	bl	800162c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001646:	e7fe      	b.n	8001646 <_exit+0xa>

08001648 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001648:	b570      	push	{r4, r5, r6, lr}
 800164a:	460c      	mov	r4, r1
 800164c:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164e:	2500      	movs	r5, #0
 8001650:	e006      	b.n	8001660 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8001652:	f7ff fd5f 	bl	8001114 <__io_getchar>
 8001656:	4621      	mov	r1, r4
 8001658:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165c:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 800165e:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001660:	42b5      	cmp	r5, r6
 8001662:	dbf6      	blt.n	8001652 <_read+0xa>
  }

  return len;
}
 8001664:	4630      	mov	r0, r6
 8001666:	bd70      	pop	{r4, r5, r6, pc}

08001668 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001668:	b570      	push	{r4, r5, r6, lr}
 800166a:	460c      	mov	r4, r1
 800166c:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800166e:	2500      	movs	r5, #0
 8001670:	e004      	b.n	800167c <_write+0x14>
  {
    __io_putchar(*ptr++);
 8001672:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001676:	f7ff fd3d 	bl	80010f4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800167a:	3501      	adds	r5, #1
 800167c:	42b5      	cmp	r5, r6
 800167e:	dbf8      	blt.n	8001672 <_write+0xa>
  }
  return len;
}
 8001680:	4630      	mov	r0, r6
 8001682:	bd70      	pop	{r4, r5, r6, pc}

08001684 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001684:	f04f 30ff 	mov.w	r0, #4294967295
 8001688:	4770      	bx	lr

0800168a <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800168a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800168e:	604b      	str	r3, [r1, #4]
  return 0;
}
 8001690:	2000      	movs	r0, #0
 8001692:	4770      	bx	lr

08001694 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001694:	2001      	movs	r0, #1
 8001696:	4770      	bx	lr

08001698 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001698:	2000      	movs	r0, #0
 800169a:	4770      	bx	lr

0800169c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800169c:	b510      	push	{r4, lr}
 800169e:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016a0:	4a0c      	ldr	r2, [pc, #48]	@ (80016d4 <_sbrk+0x38>)
 80016a2:	490d      	ldr	r1, [pc, #52]	@ (80016d8 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016a4:	480d      	ldr	r0, [pc, #52]	@ (80016dc <_sbrk+0x40>)
 80016a6:	6800      	ldr	r0, [r0, #0]
 80016a8:	b140      	cbz	r0, 80016bc <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016aa:	480c      	ldr	r0, [pc, #48]	@ (80016dc <_sbrk+0x40>)
 80016ac:	6800      	ldr	r0, [r0, #0]
 80016ae:	4403      	add	r3, r0
 80016b0:	1a52      	subs	r2, r2, r1
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d806      	bhi.n	80016c4 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80016b6:	4a09      	ldr	r2, [pc, #36]	@ (80016dc <_sbrk+0x40>)
 80016b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80016ba:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80016bc:	4807      	ldr	r0, [pc, #28]	@ (80016dc <_sbrk+0x40>)
 80016be:	4c08      	ldr	r4, [pc, #32]	@ (80016e0 <_sbrk+0x44>)
 80016c0:	6004      	str	r4, [r0, #0]
 80016c2:	e7f2      	b.n	80016aa <_sbrk+0xe>
    errno = ENOMEM;
 80016c4:	f012 fdc2 	bl	801424c <__errno>
 80016c8:	230c      	movs	r3, #12
 80016ca:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80016cc:	f04f 30ff 	mov.w	r0, #4294967295
 80016d0:	e7f3      	b.n	80016ba <_sbrk+0x1e>
 80016d2:	bf00      	nop
 80016d4:	24050000 	.word	0x24050000
 80016d8:	00000400 	.word	0x00000400
 80016dc:	24000614 	.word	0x24000614
 80016e0:	2400fd30 	.word	0x2400fd30

080016e4 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80016e4:	4a2b      	ldr	r2, [pc, #172]	@ (8001794 <SystemInit+0xb0>)
 80016e6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80016ea:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80016ee:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80016f2:	4b29      	ldr	r3, [pc, #164]	@ (8001798 <SystemInit+0xb4>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 030f 	and.w	r3, r3, #15
 80016fa:	2b06      	cmp	r3, #6
 80016fc:	d806      	bhi.n	800170c <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80016fe:	4a26      	ldr	r2, [pc, #152]	@ (8001798 <SystemInit+0xb4>)
 8001700:	6813      	ldr	r3, [r2, #0]
 8001702:	f023 030f 	bic.w	r3, r3, #15
 8001706:	f043 0307 	orr.w	r3, r3, #7
 800170a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800170c:	4b23      	ldr	r3, [pc, #140]	@ (800179c <SystemInit+0xb8>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	f042 0201 	orr.w	r2, r2, #1
 8001714:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001716:	2200      	movs	r2, #0
 8001718:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800171a:	6819      	ldr	r1, [r3, #0]
 800171c:	4a20      	ldr	r2, [pc, #128]	@ (80017a0 <SystemInit+0xbc>)
 800171e:	400a      	ands	r2, r1
 8001720:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001722:	4b1d      	ldr	r3, [pc, #116]	@ (8001798 <SystemInit+0xb4>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f013 0f08 	tst.w	r3, #8
 800172a:	d006      	beq.n	800173a <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800172c:	4a1a      	ldr	r2, [pc, #104]	@ (8001798 <SystemInit+0xb4>)
 800172e:	6813      	ldr	r3, [r2, #0]
 8001730:	f023 030f 	bic.w	r3, r3, #15
 8001734:	f043 0307 	orr.w	r3, r3, #7
 8001738:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800173a:	4b18      	ldr	r3, [pc, #96]	@ (800179c <SystemInit+0xb8>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001740:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001742:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001744:	4917      	ldr	r1, [pc, #92]	@ (80017a4 <SystemInit+0xc0>)
 8001746:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001748:	4917      	ldr	r1, [pc, #92]	@ (80017a8 <SystemInit+0xc4>)
 800174a:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800174c:	4917      	ldr	r1, [pc, #92]	@ (80017ac <SystemInit+0xc8>)
 800174e:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001750:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001752:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001754:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001756:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001758:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800175a:	6819      	ldr	r1, [r3, #0]
 800175c:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8001760:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001762:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001764:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001768:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800176c:	d110      	bne.n	8001790 <SystemInit+0xac>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800176e:	4b0b      	ldr	r3, [pc, #44]	@ (800179c <SystemInit+0xb8>)
 8001770:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8001774:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001778:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800177c:	4a0c      	ldr	r2, [pc, #48]	@ (80017b0 <SystemInit+0xcc>)
 800177e:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 8001782:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001784:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8001788:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800178c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	e000ed00 	.word	0xe000ed00
 8001798:	52002000 	.word	0x52002000
 800179c:	58024400 	.word	0x58024400
 80017a0:	eaf6ed7f 	.word	0xeaf6ed7f
 80017a4:	02020200 	.word	0x02020200
 80017a8:	01ff0000 	.word	0x01ff0000
 80017ac:	01010280 	.word	0x01010280
 80017b0:	52004000 	.word	0x52004000

080017b4 <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80017b4:	4a05      	ldr	r2, [pc, #20]	@ (80017cc <ExitRun0Mode+0x18>)
 80017b6:	68d3      	ldr	r3, [r2, #12]
 80017b8:	f043 0302 	orr.w	r3, r3, #2
 80017bc:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80017be:	4b03      	ldr	r3, [pc, #12]	@ (80017cc <ExitRun0Mode+0x18>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80017c6:	d0fa      	beq.n	80017be <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	58024800 	.word	0x58024800

080017d0 <HAL_TIM_PWM_MspInit>:
  HAL_TIM_MspPostInit(&htim15);

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80017d0:	b084      	sub	sp, #16

  if(tim_pwmHandle->Instance==TIM3)
 80017d2:	6803      	ldr	r3, [r0, #0]
 80017d4:	4a1a      	ldr	r2, [pc, #104]	@ (8001840 <HAL_TIM_PWM_MspInit+0x70>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d007      	beq.n	80017ea <HAL_TIM_PWM_MspInit+0x1a>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM12)
 80017da:	4a1a      	ldr	r2, [pc, #104]	@ (8001844 <HAL_TIM_PWM_MspInit+0x74>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d012      	beq.n	8001806 <HAL_TIM_PWM_MspInit+0x36>
	__HAL_RCC_TIM12_CLK_ENABLE();
	/* USER CODE BEGIN TIM12_MspInit 1 */

	/* USER CODE END TIM12_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM15)
 80017e0:	4a19      	ldr	r2, [pc, #100]	@ (8001848 <HAL_TIM_PWM_MspInit+0x78>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d01d      	beq.n	8001822 <HAL_TIM_PWM_MspInit+0x52>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80017e6:	b004      	add	sp, #16
 80017e8:	4770      	bx	lr
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017ea:	4b18      	ldr	r3, [pc, #96]	@ (800184c <HAL_TIM_PWM_MspInit+0x7c>)
 80017ec:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80017f0:	f042 0202 	orr.w	r2, r2, #2
 80017f4:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80017f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	9301      	str	r3, [sp, #4]
 8001802:	9b01      	ldr	r3, [sp, #4]
 8001804:	e7ef      	b.n	80017e6 <HAL_TIM_PWM_MspInit+0x16>
	__HAL_RCC_TIM12_CLK_ENABLE();
 8001806:	4b11      	ldr	r3, [pc, #68]	@ (800184c <HAL_TIM_PWM_MspInit+0x7c>)
 8001808:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800180c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001810:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001814:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800181c:	9302      	str	r3, [sp, #8]
 800181e:	9b02      	ldr	r3, [sp, #8]
 8001820:	e7e1      	b.n	80017e6 <HAL_TIM_PWM_MspInit+0x16>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001822:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <HAL_TIM_PWM_MspInit+0x7c>)
 8001824:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001828:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800182c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001830:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001838:	9303      	str	r3, [sp, #12]
 800183a:	9b03      	ldr	r3, [sp, #12]
}
 800183c:	e7d3      	b.n	80017e6 <HAL_TIM_PWM_MspInit+0x16>
 800183e:	bf00      	nop
 8001840:	40000400 	.word	0x40000400
 8001844:	40001800 	.word	0x40001800
 8001848:	40014000 	.word	0x40014000
 800184c:	58024400 	.word	0x58024400

08001850 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM4)
 8001850:	6802      	ldr	r2, [r0, #0]
 8001852:	4b19      	ldr	r3, [pc, #100]	@ (80018b8 <HAL_TIM_Base_MspInit+0x68>)
 8001854:	429a      	cmp	r2, r3
 8001856:	d000      	beq.n	800185a <HAL_TIM_Base_MspInit+0xa>
 8001858:	4770      	bx	lr
{
 800185a:	b510      	push	{r4, lr}
 800185c:	b082      	sub	sp, #8
 800185e:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001860:	4b16      	ldr	r3, [pc, #88]	@ (80018bc <HAL_TIM_Base_MspInit+0x6c>)
 8001862:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001866:	f042 0204 	orr.w	r2, r2, #4
 800186a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800186e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001872:	f003 0304 	and.w	r3, r3, #4
 8001876:	9301      	str	r3, [sp, #4]
 8001878:	9b01      	ldr	r3, [sp, #4]

    /* TIM4 DMA Init */
    /* TIM4_CH3 Init */
    hdma_tim4_ch3.Instance = DMA1_Stream0;
 800187a:	4811      	ldr	r0, [pc, #68]	@ (80018c0 <HAL_TIM_Base_MspInit+0x70>)
 800187c:	4b11      	ldr	r3, [pc, #68]	@ (80018c4 <HAL_TIM_Base_MspInit+0x74>)
 800187e:	6003      	str	r3, [r0, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 8001880:	231f      	movs	r3, #31
 8001882:	6043      	str	r3, [r0, #4]
    hdma_tim4_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001884:	2300      	movs	r3, #0
 8001886:	6083      	str	r3, [r0, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001888:	60c3      	str	r3, [r0, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800188a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800188e:	6102      	str	r2, [r0, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001890:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001894:	6142      	str	r2, [r0, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001896:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800189a:	6182      	str	r2, [r0, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 800189c:	61c3      	str	r3, [r0, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800189e:	6203      	str	r3, [r0, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018a0:	6243      	str	r3, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 80018a2:	f002 f877 	bl	8003994 <HAL_DMA_Init>
 80018a6:	b920      	cbnz	r0, 80018b2 <HAL_TIM_Base_MspInit+0x62>
    {
      Error_Handler();
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 80018a8:	4b05      	ldr	r3, [pc, #20]	@ (80018c0 <HAL_TIM_Base_MspInit+0x70>)
 80018aa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80018ac:	639c      	str	r4, [r3, #56]	@ 0x38

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80018ae:	b002      	add	sp, #8
 80018b0:	bd10      	pop	{r4, pc}
      Error_Handler();
 80018b2:	f7ff fc5d 	bl	8001170 <Error_Handler>
 80018b6:	e7f7      	b.n	80018a8 <HAL_TIM_Base_MspInit+0x58>
 80018b8:	40000800 	.word	0x40000800
 80018bc:	58024400 	.word	0x58024400
 80018c0:	24000618 	.word	0x24000618
 80018c4:	40020010 	.word	0x40020010

080018c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80018c8:	b500      	push	{lr}
 80018ca:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018cc:	2300      	movs	r3, #0
 80018ce:	9305      	str	r3, [sp, #20]
 80018d0:	9306      	str	r3, [sp, #24]
 80018d2:	9307      	str	r3, [sp, #28]
 80018d4:	9308      	str	r3, [sp, #32]
 80018d6:	9309      	str	r3, [sp, #36]	@ 0x24
  if(timHandle->Instance==TIM3)
 80018d8:	6803      	ldr	r3, [r0, #0]
 80018da:	4a36      	ldr	r2, [pc, #216]	@ (80019b4 <HAL_TIM_MspPostInit+0xec>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d00b      	beq.n	80018f8 <HAL_TIM_MspPostInit+0x30>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM4)
 80018e0:	4a35      	ldr	r2, [pc, #212]	@ (80019b8 <HAL_TIM_MspPostInit+0xf0>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d01e      	beq.n	8001924 <HAL_TIM_MspPostInit+0x5c>

  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM12)
 80018e6:	4a35      	ldr	r2, [pc, #212]	@ (80019bc <HAL_TIM_MspPostInit+0xf4>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d033      	beq.n	8001954 <HAL_TIM_MspPostInit+0x8c>

  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM15)
 80018ec:	4a34      	ldr	r2, [pc, #208]	@ (80019c0 <HAL_TIM_MspPostInit+0xf8>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d048      	beq.n	8001984 <HAL_TIM_MspPostInit+0xbc>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80018f2:	b00b      	add	sp, #44	@ 0x2c
 80018f4:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f8:	4b32      	ldr	r3, [pc, #200]	@ (80019c4 <HAL_TIM_MspPostInit+0xfc>)
 80018fa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80018fe:	f042 0202 	orr.w	r2, r2, #2
 8001902:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001906:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	9301      	str	r3, [sp, #4]
 8001910:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001912:	2302      	movs	r3, #2
 8001914:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001916:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001918:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800191a:	a905      	add	r1, sp, #20
 800191c:	482a      	ldr	r0, [pc, #168]	@ (80019c8 <HAL_TIM_MspPostInit+0x100>)
 800191e:	f003 ffc3 	bl	80058a8 <HAL_GPIO_Init>
 8001922:	e7e6      	b.n	80018f2 <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001924:	4b27      	ldr	r3, [pc, #156]	@ (80019c4 <HAL_TIM_MspPostInit+0xfc>)
 8001926:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800192a:	f042 0208 	orr.w	r2, r2, #8
 800192e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001936:	f003 0308 	and.w	r3, r3, #8
 800193a:	9302      	str	r3, [sp, #8]
 800193c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800193e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001942:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001944:	2302      	movs	r3, #2
 8001946:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001948:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800194a:	a905      	add	r1, sp, #20
 800194c:	481f      	ldr	r0, [pc, #124]	@ (80019cc <HAL_TIM_MspPostInit+0x104>)
 800194e:	f003 ffab 	bl	80058a8 <HAL_GPIO_Init>
 8001952:	e7ce      	b.n	80018f2 <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001954:	4b1b      	ldr	r3, [pc, #108]	@ (80019c4 <HAL_TIM_MspPostInit+0xfc>)
 8001956:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800195a:	f042 0202 	orr.w	r2, r2, #2
 800195e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001962:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	9303      	str	r3, [sp, #12]
 800196c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = BUZZ_Pin;
 800196e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001972:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001974:	2302      	movs	r3, #2
 8001976:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 8001978:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 800197a:	a905      	add	r1, sp, #20
 800197c:	4812      	ldr	r0, [pc, #72]	@ (80019c8 <HAL_TIM_MspPostInit+0x100>)
 800197e:	f003 ff93 	bl	80058a8 <HAL_GPIO_Init>
 8001982:	e7b6      	b.n	80018f2 <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001984:	4b0f      	ldr	r3, [pc, #60]	@ (80019c4 <HAL_TIM_MspPostInit+0xfc>)
 8001986:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800198a:	f042 0210 	orr.w	r2, r2, #16
 800198e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001992:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001996:	f003 0310 	and.w	r3, r3, #16
 800199a:	9304      	str	r3, [sp, #16]
 800199c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800199e:	2330      	movs	r3, #48	@ 0x30
 80019a0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a2:	2302      	movs	r3, #2
 80019a4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 80019a6:	2304      	movs	r3, #4
 80019a8:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019aa:	a905      	add	r1, sp, #20
 80019ac:	4808      	ldr	r0, [pc, #32]	@ (80019d0 <HAL_TIM_MspPostInit+0x108>)
 80019ae:	f003 ff7b 	bl	80058a8 <HAL_GPIO_Init>
}
 80019b2:	e79e      	b.n	80018f2 <HAL_TIM_MspPostInit+0x2a>
 80019b4:	40000400 	.word	0x40000400
 80019b8:	40000800 	.word	0x40000800
 80019bc:	40001800 	.word	0x40001800
 80019c0:	40014000 	.word	0x40014000
 80019c4:	58024400 	.word	0x58024400
 80019c8:	58020400 	.word	0x58020400
 80019cc:	58020c00 	.word	0x58020c00
 80019d0:	58021000 	.word	0x58021000

080019d4 <MX_TIM3_Init>:
{
 80019d4:	b500      	push	{lr}
 80019d6:	b08b      	sub	sp, #44	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d8:	2300      	movs	r3, #0
 80019da:	9307      	str	r3, [sp, #28]
 80019dc:	9308      	str	r3, [sp, #32]
 80019de:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019e0:	9300      	str	r3, [sp, #0]
 80019e2:	9301      	str	r3, [sp, #4]
 80019e4:	9302      	str	r3, [sp, #8]
 80019e6:	9303      	str	r3, [sp, #12]
 80019e8:	9304      	str	r3, [sp, #16]
 80019ea:	9305      	str	r3, [sp, #20]
 80019ec:	9306      	str	r3, [sp, #24]
  htim3.Instance = TIM3;
 80019ee:	4819      	ldr	r0, [pc, #100]	@ (8001a54 <MX_TIM3_Init+0x80>)
 80019f0:	4a19      	ldr	r2, [pc, #100]	@ (8001a58 <MX_TIM3_Init+0x84>)
 80019f2:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 239; 	// 240Mhz/240 = 1MHz
 80019f4:	22ef      	movs	r2, #239	@ 0xef
 80019f6:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f8:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 999;		// 1MHz/1000 = 1KHz
 80019fa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019fe:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a00:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a02:	2380      	movs	r3, #128	@ 0x80
 8001a04:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001a06:	f007 fed9 	bl	80097bc <HAL_TIM_PWM_Init>
 8001a0a:	b9c8      	cbnz	r0, 8001a40 <MX_TIM3_Init+0x6c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a10:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a12:	a907      	add	r1, sp, #28
 8001a14:	480f      	ldr	r0, [pc, #60]	@ (8001a54 <MX_TIM3_Init+0x80>)
 8001a16:	f008 fa91 	bl	8009f3c <HAL_TIMEx_MasterConfigSynchronization>
 8001a1a:	b9a0      	cbnz	r0, 8001a46 <MX_TIM3_Init+0x72>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a1c:	2360      	movs	r3, #96	@ 0x60
 8001a1e:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a24:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a26:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a28:	220c      	movs	r2, #12
 8001a2a:	4669      	mov	r1, sp
 8001a2c:	4809      	ldr	r0, [pc, #36]	@ (8001a54 <MX_TIM3_Init+0x80>)
 8001a2e:	f007 ff3f 	bl	80098b0 <HAL_TIM_PWM_ConfigChannel>
 8001a32:	b958      	cbnz	r0, 8001a4c <MX_TIM3_Init+0x78>
  HAL_TIM_MspPostInit(&htim3);
 8001a34:	4807      	ldr	r0, [pc, #28]	@ (8001a54 <MX_TIM3_Init+0x80>)
 8001a36:	f7ff ff47 	bl	80018c8 <HAL_TIM_MspPostInit>
}
 8001a3a:	b00b      	add	sp, #44	@ 0x2c
 8001a3c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001a40:	f7ff fb96 	bl	8001170 <Error_Handler>
 8001a44:	e7e2      	b.n	8001a0c <MX_TIM3_Init+0x38>
    Error_Handler();
 8001a46:	f7ff fb93 	bl	8001170 <Error_Handler>
 8001a4a:	e7e7      	b.n	8001a1c <MX_TIM3_Init+0x48>
    Error_Handler();
 8001a4c:	f7ff fb90 	bl	8001170 <Error_Handler>
 8001a50:	e7f0      	b.n	8001a34 <MX_TIM3_Init+0x60>
 8001a52:	bf00      	nop
 8001a54:	24000774 	.word	0x24000774
 8001a58:	40000400 	.word	0x40000400

08001a5c <MX_TIM4_Init>:
{
 8001a5c:	b500      	push	{lr}
 8001a5e:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a60:	2300      	movs	r3, #0
 8001a62:	930a      	str	r3, [sp, #40]	@ 0x28
 8001a64:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001a66:	930c      	str	r3, [sp, #48]	@ 0x30
 8001a68:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a6a:	9307      	str	r3, [sp, #28]
 8001a6c:	9308      	str	r3, [sp, #32]
 8001a6e:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a70:	9300      	str	r3, [sp, #0]
 8001a72:	9301      	str	r3, [sp, #4]
 8001a74:	9302      	str	r3, [sp, #8]
 8001a76:	9303      	str	r3, [sp, #12]
 8001a78:	9304      	str	r3, [sp, #16]
 8001a7a:	9305      	str	r3, [sp, #20]
 8001a7c:	9306      	str	r3, [sp, #24]
  htim4.Instance = TIM4;
 8001a7e:	4821      	ldr	r0, [pc, #132]	@ (8001b04 <MX_TIM4_Init+0xa8>)
 8001a80:	4a21      	ldr	r2, [pc, #132]	@ (8001b08 <MX_TIM4_Init+0xac>)
 8001a82:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8001a84:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a86:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 687;
 8001a88:	f240 22af 	movw	r2, #687	@ 0x2af
 8001a8c:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a8e:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a90:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001a92:	f007 fe63 	bl	800975c <HAL_TIM_Base_Init>
 8001a96:	bb28      	cbnz	r0, 8001ae4 <MX_TIM4_Init+0x88>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a9c:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001a9e:	a90a      	add	r1, sp, #40	@ 0x28
 8001aa0:	4818      	ldr	r0, [pc, #96]	@ (8001b04 <MX_TIM4_Init+0xa8>)
 8001aa2:	f007 ffaf 	bl	8009a04 <HAL_TIM_ConfigClockSource>
 8001aa6:	bb00      	cbnz	r0, 8001aea <MX_TIM4_Init+0x8e>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001aa8:	4816      	ldr	r0, [pc, #88]	@ (8001b04 <MX_TIM4_Init+0xa8>)
 8001aaa:	f007 fe87 	bl	80097bc <HAL_TIM_PWM_Init>
 8001aae:	b9f8      	cbnz	r0, 8001af0 <MX_TIM4_Init+0x94>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab4:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ab6:	a907      	add	r1, sp, #28
 8001ab8:	4812      	ldr	r0, [pc, #72]	@ (8001b04 <MX_TIM4_Init+0xa8>)
 8001aba:	f008 fa3f 	bl	8009f3c <HAL_TIMEx_MasterConfigSynchronization>
 8001abe:	b9d0      	cbnz	r0, 8001af6 <MX_TIM4_Init+0x9a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ac0:	2360      	movs	r3, #96	@ 0x60
 8001ac2:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ac8:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001aca:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001acc:	2208      	movs	r2, #8
 8001ace:	4669      	mov	r1, sp
 8001ad0:	480c      	ldr	r0, [pc, #48]	@ (8001b04 <MX_TIM4_Init+0xa8>)
 8001ad2:	f007 feed 	bl	80098b0 <HAL_TIM_PWM_ConfigChannel>
 8001ad6:	b988      	cbnz	r0, 8001afc <MX_TIM4_Init+0xa0>
  HAL_TIM_MspPostInit(&htim4);
 8001ad8:	480a      	ldr	r0, [pc, #40]	@ (8001b04 <MX_TIM4_Init+0xa8>)
 8001ada:	f7ff fef5 	bl	80018c8 <HAL_TIM_MspPostInit>
}
 8001ade:	b00f      	add	sp, #60	@ 0x3c
 8001ae0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001ae4:	f7ff fb44 	bl	8001170 <Error_Handler>
 8001ae8:	e7d6      	b.n	8001a98 <MX_TIM4_Init+0x3c>
    Error_Handler();
 8001aea:	f7ff fb41 	bl	8001170 <Error_Handler>
 8001aee:	e7db      	b.n	8001aa8 <MX_TIM4_Init+0x4c>
    Error_Handler();
 8001af0:	f7ff fb3e 	bl	8001170 <Error_Handler>
 8001af4:	e7dc      	b.n	8001ab0 <MX_TIM4_Init+0x54>
    Error_Handler();
 8001af6:	f7ff fb3b 	bl	8001170 <Error_Handler>
 8001afa:	e7e1      	b.n	8001ac0 <MX_TIM4_Init+0x64>
    Error_Handler();
 8001afc:	f7ff fb38 	bl	8001170 <Error_Handler>
 8001b00:	e7ea      	b.n	8001ad8 <MX_TIM4_Init+0x7c>
 8001b02:	bf00      	nop
 8001b04:	24000728 	.word	0x24000728
 8001b08:	40000800 	.word	0x40000800

08001b0c <MX_TIM12_Init>:
{
 8001b0c:	b500      	push	{lr}
 8001b0e:	b08b      	sub	sp, #44	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b10:	2300      	movs	r3, #0
 8001b12:	9307      	str	r3, [sp, #28]
 8001b14:	9308      	str	r3, [sp, #32]
 8001b16:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b18:	9300      	str	r3, [sp, #0]
 8001b1a:	9301      	str	r3, [sp, #4]
 8001b1c:	9302      	str	r3, [sp, #8]
 8001b1e:	9303      	str	r3, [sp, #12]
 8001b20:	9304      	str	r3, [sp, #16]
 8001b22:	9305      	str	r3, [sp, #20]
 8001b24:	9306      	str	r3, [sp, #24]
  htim12.Instance = TIM12;
 8001b26:	4818      	ldr	r0, [pc, #96]	@ (8001b88 <MX_TIM12_Init+0x7c>)
 8001b28:	4a18      	ldr	r2, [pc, #96]	@ (8001b8c <MX_TIM12_Init+0x80>)
 8001b2a:	6002      	str	r2, [r0, #0]
  htim12.Init.Prescaler = 24;
 8001b2c:	2218      	movs	r2, #24
 8001b2e:	6042      	str	r2, [r0, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b30:	6083      	str	r3, [r0, #8]
  htim12.Init.Period = 2000-1;
 8001b32:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001b36:	60c2      	str	r2, [r0, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b38:	6103      	str	r3, [r0, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b3a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001b3c:	f007 fe3e 	bl	80097bc <HAL_TIM_PWM_Init>
 8001b40:	b9c8      	cbnz	r0, 8001b76 <MX_TIM12_Init+0x6a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b42:	2300      	movs	r3, #0
 8001b44:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b46:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 8001b48:	a907      	add	r1, sp, #28
 8001b4a:	480f      	ldr	r0, [pc, #60]	@ (8001b88 <MX_TIM12_Init+0x7c>)
 8001b4c:	f008 f9f6 	bl	8009f3c <HAL_TIMEx_MasterConfigSynchronization>
 8001b50:	b9a0      	cbnz	r0, 8001b7c <MX_TIM12_Init+0x70>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b52:	2360      	movs	r3, #96	@ 0x60
 8001b54:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 8001b56:	2300      	movs	r3, #0
 8001b58:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b5a:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b5c:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b5e:	2204      	movs	r2, #4
 8001b60:	4669      	mov	r1, sp
 8001b62:	4809      	ldr	r0, [pc, #36]	@ (8001b88 <MX_TIM12_Init+0x7c>)
 8001b64:	f007 fea4 	bl	80098b0 <HAL_TIM_PWM_ConfigChannel>
 8001b68:	b958      	cbnz	r0, 8001b82 <MX_TIM12_Init+0x76>
  HAL_TIM_MspPostInit(&htim12);
 8001b6a:	4807      	ldr	r0, [pc, #28]	@ (8001b88 <MX_TIM12_Init+0x7c>)
 8001b6c:	f7ff feac 	bl	80018c8 <HAL_TIM_MspPostInit>
}
 8001b70:	b00b      	add	sp, #44	@ 0x2c
 8001b72:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001b76:	f7ff fafb 	bl	8001170 <Error_Handler>
 8001b7a:	e7e2      	b.n	8001b42 <MX_TIM12_Init+0x36>
    Error_Handler();
 8001b7c:	f7ff faf8 	bl	8001170 <Error_Handler>
 8001b80:	e7e7      	b.n	8001b52 <MX_TIM12_Init+0x46>
    Error_Handler();
 8001b82:	f7ff faf5 	bl	8001170 <Error_Handler>
 8001b86:	e7f0      	b.n	8001b6a <MX_TIM12_Init+0x5e>
 8001b88:	240006dc 	.word	0x240006dc
 8001b8c:	40001800 	.word	0x40001800

08001b90 <MX_TIM15_Init>:
{
 8001b90:	b510      	push	{r4, lr}
 8001b92:	b098      	sub	sp, #96	@ 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b94:	2400      	movs	r4, #0
 8001b96:	9415      	str	r4, [sp, #84]	@ 0x54
 8001b98:	9416      	str	r4, [sp, #88]	@ 0x58
 8001b9a:	9417      	str	r4, [sp, #92]	@ 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b9c:	940e      	str	r4, [sp, #56]	@ 0x38
 8001b9e:	940f      	str	r4, [sp, #60]	@ 0x3c
 8001ba0:	9410      	str	r4, [sp, #64]	@ 0x40
 8001ba2:	9411      	str	r4, [sp, #68]	@ 0x44
 8001ba4:	9412      	str	r4, [sp, #72]	@ 0x48
 8001ba6:	9413      	str	r4, [sp, #76]	@ 0x4c
 8001ba8:	9414      	str	r4, [sp, #80]	@ 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001baa:	2234      	movs	r2, #52	@ 0x34
 8001bac:	4621      	mov	r1, r4
 8001bae:	a801      	add	r0, sp, #4
 8001bb0:	f012 fa20 	bl	8013ff4 <memset>
  htim15.Instance = TIM15;
 8001bb4:	4823      	ldr	r0, [pc, #140]	@ (8001c44 <MX_TIM15_Init+0xb4>)
 8001bb6:	4b24      	ldr	r3, [pc, #144]	@ (8001c48 <MX_TIM15_Init+0xb8>)
 8001bb8:	6003      	str	r3, [r0, #0]
  htim15.Init.Prescaler = 480-1;
 8001bba:	f240 13df 	movw	r3, #479	@ 0x1df
 8001bbe:	6043      	str	r3, [r0, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc0:	6084      	str	r4, [r0, #8]
  htim15.Init.Period = 1000-1;
 8001bc2:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001bc6:	60c3      	str	r3, [r0, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc8:	6104      	str	r4, [r0, #16]
  htim15.Init.RepetitionCounter = 0;
 8001bca:	6144      	str	r4, [r0, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bcc:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001bce:	f007 fdf5 	bl	80097bc <HAL_TIM_PWM_Init>
 8001bd2:	2800      	cmp	r0, #0
 8001bd4:	d12a      	bne.n	8001c2c <MX_TIM15_Init+0x9c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	9315      	str	r3, [sp, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bda:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001bdc:	a915      	add	r1, sp, #84	@ 0x54
 8001bde:	4819      	ldr	r0, [pc, #100]	@ (8001c44 <MX_TIM15_Init+0xb4>)
 8001be0:	f008 f9ac 	bl	8009f3c <HAL_TIMEx_MasterConfigSynchronization>
 8001be4:	bb28      	cbnz	r0, 8001c32 <MX_TIM15_Init+0xa2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001be6:	2360      	movs	r3, #96	@ 0x60
 8001be8:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001bea:	2200      	movs	r2, #0
 8001bec:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bee:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bf0:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bf2:	9212      	str	r2, [sp, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bf4:	9213      	str	r2, [sp, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bf6:	9214      	str	r2, [sp, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bf8:	a90e      	add	r1, sp, #56	@ 0x38
 8001bfa:	4812      	ldr	r0, [pc, #72]	@ (8001c44 <MX_TIM15_Init+0xb4>)
 8001bfc:	f007 fe58 	bl	80098b0 <HAL_TIM_PWM_ConfigChannel>
 8001c00:	b9d0      	cbnz	r0, 8001c38 <MX_TIM15_Init+0xa8>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c02:	2300      	movs	r3, #0
 8001c04:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c06:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c08:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c0a:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c0c:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c0e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c12:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c14:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c16:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001c18:	a901      	add	r1, sp, #4
 8001c1a:	480a      	ldr	r0, [pc, #40]	@ (8001c44 <MX_TIM15_Init+0xb4>)
 8001c1c:	f008 f9e6 	bl	8009fec <HAL_TIMEx_ConfigBreakDeadTime>
 8001c20:	b968      	cbnz	r0, 8001c3e <MX_TIM15_Init+0xae>
  HAL_TIM_MspPostInit(&htim15);
 8001c22:	4808      	ldr	r0, [pc, #32]	@ (8001c44 <MX_TIM15_Init+0xb4>)
 8001c24:	f7ff fe50 	bl	80018c8 <HAL_TIM_MspPostInit>
}
 8001c28:	b018      	add	sp, #96	@ 0x60
 8001c2a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001c2c:	f7ff faa0 	bl	8001170 <Error_Handler>
 8001c30:	e7d1      	b.n	8001bd6 <MX_TIM15_Init+0x46>
    Error_Handler();
 8001c32:	f7ff fa9d 	bl	8001170 <Error_Handler>
 8001c36:	e7d6      	b.n	8001be6 <MX_TIM15_Init+0x56>
    Error_Handler();
 8001c38:	f7ff fa9a 	bl	8001170 <Error_Handler>
 8001c3c:	e7e1      	b.n	8001c02 <MX_TIM15_Init+0x72>
    Error_Handler();
 8001c3e:	f7ff fa97 	bl	8001170 <Error_Handler>
 8001c42:	e7ee      	b.n	8001c22 <MX_TIM15_Init+0x92>
 8001c44:	24000690 	.word	0x24000690
 8001c48:	40014000 	.word	0x40014000

08001c4c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart10;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001c4c:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c4e:	4817      	ldr	r0, [pc, #92]	@ (8001cac <MX_USART1_UART_Init+0x60>)
 8001c50:	4b17      	ldr	r3, [pc, #92]	@ (8001cb0 <MX_USART1_UART_Init+0x64>)
 8001c52:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 1152000;
 8001c54:	4b17      	ldr	r3, [pc, #92]	@ (8001cb4 <MX_USART1_UART_Init+0x68>)
 8001c56:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c5c:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c5e:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c60:	220c      	movs	r2, #12
 8001c62:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c64:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c66:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c68:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c6a:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c6c:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c6e:	f009 fc57 	bl	800b520 <HAL_UART_Init>
 8001c72:	b970      	cbnz	r0, 8001c92 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c74:	2100      	movs	r1, #0
 8001c76:	480d      	ldr	r0, [pc, #52]	@ (8001cac <MX_USART1_UART_Init+0x60>)
 8001c78:	f009 fdd3 	bl	800b822 <HAL_UARTEx_SetTxFifoThreshold>
 8001c7c:	b960      	cbnz	r0, 8001c98 <MX_USART1_UART_Init+0x4c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c7e:	2100      	movs	r1, #0
 8001c80:	480a      	ldr	r0, [pc, #40]	@ (8001cac <MX_USART1_UART_Init+0x60>)
 8001c82:	f009 fdf3 	bl	800b86c <HAL_UARTEx_SetRxFifoThreshold>
 8001c86:	b950      	cbnz	r0, 8001c9e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001c88:	4808      	ldr	r0, [pc, #32]	@ (8001cac <MX_USART1_UART_Init+0x60>)
 8001c8a:	f009 fdab 	bl	800b7e4 <HAL_UARTEx_DisableFifoMode>
 8001c8e:	b948      	cbnz	r0, 8001ca4 <MX_USART1_UART_Init+0x58>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c90:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001c92:	f7ff fa6d 	bl	8001170 <Error_Handler>
 8001c96:	e7ed      	b.n	8001c74 <MX_USART1_UART_Init+0x28>
    Error_Handler();
 8001c98:	f7ff fa6a 	bl	8001170 <Error_Handler>
 8001c9c:	e7ef      	b.n	8001c7e <MX_USART1_UART_Init+0x32>
    Error_Handler();
 8001c9e:	f7ff fa67 	bl	8001170 <Error_Handler>
 8001ca2:	e7f1      	b.n	8001c88 <MX_USART1_UART_Init+0x3c>
    Error_Handler();
 8001ca4:	f7ff fa64 	bl	8001170 <Error_Handler>
}
 8001ca8:	e7f2      	b.n	8001c90 <MX_USART1_UART_Init+0x44>
 8001caa:	bf00      	nop
 8001cac:	24000a10 	.word	0x24000a10
 8001cb0:	40011000 	.word	0x40011000
 8001cb4:	00119400 	.word	0x00119400

08001cb8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001cb8:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cba:	4819      	ldr	r0, [pc, #100]	@ (8001d20 <MX_USART2_UART_Init+0x68>)
 8001cbc:	4b19      	ldr	r3, [pc, #100]	@ (8001d24 <MX_USART2_UART_Init+0x6c>)
 8001cbe:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 1152000;
 8001cc0:	4b19      	ldr	r3, [pc, #100]	@ (8001d28 <MX_USART2_UART_Init+0x70>)
 8001cc2:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	6081      	str	r1, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cc8:	60c1      	str	r1, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cca:	6101      	str	r1, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ccc:	230c      	movs	r3, #12
 8001cce:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS;
 8001cd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cd4:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cd6:	61c1      	str	r1, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cd8:	6201      	str	r1, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001cda:	6241      	str	r1, [r0, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cdc:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001cde:	460b      	mov	r3, r1
 8001ce0:	460a      	mov	r2, r1
 8001ce2:	f009 fd3b 	bl	800b75c <HAL_RS485Ex_Init>
 8001ce6:	b970      	cbnz	r0, 8001d06 <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ce8:	2100      	movs	r1, #0
 8001cea:	480d      	ldr	r0, [pc, #52]	@ (8001d20 <MX_USART2_UART_Init+0x68>)
 8001cec:	f009 fd99 	bl	800b822 <HAL_UARTEx_SetTxFifoThreshold>
 8001cf0:	b960      	cbnz	r0, 8001d0c <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	480a      	ldr	r0, [pc, #40]	@ (8001d20 <MX_USART2_UART_Init+0x68>)
 8001cf6:	f009 fdb9 	bl	800b86c <HAL_UARTEx_SetRxFifoThreshold>
 8001cfa:	b950      	cbnz	r0, 8001d12 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001cfc:	4808      	ldr	r0, [pc, #32]	@ (8001d20 <MX_USART2_UART_Init+0x68>)
 8001cfe:	f009 fd71 	bl	800b7e4 <HAL_UARTEx_DisableFifoMode>
 8001d02:	b948      	cbnz	r0, 8001d18 <MX_USART2_UART_Init+0x60>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d04:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001d06:	f7ff fa33 	bl	8001170 <Error_Handler>
 8001d0a:	e7ed      	b.n	8001ce8 <MX_USART2_UART_Init+0x30>
    Error_Handler();
 8001d0c:	f7ff fa30 	bl	8001170 <Error_Handler>
 8001d10:	e7ef      	b.n	8001cf2 <MX_USART2_UART_Init+0x3a>
    Error_Handler();
 8001d12:	f7ff fa2d 	bl	8001170 <Error_Handler>
 8001d16:	e7f1      	b.n	8001cfc <MX_USART2_UART_Init+0x44>
    Error_Handler();
 8001d18:	f7ff fa2a 	bl	8001170 <Error_Handler>
}
 8001d1c:	e7f2      	b.n	8001d04 <MX_USART2_UART_Init+0x4c>
 8001d1e:	bf00      	nop
 8001d20:	2400097c 	.word	0x2400097c
 8001d24:	40004400 	.word	0x40004400
 8001d28:	00119400 	.word	0x00119400

08001d2c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001d2c:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d2e:	4819      	ldr	r0, [pc, #100]	@ (8001d94 <MX_USART3_UART_Init+0x68>)
 8001d30:	4b19      	ldr	r3, [pc, #100]	@ (8001d98 <MX_USART3_UART_Init+0x6c>)
 8001d32:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 1152000;
 8001d34:	4b19      	ldr	r3, [pc, #100]	@ (8001d9c <MX_USART3_UART_Init+0x70>)
 8001d36:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d38:	2100      	movs	r1, #0
 8001d3a:	6081      	str	r1, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d3c:	60c1      	str	r1, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d3e:	6101      	str	r1, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d40:	230c      	movs	r3, #12
 8001d42:	6143      	str	r3, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8001d44:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d48:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d4a:	61c1      	str	r1, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d4c:	6201      	str	r1, [r0, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d4e:	6241      	str	r1, [r0, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d50:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart3, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001d52:	460b      	mov	r3, r1
 8001d54:	460a      	mov	r2, r1
 8001d56:	f009 fd01 	bl	800b75c <HAL_RS485Ex_Init>
 8001d5a:	b970      	cbnz	r0, 8001d7a <MX_USART3_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	480d      	ldr	r0, [pc, #52]	@ (8001d94 <MX_USART3_UART_Init+0x68>)
 8001d60:	f009 fd5f 	bl	800b822 <HAL_UARTEx_SetTxFifoThreshold>
 8001d64:	b960      	cbnz	r0, 8001d80 <MX_USART3_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d66:	2100      	movs	r1, #0
 8001d68:	480a      	ldr	r0, [pc, #40]	@ (8001d94 <MX_USART3_UART_Init+0x68>)
 8001d6a:	f009 fd7f 	bl	800b86c <HAL_UARTEx_SetRxFifoThreshold>
 8001d6e:	b950      	cbnz	r0, 8001d86 <MX_USART3_UART_Init+0x5a>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001d70:	4808      	ldr	r0, [pc, #32]	@ (8001d94 <MX_USART3_UART_Init+0x68>)
 8001d72:	f009 fd37 	bl	800b7e4 <HAL_UARTEx_DisableFifoMode>
 8001d76:	b948      	cbnz	r0, 8001d8c <MX_USART3_UART_Init+0x60>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d78:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001d7a:	f7ff f9f9 	bl	8001170 <Error_Handler>
 8001d7e:	e7ed      	b.n	8001d5c <MX_USART3_UART_Init+0x30>
    Error_Handler();
 8001d80:	f7ff f9f6 	bl	8001170 <Error_Handler>
 8001d84:	e7ef      	b.n	8001d66 <MX_USART3_UART_Init+0x3a>
    Error_Handler();
 8001d86:	f7ff f9f3 	bl	8001170 <Error_Handler>
 8001d8a:	e7f1      	b.n	8001d70 <MX_USART3_UART_Init+0x44>
    Error_Handler();
 8001d8c:	f7ff f9f0 	bl	8001170 <Error_Handler>
}
 8001d90:	e7f2      	b.n	8001d78 <MX_USART3_UART_Init+0x4c>
 8001d92:	bf00      	nop
 8001d94:	240008e8 	.word	0x240008e8
 8001d98:	40004800 	.word	0x40004800
 8001d9c:	00119400 	.word	0x00119400

08001da0 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001da0:	b508      	push	{r3, lr}
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001da2:	4817      	ldr	r0, [pc, #92]	@ (8001e00 <MX_USART6_UART_Init+0x60>)
 8001da4:	4b17      	ldr	r3, [pc, #92]	@ (8001e04 <MX_USART6_UART_Init+0x64>)
 8001da6:	6003      	str	r3, [r0, #0]
  huart6.Init.BaudRate = 115200;
 8001da8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001dac:	6043      	str	r3, [r0, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001dae:	2300      	movs	r3, #0
 8001db0:	6083      	str	r3, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001db2:	60c3      	str	r3, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001db4:	6103      	str	r3, [r0, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001db6:	220c      	movs	r2, #12
 8001db8:	6142      	str	r2, [r0, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dba:	6183      	str	r3, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dbc:	61c3      	str	r3, [r0, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dbe:	6203      	str	r3, [r0, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001dc0:	6243      	str	r3, [r0, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dc2:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001dc4:	f009 fbac 	bl	800b520 <HAL_UART_Init>
 8001dc8:	b970      	cbnz	r0, 8001de8 <MX_USART6_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dca:	2100      	movs	r1, #0
 8001dcc:	480c      	ldr	r0, [pc, #48]	@ (8001e00 <MX_USART6_UART_Init+0x60>)
 8001dce:	f009 fd28 	bl	800b822 <HAL_UARTEx_SetTxFifoThreshold>
 8001dd2:	b960      	cbnz	r0, 8001dee <MX_USART6_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	480a      	ldr	r0, [pc, #40]	@ (8001e00 <MX_USART6_UART_Init+0x60>)
 8001dd8:	f009 fd48 	bl	800b86c <HAL_UARTEx_SetRxFifoThreshold>
 8001ddc:	b950      	cbnz	r0, 8001df4 <MX_USART6_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8001dde:	4808      	ldr	r0, [pc, #32]	@ (8001e00 <MX_USART6_UART_Init+0x60>)
 8001de0:	f009 fd00 	bl	800b7e4 <HAL_UARTEx_DisableFifoMode>
 8001de4:	b948      	cbnz	r0, 8001dfa <MX_USART6_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001de6:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001de8:	f7ff f9c2 	bl	8001170 <Error_Handler>
 8001dec:	e7ed      	b.n	8001dca <MX_USART6_UART_Init+0x2a>
    Error_Handler();
 8001dee:	f7ff f9bf 	bl	8001170 <Error_Handler>
 8001df2:	e7ef      	b.n	8001dd4 <MX_USART6_UART_Init+0x34>
    Error_Handler();
 8001df4:	f7ff f9bc 	bl	8001170 <Error_Handler>
 8001df8:	e7f1      	b.n	8001dde <MX_USART6_UART_Init+0x3e>
    Error_Handler();
 8001dfa:	f7ff f9b9 	bl	8001170 <Error_Handler>
}
 8001dfe:	e7f2      	b.n	8001de6 <MX_USART6_UART_Init+0x46>
 8001e00:	24000854 	.word	0x24000854
 8001e04:	40011400 	.word	0x40011400

08001e08 <MX_USART10_UART_Init>:
/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 8001e08:	b508      	push	{r3, lr}
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 8001e0a:	4817      	ldr	r0, [pc, #92]	@ (8001e68 <MX_USART10_UART_Init+0x60>)
 8001e0c:	4b17      	ldr	r3, [pc, #92]	@ (8001e6c <MX_USART10_UART_Init+0x64>)
 8001e0e:	6003      	str	r3, [r0, #0]
  huart10.Init.BaudRate = 115200;
 8001e10:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001e14:	6043      	str	r3, [r0, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 8001e16:	2300      	movs	r3, #0
 8001e18:	6083      	str	r3, [r0, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8001e1a:	60c3      	str	r3, [r0, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 8001e1c:	6103      	str	r3, [r0, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 8001e1e:	220c      	movs	r2, #12
 8001e20:	6142      	str	r2, [r0, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e22:	6183      	str	r3, [r0, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e24:	61c3      	str	r3, [r0, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e26:	6203      	str	r3, [r0, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e28:	6243      	str	r3, [r0, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e2a:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8001e2c:	f009 fb78 	bl	800b520 <HAL_UART_Init>
 8001e30:	b970      	cbnz	r0, 8001e50 <MX_USART10_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e32:	2100      	movs	r1, #0
 8001e34:	480c      	ldr	r0, [pc, #48]	@ (8001e68 <MX_USART10_UART_Init+0x60>)
 8001e36:	f009 fcf4 	bl	800b822 <HAL_UARTEx_SetTxFifoThreshold>
 8001e3a:	b960      	cbnz	r0, 8001e56 <MX_USART10_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	480a      	ldr	r0, [pc, #40]	@ (8001e68 <MX_USART10_UART_Init+0x60>)
 8001e40:	f009 fd14 	bl	800b86c <HAL_UARTEx_SetRxFifoThreshold>
 8001e44:	b950      	cbnz	r0, 8001e5c <MX_USART10_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8001e46:	4808      	ldr	r0, [pc, #32]	@ (8001e68 <MX_USART10_UART_Init+0x60>)
 8001e48:	f009 fccc 	bl	800b7e4 <HAL_UARTEx_DisableFifoMode>
 8001e4c:	b948      	cbnz	r0, 8001e62 <MX_USART10_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8001e4e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001e50:	f7ff f98e 	bl	8001170 <Error_Handler>
 8001e54:	e7ed      	b.n	8001e32 <MX_USART10_UART_Init+0x2a>
    Error_Handler();
 8001e56:	f7ff f98b 	bl	8001170 <Error_Handler>
 8001e5a:	e7ef      	b.n	8001e3c <MX_USART10_UART_Init+0x34>
    Error_Handler();
 8001e5c:	f7ff f988 	bl	8001170 <Error_Handler>
 8001e60:	e7f1      	b.n	8001e46 <MX_USART10_UART_Init+0x3e>
    Error_Handler();
 8001e62:	f7ff f985 	bl	8001170 <Error_Handler>
}
 8001e66:	e7f2      	b.n	8001e4e <MX_USART10_UART_Init+0x46>
 8001e68:	240007c0 	.word	0x240007c0
 8001e6c:	40011c00 	.word	0x40011c00

08001e70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e72:	b0c1      	sub	sp, #260	@ 0x104
 8001e74:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e76:	2100      	movs	r1, #0
 8001e78:	913b      	str	r1, [sp, #236]	@ 0xec
 8001e7a:	913c      	str	r1, [sp, #240]	@ 0xf0
 8001e7c:	913d      	str	r1, [sp, #244]	@ 0xf4
 8001e7e:	913e      	str	r1, [sp, #248]	@ 0xf8
 8001e80:	913f      	str	r1, [sp, #252]	@ 0xfc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e82:	22b8      	movs	r2, #184	@ 0xb8
 8001e84:	a80c      	add	r0, sp, #48	@ 0x30
 8001e86:	f012 f8b5 	bl	8013ff4 <memset>
  if(uartHandle->Instance==USART1)
 8001e8a:	6823      	ldr	r3, [r4, #0]
 8001e8c:	4aae      	ldr	r2, [pc, #696]	@ (8002148 <HAL_UART_MspInit+0x2d8>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d00f      	beq.n	8001eb2 <HAL_UART_MspInit+0x42>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8001e92:	4aae      	ldr	r2, [pc, #696]	@ (800214c <HAL_UART_MspInit+0x2dc>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d047      	beq.n	8001f28 <HAL_UART_MspInit+0xb8>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8001e98:	4aad      	ldr	r2, [pc, #692]	@ (8002150 <HAL_UART_MspInit+0x2e0>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d07e      	beq.n	8001f9c <HAL_UART_MspInit+0x12c>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
  else if(uartHandle->Instance==USART6)
 8001e9e:	4aad      	ldr	r2, [pc, #692]	@ (8002154 <HAL_UART_MspInit+0x2e4>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	f000 80ce 	beq.w	8002042 <HAL_UART_MspInit+0x1d2>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
  else if(uartHandle->Instance==USART10)
 8001ea6:	4aac      	ldr	r2, [pc, #688]	@ (8002158 <HAL_UART_MspInit+0x2e8>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	f000 8105 	beq.w	80020b8 <HAL_UART_MspInit+0x248>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 8001eae:	b041      	add	sp, #260	@ 0x104
 8001eb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eba:	a80c      	add	r0, sp, #48	@ 0x30
 8001ebc:	f005 f92e 	bl	800711c <HAL_RCCEx_PeriphCLKConfig>
 8001ec0:	bb78      	cbnz	r0, 8001f22 <HAL_UART_MspInit+0xb2>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ec2:	4ba6      	ldr	r3, [pc, #664]	@ (800215c <HAL_UART_MspInit+0x2ec>)
 8001ec4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001ec8:	f042 0210 	orr.w	r2, r2, #16
 8001ecc:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001ed0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001ed4:	f002 0210 	and.w	r2, r2, #16
 8001ed8:	9201      	str	r2, [sp, #4]
 8001eda:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001edc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001ee0:	f042 0201 	orr.w	r2, r2, #1
 8001ee4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001ee8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eec:	f003 0301 	and.w	r3, r3, #1
 8001ef0:	9302      	str	r3, [sp, #8]
 8001ef2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001ef4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001ef8:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efa:	2302      	movs	r3, #2
 8001efc:	933c      	str	r3, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2400      	movs	r4, #0
 8001f00:	943d      	str	r4, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f02:	943e      	str	r4, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f04:	2307      	movs	r3, #7
 8001f06:	933f      	str	r3, [sp, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f08:	a93b      	add	r1, sp, #236	@ 0xec
 8001f0a:	4895      	ldr	r0, [pc, #596]	@ (8002160 <HAL_UART_MspInit+0x2f0>)
 8001f0c:	f003 fccc 	bl	80058a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001f10:	4622      	mov	r2, r4
 8001f12:	2105      	movs	r1, #5
 8001f14:	2025      	movs	r0, #37	@ 0x25
 8001f16:	f001 fb19 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f1a:	2025      	movs	r0, #37	@ 0x25
 8001f1c:	f001 fb26 	bl	800356c <HAL_NVIC_EnableIRQ>
 8001f20:	e7c5      	b.n	8001eae <HAL_UART_MspInit+0x3e>
      Error_Handler();
 8001f22:	f7ff f925 	bl	8001170 <Error_Handler>
 8001f26:	e7cc      	b.n	8001ec2 <HAL_UART_MspInit+0x52>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f28:	2202      	movs	r2, #2
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f30:	a80c      	add	r0, sp, #48	@ 0x30
 8001f32:	f005 f8f3 	bl	800711c <HAL_RCCEx_PeriphCLKConfig>
 8001f36:	bb70      	cbnz	r0, 8001f96 <HAL_UART_MspInit+0x126>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f38:	4b88      	ldr	r3, [pc, #544]	@ (800215c <HAL_UART_MspInit+0x2ec>)
 8001f3a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001f3e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001f42:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001f46:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001f4a:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8001f4e:	9203      	str	r2, [sp, #12]
 8001f50:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f52:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001f56:	f042 0208 	orr.w	r2, r2, #8
 8001f5a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001f5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f62:	f003 0308 	and.w	r3, r3, #8
 8001f66:	9304      	str	r3, [sp, #16]
 8001f68:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001f6a:	2370      	movs	r3, #112	@ 0x70
 8001f6c:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	933c      	str	r3, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f72:	2400      	movs	r4, #0
 8001f74:	943d      	str	r4, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f76:	943e      	str	r4, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f78:	2307      	movs	r3, #7
 8001f7a:	933f      	str	r3, [sp, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f7c:	a93b      	add	r1, sp, #236	@ 0xec
 8001f7e:	4879      	ldr	r0, [pc, #484]	@ (8002164 <HAL_UART_MspInit+0x2f4>)
 8001f80:	f003 fc92 	bl	80058a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001f84:	4622      	mov	r2, r4
 8001f86:	2105      	movs	r1, #5
 8001f88:	2026      	movs	r0, #38	@ 0x26
 8001f8a:	f001 fadf 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f8e:	2026      	movs	r0, #38	@ 0x26
 8001f90:	f001 faec 	bl	800356c <HAL_NVIC_EnableIRQ>
 8001f94:	e78b      	b.n	8001eae <HAL_UART_MspInit+0x3e>
      Error_Handler();
 8001f96:	f7ff f8eb 	bl	8001170 <Error_Handler>
 8001f9a:	e7cd      	b.n	8001f38 <HAL_UART_MspInit+0xc8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001f9c:	2202      	movs	r2, #2
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fa4:	a80c      	add	r0, sp, #48	@ 0x30
 8001fa6:	f005 f8b9 	bl	800711c <HAL_RCCEx_PeriphCLKConfig>
 8001faa:	2800      	cmp	r0, #0
 8001fac:	d146      	bne.n	800203c <HAL_UART_MspInit+0x1cc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001fae:	4b6b      	ldr	r3, [pc, #428]	@ (800215c <HAL_UART_MspInit+0x2ec>)
 8001fb0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001fb4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001fb8:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001fbc:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001fc0:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8001fc4:	9205      	str	r2, [sp, #20]
 8001fc6:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fc8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001fcc:	f042 0202 	orr.w	r2, r2, #2
 8001fd0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001fd4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001fd8:	f002 0202 	and.w	r2, r2, #2
 8001fdc:	9206      	str	r2, [sp, #24]
 8001fde:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fe0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001fe4:	f042 0208 	orr.w	r2, r2, #8
 8001fe8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001fec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ff0:	f003 0308 	and.w	r3, r3, #8
 8001ff4:	9307      	str	r3, [sp, #28]
 8001ff6:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001ff8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ffc:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffe:	2602      	movs	r6, #2
 8002000:	963c      	str	r6, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002002:	2400      	movs	r4, #0
 8002004:	943d      	str	r4, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002006:	943e      	str	r4, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002008:	2507      	movs	r5, #7
 800200a:	953f      	str	r5, [sp, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800200c:	a93b      	add	r1, sp, #236	@ 0xec
 800200e:	4856      	ldr	r0, [pc, #344]	@ (8002168 <HAL_UART_MspInit+0x2f8>)
 8002010:	f003 fc4a 	bl	80058a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002014:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002018:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201a:	963c      	str	r6, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201c:	943d      	str	r4, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201e:	943e      	str	r4, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002020:	953f      	str	r5, [sp, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002022:	a93b      	add	r1, sp, #236	@ 0xec
 8002024:	484f      	ldr	r0, [pc, #316]	@ (8002164 <HAL_UART_MspInit+0x2f4>)
 8002026:	f003 fc3f 	bl	80058a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800202a:	4622      	mov	r2, r4
 800202c:	2105      	movs	r1, #5
 800202e:	2027      	movs	r0, #39	@ 0x27
 8002030:	f001 fa8c 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002034:	2027      	movs	r0, #39	@ 0x27
 8002036:	f001 fa99 	bl	800356c <HAL_NVIC_EnableIRQ>
 800203a:	e738      	b.n	8001eae <HAL_UART_MspInit+0x3e>
      Error_Handler();
 800203c:	f7ff f898 	bl	8001170 <Error_Handler>
 8002040:	e7b5      	b.n	8001fae <HAL_UART_MspInit+0x13e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002042:	2201      	movs	r2, #1
 8002044:	2300      	movs	r3, #0
 8002046:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800204a:	a80c      	add	r0, sp, #48	@ 0x30
 800204c:	f005 f866 	bl	800711c <HAL_RCCEx_PeriphCLKConfig>
 8002050:	bb78      	cbnz	r0, 80020b2 <HAL_UART_MspInit+0x242>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002052:	4b42      	ldr	r3, [pc, #264]	@ (800215c <HAL_UART_MspInit+0x2ec>)
 8002054:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002058:	f042 0220 	orr.w	r2, r2, #32
 800205c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8002060:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002064:	f002 0220 	and.w	r2, r2, #32
 8002068:	9208      	str	r2, [sp, #32]
 800206a:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800206c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002070:	f042 0204 	orr.w	r2, r2, #4
 8002074:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8002078:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800207c:	f003 0304 	and.w	r3, r3, #4
 8002080:	9309      	str	r3, [sp, #36]	@ 0x24
 8002082:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002084:	23c0      	movs	r3, #192	@ 0xc0
 8002086:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002088:	2302      	movs	r3, #2
 800208a:	933c      	str	r3, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800208c:	2301      	movs	r3, #1
 800208e:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002090:	2400      	movs	r4, #0
 8002092:	943e      	str	r4, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8002094:	2307      	movs	r3, #7
 8002096:	933f      	str	r3, [sp, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002098:	a93b      	add	r1, sp, #236	@ 0xec
 800209a:	4834      	ldr	r0, [pc, #208]	@ (800216c <HAL_UART_MspInit+0x2fc>)
 800209c:	f003 fc04 	bl	80058a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80020a0:	4622      	mov	r2, r4
 80020a2:	2105      	movs	r1, #5
 80020a4:	2047      	movs	r0, #71	@ 0x47
 80020a6:	f001 fa51 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80020aa:	2047      	movs	r0, #71	@ 0x47
 80020ac:	f001 fa5e 	bl	800356c <HAL_NVIC_EnableIRQ>
 80020b0:	e6fd      	b.n	8001eae <HAL_UART_MspInit+0x3e>
      Error_Handler();
 80020b2:	f7ff f85d 	bl	8001170 <Error_Handler>
 80020b6:	e7cc      	b.n	8002052 <HAL_UART_MspInit+0x1e2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 80020b8:	2201      	movs	r2, #1
 80020ba:	2300      	movs	r3, #0
 80020bc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020c0:	a80c      	add	r0, sp, #48	@ 0x30
 80020c2:	f005 f82b 	bl	800711c <HAL_RCCEx_PeriphCLKConfig>
 80020c6:	2800      	cmp	r0, #0
 80020c8:	d13a      	bne.n	8002140 <HAL_UART_MspInit+0x2d0>
    __HAL_RCC_USART10_CLK_ENABLE();
 80020ca:	4b24      	ldr	r3, [pc, #144]	@ (800215c <HAL_UART_MspInit+0x2ec>)
 80020cc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80020d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80020d4:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80020d8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80020dc:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80020e0:	920a      	str	r2, [sp, #40]	@ 0x28
 80020e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020e4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80020e8:	f042 0210 	orr.w	r2, r2, #16
 80020ec:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80020f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020f4:	f003 0310 	and.w	r3, r3, #16
 80020f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80020fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020fc:	2304      	movs	r3, #4
 80020fe:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002100:	2702      	movs	r7, #2
 8002102:	973c      	str	r7, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002104:	2601      	movs	r6, #1
 8002106:	963d      	str	r6, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002108:	2400      	movs	r4, #0
 800210a:	943e      	str	r4, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 800210c:	933f      	str	r3, [sp, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800210e:	4d18      	ldr	r5, [pc, #96]	@ (8002170 <HAL_UART_MspInit+0x300>)
 8002110:	a93b      	add	r1, sp, #236	@ 0xec
 8002112:	4628      	mov	r0, r5
 8002114:	f003 fbc8 	bl	80058a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002118:	2308      	movs	r3, #8
 800211a:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211c:	973c      	str	r7, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800211e:	963d      	str	r6, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002120:	943e      	str	r4, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 8002122:	230b      	movs	r3, #11
 8002124:	933f      	str	r3, [sp, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002126:	a93b      	add	r1, sp, #236	@ 0xec
 8002128:	4628      	mov	r0, r5
 800212a:	f003 fbbd 	bl	80058a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART10_IRQn, 5, 0);
 800212e:	4622      	mov	r2, r4
 8002130:	2105      	movs	r1, #5
 8002132:	209c      	movs	r0, #156	@ 0x9c
 8002134:	f001 fa0a 	bl	800354c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 8002138:	209c      	movs	r0, #156	@ 0x9c
 800213a:	f001 fa17 	bl	800356c <HAL_NVIC_EnableIRQ>
}
 800213e:	e6b6      	b.n	8001eae <HAL_UART_MspInit+0x3e>
      Error_Handler();
 8002140:	f7ff f816 	bl	8001170 <Error_Handler>
 8002144:	e7c1      	b.n	80020ca <HAL_UART_MspInit+0x25a>
 8002146:	bf00      	nop
 8002148:	40011000 	.word	0x40011000
 800214c:	40004400 	.word	0x40004400
 8002150:	40004800 	.word	0x40004800
 8002154:	40011400 	.word	0x40011400
 8002158:	40011c00 	.word	0x40011c00
 800215c:	58024400 	.word	0x58024400
 8002160:	58020000 	.word	0x58020000
 8002164:	58020c00 	.word	0x58020c00
 8002168:	58020400 	.word	0x58020400
 800216c:	58020800 	.word	0x58020800
 8002170:	58021000 	.word	0x58021000

08002174 <UART_Service_Init>:


/**
 * @brief Initialize UART service for all UART peripherals
 */
void UART_Service_Init(void) {
 8002174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    // Initialize UART2 (RS485 sensor 1)
    uart2_rx_state.RxCount = 0;
 8002176:	4e26      	ldr	r6, [pc, #152]	@ (8002210 <UART_Service_Init+0x9c>)
 8002178:	2400      	movs	r4, #0
 800217a:	f8a6 4400 	strh.w	r4, [r6, #1024]	@ 0x400
    uart2_rx_state.frameReceived = 0;
 800217e:	f886 4402 	strb.w	r4, [r6, #1026]	@ 0x402
    uart2_rx_state.headerFound = false;
 8002182:	f886 4403 	strb.w	r4, [r6, #1027]	@ 0x403
    uart2_rx_state.lastHeaderPos = 0;
 8002186:	f8a6 4404 	strh.w	r4, [r6, #1028]	@ 0x404
    uart2_rx_state.searchOffset = 0;
 800218a:	f8a6 4406 	strh.w	r4, [r6, #1030]	@ 0x406
    memset(uart2_rx_state.RxBuffer, 0, UART_RX_BUFFER_SIZE);
 800218e:	f44f 6780 	mov.w	r7, #1024	@ 0x400
 8002192:	463a      	mov	r2, r7
 8002194:	4621      	mov	r1, r4
 8002196:	4630      	mov	r0, r6
 8002198:	f011 ff2c 	bl	8013ff4 <memset>

    // Initialize UART3 (RS485 sensor 2)
    uart3_rx_state.RxCount = 0;
 800219c:	4d1d      	ldr	r5, [pc, #116]	@ (8002214 <UART_Service_Init+0xa0>)
 800219e:	f8a5 4400 	strh.w	r4, [r5, #1024]	@ 0x400
    uart3_rx_state.frameReceived = 0;
 80021a2:	f885 4402 	strb.w	r4, [r5, #1026]	@ 0x402
    uart3_rx_state.headerFound = false;
 80021a6:	f885 4403 	strb.w	r4, [r5, #1027]	@ 0x403
    uart3_rx_state.lastHeaderPos = 0;
 80021aa:	f8a5 4404 	strh.w	r4, [r5, #1028]	@ 0x404
    uart3_rx_state.searchOffset = 0;
 80021ae:	f8a5 4406 	strh.w	r4, [r5, #1030]	@ 0x406
    memset(uart3_rx_state.RxBuffer, 0, UART_RX_BUFFER_SIZE);
 80021b2:	463a      	mov	r2, r7
 80021b4:	4621      	mov	r1, r4
 80021b6:	4628      	mov	r0, r5
 80021b8:	f011 ff1c 	bl	8013ff4 <memset>

    // Initialize UART6 (if needed)
    uart6_rx_state.RxCount = 0;
 80021bc:	4816      	ldr	r0, [pc, #88]	@ (8002218 <UART_Service_Init+0xa4>)
 80021be:	f8a0 4400 	strh.w	r4, [r0, #1024]	@ 0x400
    uart6_rx_state.frameReceived = 0;
 80021c2:	f880 4402 	strb.w	r4, [r0, #1026]	@ 0x402
    uart6_rx_state.headerFound = false;
 80021c6:	f880 4403 	strb.w	r4, [r0, #1027]	@ 0x403
    uart6_rx_state.lastHeaderPos = 0;
 80021ca:	f8a0 4404 	strh.w	r4, [r0, #1028]	@ 0x404
    uart6_rx_state.searchOffset = 0;
 80021ce:	f8a0 4406 	strh.w	r4, [r0, #1030]	@ 0x406
    memset(uart6_rx_state.RxBuffer, 0, UART_RX_BUFFER_SIZE);
 80021d2:	463a      	mov	r2, r7
 80021d4:	4621      	mov	r1, r4
 80021d6:	f011 ff0d 	bl	8013ff4 <memset>

    // Initialize UART10 (if needed)
    uart10_rx_state.RxCount = 0;
 80021da:	4810      	ldr	r0, [pc, #64]	@ (800221c <UART_Service_Init+0xa8>)
 80021dc:	f8a0 4400 	strh.w	r4, [r0, #1024]	@ 0x400
    uart10_rx_state.frameReceived = 0;
 80021e0:	f880 4402 	strb.w	r4, [r0, #1026]	@ 0x402
    uart10_rx_state.headerFound = false;
 80021e4:	f880 4403 	strb.w	r4, [r0, #1027]	@ 0x403
    uart10_rx_state.lastHeaderPos = 0;
 80021e8:	f8a0 4404 	strh.w	r4, [r0, #1028]	@ 0x404
    uart10_rx_state.searchOffset = 0;
 80021ec:	f8a0 4406 	strh.w	r4, [r0, #1030]	@ 0x406
    memset(uart10_rx_state.RxBuffer, 0, UART_RX_BUFFER_SIZE);
 80021f0:	463a      	mov	r2, r7
 80021f2:	4621      	mov	r1, r4
 80021f4:	f011 fefe 	bl	8013ff4 <memset>

    // Start initial receive on required UARTs
    HAL_UART_Receive_IT(&huart2, &uart2_rx_state.RxBuffer[0], 1);
 80021f8:	2201      	movs	r2, #1
 80021fa:	4631      	mov	r1, r6
 80021fc:	4808      	ldr	r0, [pc, #32]	@ (8002220 <UART_Service_Init+0xac>)
 80021fe:	f009 fa61 	bl	800b6c4 <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(&huart3, &uart3_rx_state.RxBuffer[0], 1);
 8002202:	2201      	movs	r2, #1
 8002204:	4629      	mov	r1, r5
 8002206:	4807      	ldr	r0, [pc, #28]	@ (8002224 <UART_Service_Init+0xb0>)
 8002208:	f009 fa5c 	bl	800b6c4 <HAL_UART_Receive_IT>

    // Enable these if you need them
    // HAL_UART_Receive_IT(&huart6, &uart6_rx_state.RxBuffer[0], 1);
    // HAL_UART_Receive_IT(&huart10, &uart10_rx_state.RxBuffer[0], 1);
}
 800220c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800220e:	bf00      	nop
 8002210:	240016bc 	.word	0x240016bc
 8002214:	240012b4 	.word	0x240012b4
 8002218:	24000eac 	.word	0x24000eac
 800221c:	24000aa4 	.word	0x24000aa4
 8002220:	2400097c 	.word	0x2400097c
 8002224:	240008e8 	.word	0x240008e8

08002228 <IsFrameHeaderFound>:
 * @param frameHeader Frame header pattern
 * @param headerSize Size of frame header
 * @return true if frame header found
 */
bool IsFrameHeaderFound(uint8_t *buffer, uint16_t startPos, const uint8_t* frameHeader, uint16_t headerSize) {
    for (uint16_t i = 0; i < headerSize; i++) {
 8002228:	f04f 0c00 	mov.w	ip, #0
 800222c:	459c      	cmp	ip, r3
 800222e:	d211      	bcs.n	8002254 <IsFrameHeaderFound+0x2c>
bool IsFrameHeaderFound(uint8_t *buffer, uint16_t startPos, const uint8_t* frameHeader, uint16_t headerSize) {
 8002230:	b510      	push	{r4, lr}
        if (buffer[startPos + i] != frameHeader[i]) {
 8002232:	eb01 040c 	add.w	r4, r1, ip
 8002236:	5d04      	ldrb	r4, [r0, r4]
 8002238:	f812 e00c 	ldrb.w	lr, [r2, ip]
 800223c:	4574      	cmp	r4, lr
 800223e:	d107      	bne.n	8002250 <IsFrameHeaderFound+0x28>
    for (uint16_t i = 0; i < headerSize; i++) {
 8002240:	f10c 0c01 	add.w	ip, ip, #1
 8002244:	fa1f fc8c 	uxth.w	ip, ip
 8002248:	459c      	cmp	ip, r3
 800224a:	d3f2      	bcc.n	8002232 <IsFrameHeaderFound+0xa>
            return false;
        }
    }
    return true;
 800224c:	2001      	movs	r0, #1
}
 800224e:	bd10      	pop	{r4, pc}
            return false;
 8002250:	2000      	movs	r0, #0
 8002252:	e7fc      	b.n	800224e <IsFrameHeaderFound+0x26>
    return true;
 8002254:	2001      	movs	r0, #1
}
 8002256:	4770      	bx	lr

08002258 <IsFrameTailFound>:
 * @param frameTail Frame tail pattern
 * @param tailSize Size of frame tail
 * @return true if frame tail found
 */
bool IsFrameTailFound(uint8_t *buffer, uint16_t startPos, const uint8_t* frameTail, uint16_t tailSize) {
    for (uint16_t i = 0; i < tailSize; i++) {
 8002258:	f04f 0c00 	mov.w	ip, #0
 800225c:	459c      	cmp	ip, r3
 800225e:	d211      	bcs.n	8002284 <IsFrameTailFound+0x2c>
bool IsFrameTailFound(uint8_t *buffer, uint16_t startPos, const uint8_t* frameTail, uint16_t tailSize) {
 8002260:	b510      	push	{r4, lr}
        if (buffer[startPos + i] != frameTail[i]) {
 8002262:	eb01 040c 	add.w	r4, r1, ip
 8002266:	5d04      	ldrb	r4, [r0, r4]
 8002268:	f812 e00c 	ldrb.w	lr, [r2, ip]
 800226c:	4574      	cmp	r4, lr
 800226e:	d107      	bne.n	8002280 <IsFrameTailFound+0x28>
    for (uint16_t i = 0; i < tailSize; i++) {
 8002270:	f10c 0c01 	add.w	ip, ip, #1
 8002274:	fa1f fc8c 	uxth.w	ip, ip
 8002278:	459c      	cmp	ip, r3
 800227a:	d3f2      	bcc.n	8002262 <IsFrameTailFound+0xa>
            return false;
        }
    }
    return true;
 800227c:	2001      	movs	r0, #1
}
 800227e:	bd10      	pop	{r4, pc}
            return false;
 8002280:	2000      	movs	r0, #0
 8002282:	e7fc      	b.n	800227e <IsFrameTailFound+0x26>
    return true;
 8002284:	2001      	movs	r0, #1
}
 8002286:	4770      	bx	lr

08002288 <ProcessUartData>:
 * @param frameTail Frame tail pattern
 * @param tailSize Size of frame tail
 * @return 1 if complete frame received, 0 otherwise
 */
uint8_t ProcessUartData(UART_RxState *state, const uint8_t* frameHeader, uint16_t headerSize,
                       const uint8_t* frameTail, uint16_t tailSize) {
 8002288:	b570      	push	{r4, r5, r6, lr}
 800228a:	4604      	mov	r4, r0
 800228c:	f8bd 0010 	ldrh.w	r0, [sp, #16]
    uint8_t result = 0;

    // 1. 如果已经找到帧头，直接检查帧尾
    if (state->headerFound) {
 8002290:	f894 5403 	ldrb.w	r5, [r4, #1027]	@ 0x403
 8002294:	b1e5      	cbz	r5, 80022d0 <ProcessUartData+0x48>
 8002296:	461e      	mov	r6, r3
        // 只有当收到足够的数据才检查帧尾
        if (state->RxCount >= state->lastHeaderPos + headerSize + tailSize) {
 8002298:	f8b4 5400 	ldrh.w	r5, [r4, #1024]	@ 0x400
 800229c:	f8b4 1404 	ldrh.w	r1, [r4, #1028]	@ 0x404
 80022a0:	4411      	add	r1, r2
 80022a2:	4401      	add	r1, r0
 80022a4:	428d      	cmp	r5, r1
 80022a6:	db2f      	blt.n	8002308 <ProcessUartData+0x80>
            // 只检查最新收到的字节是否可能形成帧尾
            uint16_t checkPos = state->RxCount - tailSize;
 80022a8:	1a29      	subs	r1, r5, r0
 80022aa:	b289      	uxth	r1, r1

            // 如果新字节可能是帧尾的一部分，检查是否匹配
            if (state->RxBuffer[state->RxCount-1] == frameTail[tailSize-1]) {
 80022ac:	3d01      	subs	r5, #1
 80022ae:	5d62      	ldrb	r2, [r4, r5]
 80022b0:	1e43      	subs	r3, r0, #1
 80022b2:	5cf3      	ldrb	r3, [r6, r3]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d001      	beq.n	80022bc <ProcessUartData+0x34>
    uint8_t result = 0;
 80022b8:	2600      	movs	r6, #0
 80022ba:	e026      	b.n	800230a <ProcessUartData+0x82>
                // 验证完整帧尾
                if (IsFrameTailFound(state->RxBuffer, checkPos, frameTail, tailSize)) {
 80022bc:	4603      	mov	r3, r0
 80022be:	4632      	mov	r2, r6
 80022c0:	4620      	mov	r0, r4
 80022c2:	f7ff ffc9 	bl	8002258 <IsFrameTailFound>
 80022c6:	b3c8      	cbz	r0, 800233c <ProcessUartData+0xb4>
                    state->frameReceived = 1;
 80022c8:	2601      	movs	r6, #1
 80022ca:	f884 6402 	strb.w	r6, [r4, #1026]	@ 0x402
                    result = 1;
 80022ce:	e01c      	b.n	800230a <ProcessUartData+0x82>
        }
    }
    // 2. 否则，尝试查找帧头，但只在可能的位置
    else {
        // 只检查最新收到的字节是否可能形成帧头
        if (state->RxCount >= headerSize) {
 80022d0:	f8b4 3400 	ldrh.w	r3, [r4, #1024]	@ 0x400
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d333      	bcc.n	8002340 <ProcessUartData+0xb8>
            uint16_t checkPos = state->RxCount - headerSize;
 80022d8:	1a9d      	subs	r5, r3, r2
 80022da:	b2ad      	uxth	r5, r5

            // 如果新字节与帧头最后一个字节匹配，检查是否是完整帧头
            if (state->RxBuffer[state->RxCount-1] == frameHeader[headerSize-1]) {
 80022dc:	3b01      	subs	r3, #1
 80022de:	5ce0      	ldrb	r0, [r4, r3]
 80022e0:	1e53      	subs	r3, r2, #1
 80022e2:	5ccb      	ldrb	r3, [r1, r3]
 80022e4:	4298      	cmp	r0, r3
 80022e6:	d001      	beq.n	80022ec <ProcessUartData+0x64>
    uint8_t result = 0;
 80022e8:	2600      	movs	r6, #0
 80022ea:	e00e      	b.n	800230a <ProcessUartData+0x82>
                if (IsFrameHeaderFound(state->RxBuffer, checkPos, frameHeader, headerSize)) {
 80022ec:	4613      	mov	r3, r2
 80022ee:	460a      	mov	r2, r1
 80022f0:	4629      	mov	r1, r5
 80022f2:	4620      	mov	r0, r4
 80022f4:	f7ff ff98 	bl	8002228 <IsFrameHeaderFound>
 80022f8:	b320      	cbz	r0, 8002344 <ProcessUartData+0xbc>
                    state->headerFound = true;
 80022fa:	2301      	movs	r3, #1
 80022fc:	f884 3403 	strb.w	r3, [r4, #1027]	@ 0x403
                    state->lastHeaderPos = checkPos;
 8002300:	f8a4 5404 	strh.w	r5, [r4, #1028]	@ 0x404
    uint8_t result = 0;
 8002304:	2600      	movs	r6, #0
 8002306:	e000      	b.n	800230a <ProcessUartData+0x82>
 8002308:	2600      	movs	r6, #0
            }
        }
    }

    // 3. 处理缓冲区溢出保护 (当接近缓冲区上限时)
    if (state->RxCount >= UART_RX_BUFFER_SIZE - 10) {
 800230a:	f8b4 3400 	ldrh.w	r3, [r4, #1024]	@ 0x400
 800230e:	f240 32f5 	movw	r2, #1013	@ 0x3f5
 8002312:	4293      	cmp	r3, r2
 8002314:	d927      	bls.n	8002366 <ProcessUartData+0xde>
        if (state->headerFound && !state->frameReceived) {
 8002316:	f894 2403 	ldrb.w	r2, [r4, #1027]	@ 0x403
 800231a:	b302      	cbz	r2, 800235e <ProcessUartData+0xd6>
 800231c:	f894 1402 	ldrb.w	r1, [r4, #1026]	@ 0x402
 8002320:	b9e9      	cbnz	r1, 800235e <ProcessUartData+0xd6>
            // 找到帧头但没有帧尾，保留从帧头开始的数据
            uint16_t moveSize = state->RxCount - state->lastHeaderPos;
 8002322:	f8b4 1404 	ldrh.w	r1, [r4, #1028]	@ 0x404
 8002326:	1a5b      	subs	r3, r3, r1
 8002328:	b29d      	uxth	r5, r3

            if (moveSize < UART_RX_BUFFER_SIZE / 2) { // 只在数据量不太大时移动
 800232a:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800232e:	d30b      	bcc.n	8002348 <ProcessUartData+0xc0>
                memmove(state->RxBuffer, &state->RxBuffer[state->lastHeaderPos], moveSize);
                state->RxCount = moveSize;
                state->lastHeaderPos = 0;
            } else {
                // 数据量太大，可能不是有效帧，重置
                state->RxCount = 0;
 8002330:	2300      	movs	r3, #0
 8002332:	f8a4 3400 	strh.w	r3, [r4, #1024]	@ 0x400
                state->headerFound = false;
 8002336:	f884 3403 	strb.w	r3, [r4, #1027]	@ 0x403
 800233a:	e014      	b.n	8002366 <ProcessUartData+0xde>
    uint8_t result = 0;
 800233c:	2600      	movs	r6, #0
 800233e:	e7e4      	b.n	800230a <ProcessUartData+0x82>
 8002340:	2600      	movs	r6, #0
 8002342:	e7e2      	b.n	800230a <ProcessUartData+0x82>
 8002344:	2600      	movs	r6, #0
 8002346:	e7e0      	b.n	800230a <ProcessUartData+0x82>
                memmove(state->RxBuffer, &state->RxBuffer[state->lastHeaderPos], moveSize);
 8002348:	462a      	mov	r2, r5
 800234a:	4421      	add	r1, r4
 800234c:	4620      	mov	r0, r4
 800234e:	f011 fe37 	bl	8013fc0 <memmove>
                state->RxCount = moveSize;
 8002352:	f8a4 5400 	strh.w	r5, [r4, #1024]	@ 0x400
                state->lastHeaderPos = 0;
 8002356:	2300      	movs	r3, #0
 8002358:	f8a4 3404 	strh.w	r3, [r4, #1028]	@ 0x404
 800235c:	e003      	b.n	8002366 <ProcessUartData+0xde>
            }
        } else if (!state->headerFound) {
 800235e:	b912      	cbnz	r2, 8002366 <ProcessUartData+0xde>
            // 没有找到帧头，直接清空缓冲区
            state->RxCount = 0;
 8002360:	2300      	movs	r3, #0
 8002362:	f8a4 3400 	strh.w	r3, [r4, #1024]	@ 0x400
        }
    }

    return result;
}
 8002366:	4630      	mov	r0, r6
 8002368:	bd70      	pop	{r4, r5, r6, pc}

0800236a <ResetUartState>:
 * @brief Reset UART state after processing a frame
 * @param state UART_RxState structure
 */
void ResetUartState(UART_RxState *state) {
    // If we processed a frame, reset the state
    if (state->frameReceived) {
 800236a:	f890 3402 	ldrb.w	r3, [r0, #1026]	@ 0x402
 800236e:	b143      	cbz	r3, 8002382 <ResetUartState+0x18>
        state->RxCount = 0;
 8002370:	2300      	movs	r3, #0
 8002372:	f8a0 3400 	strh.w	r3, [r0, #1024]	@ 0x400
        state->frameReceived = 0;
 8002376:	f880 3402 	strb.w	r3, [r0, #1026]	@ 0x402
        state->headerFound = false;
 800237a:	f880 3403 	strb.w	r3, [r0, #1027]	@ 0x403
        state->searchOffset = 0;
 800237e:	f8a0 3406 	strh.w	r3, [r0, #1030]	@ 0x406
    }
}
 8002382:	4770      	bx	lr

08002384 <HAL_UART_RxCpltCallback>:

/**
 * @brief UART receive interrupt callback
 * @param huart UART handle
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002384:	b530      	push	{r4, r5, lr}
 8002386:	b083      	sub	sp, #12
 8002388:	4604      	mov	r4, r0
    UART_RxState *state = NULL;
    extern const uint8_t FRAME_HEADER[];
    extern const uint8_t FRAME_TAIL[];

    // Determine which UART triggered the callback
    if (huart->Instance == USART2) {
 800238a:	6803      	ldr	r3, [r0, #0]
 800238c:	4a22      	ldr	r2, [pc, #136]	@ (8002418 <HAL_UART_RxCpltCallback+0x94>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d012      	beq.n	80023b8 <HAL_UART_RxCpltCallback+0x34>
        state = &uart2_rx_state;
    } else if (huart->Instance == USART3) {
 8002392:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002396:	4293      	cmp	r3, r2
 8002398:	d027      	beq.n	80023ea <HAL_UART_RxCpltCallback+0x66>
        state = &uart3_rx_state;
    } else if (huart->Instance == USART6) {
 800239a:	f502 424c 	add.w	r2, r2, #52224	@ 0xcc00
 800239e:	4293      	cmp	r3, r2
 80023a0:	d004      	beq.n	80023ac <HAL_UART_RxCpltCallback+0x28>
        //state = &uart6_rx_state;
        // Handle USART6 specific processing here if needed
    	ble_command_progress();
    	UART6_StartReceive();
    } else if (huart->Instance == USART10) {
 80023a2:	4a1e      	ldr	r2, [pc, #120]	@ (800241c <HAL_UART_RxCpltCallback+0x98>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d11e      	bne.n	80023e6 <HAL_UART_RxCpltCallback+0x62>
        state = &uart10_rx_state;
 80023a8:	4d1d      	ldr	r5, [pc, #116]	@ (8002420 <HAL_UART_RxCpltCallback+0x9c>)
 80023aa:	e006      	b.n	80023ba <HAL_UART_RxCpltCallback+0x36>
    	ble_command_progress();
 80023ac:	f00a fc56 	bl	800cc5c <ble_command_progress>
    	UART6_StartReceive();
 80023b0:	f00a f93e 	bl	800c630 <UART6_StartReceive>
    UART_RxState *state = NULL;
 80023b4:	2500      	movs	r5, #0
 80023b6:	e000      	b.n	80023ba <HAL_UART_RxCpltCallback+0x36>
        state = &uart2_rx_state;
 80023b8:	4d1a      	ldr	r5, [pc, #104]	@ (8002424 <HAL_UART_RxCpltCallback+0xa0>)
        // Unknown UART, exit
        return;
    }

    // Increment received data count
    state->RxCount++;
 80023ba:	f8b5 3400 	ldrh.w	r3, [r5, #1024]	@ 0x400
 80023be:	3301      	adds	r3, #1
 80023c0:	f8a5 3400 	strh.w	r3, [r5, #1024]	@ 0x400

    // Process received data for RS485 sensors
    if (huart->Instance == USART2 || huart->Instance == USART3) {
 80023c4:	6823      	ldr	r3, [r4, #0]
 80023c6:	4914      	ldr	r1, [pc, #80]	@ (8002418 <HAL_UART_RxCpltCallback+0x94>)
 80023c8:	4a17      	ldr	r2, [pc, #92]	@ (8002428 <HAL_UART_RxCpltCallback+0xa4>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	bf18      	it	ne
 80023ce:	428b      	cmpne	r3, r1
 80023d0:	d00d      	beq.n	80023ee <HAL_UART_RxCpltCallback+0x6a>
        ProcessUartData(state, FRAME_HEADER, FRAME_HEADER_SIZE, FRAME_TAIL, FRAME_TAIL_SIZE);
    }
    // For USART6 and USART10, you can add specific processing here

    // Continue receiving
    if (state->RxCount < UART_RX_BUFFER_SIZE) {
 80023d2:	f8b5 1400 	ldrh.w	r1, [r5, #1024]	@ 0x400
 80023d6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80023da:	d210      	bcs.n	80023fe <HAL_UART_RxCpltCallback+0x7a>
        HAL_UART_Receive_IT(huart, &state->RxBuffer[state->RxCount], 1);
 80023dc:	2201      	movs	r2, #1
 80023de:	4429      	add	r1, r5
 80023e0:	4620      	mov	r0, r4
 80023e2:	f009 f96f 	bl	800b6c4 <HAL_UART_Receive_IT>
        state->RxCount = 0;
        state->headerFound = false;
        state->searchOffset = 0;
        HAL_UART_Receive_IT(huart, &state->RxBuffer[0], 1);
    }
}
 80023e6:	b003      	add	sp, #12
 80023e8:	bd30      	pop	{r4, r5, pc}
        state = &uart3_rx_state;
 80023ea:	4d10      	ldr	r5, [pc, #64]	@ (800242c <HAL_UART_RxCpltCallback+0xa8>)
 80023ec:	e7e5      	b.n	80023ba <HAL_UART_RxCpltCallback+0x36>
        ProcessUartData(state, FRAME_HEADER, FRAME_HEADER_SIZE, FRAME_TAIL, FRAME_TAIL_SIZE);
 80023ee:	2203      	movs	r2, #3
 80023f0:	9200      	str	r2, [sp, #0]
 80023f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002430 <HAL_UART_RxCpltCallback+0xac>)
 80023f4:	490f      	ldr	r1, [pc, #60]	@ (8002434 <HAL_UART_RxCpltCallback+0xb0>)
 80023f6:	4628      	mov	r0, r5
 80023f8:	f7ff ff46 	bl	8002288 <ProcessUartData>
 80023fc:	e7e9      	b.n	80023d2 <HAL_UART_RxCpltCallback+0x4e>
        state->RxCount = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	f8a5 3400 	strh.w	r3, [r5, #1024]	@ 0x400
        state->headerFound = false;
 8002404:	f885 3403 	strb.w	r3, [r5, #1027]	@ 0x403
        state->searchOffset = 0;
 8002408:	f8a5 3406 	strh.w	r3, [r5, #1030]	@ 0x406
        HAL_UART_Receive_IT(huart, &state->RxBuffer[0], 1);
 800240c:	2201      	movs	r2, #1
 800240e:	4629      	mov	r1, r5
 8002410:	4620      	mov	r0, r4
 8002412:	f009 f957 	bl	800b6c4 <HAL_UART_Receive_IT>
 8002416:	e7e6      	b.n	80023e6 <HAL_UART_RxCpltCallback+0x62>
 8002418:	40004400 	.word	0x40004400
 800241c:	40011c00 	.word	0x40011c00
 8002420:	24000aa4 	.word	0x24000aa4
 8002424:	240016bc 	.word	0x240016bc
 8002428:	40004800 	.word	0x40004800
 800242c:	240012b4 	.word	0x240012b4
 8002430:	0801705c 	.word	0x0801705c
 8002434:	08017060 	.word	0x08017060

08002438 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002438:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002474 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800243c:	f7ff f9ba 	bl	80017b4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002440:	f7ff f950 	bl	80016e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002444:	480c      	ldr	r0, [pc, #48]	@ (8002478 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002446:	490d      	ldr	r1, [pc, #52]	@ (800247c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002448:	4a0d      	ldr	r2, [pc, #52]	@ (8002480 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800244a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800244c:	e002      	b.n	8002454 <LoopCopyDataInit>

0800244e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800244e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002450:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002452:	3304      	adds	r3, #4

08002454 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002454:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002456:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002458:	d3f9      	bcc.n	800244e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800245a:	4a0a      	ldr	r2, [pc, #40]	@ (8002484 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800245c:	4c0a      	ldr	r4, [pc, #40]	@ (8002488 <LoopFillZerobss+0x22>)
  movs r3, #0
 800245e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002460:	e001      	b.n	8002466 <LoopFillZerobss>

08002462 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002462:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002464:	3204      	adds	r2, #4

08002466 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002466:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002468:	d3fb      	bcc.n	8002462 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800246a:	f011 fef5 	bl	8014258 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800246e:	f7fe fed7 	bl	8001220 <main>
  bx  lr
 8002472:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002474:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002478:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800247c:	240001e8 	.word	0x240001e8
  ldr r2, =_sidata
 8002480:	08017dec 	.word	0x08017dec
  ldr r2, =_sbss
 8002484:	240001e8 	.word	0x240001e8
  ldr r4, =_ebss
 8002488:	2400fd30 	.word	0x2400fd30

0800248c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800248c:	e7fe      	b.n	800248c <ADC3_IRQHandler>
	...

08002490 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002490:	b510      	push	{r4, lr}
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002492:	2003      	movs	r0, #3
 8002494:	f001 f848 	bl	8003528 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002498:	f004 fa82 	bl	80069a0 <HAL_RCC_GetSysClockFreq>
 800249c:	490f      	ldr	r1, [pc, #60]	@ (80024dc <HAL_Init+0x4c>)
 800249e:	698b      	ldr	r3, [r1, #24]
 80024a0:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80024a4:	4a0e      	ldr	r2, [pc, #56]	@ (80024e0 <HAL_Init+0x50>)
 80024a6:	5cd3      	ldrb	r3, [r2, r3]
 80024a8:	f003 031f 	and.w	r3, r3, #31
 80024ac:	40d8      	lsrs	r0, r3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024ae:	698b      	ldr	r3, [r1, #24]
 80024b0:	f003 030f 	and.w	r3, r3, #15
 80024b4:	5cd3      	ldrb	r3, [r2, r3]
 80024b6:	f003 031f 	and.w	r3, r3, #31
 80024ba:	fa20 f303 	lsr.w	r3, r0, r3
 80024be:	4a09      	ldr	r2, [pc, #36]	@ (80024e4 <HAL_Init+0x54>)
 80024c0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80024c2:	4b09      	ldr	r3, [pc, #36]	@ (80024e8 <HAL_Init+0x58>)
 80024c4:	6018      	str	r0, [r3, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024c6:	200f      	movs	r0, #15
 80024c8:	f7fe ffee 	bl	80014a8 <HAL_InitTick>
 80024cc:	b110      	cbz	r0, 80024d4 <HAL_Init+0x44>
  {
    return HAL_ERROR;
 80024ce:	2401      	movs	r4, #1
  /* Init the low level hardware */
  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 80024d0:	4620      	mov	r0, r4
 80024d2:	bd10      	pop	{r4, pc}
 80024d4:	4604      	mov	r4, r0
  HAL_MspInit();
 80024d6:	f7fe ffcd 	bl	8001474 <HAL_MspInit>
  return HAL_OK;
 80024da:	e7f9      	b.n	80024d0 <HAL_Init+0x40>
 80024dc:	58024400 	.word	0x58024400
 80024e0:	08016fd8 	.word	0x08016fd8
 80024e4:	24000000 	.word	0x24000000
 80024e8:	24000004 	.word	0x24000004

080024ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80024ec:	4b03      	ldr	r3, [pc, #12]	@ (80024fc <HAL_IncTick+0x10>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	4a03      	ldr	r2, [pc, #12]	@ (8002500 <HAL_IncTick+0x14>)
 80024f2:	6811      	ldr	r1, [r2, #0]
 80024f4:	440b      	add	r3, r1
 80024f6:	6013      	str	r3, [r2, #0]
}
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	24000008 	.word	0x24000008
 8002500:	24001ac4 	.word	0x24001ac4

08002504 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002504:	4b01      	ldr	r3, [pc, #4]	@ (800250c <HAL_GetTick+0x8>)
 8002506:	6818      	ldr	r0, [r3, #0]
}
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	24001ac4 	.word	0x24001ac4

08002510 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002510:	b538      	push	{r3, r4, r5, lr}
 8002512:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002514:	f7ff fff6 	bl	8002504 <HAL_GetTick>
 8002518:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800251a:	f1b4 3fff 	cmp.w	r4, #4294967295
 800251e:	d002      	beq.n	8002526 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8002520:	4b04      	ldr	r3, [pc, #16]	@ (8002534 <HAL_Delay+0x24>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002526:	f7ff ffed 	bl	8002504 <HAL_GetTick>
 800252a:	1b40      	subs	r0, r0, r5
 800252c:	42a0      	cmp	r0, r4
 800252e:	d3fa      	bcc.n	8002526 <HAL_Delay+0x16>
  {
  }
}
 8002530:	bd38      	pop	{r3, r4, r5, pc}
 8002532:	bf00      	nop
 8002534:	24000008 	.word	0x24000008

08002538 <HAL_SYSCFG_AnalogSwitchConfig>:
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8002538:	4a03      	ldr	r2, [pc, #12]	@ (8002548 <HAL_SYSCFG_AnalogSwitchConfig+0x10>)
 800253a:	6853      	ldr	r3, [r2, #4]
 800253c:	ea23 0300 	bic.w	r3, r3, r0
 8002540:	430b      	orrs	r3, r1
 8002542:	6053      	str	r3, [r2, #4]
}
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	58000400 	.word	0x58000400

0800254c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800254c:	b410      	push	{r4}
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800254e:	f100 0c60 	add.w	ip, r0, #96	@ 0x60
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002552:	4c0d      	ldr	r4, [pc, #52]	@ (8002588 <LL_ADC_SetOffset+0x3c>)
 8002554:	42a0      	cmp	r0, r4
 8002556:	d00c      	beq.n	8002572 <LL_ADC_SetOffset+0x26>
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8002558:	f85c 0021 	ldr.w	r0, [ip, r1, lsl #2]
 800255c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8002560:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8002564:	4313      	orrs	r3, r2
 8002566:	4303      	orrs	r3, r0
 8002568:	f84c 3021 	str.w	r3, [ip, r1, lsl #2]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800256c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002570:	4770      	bx	lr
    MODIFY_REG(*preg,
 8002572:	f85c 0021 	ldr.w	r0, [ip, r1, lsl #2]
 8002576:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 800257a:	4313      	orrs	r3, r2
 800257c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002580:	f84c 3021 	str.w	r3, [ip, r1, lsl #2]
 8002584:	e7f2      	b.n	800256c <LL_ADC_SetOffset+0x20>
 8002586:	bf00      	nop
 8002588:	58026000 	.word	0x58026000

0800258c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800258c:	f100 0c60 	add.w	ip, r0, #96	@ 0x60
  if (ADCx == ADC3)
 8002590:	4b09      	ldr	r3, [pc, #36]	@ (80025b8 <LL_ADC_SetOffsetState+0x2c>)
 8002592:	4298      	cmp	r0, r3
 8002594:	d007      	beq.n	80025a6 <LL_ADC_SetOffsetState+0x1a>
               ADC3_OFR1_OFFSET1_EN,
               OffsetState);
  }
  else
  {
    MODIFY_REG(*preg,
 8002596:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 800259a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800259e:	431a      	orrs	r2, r3
 80025a0:	f84c 2021 	str.w	r2, [ip, r1, lsl #2]
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 80025a4:	4770      	bx	lr
    MODIFY_REG(*preg,
 80025a6:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 80025aa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80025ae:	4313      	orrs	r3, r2
 80025b0:	f84c 3021 	str.w	r3, [ip, r1, lsl #2]
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	58026000 	.word	0x58026000

080025bc <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80025bc:	b410      	push	{r4}
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80025be:	3030      	adds	r0, #48	@ 0x30
 80025c0:	0a0b      	lsrs	r3, r1, #8
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	f003 030c 	and.w	r3, r3, #12

  MODIFY_REG(*preg,
 80025c8:	58c4      	ldr	r4, [r0, r3]
 80025ca:	f001 011f 	and.w	r1, r1, #31
 80025ce:	f04f 0c1f 	mov.w	ip, #31
 80025d2:	fa0c fc01 	lsl.w	ip, ip, r1
 80025d6:	ea24 0c0c 	bic.w	ip, r4, ip
 80025da:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80025de:	408a      	lsls	r2, r1
 80025e0:	ea4c 0202 	orr.w	r2, ip, r2
 80025e4:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80025e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80025ec:	b410      	push	{r4}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80025ee:	3014      	adds	r0, #20
 80025f0:	0e4b      	lsrs	r3, r1, #25
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	f003 0304 	and.w	r3, r3, #4

  MODIFY_REG(*preg,
 80025f8:	58c4      	ldr	r4, [r0, r3]
 80025fa:	f3c1 5104 	ubfx	r1, r1, #20, #5
 80025fe:	f04f 0c07 	mov.w	ip, #7
 8002602:	fa0c fc01 	lsl.w	ip, ip, r1
 8002606:	ea24 0c0c 	bic.w	ip, r4, ip
 800260a:	408a      	lsls	r2, r1
 800260c:	ea4c 0202 	orr.w	r2, ip, r2
 8002610:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002612:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002616:	4770      	bx	lr

08002618 <LL_ADC_SetChannelSingleDiff>:
{
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002618:	4b13      	ldr	r3, [pc, #76]	@ (8002668 <LL_ADC_SetChannelSingleDiff+0x50>)
 800261a:	4298      	cmp	r0, r3
 800261c:	d011      	beq.n	8002642 <LL_ADC_SetChannelSingleDiff+0x2a>
               Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
               (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
  }
  else
  {
    MODIFY_REG(ADCx->DIFSEL_RES12,
 800261e:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 8002622:	f3c1 0c13 	ubfx	ip, r1, #0, #20
 8002626:	ea23 0c0c 	bic.w	ip, r3, ip
 800262a:	f002 0218 	and.w	r2, r2, #24
 800262e:	4b0f      	ldr	r3, [pc, #60]	@ (800266c <LL_ADC_SetChannelSingleDiff+0x54>)
 8002630:	40d3      	lsrs	r3, r2
 8002632:	4019      	ands	r1, r3
 8002634:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8002638:	ea4c 0101 	orr.w	r1, ip, r1
 800263c:	f8c0 10c0 	str.w	r1, [r0, #192]	@ 0xc0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002640:	4770      	bx	lr
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002642:	f8d0 30b0 	ldr.w	r3, [r0, #176]	@ 0xb0
 8002646:	f3c1 0c13 	ubfx	ip, r1, #0, #20
 800264a:	ea23 0c0c 	bic.w	ip, r3, ip
 800264e:	f002 0218 	and.w	r2, r2, #24
 8002652:	4b06      	ldr	r3, [pc, #24]	@ (800266c <LL_ADC_SetChannelSingleDiff+0x54>)
 8002654:	40d3      	lsrs	r3, r2
 8002656:	400b      	ands	r3, r1
 8002658:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800265c:	ea4c 0303 	orr.w	r3, ip, r3
 8002660:	f8c0 30b0 	str.w	r3, [r0, #176]	@ 0xb0
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	58026000 	.word	0x58026000
 800266c:	000fffff 	.word	0x000fffff

08002670 <LL_ADC_SetChannelPreselection>:
    if (ADCx != ADC3)
 8002670:	4b0c      	ldr	r3, [pc, #48]	@ (80026a4 <LL_ADC_SetChannelPreselection+0x34>)
 8002672:	4298      	cmp	r0, r3
 8002674:	d009      	beq.n	800268a <LL_ADC_SetChannelPreselection+0x1a>
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8002676:	f3c1 0313 	ubfx	r3, r1, #0, #20
 800267a:	b93b      	cbnz	r3, 800268c <LL_ADC_SetChannelPreselection+0x1c>
 800267c:	f3c1 6184 	ubfx	r1, r1, #26, #5
 8002680:	2201      	movs	r2, #1
 8002682:	408a      	lsls	r2, r1
 8002684:	69c3      	ldr	r3, [r0, #28]
 8002686:	4313      	orrs	r3, r2
 8002688:	61c3      	str	r3, [r0, #28]
}
 800268a:	4770      	bx	lr
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268c:	fa91 f1a1 	rbit	r1, r1
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002690:	b131      	cbz	r1, 80026a0 <LL_ADC_SetChannelPreselection+0x30>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8002692:	fab1 f181 	clz	r1, r1
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8002696:	f001 011f 	and.w	r1, r1, #31
 800269a:	2201      	movs	r2, #1
 800269c:	408a      	lsls	r2, r1
 800269e:	e7f1      	b.n	8002684 <LL_ADC_SetChannelPreselection+0x14>
    return 32U;
 80026a0:	2120      	movs	r1, #32
 80026a2:	e7f8      	b.n	8002696 <LL_ADC_SetChannelPreselection+0x26>
 80026a4:	58026000 	.word	0x58026000

080026a8 <HAL_ADC_ConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80026a8:	4770      	bx	lr

080026aa <HAL_ADC_ConvHalfCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80026aa:	4770      	bx	lr

080026ac <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80026ac:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80026ae:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80026b0:	f7ff fffb 	bl	80026aa <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026b4:	bd08      	pop	{r3, pc}

080026b6 <HAL_ADC_ErrorCallback>:
}
 80026b6:	4770      	bx	lr

080026b8 <ADC_DMAConvCplt>:
{
 80026b8:	b508      	push	{r3, lr}
 80026ba:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026bc:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80026be:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 80026c0:	f012 0f50 	tst.w	r2, #80	@ 0x50
 80026c4:	d130      	bne.n	8002728 <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026c6:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80026c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026cc:	6603      	str	r3, [r0, #96]	@ 0x60
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80026ce:	6803      	ldr	r3, [r0, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	f012 0f08 	tst.w	r2, #8
 80026d6:	d014      	beq.n	8002702 <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80026de:	d120      	bne.n	8002722 <ADC_DMAConvCplt+0x6a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80026e6:	d11c      	bne.n	8002722 <ADC_DMAConvCplt+0x6a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026e8:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80026ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026ee:	6603      	str	r3, [r0, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80026f0:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80026f2:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80026f6:	d114      	bne.n	8002722 <ADC_DMAConvCplt+0x6a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026f8:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80026fa:	f043 0301 	orr.w	r3, r3, #1
 80026fe:	6603      	str	r3, [r0, #96]	@ 0x60
 8002700:	e00f      	b.n	8002722 <ADC_DMAConvCplt+0x6a>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	f013 0f03 	tst.w	r3, #3
 8002708:	d10b      	bne.n	8002722 <ADC_DMAConvCplt+0x6a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800270a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800270c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002710:	6603      	str	r3, [r0, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002712:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8002714:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8002718:	d103      	bne.n	8002722 <ADC_DMAConvCplt+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800271a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800271c:	f043 0301 	orr.w	r3, r3, #1
 8002720:	6603      	str	r3, [r0, #96]	@ 0x60
    HAL_ADC_ConvCpltCallback(hadc);
 8002722:	f7ff ffc1 	bl	80026a8 <HAL_ADC_ConvCpltCallback>
}
 8002726:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002728:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800272a:	f012 0f10 	tst.w	r2, #16
 800272e:	d104      	bne.n	800273a <ADC_DMAConvCplt+0x82>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002730:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8002732:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002734:	4618      	mov	r0, r3
 8002736:	4790      	blx	r2
}
 8002738:	e7f5      	b.n	8002726 <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 800273a:	f7ff ffbc 	bl	80026b6 <HAL_ADC_ErrorCallback>
 800273e:	e7f2      	b.n	8002726 <ADC_DMAConvCplt+0x6e>

08002740 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002740:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002742:	6b80      	ldr	r0, [r0, #56]	@ 0x38

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002744:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8002746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800274a:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800274c:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800274e:	f043 0304 	orr.w	r3, r3, #4
 8002752:	6643      	str	r3, [r0, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002754:	f7ff ffaf 	bl	80026b6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002758:	bd08      	pop	{r3, pc}
	...

0800275c <HAL_ADC_ConfigChannel>:
{
 800275c:	b570      	push	{r4, r5, r6, lr}
 800275e:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8002760:	2300      	movs	r3, #0
 8002762:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8002764:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 8002768:	2b01      	cmp	r3, #1
 800276a:	f000 82e4 	beq.w	8002d36 <HAL_ADC_ConfigChannel+0x5da>
 800276e:	4604      	mov	r4, r0
 8002770:	460d      	mov	r5, r1
 8002772:	2301      	movs	r3, #1
 8002774:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002778:	6801      	ldr	r1, [r0, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800277a:	688b      	ldr	r3, [r1, #8]
 800277c:	f013 0f04 	tst.w	r3, #4
 8002780:	d009      	beq.n	8002796 <HAL_ADC_ConfigChannel+0x3a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002782:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8002784:	f043 0320 	orr.w	r3, r3, #32
 8002788:	6603      	str	r3, [r0, #96]	@ 0x60
    tmp_hal_status = HAL_ERROR;
 800278a:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800278c:	2300      	movs	r3, #0
 800278e:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8002792:	b002      	add	sp, #8
 8002794:	bd70      	pop	{r4, r5, r6, pc}
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002796:	682b      	ldr	r3, [r5, #0]
 8002798:	2b00      	cmp	r3, #0
 800279a:	db0c      	blt.n	80027b6 <HAL_ADC_ConfigChannel+0x5a>
      if (hadc->Instance != ADC3)
 800279c:	4aa7      	ldr	r2, [pc, #668]	@ (8002a3c <HAL_ADC_ConfigChannel+0x2e0>)
 800279e:	4291      	cmp	r1, r2
 80027a0:	d009      	beq.n	80027b6 <HAL_ADC_ConfigChannel+0x5a>
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80027a2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80027a6:	bb72      	cbnz	r2, 8002806 <HAL_ADC_ConfigChannel+0xaa>
 80027a8:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80027ac:	2201      	movs	r2, #1
 80027ae:	409a      	lsls	r2, r3
 80027b0:	69cb      	ldr	r3, [r1, #28]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	61cb      	str	r3, [r1, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80027b6:	682a      	ldr	r2, [r5, #0]
 80027b8:	6869      	ldr	r1, [r5, #4]
 80027ba:	6820      	ldr	r0, [r4, #0]
 80027bc:	f7ff fefe 	bl	80025bc <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027c0:	6820      	ldr	r0, [r4, #0]
 80027c2:	6883      	ldr	r3, [r0, #8]
 80027c4:	f013 0304 	ands.w	r3, r3, #4
 80027c8:	d000      	beq.n	80027cc <HAL_ADC_ConfigChannel+0x70>
 80027ca:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80027cc:	6882      	ldr	r2, [r0, #8]
 80027ce:	f012 0208 	ands.w	r2, r2, #8
 80027d2:	d000      	beq.n	80027d6 <HAL_ADC_ConfigChannel+0x7a>
 80027d4:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027d6:	ea52 0603 	orrs.w	r6, r2, r3
 80027da:	d020      	beq.n	800281e <HAL_ADC_ConfigChannel+0xc2>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027dc:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80027de:	6886      	ldr	r6, [r0, #8]
 80027e0:	f016 0601 	ands.w	r6, r6, #1
 80027e4:	f040 82a3 	bne.w	8002d2e <HAL_ADC_ConfigChannel+0x5d2>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80027e8:	68ea      	ldr	r2, [r5, #12]
 80027ea:	6829      	ldr	r1, [r5, #0]
 80027ec:	f7ff ff14 	bl	8002618 <LL_ADC_SetChannelSingleDiff>
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80027f0:	68ea      	ldr	r2, [r5, #12]
 80027f2:	4b93      	ldr	r3, [pc, #588]	@ (8002a40 <HAL_ADC_ConfigChannel+0x2e4>)
 80027f4:	429a      	cmp	r2, r3
 80027f6:	f000 8136 	beq.w	8002a66 <HAL_ADC_ConfigChannel+0x30a>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80027fa:	682b      	ldr	r3, [r5, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	f2c0 81e4 	blt.w	8002bca <HAL_ADC_ConfigChannel+0x46e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002802:	2000      	movs	r0, #0
 8002804:	e7c2      	b.n	800278c <HAL_ADC_ConfigChannel+0x30>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002806:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800280a:	b133      	cbz	r3, 800281a <HAL_ADC_ConfigChannel+0xbe>
  return __builtin_clz(value);
 800280c:	fab3 f383 	clz	r3, r3
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002810:	f003 031f 	and.w	r3, r3, #31
 8002814:	2201      	movs	r2, #1
 8002816:	409a      	lsls	r2, r3
 8002818:	e7ca      	b.n	80027b0 <HAL_ADC_ConfigChannel+0x54>
    return 32U;
 800281a:	2320      	movs	r3, #32
 800281c:	e7f8      	b.n	8002810 <HAL_ADC_ConfigChannel+0xb4>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800281e:	68aa      	ldr	r2, [r5, #8]
 8002820:	6829      	ldr	r1, [r5, #0]
 8002822:	f7ff fee3 	bl	80025ec <LL_ADC_SetChannelSamplingTime>
      if (hadc->Instance == ADC3)
 8002826:	6820      	ldr	r0, [r4, #0]
 8002828:	4b84      	ldr	r3, [pc, #528]	@ (8002a3c <HAL_ADC_ConfigChannel+0x2e0>)
 800282a:	4298      	cmp	r0, r3
 800282c:	d011      	beq.n	8002852 <HAL_ADC_ConfigChannel+0xf6>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800282e:	4b85      	ldr	r3, [pc, #532]	@ (8002a44 <HAL_ADC_ConfigChannel+0x2e8>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002836:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800283a:	d03d      	beq.n	80028b8 <HAL_ADC_ConfigChannel+0x15c>
 800283c:	68c3      	ldr	r3, [r0, #12]
 800283e:	f013 0f10 	tst.w	r3, #16
 8002842:	d140      	bne.n	80028c6 <HAL_ADC_ConfigChannel+0x16a>
 8002844:	696b      	ldr	r3, [r5, #20]
 8002846:	68c2      	ldr	r2, [r0, #12]
 8002848:	f3c2 0282 	ubfx	r2, r2, #2, #3
 800284c:	0052      	lsls	r2, r2, #1
 800284e:	4093      	lsls	r3, r2
 8002850:	e005      	b.n	800285e <HAL_ADC_ConfigChannel+0x102>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002852:	696b      	ldr	r3, [r5, #20]
 8002854:	68c2      	ldr	r2, [r0, #12]
 8002856:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800285a:	0052      	lsls	r2, r2, #1
 800285c:	4093      	lsls	r3, r2
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800285e:	6929      	ldr	r1, [r5, #16]
 8002860:	2904      	cmp	r1, #4
 8002862:	d138      	bne.n	80028d6 <HAL_ADC_ConfigChannel+0x17a>
        if (hadc->Instance == ADC3)
 8002864:	4b75      	ldr	r3, [pc, #468]	@ (8002a3c <HAL_ADC_ConfigChannel+0x2e0>)
 8002866:	4298      	cmp	r0, r3
 8002868:	d07f      	beq.n	800296a <HAL_ADC_ConfigChannel+0x20e>
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800286a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800286c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 8002870:	682a      	ldr	r2, [r5, #0]
 8002872:	ebb3 6f82 	cmp.w	r3, r2, lsl #26
 8002876:	f000 80e7 	beq.w	8002a48 <HAL_ADC_ConfigChannel+0x2ec>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800287a:	6822      	ldr	r2, [r4, #0]
 800287c:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 800287e:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 8002882:	6829      	ldr	r1, [r5, #0]
 8002884:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
 8002888:	f000 80e3 	beq.w	8002a52 <HAL_ADC_ConfigChannel+0x2f6>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800288c:	6822      	ldr	r2, [r4, #0]
 800288e:	6e93      	ldr	r3, [r2, #104]	@ 0x68
 8002890:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 8002894:	6829      	ldr	r1, [r5, #0]
 8002896:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
 800289a:	f000 80df 	beq.w	8002a5c <HAL_ADC_ConfigChannel+0x300>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800289e:	6822      	ldr	r2, [r4, #0]
 80028a0:	6ed3      	ldr	r3, [r2, #108]	@ 0x6c
 80028a2:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
 80028a6:	6829      	ldr	r1, [r5, #0]
 80028a8:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
 80028ac:	d196      	bne.n	80027dc <HAL_ADC_ConfigChannel+0x80>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80028ae:	6ed3      	ldr	r3, [r2, #108]	@ 0x6c
 80028b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80028b4:	66d3      	str	r3, [r2, #108]	@ 0x6c
 80028b6:	e791      	b.n	80027dc <HAL_ADC_ConfigChannel+0x80>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80028b8:	696b      	ldr	r3, [r5, #20]
 80028ba:	68c2      	ldr	r2, [r0, #12]
 80028bc:	f3c2 0282 	ubfx	r2, r2, #2, #3
 80028c0:	0052      	lsls	r2, r2, #1
 80028c2:	4093      	lsls	r3, r2
 80028c4:	e7cb      	b.n	800285e <HAL_ADC_ConfigChannel+0x102>
 80028c6:	696b      	ldr	r3, [r5, #20]
 80028c8:	68c2      	ldr	r2, [r0, #12]
 80028ca:	0892      	lsrs	r2, r2, #2
 80028cc:	f002 0204 	and.w	r2, r2, #4
 80028d0:	0052      	lsls	r2, r2, #1
 80028d2:	4093      	lsls	r3, r2
 80028d4:	e7c3      	b.n	800285e <HAL_ADC_ConfigChannel+0x102>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80028d6:	682a      	ldr	r2, [r5, #0]
 80028d8:	f7ff fe38 	bl	800254c <LL_ADC_SetOffset>
        if (hadc->Instance == ADC3)
 80028dc:	6823      	ldr	r3, [r4, #0]
 80028de:	4a57      	ldr	r2, [pc, #348]	@ (8002a3c <HAL_ADC_ConfigChannel+0x2e0>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d01c      	beq.n	800291e <HAL_ADC_ConfigChannel+0x1c2>
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80028e4:	6928      	ldr	r0, [r5, #16]
 80028e6:	f895 2021 	ldrb.w	r2, [r5, #33]	@ 0x21
 80028ea:	2a01      	cmp	r2, #1
 80028ec:	d037      	beq.n	800295e <HAL_ADC_ConfigChannel+0x202>
 80028ee:	4631      	mov	r1, r6
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028f0:	3360      	adds	r3, #96	@ 0x60
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80028f2:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 80028f6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80028fa:	430a      	orrs	r2, r1
 80028fc:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002900:	6821      	ldr	r1, [r4, #0]
 8002902:	692a      	ldr	r2, [r5, #16]
 8002904:	7e2b      	ldrb	r3, [r5, #24]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d02c      	beq.n	8002964 <HAL_ADC_ConfigChannel+0x208>
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800290a:	690b      	ldr	r3, [r1, #16]
 800290c:	f423 43f0 	bic.w	r3, r3, #30720	@ 0x7800
 8002910:	f002 021f 	and.w	r2, r2, #31
 8002914:	fa06 f202 	lsl.w	r2, r6, r2
 8002918:	4313      	orrs	r3, r2
 800291a:	610b      	str	r3, [r1, #16]
}
 800291c:	e75e      	b.n	80027dc <HAL_ADC_ConfigChannel+0x80>
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800291e:	6928      	ldr	r0, [r5, #16]
 8002920:	69ea      	ldr	r2, [r5, #28]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002922:	3360      	adds	r3, #96	@ 0x60
    MODIFY_REG(*preg,
 8002924:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 8002928:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 800292c:	430a      	orrs	r2, r1
 800292e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002932:	6823      	ldr	r3, [r4, #0]
 8002934:	6929      	ldr	r1, [r5, #16]
 8002936:	f895 2020 	ldrb.w	r2, [r5, #32]
 800293a:	2a01      	cmp	r2, #1
 800293c:	d00c      	beq.n	8002958 <HAL_ADC_ConfigChannel+0x1fc>
  if (ADCx == ADC3)
 800293e:	4a3f      	ldr	r2, [pc, #252]	@ (8002a3c <HAL_ADC_ConfigChannel+0x2e0>)
 8002940:	4293      	cmp	r3, r2
 8002942:	f47f af4b 	bne.w	80027dc <HAL_ADC_ConfigChannel+0x80>
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002946:	3360      	adds	r3, #96	@ 0x60
    MODIFY_REG(*preg,
 8002948:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 800294c:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8002950:	4332      	orrs	r2, r6
 8002952:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8002956:	e741      	b.n	80027dc <HAL_ADC_ConfigChannel+0x80>
 8002958:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 800295c:	e7ef      	b.n	800293e <HAL_ADC_ConfigChannel+0x1e2>
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800295e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002962:	e7c5      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x194>
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002964:	f44f 6600 	mov.w	r6, #2048	@ 0x800
 8002968:	e7cf      	b.n	800290a <HAL_ADC_ConfigChannel+0x1ae>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800296a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800296c:	6e02      	ldr	r2, [r0, #96]	@ 0x60
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800296e:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8002972:	682b      	ldr	r3, [r5, #0]
 8002974:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8002978:	bb81      	cbnz	r1, 80029dc <HAL_ADC_ConfigChannel+0x280>
 800297a:	f3c3 6384 	ubfx	r3, r3, #26, #5
 800297e:	429a      	cmp	r2, r3
 8002980:	d034      	beq.n	80029ec <HAL_ADC_ConfigChannel+0x290>
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002982:	6820      	ldr	r0, [r4, #0]
 8002984:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8002986:	6e42      	ldr	r2, [r0, #100]	@ 0x64
 8002988:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800298c:	682b      	ldr	r3, [r5, #0]
 800298e:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8002992:	bb81      	cbnz	r1, 80029f6 <HAL_ADC_ConfigChannel+0x29a>
 8002994:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8002998:	429a      	cmp	r2, r3
 800299a:	d034      	beq.n	8002a06 <HAL_ADC_ConfigChannel+0x2aa>
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800299c:	6820      	ldr	r0, [r4, #0]
 800299e:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 80029a0:	6e82      	ldr	r2, [r0, #104]	@ 0x68
 80029a2:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80029a6:	682b      	ldr	r3, [r5, #0]
 80029a8:	f3c3 0113 	ubfx	r1, r3, #0, #20
 80029ac:	bb81      	cbnz	r1, 8002a10 <HAL_ADC_ConfigChannel+0x2b4>
 80029ae:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d034      	beq.n	8002a20 <HAL_ADC_ConfigChannel+0x2c4>
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80029b6:	6820      	ldr	r0, [r4, #0]
 80029b8:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80029ba:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80029bc:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80029c0:	682b      	ldr	r3, [r5, #0]
 80029c2:	f3c3 0113 	ubfx	r1, r3, #0, #20
 80029c6:	bb81      	cbnz	r1, 8002a2a <HAL_ADC_ConfigChannel+0x2ce>
 80029c8:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80029cc:	429a      	cmp	r2, r3
 80029ce:	f47f af05 	bne.w	80027dc <HAL_ADC_ConfigChannel+0x80>
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80029d2:	2200      	movs	r2, #0
 80029d4:	2103      	movs	r1, #3
 80029d6:	f7ff fdd9 	bl	800258c <LL_ADC_SetOffsetState>
 80029da:	e6ff      	b.n	80027dc <HAL_ADC_ConfigChannel+0x80>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029dc:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80029e0:	b113      	cbz	r3, 80029e8 <HAL_ADC_ConfigChannel+0x28c>
  return __builtin_clz(value);
 80029e2:	fab3 f383 	clz	r3, r3
 80029e6:	e7ca      	b.n	800297e <HAL_ADC_ConfigChannel+0x222>
    return 32U;
 80029e8:	2320      	movs	r3, #32
 80029ea:	e7c8      	b.n	800297e <HAL_ADC_ConfigChannel+0x222>
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029ec:	2200      	movs	r2, #0
 80029ee:	4611      	mov	r1, r2
 80029f0:	f7ff fdcc 	bl	800258c <LL_ADC_SetOffsetState>
 80029f4:	e7c5      	b.n	8002982 <HAL_ADC_ConfigChannel+0x226>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f6:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 80029fa:	b113      	cbz	r3, 8002a02 <HAL_ADC_ConfigChannel+0x2a6>
  return __builtin_clz(value);
 80029fc:	fab3 f383 	clz	r3, r3
 8002a00:	e7ca      	b.n	8002998 <HAL_ADC_ConfigChannel+0x23c>
    return 32U;
 8002a02:	2320      	movs	r3, #32
 8002a04:	e7c8      	b.n	8002998 <HAL_ADC_ConfigChannel+0x23c>
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002a06:	2200      	movs	r2, #0
 8002a08:	2101      	movs	r1, #1
 8002a0a:	f7ff fdbf 	bl	800258c <LL_ADC_SetOffsetState>
 8002a0e:	e7c5      	b.n	800299c <HAL_ADC_ConfigChannel+0x240>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a10:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8002a14:	b113      	cbz	r3, 8002a1c <HAL_ADC_ConfigChannel+0x2c0>
  return __builtin_clz(value);
 8002a16:	fab3 f383 	clz	r3, r3
 8002a1a:	e7ca      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x256>
    return 32U;
 8002a1c:	2320      	movs	r3, #32
 8002a1e:	e7c8      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x256>
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002a20:	2200      	movs	r2, #0
 8002a22:	2102      	movs	r1, #2
 8002a24:	f7ff fdb2 	bl	800258c <LL_ADC_SetOffsetState>
 8002a28:	e7c5      	b.n	80029b6 <HAL_ADC_ConfigChannel+0x25a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2a:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8002a2e:	b113      	cbz	r3, 8002a36 <HAL_ADC_ConfigChannel+0x2da>
  return __builtin_clz(value);
 8002a30:	fab3 f383 	clz	r3, r3
 8002a34:	e7ca      	b.n	80029cc <HAL_ADC_ConfigChannel+0x270>
    return 32U;
 8002a36:	2320      	movs	r3, #32
 8002a38:	e7c8      	b.n	80029cc <HAL_ADC_ConfigChannel+0x270>
 8002a3a:	bf00      	nop
 8002a3c:	58026000 	.word	0x58026000
 8002a40:	47ff0000 	.word	0x47ff0000
 8002a44:	5c001000 	.word	0x5c001000
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002a48:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8002a4a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a4e:	6603      	str	r3, [r0, #96]	@ 0x60
 8002a50:	e713      	b.n	800287a <HAL_ADC_ConfigChannel+0x11e>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002a52:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 8002a54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a58:	6653      	str	r3, [r2, #100]	@ 0x64
 8002a5a:	e717      	b.n	800288c <HAL_ADC_ConfigChannel+0x130>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002a5c:	6e93      	ldr	r3, [r2, #104]	@ 0x68
 8002a5e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a62:	6693      	str	r3, [r2, #104]	@ 0x68
 8002a64:	e71b      	b.n	800289e <HAL_ADC_ConfigChannel+0x142>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002a66:	6820      	ldr	r0, [r4, #0]
 8002a68:	4b90      	ldr	r3, [pc, #576]	@ (8002cac <HAL_ADC_ConfigChannel+0x550>)
 8002a6a:	4298      	cmp	r0, r3
 8002a6c:	d009      	beq.n	8002a82 <HAL_ADC_ConfigChannel+0x326>
 8002a6e:	4b90      	ldr	r3, [pc, #576]	@ (8002cb0 <HAL_ADC_ConfigChannel+0x554>)
 8002a70:	4298      	cmp	r0, r3
 8002a72:	d02f      	beq.n	8002ad4 <HAL_ADC_ConfigChannel+0x378>
 8002a74:	4b8f      	ldr	r3, [pc, #572]	@ (8002cb4 <HAL_ADC_ConfigChannel+0x558>)
 8002a76:	4298      	cmp	r0, r3
 8002a78:	d052      	beq.n	8002b20 <HAL_ADC_ConfigChannel+0x3c4>
 8002a7a:	4631      	mov	r1, r6
 8002a7c:	f7ff fdf8 	bl	8002670 <LL_ADC_SetChannelPreselection>
 8002a80:	e6bb      	b.n	80027fa <HAL_ADC_ConfigChannel+0x9e>
 8002a82:	682b      	ldr	r3, [r5, #0]
 8002a84:	4a8c      	ldr	r2, [pc, #560]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x55c>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d06d      	beq.n	8002b66 <HAL_ADC_ConfigChannel+0x40a>
 8002a8a:	4a8c      	ldr	r2, [pc, #560]	@ (8002cbc <HAL_ADC_ConfigChannel+0x560>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d06c      	beq.n	8002b6a <HAL_ADC_ConfigChannel+0x40e>
 8002a90:	4a8b      	ldr	r2, [pc, #556]	@ (8002cc0 <HAL_ADC_ConfigChannel+0x564>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d06b      	beq.n	8002b6e <HAL_ADC_ConfigChannel+0x412>
 8002a96:	4a8b      	ldr	r2, [pc, #556]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x568>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d06a      	beq.n	8002b72 <HAL_ADC_ConfigChannel+0x416>
 8002a9c:	f102 6286 	add.w	r2, r2, #70254592	@ 0x4300000
 8002aa0:	3210      	adds	r2, #16
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d067      	beq.n	8002b76 <HAL_ADC_ConfigChannel+0x41a>
 8002aa6:	4a88      	ldr	r2, [pc, #544]	@ (8002cc8 <HAL_ADC_ConfigChannel+0x56c>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d066      	beq.n	8002b7a <HAL_ADC_ConfigChannel+0x41e>
 8002aac:	f102 2204 	add.w	r2, r2, #67109888	@ 0x4000400
 8002ab0:	f502 1240 	add.w	r2, r2, #3145728	@ 0x300000
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d062      	beq.n	8002b7e <HAL_ADC_ConfigChannel+0x422>
 8002ab8:	f102 6286 	add.w	r2, r2, #70254592	@ 0x4300000
 8002abc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d05e      	beq.n	8002b82 <HAL_ADC_ConfigChannel+0x426>
 8002ac4:	4a81      	ldr	r2, [pc, #516]	@ (8002ccc <HAL_ADC_ConfigChannel+0x570>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d05d      	beq.n	8002b86 <HAL_ADC_ConfigChannel+0x42a>
 8002aca:	4a81      	ldr	r2, [pc, #516]	@ (8002cd0 <HAL_ADC_ConfigChannel+0x574>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d1d4      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002ad0:	4e80      	ldr	r6, [pc, #512]	@ (8002cd4 <HAL_ADC_ConfigChannel+0x578>)
 8002ad2:	e7d2      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002ad4:	682b      	ldr	r3, [r5, #0]
 8002ad6:	4a78      	ldr	r2, [pc, #480]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x55c>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d056      	beq.n	8002b8a <HAL_ADC_ConfigChannel+0x42e>
 8002adc:	4a77      	ldr	r2, [pc, #476]	@ (8002cbc <HAL_ADC_ConfigChannel+0x560>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d055      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0x432>
 8002ae2:	4a77      	ldr	r2, [pc, #476]	@ (8002cc0 <HAL_ADC_ConfigChannel+0x564>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d054      	beq.n	8002b92 <HAL_ADC_ConfigChannel+0x436>
 8002ae8:	4a76      	ldr	r2, [pc, #472]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x568>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d053      	beq.n	8002b96 <HAL_ADC_ConfigChannel+0x43a>
 8002aee:	f102 6286 	add.w	r2, r2, #70254592	@ 0x4300000
 8002af2:	3210      	adds	r2, #16
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d050      	beq.n	8002b9a <HAL_ADC_ConfigChannel+0x43e>
 8002af8:	4a73      	ldr	r2, [pc, #460]	@ (8002cc8 <HAL_ADC_ConfigChannel+0x56c>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d04f      	beq.n	8002b9e <HAL_ADC_ConfigChannel+0x442>
 8002afe:	f102 2204 	add.w	r2, r2, #67109888	@ 0x4000400
 8002b02:	f502 1240 	add.w	r2, r2, #3145728	@ 0x300000
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d04b      	beq.n	8002ba2 <HAL_ADC_ConfigChannel+0x446>
 8002b0a:	f102 6286 	add.w	r2, r2, #70254592	@ 0x4300000
 8002b0e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d047      	beq.n	8002ba6 <HAL_ADC_ConfigChannel+0x44a>
 8002b16:	4a6e      	ldr	r2, [pc, #440]	@ (8002cd0 <HAL_ADC_ConfigChannel+0x574>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d1ae      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b1c:	4e6d      	ldr	r6, [pc, #436]	@ (8002cd4 <HAL_ADC_ConfigChannel+0x578>)
 8002b1e:	e7ac      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b20:	682b      	ldr	r3, [r5, #0]
 8002b22:	4a65      	ldr	r2, [pc, #404]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x55c>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d040      	beq.n	8002baa <HAL_ADC_ConfigChannel+0x44e>
 8002b28:	4a64      	ldr	r2, [pc, #400]	@ (8002cbc <HAL_ADC_ConfigChannel+0x560>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d03f      	beq.n	8002bae <HAL_ADC_ConfigChannel+0x452>
 8002b2e:	4a64      	ldr	r2, [pc, #400]	@ (8002cc0 <HAL_ADC_ConfigChannel+0x564>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d03e      	beq.n	8002bb2 <HAL_ADC_ConfigChannel+0x456>
 8002b34:	4a63      	ldr	r2, [pc, #396]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x568>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d03d      	beq.n	8002bb6 <HAL_ADC_ConfigChannel+0x45a>
 8002b3a:	f102 6286 	add.w	r2, r2, #70254592	@ 0x4300000
 8002b3e:	3210      	adds	r2, #16
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d03a      	beq.n	8002bba <HAL_ADC_ConfigChannel+0x45e>
 8002b44:	4a60      	ldr	r2, [pc, #384]	@ (8002cc8 <HAL_ADC_ConfigChannel+0x56c>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d039      	beq.n	8002bbe <HAL_ADC_ConfigChannel+0x462>
 8002b4a:	f102 2204 	add.w	r2, r2, #67109888	@ 0x4000400
 8002b4e:	f502 1240 	add.w	r2, r2, #3145728	@ 0x300000
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d035      	beq.n	8002bc2 <HAL_ADC_ConfigChannel+0x466>
 8002b56:	4a60      	ldr	r2, [pc, #384]	@ (8002cd8 <HAL_ADC_ConfigChannel+0x57c>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d034      	beq.n	8002bc6 <HAL_ADC_ConfigChannel+0x46a>
 8002b5c:	4a5f      	ldr	r2, [pc, #380]	@ (8002cdc <HAL_ADC_ConfigChannel+0x580>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d18b      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b62:	4e5f      	ldr	r6, [pc, #380]	@ (8002ce0 <HAL_ADC_ConfigChannel+0x584>)
 8002b64:	e789      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b66:	2601      	movs	r6, #1
 8002b68:	e787      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b6a:	4e5e      	ldr	r6, [pc, #376]	@ (8002ce4 <HAL_ADC_ConfigChannel+0x588>)
 8002b6c:	e785      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b6e:	4e5e      	ldr	r6, [pc, #376]	@ (8002ce8 <HAL_ADC_ConfigChannel+0x58c>)
 8002b70:	e783      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b72:	4e5e      	ldr	r6, [pc, #376]	@ (8002cec <HAL_ADC_ConfigChannel+0x590>)
 8002b74:	e781      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b76:	4e5e      	ldr	r6, [pc, #376]	@ (8002cf0 <HAL_ADC_ConfigChannel+0x594>)
 8002b78:	e77f      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b7a:	4e5e      	ldr	r6, [pc, #376]	@ (8002cf4 <HAL_ADC_ConfigChannel+0x598>)
 8002b7c:	e77d      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b7e:	4e5e      	ldr	r6, [pc, #376]	@ (8002cf8 <HAL_ADC_ConfigChannel+0x59c>)
 8002b80:	e77b      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b82:	4e55      	ldr	r6, [pc, #340]	@ (8002cd8 <HAL_ADC_ConfigChannel+0x57c>)
 8002b84:	e779      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b86:	4e5d      	ldr	r6, [pc, #372]	@ (8002cfc <HAL_ADC_ConfigChannel+0x5a0>)
 8002b88:	e777      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b8a:	2601      	movs	r6, #1
 8002b8c:	e775      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b8e:	4e55      	ldr	r6, [pc, #340]	@ (8002ce4 <HAL_ADC_ConfigChannel+0x588>)
 8002b90:	e773      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b92:	4e55      	ldr	r6, [pc, #340]	@ (8002ce8 <HAL_ADC_ConfigChannel+0x58c>)
 8002b94:	e771      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b96:	4e55      	ldr	r6, [pc, #340]	@ (8002cec <HAL_ADC_ConfigChannel+0x590>)
 8002b98:	e76f      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b9a:	4e55      	ldr	r6, [pc, #340]	@ (8002cf0 <HAL_ADC_ConfigChannel+0x594>)
 8002b9c:	e76d      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002b9e:	4e55      	ldr	r6, [pc, #340]	@ (8002cf4 <HAL_ADC_ConfigChannel+0x598>)
 8002ba0:	e76b      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002ba2:	4e55      	ldr	r6, [pc, #340]	@ (8002cf8 <HAL_ADC_ConfigChannel+0x59c>)
 8002ba4:	e769      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002ba6:	4e4c      	ldr	r6, [pc, #304]	@ (8002cd8 <HAL_ADC_ConfigChannel+0x57c>)
 8002ba8:	e767      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002baa:	2601      	movs	r6, #1
 8002bac:	e765      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002bae:	4e4d      	ldr	r6, [pc, #308]	@ (8002ce4 <HAL_ADC_ConfigChannel+0x588>)
 8002bb0:	e763      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002bb2:	4e4d      	ldr	r6, [pc, #308]	@ (8002ce8 <HAL_ADC_ConfigChannel+0x58c>)
 8002bb4:	e761      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002bb6:	4e4d      	ldr	r6, [pc, #308]	@ (8002cec <HAL_ADC_ConfigChannel+0x590>)
 8002bb8:	e75f      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002bba:	4e4d      	ldr	r6, [pc, #308]	@ (8002cf0 <HAL_ADC_ConfigChannel+0x594>)
 8002bbc:	e75d      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002bbe:	4e4d      	ldr	r6, [pc, #308]	@ (8002cf4 <HAL_ADC_ConfigChannel+0x598>)
 8002bc0:	e75b      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002bc2:	4e4d      	ldr	r6, [pc, #308]	@ (8002cf8 <HAL_ADC_ConfigChannel+0x59c>)
 8002bc4:	e759      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
 8002bc6:	4e45      	ldr	r6, [pc, #276]	@ (8002cdc <HAL_ADC_ConfigChannel+0x580>)
 8002bc8:	e757      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x31e>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002bca:	6822      	ldr	r2, [r4, #0]
 8002bcc:	4937      	ldr	r1, [pc, #220]	@ (8002cac <HAL_ADC_ConfigChannel+0x550>)
 8002bce:	4838      	ldr	r0, [pc, #224]	@ (8002cb0 <HAL_ADC_ConfigChannel+0x554>)
 8002bd0:	4282      	cmp	r2, r0
 8002bd2:	bf18      	it	ne
 8002bd4:	428a      	cmpne	r2, r1
 8002bd6:	bf0c      	ite	eq
 8002bd8:	2101      	moveq	r1, #1
 8002bda:	2100      	movne	r1, #0
 8002bdc:	d118      	bne.n	8002c10 <HAL_ADC_ConfigChannel+0x4b4>
 8002bde:	4e48      	ldr	r6, [pc, #288]	@ (8002d00 <HAL_ADC_ConfigChannel+0x5a4>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002be0:	68b5      	ldr	r5, [r6, #8]
 8002be2:	f005 7ce0 	and.w	ip, r5, #29360128	@ 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002be6:	b1a9      	cbz	r1, 8002c14 <HAL_ADC_ConfigChannel+0x4b8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002be8:	4930      	ldr	r1, [pc, #192]	@ (8002cac <HAL_ADC_ConfigChannel+0x550>)
 8002bea:	6888      	ldr	r0, [r1, #8]
 8002bec:	f010 0001 	ands.w	r0, r0, #1
 8002bf0:	d000      	beq.n	8002bf4 <HAL_ADC_ConfigChannel+0x498>
 8002bf2:	2001      	movs	r0, #1
 8002bf4:	492e      	ldr	r1, [pc, #184]	@ (8002cb0 <HAL_ADC_ConfigChannel+0x554>)
 8002bf6:	6889      	ldr	r1, [r1, #8]
 8002bf8:	f011 0101 	ands.w	r1, r1, #1
 8002bfc:	d000      	beq.n	8002c00 <HAL_ADC_ConfigChannel+0x4a4>
 8002bfe:	2101      	movs	r1, #1
 8002c00:	4301      	orrs	r1, r0
 8002c02:	d00c      	beq.n	8002c1e <HAL_ADC_ConfigChannel+0x4c2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c04:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002c06:	f043 0320 	orr.w	r3, r3, #32
 8002c0a:	6623      	str	r3, [r4, #96]	@ 0x60
          tmp_hal_status = HAL_ERROR;
 8002c0c:	2001      	movs	r0, #1
 8002c0e:	e5bd      	b.n	800278c <HAL_ADC_ConfigChannel+0x30>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c10:	4e3c      	ldr	r6, [pc, #240]	@ (8002d04 <HAL_ADC_ConfigChannel+0x5a8>)
 8002c12:	e7e5      	b.n	8002be0 <HAL_ADC_ConfigChannel+0x484>
 8002c14:	4927      	ldr	r1, [pc, #156]	@ (8002cb4 <HAL_ADC_ConfigChannel+0x558>)
 8002c16:	6889      	ldr	r1, [r1, #8]
 8002c18:	f011 0f01 	tst.w	r1, #1
 8002c1c:	d1f2      	bne.n	8002c04 <HAL_ADC_ConfigChannel+0x4a8>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c1e:	493a      	ldr	r1, [pc, #232]	@ (8002d08 <HAL_ADC_ConfigChannel+0x5ac>)
 8002c20:	428b      	cmp	r3, r1
 8002c22:	d007      	beq.n	8002c34 <HAL_ADC_ConfigChannel+0x4d8>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c24:	4939      	ldr	r1, [pc, #228]	@ (8002d0c <HAL_ADC_ConfigChannel+0x5b0>)
 8002c26:	428b      	cmp	r3, r1
 8002c28:	d026      	beq.n	8002c78 <HAL_ADC_ConfigChannel+0x51c>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c2a:	4939      	ldr	r1, [pc, #228]	@ (8002d10 <HAL_ADC_ConfigChannel+0x5b4>)
 8002c2c:	428b      	cmp	r3, r1
 8002c2e:	d034      	beq.n	8002c9a <HAL_ADC_ConfigChannel+0x53e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c30:	2000      	movs	r0, #0
 8002c32:	e5ab      	b.n	800278c <HAL_ADC_ConfigChannel+0x30>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c34:	f415 0f00 	tst.w	r5, #8388608	@ 0x800000
 8002c38:	d1f4      	bne.n	8002c24 <HAL_ADC_ConfigChannel+0x4c8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb4 <HAL_ADC_ConfigChannel+0x558>)
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d001      	beq.n	8002c44 <HAL_ADC_ConfigChannel+0x4e8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c40:	2000      	movs	r0, #0
 8002c42:	e5a3      	b.n	800278c <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002c44:	f44c 0300 	orr.w	r3, ip, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002c48:	68b2      	ldr	r2, [r6, #8]
 8002c4a:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	60b3      	str	r3, [r6, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c52:	4b30      	ldr	r3, [pc, #192]	@ (8002d14 <HAL_ADC_ConfigChannel+0x5b8>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	099b      	lsrs	r3, r3, #6
 8002c58:	4a2f      	ldr	r2, [pc, #188]	@ (8002d18 <HAL_ADC_ConfigChannel+0x5bc>)
 8002c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5e:	099b      	lsrs	r3, r3, #6
 8002c60:	3301      	adds	r3, #1
 8002c62:	005b      	lsls	r3, r3, #1
 8002c64:	9301      	str	r3, [sp, #4]
              while (wait_loop_index != 0UL)
 8002c66:	e002      	b.n	8002c6e <HAL_ADC_ConfigChannel+0x512>
                wait_loop_index--;
 8002c68:	9b01      	ldr	r3, [sp, #4]
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	9301      	str	r3, [sp, #4]
              while (wait_loop_index != 0UL)
 8002c6e:	9b01      	ldr	r3, [sp, #4]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1f9      	bne.n	8002c68 <HAL_ADC_ConfigChannel+0x50c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c74:	2000      	movs	r0, #0
 8002c76:	e589      	b.n	800278c <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c78:	f015 7f80 	tst.w	r5, #16777216	@ 0x1000000
 8002c7c:	d1d5      	bne.n	8002c2a <HAL_ADC_ConfigChannel+0x4ce>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb4 <HAL_ADC_ConfigChannel+0x558>)
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d001      	beq.n	8002c88 <HAL_ADC_ConfigChannel+0x52c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c84:	2000      	movs	r0, #0
 8002c86:	e581      	b.n	800278c <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002c88:	f04c 7380 	orr.w	r3, ip, #16777216	@ 0x1000000
 8002c8c:	68b2      	ldr	r2, [r6, #8]
 8002c8e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002c92:	4313      	orrs	r3, r2
 8002c94:	60b3      	str	r3, [r6, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c96:	2000      	movs	r0, #0
}
 8002c98:	e578      	b.n	800278c <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c9a:	f415 0f80 	tst.w	r5, #4194304	@ 0x400000
 8002c9e:	d148      	bne.n	8002d32 <HAL_ADC_ConfigChannel+0x5d6>
            if (ADC_VREFINT_INSTANCE(hadc))
 8002ca0:	4b04      	ldr	r3, [pc, #16]	@ (8002cb4 <HAL_ADC_ConfigChannel+0x558>)
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d03a      	beq.n	8002d1c <HAL_ADC_ConfigChannel+0x5c0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ca6:	2000      	movs	r0, #0
 8002ca8:	e570      	b.n	800278c <HAL_ADC_ConfigChannel+0x30>
 8002caa:	bf00      	nop
 8002cac:	40022000 	.word	0x40022000
 8002cb0:	40022100 	.word	0x40022100
 8002cb4:	58026000 	.word	0x58026000
 8002cb8:	04300002 	.word	0x04300002
 8002cbc:	08600004 	.word	0x08600004
 8002cc0:	0c900008 	.word	0x0c900008
 8002cc4:	10c00010 	.word	0x10c00010
 8002cc8:	2a000400 	.word	0x2a000400
 8002ccc:	43210000 	.word	0x43210000
 8002cd0:	4b840000 	.word	0x4b840000
 8002cd4:	4fb80000 	.word	0x4fb80000
 8002cd8:	36902000 	.word	0x36902000
 8002cdc:	3ac04000 	.word	0x3ac04000
 8002ce0:	3ef08000 	.word	0x3ef08000
 8002ce4:	19200040 	.word	0x19200040
 8002ce8:	1d500080 	.word	0x1d500080
 8002cec:	21800100 	.word	0x21800100
 8002cf0:	25b00200 	.word	0x25b00200
 8002cf4:	2e300800 	.word	0x2e300800
 8002cf8:	32601000 	.word	0x32601000
 8002cfc:	47520000 	.word	0x47520000
 8002d00:	40022300 	.word	0x40022300
 8002d04:	58026300 	.word	0x58026300
 8002d08:	c7520000 	.word	0xc7520000
 8002d0c:	c3210000 	.word	0xc3210000
 8002d10:	cb840000 	.word	0xcb840000
 8002d14:	24000004 	.word	0x24000004
 8002d18:	053e2d63 	.word	0x053e2d63
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002d1c:	f44c 0380 	orr.w	r3, ip, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002d20:	68b2      	ldr	r2, [r6, #8]
 8002d22:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002d26:	4313      	orrs	r3, r2
 8002d28:	60b3      	str	r3, [r6, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d2a:	2000      	movs	r0, #0
}
 8002d2c:	e52e      	b.n	800278c <HAL_ADC_ConfigChannel+0x30>
 8002d2e:	2000      	movs	r0, #0
 8002d30:	e52c      	b.n	800278c <HAL_ADC_ConfigChannel+0x30>
 8002d32:	2000      	movs	r0, #0
 8002d34:	e52a      	b.n	800278c <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 8002d36:	2002      	movs	r0, #2
 8002d38:	e52b      	b.n	8002792 <HAL_ADC_ConfigChannel+0x36>
 8002d3a:	bf00      	nop

08002d3c <ADC_Enable>:
{
 8002d3c:	b538      	push	{r3, r4, r5, lr}
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d3e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	f012 0f01 	tst.w	r2, #1
 8002d46:	d156      	bne.n	8002df6 <ADC_Enable+0xba>
 8002d48:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002d4a:	6899      	ldr	r1, [r3, #8]
 8002d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8002dfc <ADC_Enable+0xc0>)
 8002d4e:	4211      	tst	r1, r2
 8002d50:	d009      	beq.n	8002d66 <ADC_Enable+0x2a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d52:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8002d54:	f043 0310 	orr.w	r3, r3, #16
 8002d58:	6603      	str	r3, [r0, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d5a:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	6643      	str	r3, [r0, #100]	@ 0x64
      return HAL_ERROR;
 8002d62:	2001      	movs	r0, #1
 8002d64:	e048      	b.n	8002df8 <ADC_Enable+0xbc>
  MODIFY_REG(ADCx->CR,
 8002d66:	6899      	ldr	r1, [r3, #8]
 8002d68:	4a25      	ldr	r2, [pc, #148]	@ (8002e00 <ADC_Enable+0xc4>)
 8002d6a:	400a      	ands	r2, r1
 8002d6c:	f042 0201 	orr.w	r2, r2, #1
 8002d70:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002d72:	f7ff fbc7 	bl	8002504 <HAL_GetTick>
 8002d76:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d78:	6823      	ldr	r3, [r4, #0]
 8002d7a:	4922      	ldr	r1, [pc, #136]	@ (8002e04 <ADC_Enable+0xc8>)
 8002d7c:	4a22      	ldr	r2, [pc, #136]	@ (8002e08 <ADC_Enable+0xcc>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	bf18      	it	ne
 8002d82:	428b      	cmpne	r3, r1
 8002d84:	d10d      	bne.n	8002da2 <ADC_Enable+0x66>
 8002d86:	f502 7200 	add.w	r2, r2, #512	@ 0x200
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002d8a:	6892      	ldr	r2, [r2, #8]
 8002d8c:	f002 021f 	and.w	r2, r2, #31
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d90:	491d      	ldr	r1, [pc, #116]	@ (8002e08 <ADC_Enable+0xcc>)
 8002d92:	428b      	cmp	r3, r1
 8002d94:	d007      	beq.n	8002da6 <ADC_Enable+0x6a>
 8002d96:	4619      	mov	r1, r3
 8002d98:	4299      	cmp	r1, r3
 8002d9a:	d007      	beq.n	8002dac <ADC_Enable+0x70>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d9c:	b132      	cbz	r2, 8002dac <ADC_Enable+0x70>
  return HAL_OK;
 8002d9e:	2000      	movs	r0, #0
 8002da0:	e02a      	b.n	8002df8 <ADC_Enable+0xbc>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002da2:	4a1a      	ldr	r2, [pc, #104]	@ (8002e0c <ADC_Enable+0xd0>)
 8002da4:	e7f1      	b.n	8002d8a <ADC_Enable+0x4e>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002da6:	f5a1 7180 	sub.w	r1, r1, #256	@ 0x100
 8002daa:	e7f5      	b.n	8002d98 <ADC_Enable+0x5c>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002dac:	6823      	ldr	r3, [r4, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	f012 0f01 	tst.w	r2, #1
 8002db4:	d11d      	bne.n	8002df2 <ADC_Enable+0xb6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	f012 0f01 	tst.w	r2, #1
 8002dbc:	d105      	bne.n	8002dca <ADC_Enable+0x8e>
  MODIFY_REG(ADCx->CR,
 8002dbe:	6899      	ldr	r1, [r3, #8]
 8002dc0:	4a0f      	ldr	r2, [pc, #60]	@ (8002e00 <ADC_Enable+0xc4>)
 8002dc2:	400a      	ands	r2, r1
 8002dc4:	f042 0201 	orr.w	r2, r2, #1
 8002dc8:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002dca:	f7ff fb9b 	bl	8002504 <HAL_GetTick>
 8002dce:	1b40      	subs	r0, r0, r5
 8002dd0:	2802      	cmp	r0, #2
 8002dd2:	d9eb      	bls.n	8002dac <ADC_Enable+0x70>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002dd4:	6823      	ldr	r3, [r4, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f013 0f01 	tst.w	r3, #1
 8002ddc:	d1e6      	bne.n	8002dac <ADC_Enable+0x70>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dde:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002de0:	f043 0310 	orr.w	r3, r3, #16
 8002de4:	6623      	str	r3, [r4, #96]	@ 0x60
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002de6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002de8:	f043 0301 	orr.w	r3, r3, #1
 8002dec:	6663      	str	r3, [r4, #100]	@ 0x64
            return HAL_ERROR;
 8002dee:	2001      	movs	r0, #1
 8002df0:	e002      	b.n	8002df8 <ADC_Enable+0xbc>
  return HAL_OK;
 8002df2:	2000      	movs	r0, #0
 8002df4:	e000      	b.n	8002df8 <ADC_Enable+0xbc>
 8002df6:	2000      	movs	r0, #0
}
 8002df8:	bd38      	pop	{r3, r4, r5, pc}
 8002dfa:	bf00      	nop
 8002dfc:	8000003f 	.word	0x8000003f
 8002e00:	7fffffc0 	.word	0x7fffffc0
 8002e04:	40022000 	.word	0x40022000
 8002e08:	40022100 	.word	0x40022100
 8002e0c:	58026300 	.word	0x58026300

08002e10 <HAL_ADC_Start_DMA>:
{
 8002e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e12:	4604      	mov	r4, r0
 8002e14:	460e      	mov	r6, r1
 8002e16:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e18:	6800      	ldr	r0, [r0, #0]
 8002e1a:	4a47      	ldr	r2, [pc, #284]	@ (8002f38 <HAL_ADC_Start_DMA+0x128>)
 8002e1c:	4b47      	ldr	r3, [pc, #284]	@ (8002f3c <HAL_ADC_Start_DMA+0x12c>)
 8002e1e:	4298      	cmp	r0, r3
 8002e20:	bf18      	it	ne
 8002e22:	4290      	cmpne	r0, r2
 8002e24:	d11c      	bne.n	8002e60 <HAL_ADC_Start_DMA+0x50>
 8002e26:	f503 7300 	add.w	r3, r3, #512	@ 0x200
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002e2a:	689d      	ldr	r5, [r3, #8]
 8002e2c:	f005 051f 	and.w	r5, r5, #31
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e30:	6880      	ldr	r0, [r0, #8]
 8002e32:	f010 0f04 	tst.w	r0, #4
 8002e36:	d17a      	bne.n	8002f2e <HAL_ADC_Start_DMA+0x11e>
    __HAL_LOCK(hadc);
 8002e38:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d078      	beq.n	8002f32 <HAL_ADC_Start_DMA+0x122>
 8002e40:	2301      	movs	r3, #1
 8002e42:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e46:	2d09      	cmp	r5, #9
 8002e48:	d805      	bhi.n	8002e56 <HAL_ADC_Start_DMA+0x46>
 8002e4a:	f240 2321 	movw	r3, #545	@ 0x221
 8002e4e:	40eb      	lsrs	r3, r5
 8002e50:	f013 0f01 	tst.w	r3, #1
 8002e54:	d106      	bne.n	8002e64 <HAL_ADC_Start_DMA+0x54>
      __HAL_UNLOCK(hadc);
 8002e56:	2300      	movs	r3, #0
 8002e58:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
      tmp_hal_status = HAL_ERROR;
 8002e5c:	2001      	movs	r0, #1
 8002e5e:	e067      	b.n	8002f30 <HAL_ADC_Start_DMA+0x120>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e60:	4b37      	ldr	r3, [pc, #220]	@ (8002f40 <HAL_ADC_Start_DMA+0x130>)
 8002e62:	e7e2      	b.n	8002e2a <HAL_ADC_Start_DMA+0x1a>
      tmp_hal_status = ADC_Enable(hadc);
 8002e64:	4620      	mov	r0, r4
 8002e66:	f7ff ff69 	bl	8002d3c <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8002e6a:	2800      	cmp	r0, #0
 8002e6c:	d15b      	bne.n	8002f26 <HAL_ADC_Start_DMA+0x116>
        ADC_STATE_CLR_SET(hadc->State,
 8002e6e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8002e70:	f6a0 7302 	subw	r3, r0, #3842	@ 0xf02
 8002e74:	4013      	ands	r3, r2
 8002e76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e7a:	6623      	str	r3, [r4, #96]	@ 0x60
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e7c:	6823      	ldr	r3, [r4, #0]
 8002e7e:	4a2f      	ldr	r2, [pc, #188]	@ (8002f3c <HAL_ADC_Start_DMA+0x12c>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d03c      	beq.n	8002efe <HAL_ADC_Start_DMA+0xee>
 8002e84:	461a      	mov	r2, r3
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d000      	beq.n	8002e8c <HAL_ADC_Start_DMA+0x7c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e8a:	b91d      	cbnz	r5, 8002e94 <HAL_ADC_Start_DMA+0x84>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e8c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002e8e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002e92:	6623      	str	r3, [r4, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002e94:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002e96:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8002e9a:	d033      	beq.n	8002f04 <HAL_ADC_Start_DMA+0xf4>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e9e:	f023 0306 	bic.w	r3, r3, #6
 8002ea2:	6663      	str	r3, [r4, #100]	@ 0x64
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002ea4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002ea6:	4a27      	ldr	r2, [pc, #156]	@ (8002f44 <HAL_ADC_Start_DMA+0x134>)
 8002ea8:	63da      	str	r2, [r3, #60]	@ 0x3c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002eaa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002eac:	4a26      	ldr	r2, [pc, #152]	@ (8002f48 <HAL_ADC_Start_DMA+0x138>)
 8002eae:	641a      	str	r2, [r3, #64]	@ 0x40
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002eb0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002eb2:	4a26      	ldr	r2, [pc, #152]	@ (8002f4c <HAL_ADC_Start_DMA+0x13c>)
 8002eb4:	64da      	str	r2, [r3, #76]	@ 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002eb6:	6823      	ldr	r3, [r4, #0]
 8002eb8:	221c      	movs	r2, #28
 8002eba:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ec2:	6822      	ldr	r2, [r4, #0]
 8002ec4:	6853      	ldr	r3, [r2, #4]
 8002ec6:	f043 0310 	orr.w	r3, r3, #16
 8002eca:	6053      	str	r3, [r2, #4]
        if (hadc->Instance == ADC3)
 8002ecc:	6823      	ldr	r3, [r4, #0]
 8002ece:	4a20      	ldr	r2, [pc, #128]	@ (8002f50 <HAL_ADC_Start_DMA+0x140>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d01a      	beq.n	8002f0a <HAL_ADC_Start_DMA+0xfa>
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002ed4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002ed6:	68d9      	ldr	r1, [r3, #12]
 8002ed8:	f021 0103 	bic.w	r1, r1, #3
 8002edc:	430a      	orrs	r2, r1
 8002ede:	60da      	str	r2, [r3, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ee0:	6821      	ldr	r1, [r4, #0]
 8002ee2:	463b      	mov	r3, r7
 8002ee4:	4632      	mov	r2, r6
 8002ee6:	3140      	adds	r1, #64	@ 0x40
 8002ee8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002eea:	f000 ff21 	bl	8003d30 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002eee:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002ef0:	6891      	ldr	r1, [r2, #8]
 8002ef2:	4b18      	ldr	r3, [pc, #96]	@ (8002f54 <HAL_ADC_Start_DMA+0x144>)
 8002ef4:	400b      	ands	r3, r1
 8002ef6:	f043 0304 	orr.w	r3, r3, #4
 8002efa:	6093      	str	r3, [r2, #8]
}
 8002efc:	e018      	b.n	8002f30 <HAL_ADC_Start_DMA+0x120>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002efe:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 8002f02:	e7c0      	b.n	8002e86 <HAL_ADC_Start_DMA+0x76>
          ADC_CLEAR_ERRORCODE(hadc);
 8002f04:	2300      	movs	r3, #0
 8002f06:	6663      	str	r3, [r4, #100]	@ 0x64
 8002f08:	e7cc      	b.n	8002ea4 <HAL_ADC_Start_DMA+0x94>
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002f0a:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8002f0e:	68da      	ldr	r2, [r3, #12]
 8002f10:	f022 0203 	bic.w	r2, r2, #3
 8002f14:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8002f18:	60da      	str	r2, [r3, #12]
          LL_ADC_EnableDMAReq(hadc->Instance);
 8002f1a:	6822      	ldr	r2, [r4, #0]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8002f1c:	68d3      	ldr	r3, [r2, #12]
 8002f1e:	f043 0301 	orr.w	r3, r3, #1
 8002f22:	60d3      	str	r3, [r2, #12]
}
 8002f24:	e7dc      	b.n	8002ee0 <HAL_ADC_Start_DMA+0xd0>
        __HAL_UNLOCK(hadc);
 8002f26:	2300      	movs	r3, #0
 8002f28:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
 8002f2c:	e000      	b.n	8002f30 <HAL_ADC_Start_DMA+0x120>
    tmp_hal_status = HAL_BUSY;
 8002f2e:	2002      	movs	r0, #2
}
 8002f30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8002f32:	2002      	movs	r0, #2
 8002f34:	e7fc      	b.n	8002f30 <HAL_ADC_Start_DMA+0x120>
 8002f36:	bf00      	nop
 8002f38:	40022000 	.word	0x40022000
 8002f3c:	40022100 	.word	0x40022100
 8002f40:	58026300 	.word	0x58026300
 8002f44:	080026b9 	.word	0x080026b9
 8002f48:	080026ad 	.word	0x080026ad
 8002f4c:	08002741 	.word	0x08002741
 8002f50:	58026000 	.word	0x58026000
 8002f54:	7fffffc0 	.word	0x7fffffc0

08002f58 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002f58:	b510      	push	{r4, lr}
 8002f5a:	4604      	mov	r4, r0
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002f5c:	6803      	ldr	r3, [r0, #0]
 8002f5e:	4943      	ldr	r1, [pc, #268]	@ (800306c <ADC_ConfigureBoostMode+0x114>)
 8002f60:	4a43      	ldr	r2, [pc, #268]	@ (8003070 <ADC_ConfigureBoostMode+0x118>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	bf18      	it	ne
 8002f66:	428b      	cmpne	r3, r1
 8002f68:	d11f      	bne.n	8002faa <ADC_ConfigureBoostMode+0x52>
 8002f6a:	4b42      	ldr	r3, [pc, #264]	@ (8003074 <ADC_ConfigureBoostMode+0x11c>)
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8002f72:	bf14      	ite	ne
 8002f74:	2301      	movne	r3, #1
 8002f76:	2300      	moveq	r3, #0
 8002f78:	b30b      	cbz	r3, 8002fbe <ADC_ConfigureBoostMode+0x66>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002f7a:	f003 ff57 	bl	8006e2c <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8002f7e:	6863      	ldr	r3, [r4, #4]
 8002f80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f84:	d005      	beq.n	8002f92 <ADC_ConfigureBoostMode+0x3a>
 8002f86:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f8a:	d016      	beq.n	8002fba <ADC_ConfigureBoostMode+0x62>
 8002f8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f90:	d102      	bne.n	8002f98 <ADC_ConfigureBoostMode+0x40>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002f92:	0c1b      	lsrs	r3, r3, #16
 8002f94:	fbb0 f0f3 	udiv	r0, r0, r3
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
  if (freq <= 6250000UL)
 8002f98:	4b37      	ldr	r3, [pc, #220]	@ (8003078 <ADC_ConfigureBoostMode+0x120>)
 8002f9a:	4298      	cmp	r0, r3
 8002f9c:	d849      	bhi.n	8003032 <ADC_ConfigureBoostMode+0xda>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002f9e:	6822      	ldr	r2, [r4, #0]
 8002fa0:	6893      	ldr	r3, [r2, #8]
 8002fa2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fa6:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002fa8:	bd10      	pop	{r4, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002faa:	4b34      	ldr	r3, [pc, #208]	@ (800307c <ADC_ConfigureBoostMode+0x124>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8002fb2:	bf14      	ite	ne
 8002fb4:	2301      	movne	r3, #1
 8002fb6:	2300      	moveq	r3, #0
 8002fb8:	e7de      	b.n	8002f78 <ADC_ConfigureBoostMode+0x20>
        freq /= 4UL;
 8002fba:	0880      	lsrs	r0, r0, #2
        break;
 8002fbc:	e7ec      	b.n	8002f98 <ADC_ConfigureBoostMode+0x40>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002fbe:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	f005 f8d2 	bl	800816c <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8002fc8:	6863      	ldr	r3, [r4, #4]
 8002fca:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002fce:	d02c      	beq.n	800302a <ADC_ConfigureBoostMode+0xd2>
 8002fd0:	d821      	bhi.n	8003016 <ADC_ConfigureBoostMode+0xbe>
 8002fd2:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002fd6:	d026      	beq.n	8003026 <ADC_ConfigureBoostMode+0xce>
 8002fd8:	d904      	bls.n	8002fe4 <ADC_ConfigureBoostMode+0x8c>
 8002fda:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002fde:	d1db      	bne.n	8002f98 <ADC_ConfigureBoostMode+0x40>
        freq /= 32UL;
 8002fe0:	0940      	lsrs	r0, r0, #5
        break;
 8002fe2:	e7d9      	b.n	8002f98 <ADC_ConfigureBoostMode+0x40>
    switch (hadc->Init.ClockPrescaler)
 8002fe4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fe8:	d010      	beq.n	800300c <ADC_ConfigureBoostMode+0xb4>
 8002fea:	d809      	bhi.n	8003000 <ADC_ConfigureBoostMode+0xa8>
 8002fec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002ff0:	d00c      	beq.n	800300c <ADC_ConfigureBoostMode+0xb4>
 8002ff2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002ff6:	d009      	beq.n	800300c <ADC_ConfigureBoostMode+0xb4>
 8002ff8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002ffc:	d006      	beq.n	800300c <ADC_ConfigureBoostMode+0xb4>
 8002ffe:	e7cb      	b.n	8002f98 <ADC_ConfigureBoostMode+0x40>
 8003000:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003004:	d002      	beq.n	800300c <ADC_ConfigureBoostMode+0xb4>
 8003006:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800300a:	d1c5      	bne.n	8002f98 <ADC_ConfigureBoostMode+0x40>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800300c:	0c9b      	lsrs	r3, r3, #18
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 8003014:	e7c0      	b.n	8002f98 <ADC_ConfigureBoostMode+0x40>
    switch (hadc->Init.ClockPrescaler)
 8003016:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800301a:	d008      	beq.n	800302e <ADC_ConfigureBoostMode+0xd6>
 800301c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003020:	d1ba      	bne.n	8002f98 <ADC_ConfigureBoostMode+0x40>
        freq /= 256UL;
 8003022:	0a00      	lsrs	r0, r0, #8
        break;
 8003024:	e7b8      	b.n	8002f98 <ADC_ConfigureBoostMode+0x40>
        freq /= 16UL;
 8003026:	0900      	lsrs	r0, r0, #4
        break;
 8003028:	e7b6      	b.n	8002f98 <ADC_ConfigureBoostMode+0x40>
        freq /= 64UL;
 800302a:	0980      	lsrs	r0, r0, #6
        break;
 800302c:	e7b4      	b.n	8002f98 <ADC_ConfigureBoostMode+0x40>
        freq /= 128UL;
 800302e:	09c0      	lsrs	r0, r0, #7
        break;
 8003030:	e7b2      	b.n	8002f98 <ADC_ConfigureBoostMode+0x40>
  else if (freq <= 12500000UL)
 8003032:	4b13      	ldr	r3, [pc, #76]	@ (8003080 <ADC_ConfigureBoostMode+0x128>)
 8003034:	4298      	cmp	r0, r3
 8003036:	d807      	bhi.n	8003048 <ADC_ConfigureBoostMode+0xf0>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003038:	6822      	ldr	r2, [r4, #0]
 800303a:	6893      	ldr	r3, [r2, #8]
 800303c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003044:	6093      	str	r3, [r2, #8]
 8003046:	e7af      	b.n	8002fa8 <ADC_ConfigureBoostMode+0x50>
  else if (freq <= 25000000UL)
 8003048:	4b0e      	ldr	r3, [pc, #56]	@ (8003084 <ADC_ConfigureBoostMode+0x12c>)
 800304a:	4298      	cmp	r0, r3
 800304c:	d807      	bhi.n	800305e <ADC_ConfigureBoostMode+0x106>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800304e:	6822      	ldr	r2, [r4, #0]
 8003050:	6893      	ldr	r3, [r2, #8]
 8003052:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003056:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800305a:	6093      	str	r3, [r2, #8]
 800305c:	e7a4      	b.n	8002fa8 <ADC_ConfigureBoostMode+0x50>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800305e:	6822      	ldr	r2, [r4, #0]
 8003060:	6893      	ldr	r3, [r2, #8]
 8003062:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8003066:	6093      	str	r3, [r2, #8]
}
 8003068:	e79e      	b.n	8002fa8 <ADC_ConfigureBoostMode+0x50>
 800306a:	bf00      	nop
 800306c:	40022000 	.word	0x40022000
 8003070:	40022100 	.word	0x40022100
 8003074:	40022300 	.word	0x40022300
 8003078:	00bebc21 	.word	0x00bebc21
 800307c:	58026300 	.word	0x58026300
 8003080:	017d7841 	.word	0x017d7841
 8003084:	02faf081 	.word	0x02faf081

08003088 <HAL_ADC_Init>:
{
 8003088:	b530      	push	{r4, r5, lr}
 800308a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 800308c:	2300      	movs	r3, #0
 800308e:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8003090:	2800      	cmp	r0, #0
 8003092:	f000 8143 	beq.w	800331c <HAL_ADC_Init+0x294>
 8003096:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003098:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800309a:	b1eb      	cbz	r3, 80030d8 <HAL_ADC_Init+0x50>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800309c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 80030a4:	d003      	beq.n	80030ae <HAL_ADC_Init+0x26>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80030a6:	6899      	ldr	r1, [r3, #8]
 80030a8:	4a9d      	ldr	r2, [pc, #628]	@ (8003320 <HAL_ADC_Init+0x298>)
 80030aa:	400a      	ands	r2, r1
 80030ac:	609a      	str	r2, [r3, #8]
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80030ae:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	f012 5f80 	tst.w	r2, #268435456	@ 0x10000000
 80030b6:	d11c      	bne.n	80030f2 <HAL_ADC_Init+0x6a>
  MODIFY_REG(ADCx->CR,
 80030b8:	6899      	ldr	r1, [r3, #8]
 80030ba:	4a9a      	ldr	r2, [pc, #616]	@ (8003324 <HAL_ADC_Init+0x29c>)
 80030bc:	400a      	ands	r2, r1
 80030be:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80030c2:	609a      	str	r2, [r3, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030c4:	4b98      	ldr	r3, [pc, #608]	@ (8003328 <HAL_ADC_Init+0x2a0>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	099b      	lsrs	r3, r3, #6
 80030ca:	4a98      	ldr	r2, [pc, #608]	@ (800332c <HAL_ADC_Init+0x2a4>)
 80030cc:	fba2 2303 	umull	r2, r3, r2, r3
 80030d0:	099b      	lsrs	r3, r3, #6
 80030d2:	3301      	adds	r3, #1
 80030d4:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80030d6:	e009      	b.n	80030ec <HAL_ADC_Init+0x64>
    HAL_ADC_MspInit(hadc);
 80030d8:	f7fd fb5a 	bl	8000790 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80030dc:	2300      	movs	r3, #0
 80030de:	6663      	str	r3, [r4, #100]	@ 0x64
    hadc->Lock = HAL_UNLOCKED;
 80030e0:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
 80030e4:	e7da      	b.n	800309c <HAL_ADC_Init+0x14>
      wait_loop_index--;
 80030e6:	9b01      	ldr	r3, [sp, #4]
 80030e8:	3b01      	subs	r3, #1
 80030ea:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80030ec:	9b01      	ldr	r3, [sp, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1f9      	bne.n	80030e6 <HAL_ADC_Init+0x5e>
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80030f2:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80030f4:	689a      	ldr	r2, [r3, #8]
 80030f6:	f012 5f80 	tst.w	r2, #268435456	@ 0x10000000
 80030fa:	f040 809f 	bne.w	800323c <HAL_ADC_Init+0x1b4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030fe:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8003100:	f042 0210 	orr.w	r2, r2, #16
 8003104:	6622      	str	r2, [r4, #96]	@ 0x60
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003106:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003108:	f042 0201 	orr.w	r2, r2, #1
 800310c:	6662      	str	r2, [r4, #100]	@ 0x64
    tmp_hal_status = HAL_ERROR;
 800310e:	2501      	movs	r5, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	f012 0204 	ands.w	r2, r2, #4
 8003116:	d000      	beq.n	800311a <HAL_ADC_Init+0x92>
 8003118:	2201      	movs	r2, #1
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800311a:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 800311c:	f011 0f10 	tst.w	r1, #16
 8003120:	f040 80f4 	bne.w	800330c <HAL_ADC_Init+0x284>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003124:	2a00      	cmp	r2, #0
 8003126:	f040 80f1 	bne.w	800330c <HAL_ADC_Init+0x284>
    ADC_STATE_CLR_SET(hadc->State,
 800312a:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 800312c:	f421 7181 	bic.w	r1, r1, #258	@ 0x102
 8003130:	f041 0102 	orr.w	r1, r1, #2
 8003134:	6621      	str	r1, [r4, #96]	@ 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003136:	6899      	ldr	r1, [r3, #8]
 8003138:	f011 0f01 	tst.w	r1, #1
 800313c:	d11e      	bne.n	800317c <HAL_ADC_Init+0xf4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800313e:	487c      	ldr	r0, [pc, #496]	@ (8003330 <HAL_ADC_Init+0x2a8>)
 8003140:	497c      	ldr	r1, [pc, #496]	@ (8003334 <HAL_ADC_Init+0x2ac>)
 8003142:	428b      	cmp	r3, r1
 8003144:	bf18      	it	ne
 8003146:	4283      	cmpne	r3, r0
 8003148:	bf0c      	ite	eq
 800314a:	2301      	moveq	r3, #1
 800314c:	2300      	movne	r3, #0
 800314e:	d177      	bne.n	8003240 <HAL_ADC_Init+0x1b8>
 8003150:	6880      	ldr	r0, [r0, #8]
 8003152:	f010 0001 	ands.w	r0, r0, #1
 8003156:	d000      	beq.n	800315a <HAL_ADC_Init+0xd2>
 8003158:	2001      	movs	r0, #1
 800315a:	4976      	ldr	r1, [pc, #472]	@ (8003334 <HAL_ADC_Init+0x2ac>)
 800315c:	6889      	ldr	r1, [r1, #8]
 800315e:	f011 0101 	ands.w	r1, r1, #1
 8003162:	d000      	beq.n	8003166 <HAL_ADC_Init+0xde>
 8003164:	2101      	movs	r1, #1
 8003166:	4301      	orrs	r1, r0
 8003168:	d108      	bne.n	800317c <HAL_ADC_Init+0xf4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800316a:	2b00      	cmp	r3, #0
 800316c:	d06e      	beq.n	800324c <HAL_ADC_Init+0x1c4>
 800316e:	4872      	ldr	r0, [pc, #456]	@ (8003338 <HAL_ADC_Init+0x2b0>)
 8003170:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003172:	6881      	ldr	r1, [r0, #8]
 8003174:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
 8003178:	430b      	orrs	r3, r1
 800317a:	6083      	str	r3, [r0, #8]
    if (hadc->Instance == ADC3)
 800317c:	6821      	ldr	r1, [r4, #0]
 800317e:	4b6f      	ldr	r3, [pc, #444]	@ (800333c <HAL_ADC_Init+0x2b4>)
 8003180:	4299      	cmp	r1, r3
 8003182:	d065      	beq.n	8003250 <HAL_ADC_Init+0x1c8>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003184:	7e62      	ldrb	r2, [r4, #25]
                  hadc->Init.Overrun                                                    |
 8003186:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003188:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                  hadc->Init.Resolution                                                 |
 800318c:	68a2      	ldr	r2, [r4, #8]
                  hadc->Init.Overrun                                                    |
 800318e:	4313      	orrs	r3, r2
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003190:	f894 2020 	ldrb.w	r2, [r4, #32]
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003194:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003198:	f894 2020 	ldrb.w	r2, [r4, #32]
 800319c:	2a01      	cmp	r2, #1
 800319e:	d06f      	beq.n	8003280 <HAL_ADC_Init+0x1f8>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80031a0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80031a2:	b122      	cbz	r2, 80031ae <HAL_ADC_Init+0x126>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80031a4:	f402 7278 	and.w	r2, r2, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80031a8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80031aa:	4302      	orrs	r2, r0
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80031ac:	4313      	orrs	r3, r2
    if (hadc->Instance == ADC3)
 80031ae:	4a63      	ldr	r2, [pc, #396]	@ (800333c <HAL_ADC_Init+0x2b4>)
 80031b0:	4291      	cmp	r1, r2
 80031b2:	d06a      	beq.n	800328a <HAL_ADC_Init+0x202>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80031b4:	68c8      	ldr	r0, [r1, #12]
 80031b6:	4a62      	ldr	r2, [pc, #392]	@ (8003340 <HAL_ADC_Init+0x2b8>)
 80031b8:	4002      	ands	r2, r0
 80031ba:	431a      	orrs	r2, r3
 80031bc:	60ca      	str	r2, [r1, #12]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80031be:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031c0:	688a      	ldr	r2, [r1, #8]
 80031c2:	f012 0204 	ands.w	r2, r2, #4
 80031c6:	d000      	beq.n	80031ca <HAL_ADC_Init+0x142>
 80031c8:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80031ca:	688b      	ldr	r3, [r1, #8]
 80031cc:	f013 0308 	ands.w	r3, r3, #8
 80031d0:	d000      	beq.n	80031d4 <HAL_ADC_Init+0x14c>
 80031d2:	2301      	movs	r3, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	d122      	bne.n	800321e <HAL_ADC_Init+0x196>
      if (hadc->Instance == ADC3)
 80031d8:	4b58      	ldr	r3, [pc, #352]	@ (800333c <HAL_ADC_Init+0x2b4>)
 80031da:	4299      	cmp	r1, r3
 80031dc:	d062      	beq.n	80032a4 <HAL_ADC_Init+0x21c>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80031de:	7e23      	ldrb	r3, [r4, #24]
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80031e0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
        tmpCFGR = (
 80031e2:	ea42 3283 	orr.w	r2, r2, r3, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80031e6:	68c8      	ldr	r0, [r1, #12]
 80031e8:	4b56      	ldr	r3, [pc, #344]	@ (8003344 <HAL_ADC_Init+0x2bc>)
 80031ea:	4003      	ands	r3, r0
 80031ec:	4313      	orrs	r3, r2
 80031ee:	60cb      	str	r3, [r1, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80031f0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d05c      	beq.n	80032b2 <HAL_ADC_Init+0x22a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80031f8:	6822      	ldr	r2, [r4, #0]
 80031fa:	6913      	ldr	r3, [r2, #16]
 80031fc:	f023 0301 	bic.w	r3, r3, #1
 8003200:	6113      	str	r3, [r2, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003202:	6822      	ldr	r2, [r4, #0]
 8003204:	6913      	ldr	r3, [r2, #16]
 8003206:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800320a:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800320c:	430b      	orrs	r3, r1
 800320e:	6113      	str	r3, [r2, #16]
      if (hadc->Instance != ADC3)
 8003210:	6822      	ldr	r2, [r4, #0]
 8003212:	4b4a      	ldr	r3, [pc, #296]	@ (800333c <HAL_ADC_Init+0x2b4>)
 8003214:	429a      	cmp	r2, r3
 8003216:	d002      	beq.n	800321e <HAL_ADC_Init+0x196>
        ADC_ConfigureBoostMode(hadc);
 8003218:	4620      	mov	r0, r4
 800321a:	f7ff fe9d 	bl	8002f58 <ADC_ConfigureBoostMode>
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800321e:	6923      	ldr	r3, [r4, #16]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d06a      	beq.n	80032fa <HAL_ADC_Init+0x272>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003224:	6822      	ldr	r2, [r4, #0]
 8003226:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003228:	f023 030f 	bic.w	r3, r3, #15
 800322c:	6313      	str	r3, [r2, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800322e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003230:	f023 0303 	bic.w	r3, r3, #3
 8003234:	f043 0301 	orr.w	r3, r3, #1
 8003238:	6623      	str	r3, [r4, #96]	@ 0x60
 800323a:	e06c      	b.n	8003316 <HAL_ADC_Init+0x28e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800323c:	2500      	movs	r5, #0
 800323e:	e767      	b.n	8003110 <HAL_ADC_Init+0x88>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003240:	493e      	ldr	r1, [pc, #248]	@ (800333c <HAL_ADC_Init+0x2b4>)
 8003242:	6889      	ldr	r1, [r1, #8]
 8003244:	f011 0f01 	tst.w	r1, #1
 8003248:	d198      	bne.n	800317c <HAL_ADC_Init+0xf4>
 800324a:	e78e      	b.n	800316a <HAL_ADC_Init+0xe2>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800324c:	483e      	ldr	r0, [pc, #248]	@ (8003348 <HAL_ADC_Init+0x2c0>)
 800324e:	e78f      	b.n	8003170 <HAL_ADC_Init+0xe8>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003250:	7e60      	ldrb	r0, [r4, #25]
                  hadc->Init.Overrun                                                     |
 8003252:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003254:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
                  hadc->Init.DataAlign                                                   |
 8003258:	68e0      	ldr	r0, [r4, #12]
                  hadc->Init.Overrun                                                     |
 800325a:	4303      	orrs	r3, r0
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 800325c:	68a0      	ldr	r0, [r4, #8]
 800325e:	2818      	cmp	r0, #24
 8003260:	d004      	beq.n	800326c <HAL_ADC_Init+0x1e4>
 8003262:	281c      	cmp	r0, #28
 8003264:	d008      	beq.n	8003278 <HAL_ADC_Init+0x1f0>
 8003266:	280c      	cmp	r0, #12
 8003268:	d108      	bne.n	800327c <HAL_ADC_Init+0x1f4>
 800326a:	2008      	movs	r0, #8
                  hadc->Init.DataAlign                                                   |
 800326c:	4303      	orrs	r3, r0
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800326e:	f894 2020 	ldrb.w	r2, [r4, #32]
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003276:	e78f      	b.n	8003198 <HAL_ADC_Init+0x110>
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8003278:	2010      	movs	r0, #16
 800327a:	e7f7      	b.n	800326c <HAL_ADC_Init+0x1e4>
 800327c:	4610      	mov	r0, r2
 800327e:	e7f5      	b.n	800326c <HAL_ADC_Init+0x1e4>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003280:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003282:	3a01      	subs	r2, #1
 8003284:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8003288:	e78a      	b.n	80031a0 <HAL_ADC_Init+0x118>
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800328a:	68c8      	ldr	r0, [r1, #12]
 800328c:	4a2f      	ldr	r2, [pc, #188]	@ (800334c <HAL_ADC_Init+0x2c4>)
 800328e:	4002      	ands	r2, r0
 8003290:	431a      	orrs	r2, r3
 8003292:	60ca      	str	r2, [r1, #12]
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003294:	6822      	ldr	r2, [r4, #0]
 8003296:	6913      	ldr	r3, [r2, #16]
 8003298:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800329c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800329e:	430b      	orrs	r3, r1
 80032a0:	6113      	str	r3, [r2, #16]
 80032a2:	e78c      	b.n	80031be <HAL_ADC_Init+0x136>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032a4:	7e23      	ldrb	r3, [r4, #24]
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80032a6:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 80032aa:	0052      	lsls	r2, r2, #1
        tmpCFGR = (
 80032ac:	ea42 3283 	orr.w	r2, r2, r3, lsl #14
 80032b0:	e799      	b.n	80031e6 <HAL_ADC_Init+0x15e>
        if (hadc->Instance == ADC3)
 80032b2:	6821      	ldr	r1, [r4, #0]
 80032b4:	4b21      	ldr	r3, [pc, #132]	@ (800333c <HAL_ADC_Init+0x2b4>)
 80032b6:	4299      	cmp	r1, r3
 80032b8:	d010      	beq.n	80032dc <HAL_ADC_Init+0x254>
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80032ba:	690a      	ldr	r2, [r1, #16]
 80032bc:	4b24      	ldr	r3, [pc, #144]	@ (8003350 <HAL_ADC_Init+0x2c8>)
 80032be:	4013      	ands	r3, r2
 80032c0:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80032c2:	1e50      	subs	r0, r2, #1
 80032c4:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80032c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80032ca:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80032cc:	4302      	orrs	r2, r0
 80032ce:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80032d0:	4302      	orrs	r2, r0
 80032d2:	4313      	orrs	r3, r2
 80032d4:	f043 0301 	orr.w	r3, r3, #1
 80032d8:	610b      	str	r3, [r1, #16]
 80032da:	e792      	b.n	8003202 <HAL_ADC_Init+0x17a>
          MODIFY_REG(hadc->Instance->CFGR2,
 80032dc:	690a      	ldr	r2, [r1, #16]
 80032de:	4b1d      	ldr	r3, [pc, #116]	@ (8003354 <HAL_ADC_Init+0x2cc>)
 80032e0:	4013      	ands	r3, r2
 80032e2:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80032e4:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80032e6:	4302      	orrs	r2, r0
 80032e8:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80032ea:	4302      	orrs	r2, r0
 80032ec:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80032ee:	4302      	orrs	r2, r0
 80032f0:	4313      	orrs	r3, r2
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	610b      	str	r3, [r1, #16]
 80032f8:	e783      	b.n	8003202 <HAL_ADC_Init+0x17a>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80032fa:	6821      	ldr	r1, [r4, #0]
 80032fc:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 80032fe:	f023 030f 	bic.w	r3, r3, #15
 8003302:	69e2      	ldr	r2, [r4, #28]
 8003304:	3a01      	subs	r2, #1
 8003306:	4313      	orrs	r3, r2
 8003308:	630b      	str	r3, [r1, #48]	@ 0x30
 800330a:	e790      	b.n	800322e <HAL_ADC_Init+0x1a6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800330c:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800330e:	f043 0310 	orr.w	r3, r3, #16
 8003312:	6623      	str	r3, [r4, #96]	@ 0x60
    tmp_hal_status = HAL_ERROR;
 8003314:	2501      	movs	r5, #1
}
 8003316:	4628      	mov	r0, r5
 8003318:	b003      	add	sp, #12
 800331a:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 800331c:	2501      	movs	r5, #1
 800331e:	e7fa      	b.n	8003316 <HAL_ADC_Init+0x28e>
 8003320:	5fffffc0 	.word	0x5fffffc0
 8003324:	6fffffc0 	.word	0x6fffffc0
 8003328:	24000004 	.word	0x24000004
 800332c:	053e2d63 	.word	0x053e2d63
 8003330:	40022000 	.word	0x40022000
 8003334:	40022100 	.word	0x40022100
 8003338:	40022300 	.word	0x40022300
 800333c:	58026000 	.word	0x58026000
 8003340:	fff0c003 	.word	0xfff0c003
 8003344:	ffffbffc 	.word	0xffffbffc
 8003348:	58026300 	.word	0x58026300
 800334c:	fff04007 	.word	0xfff04007
 8003350:	fc00f81e 	.word	0xfc00f81e
 8003354:	fc00f81f 	.word	0xfc00f81f

08003358 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003358:	f890 205c 	ldrb.w	r2, [r0, #92]	@ 0x5c
 800335c:	2a01      	cmp	r2, #1
 800335e:	f000 8096 	beq.w	800348e <HAL_ADCEx_MultiModeConfigChannel+0x136>
{
 8003362:	b430      	push	{r4, r5}
 8003364:	b09c      	sub	sp, #112	@ 0x70
 8003366:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8003368:	2201      	movs	r2, #1
 800336a:	f880 205c 	strb.w	r2, [r0, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800336e:	2200      	movs	r2, #0
 8003370:	9218      	str	r2, [sp, #96]	@ 0x60
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003372:	9219      	str	r2, [sp, #100]	@ 0x64

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003374:	6800      	ldr	r0, [r0, #0]
 8003376:	4a47      	ldr	r2, [pc, #284]	@ (8003494 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003378:	4290      	cmp	r0, r2
 800337a:	d036      	beq.n	80033ea <HAL_ADCEx_MultiModeConfigChannel+0x92>
 800337c:	2200      	movs	r2, #0
 800337e:	9200      	str	r2, [sp, #0]

  if (tmphadcSlave.Instance == NULL)
 8003380:	9a00      	ldr	r2, [sp, #0]
 8003382:	2a00      	cmp	r2, #0
 8003384:	d035      	beq.n	80033f2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003386:	6892      	ldr	r2, [r2, #8]
 8003388:	f012 0204 	ands.w	r2, r2, #4
 800338c:	d000      	beq.n	8003390 <HAL_ADCEx_MultiModeConfigChannel+0x38>
 800338e:	2201      	movs	r2, #1
 8003390:	6884      	ldr	r4, [r0, #8]
 8003392:	f014 0f04 	tst.w	r4, #4
 8003396:	d16b      	bne.n	8003470 <HAL_ADCEx_MultiModeConfigChannel+0x118>
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003398:	2a00      	cmp	r2, #0
 800339a:	d169      	bne.n	8003470 <HAL_ADCEx_MultiModeConfigChannel+0x118>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800339c:	4c3d      	ldr	r4, [pc, #244]	@ (8003494 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800339e:	4a3e      	ldr	r2, [pc, #248]	@ (8003498 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80033a0:	4290      	cmp	r0, r2
 80033a2:	bf18      	it	ne
 80033a4:	42a0      	cmpne	r0, r4
 80033a6:	d12d      	bne.n	8003404 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80033a8:	f502 7200 	add.w	r2, r2, #512	@ 0x200

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033ac:	6808      	ldr	r0, [r1, #0]
 80033ae:	2800      	cmp	r0, #0
 80033b0:	d039      	beq.n	8003426 <HAL_ADCEx_MultiModeConfigChannel+0xce>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80033b2:	6890      	ldr	r0, [r2, #8]
 80033b4:	f420 4040 	bic.w	r0, r0, #49152	@ 0xc000
 80033b8:	684c      	ldr	r4, [r1, #4]
 80033ba:	4320      	orrs	r0, r4
 80033bc:	6090      	str	r0, [r2, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033be:	6818      	ldr	r0, [r3, #0]
 80033c0:	4d34      	ldr	r5, [pc, #208]	@ (8003494 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80033c2:	4c35      	ldr	r4, [pc, #212]	@ (8003498 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80033c4:	42a0      	cmp	r0, r4
 80033c6:	bf18      	it	ne
 80033c8:	42a8      	cmpne	r0, r5
 80033ca:	d11d      	bne.n	8003408 <HAL_ADCEx_MultiModeConfigChannel+0xb0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033cc:	68ac      	ldr	r4, [r5, #8]
 80033ce:	f014 0401 	ands.w	r4, r4, #1
 80033d2:	d000      	beq.n	80033d6 <HAL_ADCEx_MultiModeConfigChannel+0x7e>
 80033d4:	2401      	movs	r4, #1
 80033d6:	4830      	ldr	r0, [pc, #192]	@ (8003498 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80033d8:	6880      	ldr	r0, [r0, #8]
 80033da:	f010 0001 	ands.w	r0, r0, #1
 80033de:	d000      	beq.n	80033e2 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
 80033e0:	2001      	movs	r0, #1
 80033e2:	4320      	orrs	r0, r4
 80033e4:	d015      	beq.n	8003412 <HAL_ADCEx_MultiModeConfigChannel+0xba>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033e6:	2000      	movs	r0, #0
 80033e8:	e047      	b.n	800347a <HAL_ADCEx_MultiModeConfigChannel+0x122>
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80033ea:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80033ee:	9200      	str	r2, [sp, #0]
 80033f0:	e7c6      	b.n	8003380 <HAL_ADCEx_MultiModeConfigChannel+0x28>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033f2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80033f4:	f042 0220 	orr.w	r2, r2, #32
 80033f8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hadc);
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003400:	2001      	movs	r0, #1
 8003402:	e03d      	b.n	8003480 <HAL_ADCEx_MultiModeConfigChannel+0x128>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003404:	4a25      	ldr	r2, [pc, #148]	@ (800349c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003406:	e7d1      	b.n	80033ac <HAL_ADCEx_MultiModeConfigChannel+0x54>
 8003408:	4825      	ldr	r0, [pc, #148]	@ (80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800340a:	6880      	ldr	r0, [r0, #8]
 800340c:	f010 0f01 	tst.w	r0, #1
 8003410:	d139      	bne.n	8003486 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003412:	6894      	ldr	r4, [r2, #8]
 8003414:	4823      	ldr	r0, [pc, #140]	@ (80034a4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003416:	4020      	ands	r0, r4
 8003418:	680c      	ldr	r4, [r1, #0]
 800341a:	6889      	ldr	r1, [r1, #8]
 800341c:	4321      	orrs	r1, r4
 800341e:	4308      	orrs	r0, r1
 8003420:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003422:	2000      	movs	r0, #0
 8003424:	e029      	b.n	800347a <HAL_ADCEx_MultiModeConfigChannel+0x122>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003426:	6891      	ldr	r1, [r2, #8]
 8003428:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 800342c:	6091      	str	r1, [r2, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800342e:	6819      	ldr	r1, [r3, #0]
 8003430:	4c18      	ldr	r4, [pc, #96]	@ (8003494 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003432:	4819      	ldr	r0, [pc, #100]	@ (8003498 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003434:	4281      	cmp	r1, r0
 8003436:	bf18      	it	ne
 8003438:	42a1      	cmpne	r1, r4
 800343a:	d10e      	bne.n	800345a <HAL_ADCEx_MultiModeConfigChannel+0x102>
 800343c:	68a0      	ldr	r0, [r4, #8]
 800343e:	f010 0001 	ands.w	r0, r0, #1
 8003442:	d000      	beq.n	8003446 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8003444:	2001      	movs	r0, #1
 8003446:	4914      	ldr	r1, [pc, #80]	@ (8003498 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003448:	6889      	ldr	r1, [r1, #8]
 800344a:	f011 0101 	ands.w	r1, r1, #1
 800344e:	d000      	beq.n	8003452 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003450:	2101      	movs	r1, #1
 8003452:	4301      	orrs	r1, r0
 8003454:	d006      	beq.n	8003464 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003456:	2000      	movs	r0, #0
 8003458:	e00f      	b.n	800347a <HAL_ADCEx_MultiModeConfigChannel+0x122>
 800345a:	4911      	ldr	r1, [pc, #68]	@ (80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800345c:	6889      	ldr	r1, [r1, #8]
 800345e:	f011 0f01 	tst.w	r1, #1
 8003462:	d112      	bne.n	800348a <HAL_ADCEx_MultiModeConfigChannel+0x132>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003464:	6890      	ldr	r0, [r2, #8]
 8003466:	490f      	ldr	r1, [pc, #60]	@ (80034a4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003468:	4001      	ands	r1, r0
 800346a:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800346c:	2000      	movs	r0, #0
 800346e:	e004      	b.n	800347a <HAL_ADCEx_MultiModeConfigChannel+0x122>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003470:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003472:	f042 0220 	orr.w	r2, r2, #32
 8003476:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003478:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800347a:	2200      	movs	r2, #0
 800347c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
}
 8003480:	b01c      	add	sp, #112	@ 0x70
 8003482:	bc30      	pop	{r4, r5}
 8003484:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003486:	2000      	movs	r0, #0
 8003488:	e7f7      	b.n	800347a <HAL_ADCEx_MultiModeConfigChannel+0x122>
 800348a:	2000      	movs	r0, #0
 800348c:	e7f5      	b.n	800347a <HAL_ADCEx_MultiModeConfigChannel+0x122>
  __HAL_LOCK(hadc);
 800348e:	2002      	movs	r0, #2
}
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	40022000 	.word	0x40022000
 8003498:	40022100 	.word	0x40022100
 800349c:	58026300 	.word	0x58026300
 80034a0:	58026000 	.word	0x58026000
 80034a4:	fffff0e0 	.word	0xfffff0e0

080034a8 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 80034a8:	2800      	cmp	r0, #0
 80034aa:	db07      	blt.n	80034bc <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034ac:	f000 021f 	and.w	r2, r0, #31
 80034b0:	0940      	lsrs	r0, r0, #5
 80034b2:	2301      	movs	r3, #1
 80034b4:	4093      	lsls	r3, r2
 80034b6:	4a02      	ldr	r2, [pc, #8]	@ (80034c0 <__NVIC_EnableIRQ+0x18>)
 80034b8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	e000e100 	.word	0xe000e100

080034c4 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80034c4:	2800      	cmp	r0, #0
 80034c6:	db04      	blt.n	80034d2 <__NVIC_SetPriority+0xe>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c8:	0109      	lsls	r1, r1, #4
 80034ca:	b2c9      	uxtb	r1, r1
 80034cc:	4b04      	ldr	r3, [pc, #16]	@ (80034e0 <__NVIC_SetPriority+0x1c>)
 80034ce:	5419      	strb	r1, [r3, r0]
 80034d0:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034d2:	f000 000f 	and.w	r0, r0, #15
 80034d6:	0109      	lsls	r1, r1, #4
 80034d8:	b2c9      	uxtb	r1, r1
 80034da:	4b02      	ldr	r3, [pc, #8]	@ (80034e4 <__NVIC_SetPriority+0x20>)
 80034dc:	5419      	strb	r1, [r3, r0]
  }
}
 80034de:	4770      	bx	lr
 80034e0:	e000e400 	.word	0xe000e400
 80034e4:	e000ed14 	.word	0xe000ed14

080034e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034e8:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034ea:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034ee:	f1c0 0c07 	rsb	ip, r0, #7
 80034f2:	f1bc 0f04 	cmp.w	ip, #4
 80034f6:	bf28      	it	cs
 80034f8:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034fc:	1d03      	adds	r3, r0, #4
 80034fe:	2b06      	cmp	r3, #6
 8003500:	d90f      	bls.n	8003522 <NVIC_EncodePriority+0x3a>
 8003502:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003504:	f04f 3eff 	mov.w	lr, #4294967295
 8003508:	fa0e f00c 	lsl.w	r0, lr, ip
 800350c:	ea21 0100 	bic.w	r1, r1, r0
 8003510:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003512:	fa0e fe03 	lsl.w	lr, lr, r3
 8003516:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 800351a:	ea41 0002 	orr.w	r0, r1, r2
 800351e:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003522:	2300      	movs	r3, #0
 8003524:	e7ee      	b.n	8003504 <NVIC_EncodePriority+0x1c>
	...

08003528 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003528:	4906      	ldr	r1, [pc, #24]	@ (8003544 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 800352a:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800352c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003530:	041b      	lsls	r3, r3, #16
 8003532:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003534:	0200      	lsls	r0, r0, #8
 8003536:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800353a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800353c:	4a02      	ldr	r2, [pc, #8]	@ (8003548 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800353e:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8003540:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003542:	4770      	bx	lr
 8003544:	e000ed00 	.word	0xe000ed00
 8003548:	05fa0000 	.word	0x05fa0000

0800354c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800354c:	b510      	push	{r4, lr}
 800354e:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003550:	4b05      	ldr	r3, [pc, #20]	@ (8003568 <HAL_NVIC_SetPriority+0x1c>)
 8003552:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003554:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8003558:	f7ff ffc6 	bl	80034e8 <NVIC_EncodePriority>
 800355c:	4601      	mov	r1, r0
 800355e:	4620      	mov	r0, r4
 8003560:	f7ff ffb0 	bl	80034c4 <__NVIC_SetPriority>
}
 8003564:	bd10      	pop	{r4, pc}
 8003566:	bf00      	nop
 8003568:	e000ed00 	.word	0xe000ed00

0800356c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800356c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800356e:	f7ff ff9b 	bl	80034a8 <__NVIC_EnableIRQ>
}
 8003572:	bd08      	pop	{r3, pc}

08003574 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003574:	b4f0      	push	{r4, r5, r6, r7}
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003576:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003578:	6804      	ldr	r4, [r0, #0]
 800357a:	4e66      	ldr	r6, [pc, #408]	@ (8003714 <DMA_SetConfig+0x1a0>)
 800357c:	4d66      	ldr	r5, [pc, #408]	@ (8003718 <DMA_SetConfig+0x1a4>)
 800357e:	42ac      	cmp	r4, r5
 8003580:	bf18      	it	ne
 8003582:	42b4      	cmpne	r4, r6
 8003584:	d042      	beq.n	800360c <DMA_SetConfig+0x98>
 8003586:	3518      	adds	r5, #24
 8003588:	42ac      	cmp	r4, r5
 800358a:	d03f      	beq.n	800360c <DMA_SetConfig+0x98>
 800358c:	3518      	adds	r5, #24
 800358e:	42ac      	cmp	r4, r5
 8003590:	d03c      	beq.n	800360c <DMA_SetConfig+0x98>
 8003592:	3518      	adds	r5, #24
 8003594:	42ac      	cmp	r4, r5
 8003596:	d039      	beq.n	800360c <DMA_SetConfig+0x98>
 8003598:	3518      	adds	r5, #24
 800359a:	42ac      	cmp	r4, r5
 800359c:	d036      	beq.n	800360c <DMA_SetConfig+0x98>
 800359e:	3518      	adds	r5, #24
 80035a0:	42ac      	cmp	r4, r5
 80035a2:	d033      	beq.n	800360c <DMA_SetConfig+0x98>
 80035a4:	3518      	adds	r5, #24
 80035a6:	42ac      	cmp	r4, r5
 80035a8:	d030      	beq.n	800360c <DMA_SetConfig+0x98>
 80035aa:	f505 7556 	add.w	r5, r5, #856	@ 0x358
 80035ae:	42ac      	cmp	r4, r5
 80035b0:	d02c      	beq.n	800360c <DMA_SetConfig+0x98>
 80035b2:	3518      	adds	r5, #24
 80035b4:	42ac      	cmp	r4, r5
 80035b6:	d029      	beq.n	800360c <DMA_SetConfig+0x98>
 80035b8:	3518      	adds	r5, #24
 80035ba:	42ac      	cmp	r4, r5
 80035bc:	d026      	beq.n	800360c <DMA_SetConfig+0x98>
 80035be:	3518      	adds	r5, #24
 80035c0:	42ac      	cmp	r4, r5
 80035c2:	d023      	beq.n	800360c <DMA_SetConfig+0x98>
 80035c4:	3518      	adds	r5, #24
 80035c6:	42ac      	cmp	r4, r5
 80035c8:	d020      	beq.n	800360c <DMA_SetConfig+0x98>
 80035ca:	3518      	adds	r5, #24
 80035cc:	42ac      	cmp	r4, r5
 80035ce:	d01d      	beq.n	800360c <DMA_SetConfig+0x98>
 80035d0:	3518      	adds	r5, #24
 80035d2:	42ac      	cmp	r4, r5
 80035d4:	d01a      	beq.n	800360c <DMA_SetConfig+0x98>
 80035d6:	3518      	adds	r5, #24
 80035d8:	42ac      	cmp	r4, r5
 80035da:	d017      	beq.n	800360c <DMA_SetConfig+0x98>
 80035dc:	4d4f      	ldr	r5, [pc, #316]	@ (800371c <DMA_SetConfig+0x1a8>)
 80035de:	42ac      	cmp	r4, r5
 80035e0:	d014      	beq.n	800360c <DMA_SetConfig+0x98>
 80035e2:	3514      	adds	r5, #20
 80035e4:	42ac      	cmp	r4, r5
 80035e6:	d011      	beq.n	800360c <DMA_SetConfig+0x98>
 80035e8:	3514      	adds	r5, #20
 80035ea:	42ac      	cmp	r4, r5
 80035ec:	d00e      	beq.n	800360c <DMA_SetConfig+0x98>
 80035ee:	3514      	adds	r5, #20
 80035f0:	42ac      	cmp	r4, r5
 80035f2:	d00b      	beq.n	800360c <DMA_SetConfig+0x98>
 80035f4:	3514      	adds	r5, #20
 80035f6:	42ac      	cmp	r4, r5
 80035f8:	d008      	beq.n	800360c <DMA_SetConfig+0x98>
 80035fa:	3514      	adds	r5, #20
 80035fc:	42ac      	cmp	r4, r5
 80035fe:	d005      	beq.n	800360c <DMA_SetConfig+0x98>
 8003600:	3514      	adds	r5, #20
 8003602:	42ac      	cmp	r4, r5
 8003604:	d002      	beq.n	800360c <DMA_SetConfig+0x98>
 8003606:	3514      	adds	r5, #20
 8003608:	42ac      	cmp	r4, r5
 800360a:	d107      	bne.n	800361c <DMA_SetConfig+0xa8>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800360c:	6e44      	ldr	r4, [r0, #100]	@ 0x64
 800360e:	6e85      	ldr	r5, [r0, #104]	@ 0x68
 8003610:	6065      	str	r5, [r4, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003612:	6ec4      	ldr	r4, [r0, #108]	@ 0x6c
 8003614:	b114      	cbz	r4, 800361c <DMA_SetConfig+0xa8>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003616:	6f04      	ldr	r4, [r0, #112]	@ 0x70
 8003618:	6f45      	ldr	r5, [r0, #116]	@ 0x74
 800361a:	6065      	str	r5, [r4, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800361c:	6804      	ldr	r4, [r0, #0]
 800361e:	4e3d      	ldr	r6, [pc, #244]	@ (8003714 <DMA_SetConfig+0x1a0>)
 8003620:	4d3d      	ldr	r5, [pc, #244]	@ (8003718 <DMA_SetConfig+0x1a4>)
 8003622:	42ac      	cmp	r4, r5
 8003624:	bf18      	it	ne
 8003626:	42b4      	cmpne	r4, r6
 8003628:	d052      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 800362a:	3518      	adds	r5, #24
 800362c:	42ac      	cmp	r4, r5
 800362e:	d04f      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 8003630:	3518      	adds	r5, #24
 8003632:	42ac      	cmp	r4, r5
 8003634:	d04c      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 8003636:	3518      	adds	r5, #24
 8003638:	42ac      	cmp	r4, r5
 800363a:	d049      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 800363c:	3518      	adds	r5, #24
 800363e:	42ac      	cmp	r4, r5
 8003640:	d046      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 8003642:	3518      	adds	r5, #24
 8003644:	42ac      	cmp	r4, r5
 8003646:	d043      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 8003648:	3518      	adds	r5, #24
 800364a:	42ac      	cmp	r4, r5
 800364c:	d040      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 800364e:	f505 7556 	add.w	r5, r5, #856	@ 0x358
 8003652:	42ac      	cmp	r4, r5
 8003654:	d03c      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 8003656:	3518      	adds	r5, #24
 8003658:	42ac      	cmp	r4, r5
 800365a:	d039      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 800365c:	3518      	adds	r5, #24
 800365e:	42ac      	cmp	r4, r5
 8003660:	d036      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 8003662:	3518      	adds	r5, #24
 8003664:	42ac      	cmp	r4, r5
 8003666:	d033      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 8003668:	3518      	adds	r5, #24
 800366a:	42ac      	cmp	r4, r5
 800366c:	d030      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 800366e:	3518      	adds	r5, #24
 8003670:	42ac      	cmp	r4, r5
 8003672:	d02d      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 8003674:	3518      	adds	r5, #24
 8003676:	42ac      	cmp	r4, r5
 8003678:	d02a      	beq.n	80036d0 <DMA_SetConfig+0x15c>
 800367a:	3518      	adds	r5, #24
 800367c:	42ac      	cmp	r4, r5
 800367e:	d027      	beq.n	80036d0 <DMA_SetConfig+0x15c>

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003680:	4e26      	ldr	r6, [pc, #152]	@ (800371c <DMA_SetConfig+0x1a8>)
 8003682:	4d27      	ldr	r5, [pc, #156]	@ (8003720 <DMA_SetConfig+0x1ac>)
 8003684:	42ac      	cmp	r4, r5
 8003686:	bf18      	it	ne
 8003688:	42b4      	cmpne	r4, r6
 800368a:	d011      	beq.n	80036b0 <DMA_SetConfig+0x13c>
 800368c:	4d25      	ldr	r5, [pc, #148]	@ (8003724 <DMA_SetConfig+0x1b0>)
 800368e:	42ac      	cmp	r4, r5
 8003690:	d00e      	beq.n	80036b0 <DMA_SetConfig+0x13c>
 8003692:	3514      	adds	r5, #20
 8003694:	42ac      	cmp	r4, r5
 8003696:	d00b      	beq.n	80036b0 <DMA_SetConfig+0x13c>
 8003698:	3514      	adds	r5, #20
 800369a:	42ac      	cmp	r4, r5
 800369c:	d008      	beq.n	80036b0 <DMA_SetConfig+0x13c>
 800369e:	3514      	adds	r5, #20
 80036a0:	42ac      	cmp	r4, r5
 80036a2:	d005      	beq.n	80036b0 <DMA_SetConfig+0x13c>
 80036a4:	3514      	adds	r5, #20
 80036a6:	42ac      	cmp	r4, r5
 80036a8:	d002      	beq.n	80036b0 <DMA_SetConfig+0x13c>
 80036aa:	3514      	adds	r5, #20
 80036ac:	42ac      	cmp	r4, r5
 80036ae:	d124      	bne.n	80036fa <DMA_SetConfig+0x186>
  {
    /* Clear all flags */
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80036b0:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 80036b2:	f004 051f 	and.w	r5, r4, #31
 80036b6:	2401      	movs	r4, #1
 80036b8:	40ac      	lsls	r4, r5
 80036ba:	607c      	str	r4, [r7, #4]

    /* Configure DMA Channel data length */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80036bc:	6804      	ldr	r4, [r0, #0]
 80036be:	6063      	str	r3, [r4, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036c0:	6883      	ldr	r3, [r0, #8]
 80036c2:	2b40      	cmp	r3, #64	@ 0x40
 80036c4:	d020      	beq.n	8003708 <DMA_SetConfig+0x194>
    }
    /* Memory to Peripheral */
    else
    {
      /* Configure DMA Channel source address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80036c6:	6803      	ldr	r3, [r0, #0]
 80036c8:	6099      	str	r1, [r3, #8]

      /* Configure DMA Channel destination address */
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80036ca:	6803      	ldr	r3, [r0, #0]
 80036cc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80036ce:	e014      	b.n	80036fa <DMA_SetConfig+0x186>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80036d0:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 80036d2:	f004 0c1f 	and.w	ip, r4, #31
 80036d6:	243f      	movs	r4, #63	@ 0x3f
 80036d8:	fa04 f40c 	lsl.w	r4, r4, ip
 80036dc:	60bc      	str	r4, [r7, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80036de:	6805      	ldr	r5, [r0, #0]
 80036e0:	682c      	ldr	r4, [r5, #0]
 80036e2:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 80036e6:	602c      	str	r4, [r5, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80036e8:	6804      	ldr	r4, [r0, #0]
 80036ea:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036ec:	6883      	ldr	r3, [r0, #8]
 80036ee:	2b40      	cmp	r3, #64	@ 0x40
 80036f0:	d005      	beq.n	80036fe <DMA_SetConfig+0x18a>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80036f2:	6803      	ldr	r3, [r0, #0]
 80036f4:	6099      	str	r1, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80036f6:	6803      	ldr	r3, [r0, #0]
 80036f8:	60da      	str	r2, [r3, #12]
}
 80036fa:	bcf0      	pop	{r4, r5, r6, r7}
 80036fc:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80036fe:	6803      	ldr	r3, [r0, #0]
 8003700:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003702:	6803      	ldr	r3, [r0, #0]
 8003704:	60d9      	str	r1, [r3, #12]
 8003706:	e7f8      	b.n	80036fa <DMA_SetConfig+0x186>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003708:	6803      	ldr	r3, [r0, #0]
 800370a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800370c:	6803      	ldr	r3, [r0, #0]
 800370e:	60d9      	str	r1, [r3, #12]
 8003710:	e7f3      	b.n	80036fa <DMA_SetConfig+0x186>
 8003712:	bf00      	nop
 8003714:	40020010 	.word	0x40020010
 8003718:	40020028 	.word	0x40020028
 800371c:	58025408 	.word	0x58025408
 8003720:	5802541c 	.word	0x5802541c
 8003724:	58025430 	.word	0x58025430

08003728 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003728:	6803      	ldr	r3, [r0, #0]
 800372a:	4927      	ldr	r1, [pc, #156]	@ (80037c8 <DMA_CalcBaseAndBitshift+0xa0>)
 800372c:	4a27      	ldr	r2, [pc, #156]	@ (80037cc <DMA_CalcBaseAndBitshift+0xa4>)
 800372e:	4293      	cmp	r3, r2
 8003730:	bf18      	it	ne
 8003732:	428b      	cmpne	r3, r1
 8003734:	d02f      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 8003736:	3218      	adds	r2, #24
 8003738:	4293      	cmp	r3, r2
 800373a:	d02c      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 800373c:	3218      	adds	r2, #24
 800373e:	4293      	cmp	r3, r2
 8003740:	d029      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 8003742:	3218      	adds	r2, #24
 8003744:	4293      	cmp	r3, r2
 8003746:	d026      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 8003748:	3218      	adds	r2, #24
 800374a:	4293      	cmp	r3, r2
 800374c:	d023      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 800374e:	3218      	adds	r2, #24
 8003750:	4293      	cmp	r3, r2
 8003752:	d020      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 8003754:	3218      	adds	r2, #24
 8003756:	4293      	cmp	r3, r2
 8003758:	d01d      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 800375a:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 800375e:	4293      	cmp	r3, r2
 8003760:	d019      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 8003762:	3218      	adds	r2, #24
 8003764:	4293      	cmp	r3, r2
 8003766:	d016      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 8003768:	3218      	adds	r2, #24
 800376a:	4293      	cmp	r3, r2
 800376c:	d013      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 800376e:	3218      	adds	r2, #24
 8003770:	4293      	cmp	r3, r2
 8003772:	d010      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 8003774:	3218      	adds	r2, #24
 8003776:	4293      	cmp	r3, r2
 8003778:	d00d      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 800377a:	3218      	adds	r2, #24
 800377c:	4293      	cmp	r3, r2
 800377e:	d00a      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 8003780:	3218      	adds	r2, #24
 8003782:	4293      	cmp	r3, r2
 8003784:	d007      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
 8003786:	3218      	adds	r2, #24
 8003788:	4293      	cmp	r3, r2
 800378a:	d004      	beq.n	8003796 <DMA_CalcBaseAndBitshift+0x6e>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800378c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003790:	6583      	str	r3, [r0, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
}
 8003792:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8003794:	4770      	bx	lr
{
 8003796:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003798:	b2d9      	uxtb	r1, r3
 800379a:	3910      	subs	r1, #16
 800379c:	4a0c      	ldr	r2, [pc, #48]	@ (80037d0 <DMA_CalcBaseAndBitshift+0xa8>)
 800379e:	fba2 4201 	umull	r4, r2, r2, r1
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80037a2:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80037a6:	4c0b      	ldr	r4, [pc, #44]	@ (80037d4 <DMA_CalcBaseAndBitshift+0xac>)
 80037a8:	5ca2      	ldrb	r2, [r4, r2]
 80037aa:	65c2      	str	r2, [r0, #92]	@ 0x5c
    if (stream_number > 3U)
 80037ac:	295f      	cmp	r1, #95	@ 0x5f
 80037ae:	d907      	bls.n	80037c0 <DMA_CalcBaseAndBitshift+0x98>
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80037b0:	f36f 0309 	bfc	r3, #0, #10
 80037b4:	3304      	adds	r3, #4
 80037b6:	6583      	str	r3, [r0, #88]	@ 0x58
}
 80037b8:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 80037ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80037be:	4770      	bx	lr
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80037c0:	f36f 0309 	bfc	r3, #0, #10
 80037c4:	6583      	str	r3, [r0, #88]	@ 0x58
 80037c6:	e7f7      	b.n	80037b8 <DMA_CalcBaseAndBitshift+0x90>
 80037c8:	40020010 	.word	0x40020010
 80037cc:	40020028 	.word	0x40020028
 80037d0:	aaaaaaab 	.word	0xaaaaaaab
 80037d4:	08016fe8 	.word	0x08016fe8

080037d8 <DMA_CheckFifoParam>:
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80037d8:	6983      	ldr	r3, [r0, #24]
 80037da:	b99b      	cbnz	r3, 8003804 <DMA_CheckFifoParam+0x2c>
  {
    switch (hdma->Init.FIFOThreshold)
 80037dc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d00a      	beq.n	80037f8 <DMA_CheckFifoParam+0x20>
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d002      	beq.n	80037ec <DMA_CheckFifoParam+0x14>
 80037e6:	b10b      	cbz	r3, 80037ec <DMA_CheckFifoParam+0x14>
 80037e8:	2000      	movs	r0, #0
 80037ea:	4770      	bx	lr
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037ec:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80037ee:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80037f2:	d12a      	bne.n	800384a <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 80037f4:	2000      	movs	r0, #0
 80037f6:	4770      	bx	lr
          status = HAL_ERROR;
        }
        break;

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037f8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80037fa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80037fe:	d026      	beq.n	800384e <DMA_CheckFifoParam+0x76>
  HAL_StatusTypeDef status = HAL_OK;
 8003800:	2000      	movs	r0, #0
 8003802:	4770      	bx	lr
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003804:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003808:	d00a      	beq.n	8003820 <DMA_CheckFifoParam+0x48>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800380a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800380c:	2b02      	cmp	r3, #2
 800380e:	d926      	bls.n	800385e <DMA_CheckFifoParam+0x86>
 8003810:	2b03      	cmp	r3, #3
 8003812:	d126      	bne.n	8003862 <DMA_CheckFifoParam+0x8a>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;

      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003814:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8003816:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800381a:	d124      	bne.n	8003866 <DMA_CheckFifoParam+0x8e>
  HAL_StatusTypeDef status = HAL_OK;
 800381c:	2000      	movs	r0, #0
 800381e:	4770      	bx	lr
    switch (hdma->Init.FIFOThreshold)
 8003820:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003822:	2b03      	cmp	r3, #3
 8003824:	d803      	bhi.n	800382e <DMA_CheckFifoParam+0x56>
 8003826:	e8df f003 	tbb	[pc, r3]
 800382a:	0414      	.short	0x0414
 800382c:	0a14      	.short	0x0a14
 800382e:	2000      	movs	r0, #0
 8003830:	4770      	bx	lr
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003832:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8003834:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8003838:	d10d      	bne.n	8003856 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 800383a:	2000      	movs	r0, #0
 800383c:	4770      	bx	lr
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800383e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8003840:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003844:	d009      	beq.n	800385a <DMA_CheckFifoParam+0x82>
  HAL_StatusTypeDef status = HAL_OK;
 8003846:	2000      	movs	r0, #0
 8003848:	4770      	bx	lr
          status = HAL_ERROR;
 800384a:	2001      	movs	r0, #1
 800384c:	4770      	bx	lr
          status = HAL_ERROR;
 800384e:	2001      	movs	r0, #1
 8003850:	4770      	bx	lr
        status = HAL_ERROR;
 8003852:	2001      	movs	r0, #1
 8003854:	4770      	bx	lr
          status = HAL_ERROR;
 8003856:	2001      	movs	r0, #1
 8003858:	4770      	bx	lr
          status = HAL_ERROR;
 800385a:	2001      	movs	r0, #1
 800385c:	4770      	bx	lr
        status = HAL_ERROR;
 800385e:	2001      	movs	r0, #1
 8003860:	4770      	bx	lr
    switch (hdma->Init.FIFOThreshold)
 8003862:	2000      	movs	r0, #0
 8003864:	4770      	bx	lr
        {
          status = HAL_ERROR;
 8003866:	2001      	movs	r0, #1
        break;
    }
  }

  return status;
}
 8003868:	4770      	bx	lr
	...

0800386c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800386c:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800386e:	4921      	ldr	r1, [pc, #132]	@ (80038f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8003870:	4a21      	ldr	r2, [pc, #132]	@ (80038f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8003872:	4293      	cmp	r3, r2
 8003874:	bf18      	it	ne
 8003876:	428b      	cmpne	r3, r1
 8003878:	d027      	beq.n	80038ca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800387a:	3214      	adds	r2, #20
 800387c:	4293      	cmp	r3, r2
 800387e:	d024      	beq.n	80038ca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003880:	3214      	adds	r2, #20
 8003882:	4293      	cmp	r3, r2
 8003884:	d021      	beq.n	80038ca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003886:	3214      	adds	r2, #20
 8003888:	4293      	cmp	r3, r2
 800388a:	d01e      	beq.n	80038ca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800388c:	3214      	adds	r2, #20
 800388e:	4293      	cmp	r3, r2
 8003890:	d01b      	beq.n	80038ca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003892:	3214      	adds	r2, #20
 8003894:	4293      	cmp	r3, r2
 8003896:	d018      	beq.n	80038ca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003898:	3214      	adds	r2, #20
 800389a:	4293      	cmp	r3, r2
 800389c:	d015      	beq.n	80038ca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800389e:	b2da      	uxtb	r2, r3
 80038a0:	3a10      	subs	r2, #16
 80038a2:	4916      	ldr	r1, [pc, #88]	@ (80038fc <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 80038a4:	fba1 1202 	umull	r1, r2, r1, r2
 80038a8:	0912      	lsrs	r2, r2, #4

    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80038aa:	4915      	ldr	r1, [pc, #84]	@ (8003900 <DMA_CalcDMAMUXChannelBaseAndMask+0x94>)
 80038ac:	4419      	add	r1, r3
 80038ae:	29a8      	cmp	r1, #168	@ 0xa8
 80038b0:	d91e      	bls.n	80038f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>
       (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80038b2:	4b14      	ldr	r3, [pc, #80]	@ (8003904 <DMA_CalcDMAMUXChannelBaseAndMask+0x98>)
 80038b4:	4413      	add	r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	6603      	str	r3, [r0, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80038ba:	4b13      	ldr	r3, [pc, #76]	@ (8003908 <DMA_CalcDMAMUXChannelBaseAndMask+0x9c>)
 80038bc:	6643      	str	r3, [r0, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80038be:	f002 021f 	and.w	r2, r2, #31
 80038c2:	2301      	movs	r3, #1
 80038c4:	4093      	lsls	r3, r2
 80038c6:	6683      	str	r3, [r0, #104]	@ 0x68
  }
}
 80038c8:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	3b08      	subs	r3, #8
 80038ce:	4a0f      	ldr	r2, [pc, #60]	@ (800390c <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 80038d0:	fba2 2303 	umull	r2, r3, r2, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80038d4:	4a0e      	ldr	r2, [pc, #56]	@ (8003910 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
 80038d6:	eb02 1213 	add.w	r2, r2, r3, lsr #4
 80038da:	0092      	lsls	r2, r2, #2
 80038dc:	6602      	str	r2, [r0, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80038de:	4a0d      	ldr	r2, [pc, #52]	@ (8003914 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 80038e0:	6642      	str	r2, [r0, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80038e2:	f3c3 1304 	ubfx	r3, r3, #4, #5
 80038e6:	2201      	movs	r2, #1
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	6683      	str	r3, [r0, #104]	@ 0x68
 80038ee:	4770      	bx	lr
      stream_number += 8U;
 80038f0:	3208      	adds	r2, #8
 80038f2:	e7de      	b.n	80038b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x46>
 80038f4:	58025408 	.word	0x58025408
 80038f8:	5802541c 	.word	0x5802541c
 80038fc:	aaaaaaab 	.word	0xaaaaaaab
 8003900:	bffdfbf0 	.word	0xbffdfbf0
 8003904:	10008200 	.word	0x10008200
 8003908:	40020880 	.word	0x40020880
 800390c:	cccccccd 	.word	0xcccccccd
 8003910:	16009600 	.word	0x16009600
 8003914:	58025880 	.word	0x58025880

08003918 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003918:	7901      	ldrb	r1, [r0, #4]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800391a:	1e4a      	subs	r2, r1, #1
 800391c:	2a07      	cmp	r2, #7
 800391e:	d82b      	bhi.n	8003978 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x60>
{
 8003920:	b430      	push	{r4, r5}
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003922:	6803      	ldr	r3, [r0, #0]
 8003924:	4d15      	ldr	r5, [pc, #84]	@ (800397c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x64>)
 8003926:	4c16      	ldr	r4, [pc, #88]	@ (8003980 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x68>)
 8003928:	42a3      	cmp	r3, r4
 800392a:	bf18      	it	ne
 800392c:	42ab      	cmpne	r3, r5
 800392e:	d018      	beq.n	8003962 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8003930:	3414      	adds	r4, #20
 8003932:	42a3      	cmp	r3, r4
 8003934:	d015      	beq.n	8003962 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8003936:	3414      	adds	r4, #20
 8003938:	42a3      	cmp	r3, r4
 800393a:	d012      	beq.n	8003962 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 800393c:	3414      	adds	r4, #20
 800393e:	42a3      	cmp	r3, r4
 8003940:	d00f      	beq.n	8003962 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8003942:	3414      	adds	r4, #20
 8003944:	42a3      	cmp	r3, r4
 8003946:	d00c      	beq.n	8003962 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 8003948:	3414      	adds	r4, #20
 800394a:	42a3      	cmp	r3, r4
 800394c:	d009      	beq.n	8003962 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
 800394e:	3414      	adds	r4, #20
 8003950:	42a3      	cmp	r3, r4
 8003952:	d006      	beq.n	8003962 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x4a>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003954:	4b0b      	ldr	r3, [pc, #44]	@ (8003984 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>)
 8003956:	440b      	add	r3, r1
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	66c3      	str	r3, [r0, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800395c:	4b0a      	ldr	r3, [pc, #40]	@ (8003988 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>)
 800395e:	6703      	str	r3, [r0, #112]	@ 0x70
 8003960:	e005      	b.n	800396e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x56>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003962:	4b0a      	ldr	r3, [pc, #40]	@ (800398c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x74>)
 8003964:	440b      	add	r3, r1
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	66c3      	str	r3, [r0, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800396a:	4b09      	ldr	r3, [pc, #36]	@ (8003990 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x78>)
 800396c:	6703      	str	r3, [r0, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800396e:	2301      	movs	r3, #1
 8003970:	4093      	lsls	r3, r2
 8003972:	6743      	str	r3, [r0, #116]	@ 0x74
  }
}
 8003974:	bc30      	pop	{r4, r5}
 8003976:	4770      	bx	lr
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	58025408 	.word	0x58025408
 8003980:	5802541c 	.word	0x5802541c
 8003984:	1000823f 	.word	0x1000823f
 8003988:	40020940 	.word	0x40020940
 800398c:	1600963f 	.word	0x1600963f
 8003990:	58025940 	.word	0x58025940

08003994 <HAL_DMA_Init>:
{
 8003994:	b570      	push	{r4, r5, r6, lr}
 8003996:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003998:	f7fe fdb4 	bl	8002504 <HAL_GetTick>
  if(hdma == NULL)
 800399c:	2c00      	cmp	r4, #0
 800399e:	f000 81b7 	beq.w	8003d10 <HAL_DMA_Init+0x37c>
 80039a2:	4605      	mov	r5, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80039a4:	6823      	ldr	r3, [r4, #0]
 80039a6:	4953      	ldr	r1, [pc, #332]	@ (8003af4 <HAL_DMA_Init+0x160>)
 80039a8:	4a53      	ldr	r2, [pc, #332]	@ (8003af8 <HAL_DMA_Init+0x164>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	bf18      	it	ne
 80039ae:	428b      	cmpne	r3, r1
 80039b0:	bf0c      	ite	eq
 80039b2:	2101      	moveq	r1, #1
 80039b4:	2100      	movne	r1, #0
 80039b6:	d050      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 80039b8:	3218      	adds	r2, #24
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d04d      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 80039be:	3218      	adds	r2, #24
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d04a      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 80039c4:	3218      	adds	r2, #24
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d047      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 80039ca:	3218      	adds	r2, #24
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d044      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 80039d0:	3218      	adds	r2, #24
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d041      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 80039d6:	3218      	adds	r2, #24
 80039d8:	4293      	cmp	r3, r2
 80039da:	d03e      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 80039dc:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d03a      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 80039e4:	3218      	adds	r2, #24
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d037      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 80039ea:	3218      	adds	r2, #24
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d034      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 80039f0:	3218      	adds	r2, #24
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d031      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 80039f6:	3218      	adds	r2, #24
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d02e      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 80039fc:	3218      	adds	r2, #24
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d02b      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 8003a02:	3218      	adds	r2, #24
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d028      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
 8003a08:	3218      	adds	r2, #24
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d025      	beq.n	8003a5a <HAL_DMA_Init+0xc6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003a0e:	493b      	ldr	r1, [pc, #236]	@ (8003afc <HAL_DMA_Init+0x168>)
 8003a10:	4a3b      	ldr	r2, [pc, #236]	@ (8003b00 <HAL_DMA_Init+0x16c>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	bf18      	it	ne
 8003a16:	428b      	cmpne	r3, r1
 8003a18:	f000 8132 	beq.w	8003c80 <HAL_DMA_Init+0x2ec>
 8003a1c:	4a39      	ldr	r2, [pc, #228]	@ (8003b04 <HAL_DMA_Init+0x170>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	f000 812e 	beq.w	8003c80 <HAL_DMA_Init+0x2ec>
 8003a24:	3214      	adds	r2, #20
 8003a26:	4293      	cmp	r3, r2
 8003a28:	f000 812a 	beq.w	8003c80 <HAL_DMA_Init+0x2ec>
 8003a2c:	3214      	adds	r2, #20
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	f000 8126 	beq.w	8003c80 <HAL_DMA_Init+0x2ec>
 8003a34:	3214      	adds	r2, #20
 8003a36:	4293      	cmp	r3, r2
 8003a38:	f000 8122 	beq.w	8003c80 <HAL_DMA_Init+0x2ec>
 8003a3c:	3214      	adds	r2, #20
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	f000 811e 	beq.w	8003c80 <HAL_DMA_Init+0x2ec>
 8003a44:	3214      	adds	r2, #20
 8003a46:	4293      	cmp	r3, r2
 8003a48:	f000 811a 	beq.w	8003c80 <HAL_DMA_Init+0x2ec>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a4c:	2340      	movs	r3, #64	@ 0x40
 8003a4e:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003a50:	2303      	movs	r3, #3
 8003a52:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 8003a56:	2001      	movs	r0, #1
 8003a58:	e04a      	b.n	8003af0 <HAL_DMA_Init+0x15c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a5a:	2202      	movs	r2, #2
 8003a5c:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8003a60:	2200      	movs	r2, #0
 8003a62:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 8003a66:	bb79      	cbnz	r1, 8003ac8 <HAL_DMA_Init+0x134>
 8003a68:	4a27      	ldr	r2, [pc, #156]	@ (8003b08 <HAL_DMA_Init+0x174>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d02c      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003a6e:	3218      	adds	r2, #24
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d029      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003a74:	3218      	adds	r2, #24
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d026      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003a7a:	3218      	adds	r2, #24
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d023      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003a80:	3218      	adds	r2, #24
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d020      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003a86:	3218      	adds	r2, #24
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d01d      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003a8c:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d019      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003a94:	3218      	adds	r2, #24
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d016      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003a9a:	3218      	adds	r2, #24
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d013      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003aa0:	3218      	adds	r2, #24
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d010      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003aa6:	3218      	adds	r2, #24
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d00d      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003aac:	3218      	adds	r2, #24
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d00a      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003ab2:	3218      	adds	r2, #24
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d007      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003ab8:	3218      	adds	r2, #24
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d004      	beq.n	8003ac8 <HAL_DMA_Init+0x134>
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	f022 0201 	bic.w	r2, r2, #1
 8003ac4:	601a      	str	r2, [r3, #0]
 8003ac6:	e003      	b.n	8003ad0 <HAL_DMA_Init+0x13c>
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	f022 0201 	bic.w	r2, r2, #1
 8003ace:	601a      	str	r2, [r3, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003ad0:	6823      	ldr	r3, [r4, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	f012 0f01 	tst.w	r2, #1
 8003ad8:	d018      	beq.n	8003b0c <HAL_DMA_Init+0x178>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ada:	f7fe fd13 	bl	8002504 <HAL_GetTick>
 8003ade:	1b43      	subs	r3, r0, r5
 8003ae0:	2b05      	cmp	r3, #5
 8003ae2:	d9f5      	bls.n	8003ad0 <HAL_DMA_Init+0x13c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ae4:	2320      	movs	r3, #32
 8003ae6:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        return HAL_ERROR;
 8003aee:	2001      	movs	r0, #1
}
 8003af0:	bd70      	pop	{r4, r5, r6, pc}
 8003af2:	bf00      	nop
 8003af4:	40020010 	.word	0x40020010
 8003af8:	40020028 	.word	0x40020028
 8003afc:	58025408 	.word	0x58025408
 8003b00:	5802541c 	.word	0x5802541c
 8003b04:	58025430 	.word	0x58025430
 8003b08:	40020040 	.word	0x40020040
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003b0c:	681a      	ldr	r2, [r3, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b0e:	4981      	ldr	r1, [pc, #516]	@ (8003d14 <HAL_DMA_Init+0x380>)
 8003b10:	4011      	ands	r1, r2
    registerValue |=  hdma->Init.Direction           |
 8003b12:	68a2      	ldr	r2, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b14:	68e0      	ldr	r0, [r4, #12]
    registerValue |=  hdma->Init.Direction           |
 8003b16:	4302      	orrs	r2, r0
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b18:	6920      	ldr	r0, [r4, #16]
 8003b1a:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b1c:	6960      	ldr	r0, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b1e:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b20:	69a0      	ldr	r0, [r4, #24]
 8003b22:	4302      	orrs	r2, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8003b24:	69e0      	ldr	r0, [r4, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b26:	4302      	orrs	r2, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8003b28:	6a20      	ldr	r0, [r4, #32]
 8003b2a:	4302      	orrs	r2, r0
    registerValue |=  hdma->Init.Direction           |
 8003b2c:	430a      	orrs	r2, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b2e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003b30:	2904      	cmp	r1, #4
 8003b32:	f000 8090 	beq.w	8003c56 <HAL_DMA_Init+0x2c2>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003b36:	6861      	ldr	r1, [r4, #4]
 8003b38:	2952      	cmp	r1, #82	@ 0x52
 8003b3a:	f200 8096 	bhi.w	8003c6a <HAL_DMA_Init+0x2d6>
 8003b3e:	293f      	cmp	r1, #63	@ 0x3f
 8003b40:	f0c0 808e 	bcc.w	8003c60 <HAL_DMA_Init+0x2cc>
 8003b44:	393f      	subs	r1, #63	@ 0x3f
 8003b46:	4874      	ldr	r0, [pc, #464]	@ (8003d18 <HAL_DMA_Init+0x384>)
 8003b48:	fa20 f101 	lsr.w	r1, r0, r1
 8003b4c:	f011 0f01 	tst.w	r1, #1
 8003b50:	d001      	beq.n	8003b56 <HAL_DMA_Init+0x1c2>
        registerValue |= DMA_SxCR_TRBUFF;
 8003b52:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003b56:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003b58:	6826      	ldr	r6, [r4, #0]
 8003b5a:	6975      	ldr	r5, [r6, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003b5c:	f025 0507 	bic.w	r5, r5, #7
    registerValue |= hdma->Init.FIFOMode;
 8003b60:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003b62:	431d      	orrs	r5, r3
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b64:	2b04      	cmp	r3, #4
 8003b66:	d108      	bne.n	8003b7a <HAL_DMA_Init+0x1e6>
      registerValue |= hdma->Init.FIFOThreshold;
 8003b68:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003b6a:	431d      	orrs	r5, r3
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b6c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003b6e:	b123      	cbz	r3, 8003b7a <HAL_DMA_Init+0x1e6>
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b70:	4620      	mov	r0, r4
 8003b72:	f7ff fe31 	bl	80037d8 <DMA_CheckFifoParam>
 8003b76:	2800      	cmp	r0, #0
 8003b78:	d17c      	bne.n	8003c74 <HAL_DMA_Init+0x2e0>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003b7a:	6175      	str	r5, [r6, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b7c:	4620      	mov	r0, r4
 8003b7e:	f7ff fdd3 	bl	8003728 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003b82:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003b84:	f003 021f 	and.w	r2, r3, #31
 8003b88:	233f      	movs	r3, #63	@ 0x3f
 8003b8a:	4093      	lsls	r3, r2
 8003b8c:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b8e:	6823      	ldr	r3, [r4, #0]
 8003b90:	4962      	ldr	r1, [pc, #392]	@ (8003d1c <HAL_DMA_Init+0x388>)
 8003b92:	4a63      	ldr	r2, [pc, #396]	@ (8003d20 <HAL_DMA_Init+0x38c>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	bf18      	it	ne
 8003b98:	428b      	cmpne	r3, r1
 8003b9a:	d042      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003b9c:	3218      	adds	r2, #24
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d03f      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003ba2:	3218      	adds	r2, #24
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d03c      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003ba8:	3218      	adds	r2, #24
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d039      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003bae:	3218      	adds	r2, #24
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d036      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003bb4:	3218      	adds	r2, #24
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d033      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003bba:	3218      	adds	r2, #24
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d030      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003bc0:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d02c      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003bc8:	3218      	adds	r2, #24
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d029      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003bce:	3218      	adds	r2, #24
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d026      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003bd4:	3218      	adds	r2, #24
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d023      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003bda:	3218      	adds	r2, #24
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d020      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003be0:	3218      	adds	r2, #24
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d01d      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003be6:	3218      	adds	r2, #24
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d01a      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003bec:	3218      	adds	r2, #24
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d017      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003bf2:	4a4c      	ldr	r2, [pc, #304]	@ (8003d24 <HAL_DMA_Init+0x390>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d014      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003bf8:	3214      	adds	r2, #20
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d011      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003bfe:	3214      	adds	r2, #20
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d00e      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003c04:	3214      	adds	r2, #20
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d00b      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003c0a:	3214      	adds	r2, #20
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d008      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003c10:	3214      	adds	r2, #20
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d005      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003c16:	3214      	adds	r2, #20
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d002      	beq.n	8003c22 <HAL_DMA_Init+0x28e>
 8003c1c:	3214      	adds	r2, #20
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d113      	bne.n	8003c4a <HAL_DMA_Init+0x2b6>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003c22:	4620      	mov	r0, r4
 8003c24:	f7ff fe22 	bl	800386c <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003c28:	68a3      	ldr	r3, [r4, #8]
 8003c2a:	2b80      	cmp	r3, #128	@ 0x80
 8003c2c:	d063      	beq.n	8003cf6 <HAL_DMA_Init+0x362>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003c2e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003c30:	7922      	ldrb	r2, [r4, #4]
 8003c32:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c36:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8003c38:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003c3a:	6863      	ldr	r3, [r4, #4]
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	2b07      	cmp	r3, #7
 8003c40:	d95c      	bls.n	8003cfc <HAL_DMA_Init+0x368>
      hdma->DMAmuxRequestGen = 0U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	66e3      	str	r3, [r4, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003c46:	6723      	str	r3, [r4, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003c48:	6763      	str	r3, [r4, #116]	@ 0x74
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c4a:	2000      	movs	r0, #0
 8003c4c:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8003c54:	e74c      	b.n	8003af0 <HAL_DMA_Init+0x15c>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c56:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003c58:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8003c5a:	4301      	orrs	r1, r0
 8003c5c:	430a      	orrs	r2, r1
 8003c5e:	e76a      	b.n	8003b36 <HAL_DMA_Init+0x1a2>
 8003c60:	3929      	subs	r1, #41	@ 0x29
 8003c62:	2905      	cmp	r1, #5
 8003c64:	f63f af77 	bhi.w	8003b56 <HAL_DMA_Init+0x1c2>
 8003c68:	e773      	b.n	8003b52 <HAL_DMA_Init+0x1be>
 8003c6a:	3974      	subs	r1, #116	@ 0x74
 8003c6c:	2903      	cmp	r1, #3
 8003c6e:	f63f af72 	bhi.w	8003b56 <HAL_DMA_Init+0x1c2>
 8003c72:	e76e      	b.n	8003b52 <HAL_DMA_Init+0x1be>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c74:	2340      	movs	r3, #64	@ 0x40
 8003c76:	6563      	str	r3, [r4, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8003c78:	2001      	movs	r0, #1
 8003c7a:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
          return HAL_ERROR;
 8003c7e:	e737      	b.n	8003af0 <HAL_DMA_Init+0x15c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c80:	2202      	movs	r2, #2
 8003c82:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8003c86:	2200      	movs	r2, #0
 8003c88:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003c8c:	6819      	ldr	r1, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003c8e:	f36f 1110 	bfc	r1, #4, #13
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003c92:	68a2      	ldr	r2, [r4, #8]
 8003c94:	2a40      	cmp	r2, #64	@ 0x40
 8003c96:	d02c      	beq.n	8003cf2 <HAL_DMA_Init+0x35e>
 8003c98:	2a80      	cmp	r2, #128	@ 0x80
 8003c9a:	d027      	beq.n	8003cec <HAL_DMA_Init+0x358>
 8003c9c:	2200      	movs	r2, #0
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003c9e:	68e0      	ldr	r0, [r4, #12]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003ca0:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003ca4:	6920      	ldr	r0, [r4, #16]
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003ca6:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003caa:	6960      	ldr	r0, [r4, #20]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003cac:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003cb0:	69a0      	ldr	r0, [r4, #24]
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003cb2:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003cb6:	69e0      	ldr	r0, [r4, #28]
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003cb8:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003cbc:	6a20      	ldr	r0, [r4, #32]
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003cbe:	ea42 1210 	orr.w	r2, r2, r0, lsr #4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003cc2:	430a      	orrs	r2, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003cc4:	601a      	str	r2, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003cc6:	6822      	ldr	r2, [r4, #0]
 8003cc8:	4b17      	ldr	r3, [pc, #92]	@ (8003d28 <HAL_DMA_Init+0x394>)
 8003cca:	4413      	add	r3, r2
 8003ccc:	4a17      	ldr	r2, [pc, #92]	@ (8003d2c <HAL_DMA_Init+0x398>)
 8003cce:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd2:	091b      	lsrs	r3, r3, #4
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	65e3      	str	r3, [r4, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003cd8:	4620      	mov	r0, r4
 8003cda:	f7ff fd25 	bl	8003728 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003cde:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8003ce0:	f002 011f 	and.w	r1, r2, #31
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	408a      	lsls	r2, r1
 8003ce8:	6042      	str	r2, [r0, #4]
 8003cea:	e750      	b.n	8003b8e <HAL_DMA_Init+0x1fa>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003cec:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003cf0:	e7d5      	b.n	8003c9e <HAL_DMA_Init+0x30a>
 8003cf2:	2210      	movs	r2, #16
 8003cf4:	e7d3      	b.n	8003c9e <HAL_DMA_Init+0x30a>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	6063      	str	r3, [r4, #4]
 8003cfa:	e798      	b.n	8003c2e <HAL_DMA_Init+0x29a>
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003cfc:	4620      	mov	r0, r4
 8003cfe:	f7ff fe0b 	bl	8003918 <DMA_CalcDMAMUXRequestGenBaseAndMask>
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003d02:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8003d04:	2200      	movs	r2, #0
 8003d06:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d08:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8003d0a:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 8003d0c:	605a      	str	r2, [r3, #4]
 8003d0e:	e79c      	b.n	8003c4a <HAL_DMA_Init+0x2b6>
    return HAL_ERROR;
 8003d10:	2001      	movs	r0, #1
 8003d12:	e6ed      	b.n	8003af0 <HAL_DMA_Init+0x15c>
 8003d14:	fe10803f 	.word	0xfe10803f
 8003d18:	000f030f 	.word	0x000f030f
 8003d1c:	40020010 	.word	0x40020010
 8003d20:	40020028 	.word	0x40020028
 8003d24:	58025408 	.word	0x58025408
 8003d28:	a7fdabf8 	.word	0xa7fdabf8
 8003d2c:	cccccccd 	.word	0xcccccccd

08003d30 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8003d30:	2800      	cmp	r0, #0
 8003d32:	f000 813e 	beq.w	8003fb2 <HAL_DMA_Start_IT+0x282>
{
 8003d36:	b570      	push	{r4, r5, r6, lr}
 8003d38:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003d3a:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 8003d3e:	2801      	cmp	r0, #1
 8003d40:	f000 8139 	beq.w	8003fb6 <HAL_DMA_Start_IT+0x286>
 8003d44:	2001      	movs	r0, #1
 8003d46:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d4a:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
 8003d4e:	b2c0      	uxtb	r0, r0
 8003d50:	2801      	cmp	r0, #1
 8003d52:	d007      	beq.n	8003d64 <HAL_DMA_Start_IT+0x34>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003d54:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003d58:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    status = HAL_ERROR;
 8003d60:	2001      	movs	r0, #1
}
 8003d62:	bd70      	pop	{r4, r5, r6, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d64:	2002      	movs	r0, #2
 8003d66:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d6a:	2000      	movs	r0, #0
 8003d6c:	6560      	str	r0, [r4, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 8003d6e:	6820      	ldr	r0, [r4, #0]
 8003d70:	4e92      	ldr	r6, [pc, #584]	@ (8003fbc <HAL_DMA_Start_IT+0x28c>)
 8003d72:	4d93      	ldr	r5, [pc, #588]	@ (8003fc0 <HAL_DMA_Start_IT+0x290>)
 8003d74:	42a8      	cmp	r0, r5
 8003d76:	bf18      	it	ne
 8003d78:	42b0      	cmpne	r0, r6
 8003d7a:	d02f      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003d7c:	3518      	adds	r5, #24
 8003d7e:	42a8      	cmp	r0, r5
 8003d80:	d02c      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003d82:	3518      	adds	r5, #24
 8003d84:	42a8      	cmp	r0, r5
 8003d86:	d029      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003d88:	3518      	adds	r5, #24
 8003d8a:	42a8      	cmp	r0, r5
 8003d8c:	d026      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003d8e:	3518      	adds	r5, #24
 8003d90:	42a8      	cmp	r0, r5
 8003d92:	d023      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003d94:	3518      	adds	r5, #24
 8003d96:	42a8      	cmp	r0, r5
 8003d98:	d020      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003d9a:	3518      	adds	r5, #24
 8003d9c:	42a8      	cmp	r0, r5
 8003d9e:	d01d      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003da0:	f505 7556 	add.w	r5, r5, #856	@ 0x358
 8003da4:	42a8      	cmp	r0, r5
 8003da6:	d019      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003da8:	3518      	adds	r5, #24
 8003daa:	42a8      	cmp	r0, r5
 8003dac:	d016      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003dae:	3518      	adds	r5, #24
 8003db0:	42a8      	cmp	r0, r5
 8003db2:	d013      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003db4:	3518      	adds	r5, #24
 8003db6:	42a8      	cmp	r0, r5
 8003db8:	d010      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003dba:	3518      	adds	r5, #24
 8003dbc:	42a8      	cmp	r0, r5
 8003dbe:	d00d      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003dc0:	3518      	adds	r5, #24
 8003dc2:	42a8      	cmp	r0, r5
 8003dc4:	d00a      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003dc6:	3518      	adds	r5, #24
 8003dc8:	42a8      	cmp	r0, r5
 8003dca:	d007      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003dcc:	3518      	adds	r5, #24
 8003dce:	42a8      	cmp	r0, r5
 8003dd0:	d004      	beq.n	8003ddc <HAL_DMA_Start_IT+0xac>
 8003dd2:	6805      	ldr	r5, [r0, #0]
 8003dd4:	f025 0501 	bic.w	r5, r5, #1
 8003dd8:	6005      	str	r5, [r0, #0]
 8003dda:	e003      	b.n	8003de4 <HAL_DMA_Start_IT+0xb4>
 8003ddc:	6805      	ldr	r5, [r0, #0]
 8003dde:	f025 0501 	bic.w	r5, r5, #1
 8003de2:	6005      	str	r5, [r0, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003de4:	4620      	mov	r0, r4
 8003de6:	f7ff fbc5 	bl	8003574 <DMA_SetConfig>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003dea:	6823      	ldr	r3, [r4, #0]
 8003dec:	4973      	ldr	r1, [pc, #460]	@ (8003fbc <HAL_DMA_Start_IT+0x28c>)
 8003dee:	4a74      	ldr	r2, [pc, #464]	@ (8003fc0 <HAL_DMA_Start_IT+0x290>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	bf18      	it	ne
 8003df4:	428b      	cmpne	r3, r1
 8003df6:	d038      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003df8:	3218      	adds	r2, #24
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d035      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003dfe:	3218      	adds	r2, #24
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d032      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003e04:	3218      	adds	r2, #24
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d02f      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003e0a:	3218      	adds	r2, #24
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d02c      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003e10:	3218      	adds	r2, #24
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d029      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003e16:	3218      	adds	r2, #24
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d026      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003e1c:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d022      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003e24:	3218      	adds	r2, #24
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d01f      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003e2a:	3218      	adds	r2, #24
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d01c      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003e30:	3218      	adds	r2, #24
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d019      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003e36:	3218      	adds	r2, #24
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d016      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003e3c:	3218      	adds	r2, #24
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d013      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003e42:	3218      	adds	r2, #24
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d010      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
 8003e48:	3218      	adds	r2, #24
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d00d      	beq.n	8003e6a <HAL_DMA_Start_IT+0x13a>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	f022 020e 	bic.w	r2, r2, #14
 8003e54:	f042 020a 	orr.w	r2, r2, #10
 8003e58:	601a      	str	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8003e5a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003e5c:	b193      	cbz	r3, 8003e84 <HAL_DMA_Start_IT+0x154>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003e5e:	6822      	ldr	r2, [r4, #0]
 8003e60:	6813      	ldr	r3, [r2, #0]
 8003e62:	f043 0304 	orr.w	r3, r3, #4
 8003e66:	6013      	str	r3, [r2, #0]
 8003e68:	e00c      	b.n	8003e84 <HAL_DMA_Start_IT+0x154>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	f022 021e 	bic.w	r2, r2, #30
 8003e70:	f042 0216 	orr.w	r2, r2, #22
 8003e74:	601a      	str	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8003e76:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003e78:	b123      	cbz	r3, 8003e84 <HAL_DMA_Start_IT+0x154>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003e7a:	6822      	ldr	r2, [r4, #0]
 8003e7c:	6813      	ldr	r3, [r2, #0]
 8003e7e:	f043 0308 	orr.w	r3, r3, #8
 8003e82:	6013      	str	r3, [r2, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003e84:	6823      	ldr	r3, [r4, #0]
 8003e86:	494d      	ldr	r1, [pc, #308]	@ (8003fbc <HAL_DMA_Start_IT+0x28c>)
 8003e88:	4a4d      	ldr	r2, [pc, #308]	@ (8003fc0 <HAL_DMA_Start_IT+0x290>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	bf18      	it	ne
 8003e8e:	428b      	cmpne	r3, r1
 8003e90:	d042      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003e92:	3218      	adds	r2, #24
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d03f      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003e98:	3218      	adds	r2, #24
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d03c      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003e9e:	3218      	adds	r2, #24
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d039      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003ea4:	3218      	adds	r2, #24
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d036      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003eaa:	3218      	adds	r2, #24
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d033      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003eb0:	3218      	adds	r2, #24
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d030      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003eb6:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d02c      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003ebe:	3218      	adds	r2, #24
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d029      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003ec4:	3218      	adds	r2, #24
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d026      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003eca:	3218      	adds	r2, #24
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d023      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003ed0:	3218      	adds	r2, #24
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d020      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003ed6:	3218      	adds	r2, #24
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d01d      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003edc:	3218      	adds	r2, #24
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d01a      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003ee2:	3218      	adds	r2, #24
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d017      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003ee8:	4a36      	ldr	r2, [pc, #216]	@ (8003fc4 <HAL_DMA_Start_IT+0x294>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d014      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003eee:	3214      	adds	r2, #20
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d011      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003ef4:	3214      	adds	r2, #20
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d00e      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003efa:	3214      	adds	r2, #20
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d00b      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003f00:	3214      	adds	r2, #20
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d008      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003f06:	3214      	adds	r2, #20
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d005      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003f0c:	3214      	adds	r2, #20
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d002      	beq.n	8003f18 <HAL_DMA_Start_IT+0x1e8>
 8003f12:	3214      	adds	r2, #20
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d10e      	bne.n	8003f36 <HAL_DMA_Start_IT+0x206>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003f18:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 8003f20:	d003      	beq.n	8003f2a <HAL_DMA_Start_IT+0x1fa>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f28:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8003f2a:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8003f2c:	b11b      	cbz	r3, 8003f36 <HAL_DMA_Start_IT+0x206>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f34:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8003f36:	6823      	ldr	r3, [r4, #0]
 8003f38:	4920      	ldr	r1, [pc, #128]	@ (8003fbc <HAL_DMA_Start_IT+0x28c>)
 8003f3a:	4a21      	ldr	r2, [pc, #132]	@ (8003fc0 <HAL_DMA_Start_IT+0x290>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	bf18      	it	ne
 8003f40:	428b      	cmpne	r3, r1
 8003f42:	d030      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f44:	3218      	adds	r2, #24
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d02d      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f4a:	3218      	adds	r2, #24
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d02a      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f50:	3218      	adds	r2, #24
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d027      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f56:	3218      	adds	r2, #24
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d024      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f5c:	3218      	adds	r2, #24
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d021      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f62:	3218      	adds	r2, #24
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d01e      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f68:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d01a      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f70:	3218      	adds	r2, #24
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d017      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f76:	3218      	adds	r2, #24
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d014      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f7c:	3218      	adds	r2, #24
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d011      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f82:	3218      	adds	r2, #24
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d00e      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f88:	3218      	adds	r2, #24
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d00b      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f8e:	3218      	adds	r2, #24
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d008      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f94:	3218      	adds	r2, #24
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d005      	beq.n	8003fa6 <HAL_DMA_Start_IT+0x276>
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	f042 0201 	orr.w	r2, r2, #1
 8003fa0:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	e6dd      	b.n	8003d62 <HAL_DMA_Start_IT+0x32>
    __HAL_DMA_ENABLE(hdma);
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	f042 0201 	orr.w	r2, r2, #1
 8003fac:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003fae:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8003fb0:	e6d7      	b.n	8003d62 <HAL_DMA_Start_IT+0x32>
    return HAL_ERROR;
 8003fb2:	2001      	movs	r0, #1
}
 8003fb4:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8003fb6:	2002      	movs	r0, #2
 8003fb8:	e6d3      	b.n	8003d62 <HAL_DMA_Start_IT+0x32>
 8003fba:	bf00      	nop
 8003fbc:	40020010 	.word	0x40020010
 8003fc0:	40020028 	.word	0x40020028
 8003fc4:	58025408 	.word	0x58025408

08003fc8 <HAL_DMA_Abort>:
{
 8003fc8:	b570      	push	{r4, r5, r6, lr}
 8003fca:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003fcc:	f7fe fa9a 	bl	8002504 <HAL_GetTick>
  if(hdma == NULL)
 8003fd0:	2c00      	cmp	r4, #0
 8003fd2:	f000 8191 	beq.w	80042f8 <HAL_DMA_Abort+0x330>
 8003fd6:	4605      	mov	r5, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fd8:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d006      	beq.n	8003ff0 <HAL_DMA_Abort+0x28>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fe2:	2380      	movs	r3, #128	@ 0x80
 8003fe4:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8003fec:	2001      	movs	r0, #1
}
 8003fee:	bd70      	pop	{r4, r5, r6, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ff0:	6823      	ldr	r3, [r4, #0]
 8003ff2:	498c      	ldr	r1, [pc, #560]	@ (8004224 <HAL_DMA_Abort+0x25c>)
 8003ff4:	4a8c      	ldr	r2, [pc, #560]	@ (8004228 <HAL_DMA_Abort+0x260>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	bf18      	it	ne
 8003ffa:	428b      	cmpne	r3, r1
 8003ffc:	d030      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 8003ffe:	3218      	adds	r2, #24
 8004000:	4293      	cmp	r3, r2
 8004002:	d02d      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 8004004:	3218      	adds	r2, #24
 8004006:	4293      	cmp	r3, r2
 8004008:	d02a      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 800400a:	3218      	adds	r2, #24
 800400c:	4293      	cmp	r3, r2
 800400e:	d027      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 8004010:	3218      	adds	r2, #24
 8004012:	4293      	cmp	r3, r2
 8004014:	d024      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 8004016:	3218      	adds	r2, #24
 8004018:	4293      	cmp	r3, r2
 800401a:	d021      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 800401c:	3218      	adds	r2, #24
 800401e:	4293      	cmp	r3, r2
 8004020:	d01e      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 8004022:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004026:	4293      	cmp	r3, r2
 8004028:	d01a      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 800402a:	3218      	adds	r2, #24
 800402c:	4293      	cmp	r3, r2
 800402e:	d017      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 8004030:	3218      	adds	r2, #24
 8004032:	4293      	cmp	r3, r2
 8004034:	d014      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 8004036:	3218      	adds	r2, #24
 8004038:	4293      	cmp	r3, r2
 800403a:	d011      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 800403c:	3218      	adds	r2, #24
 800403e:	4293      	cmp	r3, r2
 8004040:	d00e      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 8004042:	3218      	adds	r2, #24
 8004044:	4293      	cmp	r3, r2
 8004046:	d00b      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 8004048:	3218      	adds	r2, #24
 800404a:	4293      	cmp	r3, r2
 800404c:	d008      	beq.n	8004060 <HAL_DMA_Abort+0x98>
 800404e:	3218      	adds	r2, #24
 8004050:	4293      	cmp	r3, r2
 8004052:	d005      	beq.n	8004060 <HAL_DMA_Abort+0x98>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	f022 020e 	bic.w	r2, r2, #14
 800405a:	601a      	str	r2, [r3, #0]
      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800405c:	6826      	ldr	r6, [r4, #0]
 800405e:	e009      	b.n	8004074 <HAL_DMA_Abort+0xac>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	f022 021e 	bic.w	r2, r2, #30
 8004066:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004068:	6822      	ldr	r2, [r4, #0]
 800406a:	6953      	ldr	r3, [r2, #20]
 800406c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004070:	6153      	str	r3, [r2, #20]
      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004072:	6826      	ldr	r6, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004074:	6823      	ldr	r3, [r4, #0]
 8004076:	496b      	ldr	r1, [pc, #428]	@ (8004224 <HAL_DMA_Abort+0x25c>)
 8004078:	4a6b      	ldr	r2, [pc, #428]	@ (8004228 <HAL_DMA_Abort+0x260>)
 800407a:	4293      	cmp	r3, r2
 800407c:	bf18      	it	ne
 800407e:	428b      	cmpne	r3, r1
 8004080:	d042      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 8004082:	3218      	adds	r2, #24
 8004084:	4293      	cmp	r3, r2
 8004086:	d03f      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 8004088:	3218      	adds	r2, #24
 800408a:	4293      	cmp	r3, r2
 800408c:	d03c      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 800408e:	3218      	adds	r2, #24
 8004090:	4293      	cmp	r3, r2
 8004092:	d039      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 8004094:	3218      	adds	r2, #24
 8004096:	4293      	cmp	r3, r2
 8004098:	d036      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 800409a:	3218      	adds	r2, #24
 800409c:	4293      	cmp	r3, r2
 800409e:	d033      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040a0:	3218      	adds	r2, #24
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d030      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040a6:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d02c      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040ae:	3218      	adds	r2, #24
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d029      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040b4:	3218      	adds	r2, #24
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d026      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040ba:	3218      	adds	r2, #24
 80040bc:	4293      	cmp	r3, r2
 80040be:	d023      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040c0:	3218      	adds	r2, #24
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d020      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040c6:	3218      	adds	r2, #24
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d01d      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040cc:	3218      	adds	r2, #24
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d01a      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040d2:	3218      	adds	r2, #24
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d017      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040d8:	4a54      	ldr	r2, [pc, #336]	@ (800422c <HAL_DMA_Abort+0x264>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d014      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040de:	3214      	adds	r2, #20
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d011      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040e4:	3214      	adds	r2, #20
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d00e      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040ea:	3214      	adds	r2, #20
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d00b      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040f0:	3214      	adds	r2, #20
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d008      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040f6:	3214      	adds	r2, #20
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d005      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 80040fc:	3214      	adds	r2, #20
 80040fe:	4293      	cmp	r3, r2
 8004100:	d002      	beq.n	8004108 <HAL_DMA_Abort+0x140>
 8004102:	3214      	adds	r2, #20
 8004104:	4293      	cmp	r3, r2
 8004106:	d104      	bne.n	8004112 <HAL_DMA_Abort+0x14a>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004108:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800410a:	6813      	ldr	r3, [r2, #0]
 800410c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004110:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004112:	6823      	ldr	r3, [r4, #0]
 8004114:	4943      	ldr	r1, [pc, #268]	@ (8004224 <HAL_DMA_Abort+0x25c>)
 8004116:	4a44      	ldr	r2, [pc, #272]	@ (8004228 <HAL_DMA_Abort+0x260>)
 8004118:	4293      	cmp	r3, r2
 800411a:	bf18      	it	ne
 800411c:	428b      	cmpne	r3, r1
 800411e:	d02f      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 8004120:	3218      	adds	r2, #24
 8004122:	4293      	cmp	r3, r2
 8004124:	d02c      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 8004126:	3218      	adds	r2, #24
 8004128:	4293      	cmp	r3, r2
 800412a:	d029      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 800412c:	3218      	adds	r2, #24
 800412e:	4293      	cmp	r3, r2
 8004130:	d026      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 8004132:	3218      	adds	r2, #24
 8004134:	4293      	cmp	r3, r2
 8004136:	d023      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 8004138:	3218      	adds	r2, #24
 800413a:	4293      	cmp	r3, r2
 800413c:	d020      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 800413e:	3218      	adds	r2, #24
 8004140:	4293      	cmp	r3, r2
 8004142:	d01d      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 8004144:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004148:	4293      	cmp	r3, r2
 800414a:	d019      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 800414c:	3218      	adds	r2, #24
 800414e:	4293      	cmp	r3, r2
 8004150:	d016      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 8004152:	3218      	adds	r2, #24
 8004154:	4293      	cmp	r3, r2
 8004156:	d013      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 8004158:	3218      	adds	r2, #24
 800415a:	4293      	cmp	r3, r2
 800415c:	d010      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 800415e:	3218      	adds	r2, #24
 8004160:	4293      	cmp	r3, r2
 8004162:	d00d      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 8004164:	3218      	adds	r2, #24
 8004166:	4293      	cmp	r3, r2
 8004168:	d00a      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 800416a:	3218      	adds	r2, #24
 800416c:	4293      	cmp	r3, r2
 800416e:	d007      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 8004170:	3218      	adds	r2, #24
 8004172:	4293      	cmp	r3, r2
 8004174:	d004      	beq.n	8004180 <HAL_DMA_Abort+0x1b8>
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	f022 0201 	bic.w	r2, r2, #1
 800417c:	601a      	str	r2, [r3, #0]
 800417e:	e003      	b.n	8004188 <HAL_DMA_Abort+0x1c0>
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	f022 0201 	bic.w	r2, r2, #1
 8004186:	601a      	str	r2, [r3, #0]
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004188:	6833      	ldr	r3, [r6, #0]
 800418a:	f013 0f01 	tst.w	r3, #1
 800418e:	d00e      	beq.n	80041ae <HAL_DMA_Abort+0x1e6>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004190:	f7fe f9b8 	bl	8002504 <HAL_GetTick>
 8004194:	1b43      	subs	r3, r0, r5
 8004196:	2b05      	cmp	r3, #5
 8004198:	d9f6      	bls.n	8004188 <HAL_DMA_Abort+0x1c0>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800419a:	2320      	movs	r3, #32
 800419c:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 800419e:	2303      	movs	r3, #3
 80041a0:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80041a4:	2300      	movs	r3, #0
 80041a6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        return HAL_ERROR;
 80041aa:	2001      	movs	r0, #1
 80041ac:	e71f      	b.n	8003fee <HAL_DMA_Abort+0x26>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80041ae:	6823      	ldr	r3, [r4, #0]
 80041b0:	491c      	ldr	r1, [pc, #112]	@ (8004224 <HAL_DMA_Abort+0x25c>)
 80041b2:	4a1d      	ldr	r2, [pc, #116]	@ (8004228 <HAL_DMA_Abort+0x260>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	bf18      	it	ne
 80041b8:	428b      	cmpne	r3, r1
 80041ba:	d039      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 80041bc:	3218      	adds	r2, #24
 80041be:	4293      	cmp	r3, r2
 80041c0:	d036      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 80041c2:	3218      	adds	r2, #24
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d033      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 80041c8:	3218      	adds	r2, #24
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d030      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 80041ce:	3218      	adds	r2, #24
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d02d      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 80041d4:	3218      	adds	r2, #24
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d02a      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 80041da:	3218      	adds	r2, #24
 80041dc:	4293      	cmp	r3, r2
 80041de:	d027      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 80041e0:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d023      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 80041e8:	3218      	adds	r2, #24
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d020      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 80041ee:	3218      	adds	r2, #24
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d01d      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 80041f4:	3218      	adds	r2, #24
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d01a      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 80041fa:	3218      	adds	r2, #24
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d017      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 8004200:	3218      	adds	r2, #24
 8004202:	4293      	cmp	r3, r2
 8004204:	d014      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 8004206:	3218      	adds	r2, #24
 8004208:	4293      	cmp	r3, r2
 800420a:	d011      	beq.n	8004230 <HAL_DMA_Abort+0x268>
 800420c:	3218      	adds	r2, #24
 800420e:	4293      	cmp	r3, r2
 8004210:	d00e      	beq.n	8004230 <HAL_DMA_Abort+0x268>
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004212:	6da1      	ldr	r1, [r4, #88]	@ 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004214:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004216:	f003 021f 	and.w	r2, r3, #31
 800421a:	2301      	movs	r3, #1
 800421c:	4093      	lsls	r3, r2
 800421e:	604b      	str	r3, [r1, #4]
 8004220:	e00d      	b.n	800423e <HAL_DMA_Abort+0x276>
 8004222:	bf00      	nop
 8004224:	40020010 	.word	0x40020010
 8004228:	40020028 	.word	0x40020028
 800422c:	58025408 	.word	0x58025408
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004230:	6da1      	ldr	r1, [r4, #88]	@ 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004232:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004234:	f003 021f 	and.w	r2, r3, #31
 8004238:	233f      	movs	r3, #63	@ 0x3f
 800423a:	4093      	lsls	r3, r2
 800423c:	608b      	str	r3, [r1, #8]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800423e:	6823      	ldr	r3, [r4, #0]
 8004240:	492e      	ldr	r1, [pc, #184]	@ (80042fc <HAL_DMA_Abort+0x334>)
 8004242:	4a2f      	ldr	r2, [pc, #188]	@ (8004300 <HAL_DMA_Abort+0x338>)
 8004244:	4293      	cmp	r3, r2
 8004246:	bf18      	it	ne
 8004248:	428b      	cmpne	r3, r1
 800424a:	d042      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 800424c:	3218      	adds	r2, #24
 800424e:	4293      	cmp	r3, r2
 8004250:	d03f      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 8004252:	3218      	adds	r2, #24
 8004254:	4293      	cmp	r3, r2
 8004256:	d03c      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 8004258:	3218      	adds	r2, #24
 800425a:	4293      	cmp	r3, r2
 800425c:	d039      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 800425e:	3218      	adds	r2, #24
 8004260:	4293      	cmp	r3, r2
 8004262:	d036      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 8004264:	3218      	adds	r2, #24
 8004266:	4293      	cmp	r3, r2
 8004268:	d033      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 800426a:	3218      	adds	r2, #24
 800426c:	4293      	cmp	r3, r2
 800426e:	d030      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 8004270:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004274:	4293      	cmp	r3, r2
 8004276:	d02c      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 8004278:	3218      	adds	r2, #24
 800427a:	4293      	cmp	r3, r2
 800427c:	d029      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 800427e:	3218      	adds	r2, #24
 8004280:	4293      	cmp	r3, r2
 8004282:	d026      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 8004284:	3218      	adds	r2, #24
 8004286:	4293      	cmp	r3, r2
 8004288:	d023      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 800428a:	3218      	adds	r2, #24
 800428c:	4293      	cmp	r3, r2
 800428e:	d020      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 8004290:	3218      	adds	r2, #24
 8004292:	4293      	cmp	r3, r2
 8004294:	d01d      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 8004296:	3218      	adds	r2, #24
 8004298:	4293      	cmp	r3, r2
 800429a:	d01a      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 800429c:	3218      	adds	r2, #24
 800429e:	4293      	cmp	r3, r2
 80042a0:	d017      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 80042a2:	4a18      	ldr	r2, [pc, #96]	@ (8004304 <HAL_DMA_Abort+0x33c>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d014      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 80042a8:	3214      	adds	r2, #20
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d011      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 80042ae:	3214      	adds	r2, #20
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d00e      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 80042b4:	3214      	adds	r2, #20
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d00b      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 80042ba:	3214      	adds	r2, #20
 80042bc:	4293      	cmp	r3, r2
 80042be:	d008      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 80042c0:	3214      	adds	r2, #20
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d005      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 80042c6:	3214      	adds	r2, #20
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d002      	beq.n	80042d2 <HAL_DMA_Abort+0x30a>
 80042cc:	3214      	adds	r2, #20
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d10b      	bne.n	80042ea <HAL_DMA_Abort+0x322>
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80042d4:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 80042d6:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80042d8:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80042da:	b133      	cbz	r3, 80042ea <HAL_DMA_Abort+0x322>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80042e2:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042e4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80042e6:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 80042e8:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80042ea:	2301      	movs	r3, #1
 80042ec:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80042f0:	2000      	movs	r0, #0
 80042f2:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  return HAL_OK;
 80042f6:	e67a      	b.n	8003fee <HAL_DMA_Abort+0x26>
    return HAL_ERROR;
 80042f8:	2001      	movs	r0, #1
 80042fa:	e678      	b.n	8003fee <HAL_DMA_Abort+0x26>
 80042fc:	40020010 	.word	0x40020010
 8004300:	40020028 	.word	0x40020028
 8004304:	58025408 	.word	0x58025408

08004308 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8004308:	2800      	cmp	r0, #0
 800430a:	f000 8128 	beq.w	800455e <HAL_DMA_Abort_IT+0x256>
{
 800430e:	b508      	push	{r3, lr}
 8004310:	4602      	mov	r2, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004312:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8004316:	b2db      	uxtb	r3, r3
 8004318:	2b02      	cmp	r3, #2
 800431a:	d003      	beq.n	8004324 <HAL_DMA_Abort_IT+0x1c>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800431c:	2380      	movs	r3, #128	@ 0x80
 800431e:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8004320:	2001      	movs	r0, #1
}
 8004322:	bd08      	pop	{r3, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004324:	6803      	ldr	r3, [r0, #0]
 8004326:	4890      	ldr	r0, [pc, #576]	@ (8004568 <HAL_DMA_Abort_IT+0x260>)
 8004328:	4990      	ldr	r1, [pc, #576]	@ (800456c <HAL_DMA_Abort_IT+0x264>)
 800432a:	428b      	cmp	r3, r1
 800432c:	bf18      	it	ne
 800432e:	4283      	cmpne	r3, r0
 8004330:	bf0c      	ite	eq
 8004332:	2001      	moveq	r0, #1
 8004334:	2000      	movne	r0, #0
 8004336:	d065      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 8004338:	3118      	adds	r1, #24
 800433a:	428b      	cmp	r3, r1
 800433c:	d062      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 800433e:	3118      	adds	r1, #24
 8004340:	428b      	cmp	r3, r1
 8004342:	d05f      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 8004344:	3118      	adds	r1, #24
 8004346:	428b      	cmp	r3, r1
 8004348:	d05c      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 800434a:	3118      	adds	r1, #24
 800434c:	428b      	cmp	r3, r1
 800434e:	d059      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 8004350:	3118      	adds	r1, #24
 8004352:	428b      	cmp	r3, r1
 8004354:	d056      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 8004356:	3118      	adds	r1, #24
 8004358:	428b      	cmp	r3, r1
 800435a:	d053      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 800435c:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8004360:	428b      	cmp	r3, r1
 8004362:	d04f      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 8004364:	3118      	adds	r1, #24
 8004366:	428b      	cmp	r3, r1
 8004368:	d04c      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 800436a:	3118      	adds	r1, #24
 800436c:	428b      	cmp	r3, r1
 800436e:	d049      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 8004370:	3118      	adds	r1, #24
 8004372:	428b      	cmp	r3, r1
 8004374:	d046      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 8004376:	3118      	adds	r1, #24
 8004378:	428b      	cmp	r3, r1
 800437a:	d043      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 800437c:	3118      	adds	r1, #24
 800437e:	428b      	cmp	r3, r1
 8004380:	d040      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 8004382:	3118      	adds	r1, #24
 8004384:	428b      	cmp	r3, r1
 8004386:	d03d      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
 8004388:	3118      	adds	r1, #24
 800438a:	428b      	cmp	r3, r1
 800438c:	d03a      	beq.n	8004404 <HAL_DMA_Abort_IT+0xfc>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800438e:	6819      	ldr	r1, [r3, #0]
 8004390:	f021 010e 	bic.w	r1, r1, #14
 8004394:	6019      	str	r1, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 8004396:	6813      	ldr	r3, [r2, #0]
 8004398:	4873      	ldr	r0, [pc, #460]	@ (8004568 <HAL_DMA_Abort_IT+0x260>)
 800439a:	4974      	ldr	r1, [pc, #464]	@ (800456c <HAL_DMA_Abort_IT+0x264>)
 800439c:	428b      	cmp	r3, r1
 800439e:	bf18      	it	ne
 80043a0:	4283      	cmpne	r3, r0
 80043a2:	d06a      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043a4:	4972      	ldr	r1, [pc, #456]	@ (8004570 <HAL_DMA_Abort_IT+0x268>)
 80043a6:	428b      	cmp	r3, r1
 80043a8:	d067      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043aa:	3118      	adds	r1, #24
 80043ac:	428b      	cmp	r3, r1
 80043ae:	d064      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043b0:	3118      	adds	r1, #24
 80043b2:	428b      	cmp	r3, r1
 80043b4:	d061      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043b6:	3118      	adds	r1, #24
 80043b8:	428b      	cmp	r3, r1
 80043ba:	d05e      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043bc:	3118      	adds	r1, #24
 80043be:	428b      	cmp	r3, r1
 80043c0:	d05b      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043c2:	3118      	adds	r1, #24
 80043c4:	428b      	cmp	r3, r1
 80043c6:	d058      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043c8:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 80043cc:	428b      	cmp	r3, r1
 80043ce:	d054      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043d0:	3118      	adds	r1, #24
 80043d2:	428b      	cmp	r3, r1
 80043d4:	d051      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043d6:	3118      	adds	r1, #24
 80043d8:	428b      	cmp	r3, r1
 80043da:	d04e      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043dc:	3118      	adds	r1, #24
 80043de:	428b      	cmp	r3, r1
 80043e0:	d04b      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043e2:	3118      	adds	r1, #24
 80043e4:	428b      	cmp	r3, r1
 80043e6:	d048      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043e8:	3118      	adds	r1, #24
 80043ea:	428b      	cmp	r3, r1
 80043ec:	d045      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043ee:	3118      	adds	r1, #24
 80043f0:	428b      	cmp	r3, r1
 80043f2:	d042      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043f4:	3118      	adds	r1, #24
 80043f6:	428b      	cmp	r3, r1
 80043f8:	d03f      	beq.n	800447a <HAL_DMA_Abort_IT+0x172>
 80043fa:	6819      	ldr	r1, [r3, #0]
 80043fc:	f021 0101 	bic.w	r1, r1, #1
 8004400:	6019      	str	r1, [r3, #0]
 8004402:	e03e      	b.n	8004482 <HAL_DMA_Abort_IT+0x17a>
      hdma->State = HAL_DMA_STATE_ABORT;
 8004404:	2104      	movs	r1, #4
 8004406:	f882 1035 	strb.w	r1, [r2, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 800440a:	bb80      	cbnz	r0, 800446e <HAL_DMA_Abort_IT+0x166>
 800440c:	4a58      	ldr	r2, [pc, #352]	@ (8004570 <HAL_DMA_Abort_IT+0x268>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d02d      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 8004412:	3218      	adds	r2, #24
 8004414:	4293      	cmp	r3, r2
 8004416:	d02a      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 8004418:	3218      	adds	r2, #24
 800441a:	4293      	cmp	r3, r2
 800441c:	d027      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 800441e:	3218      	adds	r2, #24
 8004420:	4293      	cmp	r3, r2
 8004422:	d024      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 8004424:	3218      	adds	r2, #24
 8004426:	4293      	cmp	r3, r2
 8004428:	d021      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 800442a:	3218      	adds	r2, #24
 800442c:	4293      	cmp	r3, r2
 800442e:	d01e      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 8004430:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004434:	4293      	cmp	r3, r2
 8004436:	d01a      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 8004438:	3218      	adds	r2, #24
 800443a:	4293      	cmp	r3, r2
 800443c:	d017      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 800443e:	3218      	adds	r2, #24
 8004440:	4293      	cmp	r3, r2
 8004442:	d014      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 8004444:	3218      	adds	r2, #24
 8004446:	4293      	cmp	r3, r2
 8004448:	d011      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 800444a:	3218      	adds	r2, #24
 800444c:	4293      	cmp	r3, r2
 800444e:	d00e      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 8004450:	3218      	adds	r2, #24
 8004452:	4293      	cmp	r3, r2
 8004454:	d00b      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 8004456:	3218      	adds	r2, #24
 8004458:	4293      	cmp	r3, r2
 800445a:	d008      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 800445c:	3218      	adds	r2, #24
 800445e:	4293      	cmp	r3, r2
 8004460:	d005      	beq.n	800446e <HAL_DMA_Abort_IT+0x166>
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	f022 0201 	bic.w	r2, r2, #1
 8004468:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800446a:	2000      	movs	r0, #0
 800446c:	e759      	b.n	8004322 <HAL_DMA_Abort_IT+0x1a>
      __HAL_DMA_DISABLE(hdma);
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	f022 0201 	bic.w	r2, r2, #1
 8004474:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004476:	2000      	movs	r0, #0
      __HAL_DMA_DISABLE(hdma);
 8004478:	e753      	b.n	8004322 <HAL_DMA_Abort_IT+0x1a>
      __HAL_DMA_DISABLE(hdma);
 800447a:	6819      	ldr	r1, [r3, #0]
 800447c:	f021 0101 	bic.w	r1, r1, #1
 8004480:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004482:	6813      	ldr	r3, [r2, #0]
 8004484:	4838      	ldr	r0, [pc, #224]	@ (8004568 <HAL_DMA_Abort_IT+0x260>)
 8004486:	4939      	ldr	r1, [pc, #228]	@ (800456c <HAL_DMA_Abort_IT+0x264>)
 8004488:	428b      	cmp	r3, r1
 800448a:	bf18      	it	ne
 800448c:	4283      	cmpne	r3, r0
 800448e:	d042      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 8004490:	3118      	adds	r1, #24
 8004492:	428b      	cmp	r3, r1
 8004494:	d03f      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 8004496:	3118      	adds	r1, #24
 8004498:	428b      	cmp	r3, r1
 800449a:	d03c      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 800449c:	3118      	adds	r1, #24
 800449e:	428b      	cmp	r3, r1
 80044a0:	d039      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044a2:	3118      	adds	r1, #24
 80044a4:	428b      	cmp	r3, r1
 80044a6:	d036      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044a8:	3118      	adds	r1, #24
 80044aa:	428b      	cmp	r3, r1
 80044ac:	d033      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044ae:	3118      	adds	r1, #24
 80044b0:	428b      	cmp	r3, r1
 80044b2:	d030      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044b4:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 80044b8:	428b      	cmp	r3, r1
 80044ba:	d02c      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044bc:	3118      	adds	r1, #24
 80044be:	428b      	cmp	r3, r1
 80044c0:	d029      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044c2:	3118      	adds	r1, #24
 80044c4:	428b      	cmp	r3, r1
 80044c6:	d026      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044c8:	3118      	adds	r1, #24
 80044ca:	428b      	cmp	r3, r1
 80044cc:	d023      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044ce:	3118      	adds	r1, #24
 80044d0:	428b      	cmp	r3, r1
 80044d2:	d020      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044d4:	3118      	adds	r1, #24
 80044d6:	428b      	cmp	r3, r1
 80044d8:	d01d      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044da:	3118      	adds	r1, #24
 80044dc:	428b      	cmp	r3, r1
 80044de:	d01a      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044e0:	3118      	adds	r1, #24
 80044e2:	428b      	cmp	r3, r1
 80044e4:	d017      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044e6:	4923      	ldr	r1, [pc, #140]	@ (8004574 <HAL_DMA_Abort_IT+0x26c>)
 80044e8:	428b      	cmp	r3, r1
 80044ea:	d014      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044ec:	3114      	adds	r1, #20
 80044ee:	428b      	cmp	r3, r1
 80044f0:	d011      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044f2:	3114      	adds	r1, #20
 80044f4:	428b      	cmp	r3, r1
 80044f6:	d00e      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044f8:	3114      	adds	r1, #20
 80044fa:	428b      	cmp	r3, r1
 80044fc:	d00b      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 80044fe:	3114      	adds	r1, #20
 8004500:	428b      	cmp	r3, r1
 8004502:	d008      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 8004504:	3114      	adds	r1, #20
 8004506:	428b      	cmp	r3, r1
 8004508:	d005      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 800450a:	3114      	adds	r1, #20
 800450c:	428b      	cmp	r3, r1
 800450e:	d002      	beq.n	8004516 <HAL_DMA_Abort_IT+0x20e>
 8004510:	3114      	adds	r1, #20
 8004512:	428b      	cmp	r3, r1
 8004514:	d117      	bne.n	8004546 <HAL_DMA_Abort_IT+0x23e>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004516:	6e11      	ldr	r1, [r2, #96]	@ 0x60
 8004518:	680b      	ldr	r3, [r1, #0]
 800451a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800451e:	600b      	str	r3, [r1, #0]
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004520:	6d90      	ldr	r0, [r2, #88]	@ 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004522:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8004524:	f003 011f 	and.w	r1, r3, #31
 8004528:	2301      	movs	r3, #1
 800452a:	408b      	lsls	r3, r1
 800452c:	6043      	str	r3, [r0, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800452e:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 8004530:	6e91      	ldr	r1, [r2, #104]	@ 0x68
 8004532:	6059      	str	r1, [r3, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8004534:	6ed3      	ldr	r3, [r2, #108]	@ 0x6c
 8004536:	b133      	cbz	r3, 8004546 <HAL_DMA_Abort_IT+0x23e>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004538:	6819      	ldr	r1, [r3, #0]
 800453a:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 800453e:	6019      	str	r1, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004540:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8004542:	6f51      	ldr	r1, [r2, #116]	@ 0x74
 8004544:	6059      	str	r1, [r3, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8004546:	2301      	movs	r3, #1
 8004548:	f882 3035 	strb.w	r3, [r2, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 800454c:	2300      	movs	r3, #0
 800454e:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
      if(hdma->XferAbortCallback != NULL)
 8004552:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8004554:	b12b      	cbz	r3, 8004562 <HAL_DMA_Abort_IT+0x25a>
        hdma->XferAbortCallback(hdma);
 8004556:	4610      	mov	r0, r2
 8004558:	4798      	blx	r3
  return HAL_OK;
 800455a:	2000      	movs	r0, #0
 800455c:	e6e1      	b.n	8004322 <HAL_DMA_Abort_IT+0x1a>
    return HAL_ERROR;
 800455e:	2001      	movs	r0, #1
}
 8004560:	4770      	bx	lr
  return HAL_OK;
 8004562:	2000      	movs	r0, #0
 8004564:	e6dd      	b.n	8004322 <HAL_DMA_Abort_IT+0x1a>
 8004566:	bf00      	nop
 8004568:	40020010 	.word	0x40020010
 800456c:	40020028 	.word	0x40020028
 8004570:	40020040 	.word	0x40020040
 8004574:	58025408 	.word	0x58025408

08004578 <HAL_DMA_IRQHandler>:
{
 8004578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800457a:	b083      	sub	sp, #12
 800457c:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 800457e:	2300      	movs	r3, #0
 8004580:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004582:	4b7d      	ldr	r3, [pc, #500]	@ (8004778 <HAL_DMA_IRQHandler+0x200>)
 8004584:	681d      	ldr	r5, [r3, #0]
 8004586:	4b7d      	ldr	r3, [pc, #500]	@ (800477c <HAL_DMA_IRQHandler+0x204>)
 8004588:	fba3 3505 	umull	r3, r5, r3, r5
 800458c:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800458e:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  tmpisr_dma  = regs_dma->ISR;
 8004590:	683e      	ldr	r6, [r7, #0]
  tmpisr_bdma = regs_bdma->ISR;
 8004592:	f8d7 c000 	ldr.w	ip, [r7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004596:	6803      	ldr	r3, [r0, #0]
 8004598:	4979      	ldr	r1, [pc, #484]	@ (8004780 <HAL_DMA_IRQHandler+0x208>)
 800459a:	487a      	ldr	r0, [pc, #488]	@ (8004784 <HAL_DMA_IRQHandler+0x20c>)
 800459c:	4283      	cmp	r3, r0
 800459e:	bf18      	it	ne
 80045a0:	428b      	cmpne	r3, r1
 80045a2:	bf0c      	ite	eq
 80045a4:	2001      	moveq	r0, #1
 80045a6:	2000      	movne	r0, #0
 80045a8:	d061      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045aa:	4a77      	ldr	r2, [pc, #476]	@ (8004788 <HAL_DMA_IRQHandler+0x210>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d05e      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045b0:	3218      	adds	r2, #24
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d05b      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045b6:	3218      	adds	r2, #24
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d058      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045bc:	3218      	adds	r2, #24
 80045be:	4293      	cmp	r3, r2
 80045c0:	d055      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045c2:	3218      	adds	r2, #24
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d052      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045c8:	3218      	adds	r2, #24
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d04f      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045ce:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d04b      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045d6:	3218      	adds	r2, #24
 80045d8:	4293      	cmp	r3, r2
 80045da:	d048      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045dc:	3218      	adds	r2, #24
 80045de:	4293      	cmp	r3, r2
 80045e0:	d045      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045e2:	3218      	adds	r2, #24
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d042      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045e8:	3218      	adds	r2, #24
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d03f      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045ee:	3218      	adds	r2, #24
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d03c      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045f4:	3218      	adds	r2, #24
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d039      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
 80045fa:	3218      	adds	r2, #24
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d036      	beq.n	800466e <HAL_DMA_IRQHandler+0xf6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004600:	4962      	ldr	r1, [pc, #392]	@ (800478c <HAL_DMA_IRQHandler+0x214>)
 8004602:	4a63      	ldr	r2, [pc, #396]	@ (8004790 <HAL_DMA_IRQHandler+0x218>)
 8004604:	4293      	cmp	r3, r2
 8004606:	bf18      	it	ne
 8004608:	428b      	cmpne	r3, r1
 800460a:	d012      	beq.n	8004632 <HAL_DMA_IRQHandler+0xba>
 800460c:	4a61      	ldr	r2, [pc, #388]	@ (8004794 <HAL_DMA_IRQHandler+0x21c>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d00f      	beq.n	8004632 <HAL_DMA_IRQHandler+0xba>
 8004612:	3214      	adds	r2, #20
 8004614:	4293      	cmp	r3, r2
 8004616:	d00c      	beq.n	8004632 <HAL_DMA_IRQHandler+0xba>
 8004618:	3214      	adds	r2, #20
 800461a:	4293      	cmp	r3, r2
 800461c:	d009      	beq.n	8004632 <HAL_DMA_IRQHandler+0xba>
 800461e:	3214      	adds	r2, #20
 8004620:	4293      	cmp	r3, r2
 8004622:	d006      	beq.n	8004632 <HAL_DMA_IRQHandler+0xba>
 8004624:	3214      	adds	r2, #20
 8004626:	4293      	cmp	r3, r2
 8004628:	d003      	beq.n	8004632 <HAL_DMA_IRQHandler+0xba>
 800462a:	3214      	adds	r2, #20
 800462c:	4293      	cmp	r3, r2
 800462e:	f040 8261 	bne.w	8004af4 <HAL_DMA_IRQHandler+0x57c>
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004632:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004634:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8004636:	f001 011f 	and.w	r1, r1, #31
 800463a:	2004      	movs	r0, #4
 800463c:	4088      	lsls	r0, r1
 800463e:	ea10 0f0c 	tst.w	r0, ip
 8004642:	f000 82a7 	beq.w	8004b94 <HAL_DMA_IRQHandler+0x61c>
 8004646:	f012 0f04 	tst.w	r2, #4
 800464a:	f000 82a3 	beq.w	8004b94 <HAL_DMA_IRQHandler+0x61c>
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800464e:	6078      	str	r0, [r7, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004650:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8004654:	f000 825a 	beq.w	8004b0c <HAL_DMA_IRQHandler+0x594>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004658:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 800465c:	f040 8250 	bne.w	8004b00 <HAL_DMA_IRQHandler+0x588>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004660:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8004662:	2b00      	cmp	r3, #0
 8004664:	f000 8246 	beq.w	8004af4 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferM1HalfCpltCallback(hdma);
 8004668:	4620      	mov	r0, r4
 800466a:	4798      	blx	r3
 800466c:	e242      	b.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800466e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8004670:	f002 011f 	and.w	r1, r2, #31
 8004674:	2208      	movs	r2, #8
 8004676:	408a      	lsls	r2, r1
 8004678:	4232      	tst	r2, r6
 800467a:	d041      	beq.n	8004700 <HAL_DMA_IRQHandler+0x188>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800467c:	bb70      	cbnz	r0, 80046dc <HAL_DMA_IRQHandler+0x164>
 800467e:	4a42      	ldr	r2, [pc, #264]	@ (8004788 <HAL_DMA_IRQHandler+0x210>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d02b      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 8004684:	3218      	adds	r2, #24
 8004686:	4293      	cmp	r3, r2
 8004688:	d028      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 800468a:	3218      	adds	r2, #24
 800468c:	4293      	cmp	r3, r2
 800468e:	d025      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 8004690:	3218      	adds	r2, #24
 8004692:	4293      	cmp	r3, r2
 8004694:	d022      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 8004696:	3218      	adds	r2, #24
 8004698:	4293      	cmp	r3, r2
 800469a:	d01f      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 800469c:	3218      	adds	r2, #24
 800469e:	4293      	cmp	r3, r2
 80046a0:	d01c      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 80046a2:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d018      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 80046aa:	3218      	adds	r2, #24
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d015      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 80046b0:	3218      	adds	r2, #24
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d012      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 80046b6:	3218      	adds	r2, #24
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d00f      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 80046bc:	3218      	adds	r2, #24
 80046be:	4293      	cmp	r3, r2
 80046c0:	d00c      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 80046c2:	3218      	adds	r2, #24
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d009      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 80046c8:	3218      	adds	r2, #24
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d006      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 80046ce:	3218      	adds	r2, #24
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d003      	beq.n	80046dc <HAL_DMA_IRQHandler+0x164>
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 80046da:	e002      	b.n	80046e2 <HAL_DMA_IRQHandler+0x16a>
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	f3c2 0280 	ubfx	r2, r2, #2, #1
 80046e2:	b16a      	cbz	r2, 8004700 <HAL_DMA_IRQHandler+0x188>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	f022 0204 	bic.w	r2, r2, #4
 80046ea:	601a      	str	r2, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80046ec:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80046ee:	f003 021f 	and.w	r2, r3, #31
 80046f2:	2308      	movs	r3, #8
 80046f4:	4093      	lsls	r3, r2
 80046f6:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80046f8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80046fa:	f043 0301 	orr.w	r3, r3, #1
 80046fe:	6563      	str	r3, [r4, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004700:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8004702:	f002 021f 	and.w	r2, r2, #31
 8004706:	fa26 f302 	lsr.w	r3, r6, r2
 800470a:	f013 0f01 	tst.w	r3, #1
 800470e:	d047      	beq.n	80047a0 <HAL_DMA_IRQHandler+0x228>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004710:	6823      	ldr	r3, [r4, #0]
 8004712:	481b      	ldr	r0, [pc, #108]	@ (8004780 <HAL_DMA_IRQHandler+0x208>)
 8004714:	491b      	ldr	r1, [pc, #108]	@ (8004784 <HAL_DMA_IRQHandler+0x20c>)
 8004716:	428b      	cmp	r3, r1
 8004718:	bf18      	it	ne
 800471a:	4283      	cmpne	r3, r0
 800471c:	d03c      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 800471e:	3118      	adds	r1, #24
 8004720:	428b      	cmp	r3, r1
 8004722:	d039      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 8004724:	3118      	adds	r1, #24
 8004726:	428b      	cmp	r3, r1
 8004728:	d036      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 800472a:	3118      	adds	r1, #24
 800472c:	428b      	cmp	r3, r1
 800472e:	d033      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 8004730:	3118      	adds	r1, #24
 8004732:	428b      	cmp	r3, r1
 8004734:	d030      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 8004736:	3118      	adds	r1, #24
 8004738:	428b      	cmp	r3, r1
 800473a:	d02d      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 800473c:	3118      	adds	r1, #24
 800473e:	428b      	cmp	r3, r1
 8004740:	d02a      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 8004742:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8004746:	428b      	cmp	r3, r1
 8004748:	d026      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 800474a:	3118      	adds	r1, #24
 800474c:	428b      	cmp	r3, r1
 800474e:	d023      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 8004750:	3118      	adds	r1, #24
 8004752:	428b      	cmp	r3, r1
 8004754:	d020      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 8004756:	3118      	adds	r1, #24
 8004758:	428b      	cmp	r3, r1
 800475a:	d01d      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 800475c:	3118      	adds	r1, #24
 800475e:	428b      	cmp	r3, r1
 8004760:	d01a      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 8004762:	3118      	adds	r1, #24
 8004764:	428b      	cmp	r3, r1
 8004766:	d017      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 8004768:	3118      	adds	r1, #24
 800476a:	428b      	cmp	r3, r1
 800476c:	d014      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 800476e:	3118      	adds	r1, #24
 8004770:	428b      	cmp	r3, r1
 8004772:	d011      	beq.n	8004798 <HAL_DMA_IRQHandler+0x220>
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	e013      	b.n	80047a0 <HAL_DMA_IRQHandler+0x228>
 8004778:	24000004 	.word	0x24000004
 800477c:	1b4e81b5 	.word	0x1b4e81b5
 8004780:	40020010 	.word	0x40020010
 8004784:	40020028 	.word	0x40020028
 8004788:	40020040 	.word	0x40020040
 800478c:	58025408 	.word	0x58025408
 8004790:	5802541c 	.word	0x5802541c
 8004794:	58025430 	.word	0x58025430
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800479e:	d13b      	bne.n	8004818 <HAL_DMA_IRQHandler+0x2a0>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80047a0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80047a2:	f003 031f 	and.w	r3, r3, #31
 80047a6:	2204      	movs	r2, #4
 80047a8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ac:	4233      	tst	r3, r6
 80047ae:	d03f      	beq.n	8004830 <HAL_DMA_IRQHandler+0x2b8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80047b0:	6822      	ldr	r2, [r4, #0]
 80047b2:	4896      	ldr	r0, [pc, #600]	@ (8004a0c <HAL_DMA_IRQHandler+0x494>)
 80047b4:	4996      	ldr	r1, [pc, #600]	@ (8004a10 <HAL_DMA_IRQHandler+0x498>)
 80047b6:	428a      	cmp	r2, r1
 80047b8:	bf18      	it	ne
 80047ba:	4282      	cmpne	r2, r0
 80047bc:	d034      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 80047be:	3118      	adds	r1, #24
 80047c0:	428a      	cmp	r2, r1
 80047c2:	d031      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 80047c4:	3118      	adds	r1, #24
 80047c6:	428a      	cmp	r2, r1
 80047c8:	d02e      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 80047ca:	3118      	adds	r1, #24
 80047cc:	428a      	cmp	r2, r1
 80047ce:	d02b      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 80047d0:	3118      	adds	r1, #24
 80047d2:	428a      	cmp	r2, r1
 80047d4:	d028      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 80047d6:	3118      	adds	r1, #24
 80047d8:	428a      	cmp	r2, r1
 80047da:	d025      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 80047dc:	3118      	adds	r1, #24
 80047de:	428a      	cmp	r2, r1
 80047e0:	d022      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 80047e2:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 80047e6:	428a      	cmp	r2, r1
 80047e8:	d01e      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 80047ea:	3118      	adds	r1, #24
 80047ec:	428a      	cmp	r2, r1
 80047ee:	d01b      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 80047f0:	3118      	adds	r1, #24
 80047f2:	428a      	cmp	r2, r1
 80047f4:	d018      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 80047f6:	3118      	adds	r1, #24
 80047f8:	428a      	cmp	r2, r1
 80047fa:	d015      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 80047fc:	3118      	adds	r1, #24
 80047fe:	428a      	cmp	r2, r1
 8004800:	d012      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 8004802:	3118      	adds	r1, #24
 8004804:	428a      	cmp	r2, r1
 8004806:	d00f      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 8004808:	3118      	adds	r1, #24
 800480a:	428a      	cmp	r2, r1
 800480c:	d00c      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 800480e:	3118      	adds	r1, #24
 8004810:	428a      	cmp	r2, r1
 8004812:	d009      	beq.n	8004828 <HAL_DMA_IRQHandler+0x2b0>
 8004814:	6813      	ldr	r3, [r2, #0]
 8004816:	e00b      	b.n	8004830 <HAL_DMA_IRQHandler+0x2b8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004818:	2301      	movs	r3, #1
 800481a:	4093      	lsls	r3, r2
 800481c:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800481e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004820:	f043 0302 	orr.w	r3, r3, #2
 8004824:	6563      	str	r3, [r4, #84]	@ 0x54
 8004826:	e7bb      	b.n	80047a0 <HAL_DMA_IRQHandler+0x228>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004828:	6812      	ldr	r2, [r2, #0]
 800482a:	f012 0f02 	tst.w	r2, #2
 800482e:	d13d      	bne.n	80048ac <HAL_DMA_IRQHandler+0x334>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004830:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004832:	f003 031f 	and.w	r3, r3, #31
 8004836:	2210      	movs	r2, #16
 8004838:	fa02 f303 	lsl.w	r3, r2, r3
 800483c:	4233      	tst	r3, r6
 800483e:	d05f      	beq.n	8004900 <HAL_DMA_IRQHandler+0x388>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004840:	6822      	ldr	r2, [r4, #0]
 8004842:	4872      	ldr	r0, [pc, #456]	@ (8004a0c <HAL_DMA_IRQHandler+0x494>)
 8004844:	4972      	ldr	r1, [pc, #456]	@ (8004a10 <HAL_DMA_IRQHandler+0x498>)
 8004846:	428a      	cmp	r2, r1
 8004848:	bf18      	it	ne
 800484a:	4282      	cmpne	r2, r0
 800484c:	d034      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 800484e:	3118      	adds	r1, #24
 8004850:	428a      	cmp	r2, r1
 8004852:	d031      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 8004854:	3118      	adds	r1, #24
 8004856:	428a      	cmp	r2, r1
 8004858:	d02e      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 800485a:	3118      	adds	r1, #24
 800485c:	428a      	cmp	r2, r1
 800485e:	d02b      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 8004860:	3118      	adds	r1, #24
 8004862:	428a      	cmp	r2, r1
 8004864:	d028      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 8004866:	3118      	adds	r1, #24
 8004868:	428a      	cmp	r2, r1
 800486a:	d025      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 800486c:	3118      	adds	r1, #24
 800486e:	428a      	cmp	r2, r1
 8004870:	d022      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 8004872:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8004876:	428a      	cmp	r2, r1
 8004878:	d01e      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 800487a:	3118      	adds	r1, #24
 800487c:	428a      	cmp	r2, r1
 800487e:	d01b      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 8004880:	3118      	adds	r1, #24
 8004882:	428a      	cmp	r2, r1
 8004884:	d018      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 8004886:	3118      	adds	r1, #24
 8004888:	428a      	cmp	r2, r1
 800488a:	d015      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 800488c:	3118      	adds	r1, #24
 800488e:	428a      	cmp	r2, r1
 8004890:	d012      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 8004892:	3118      	adds	r1, #24
 8004894:	428a      	cmp	r2, r1
 8004896:	d00f      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 8004898:	3118      	adds	r1, #24
 800489a:	428a      	cmp	r2, r1
 800489c:	d00c      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 800489e:	3118      	adds	r1, #24
 80048a0:	428a      	cmp	r2, r1
 80048a2:	d009      	beq.n	80048b8 <HAL_DMA_IRQHandler+0x340>
 80048a4:	6812      	ldr	r2, [r2, #0]
 80048a6:	f3c2 0280 	ubfx	r2, r2, #2, #1
 80048aa:	e008      	b.n	80048be <HAL_DMA_IRQHandler+0x346>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80048ac:	60bb      	str	r3, [r7, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80048ae:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80048b0:	f043 0304 	orr.w	r3, r3, #4
 80048b4:	6563      	str	r3, [r4, #84]	@ 0x54
 80048b6:	e7bb      	b.n	8004830 <HAL_DMA_IRQHandler+0x2b8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80048b8:	6812      	ldr	r2, [r2, #0]
 80048ba:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 80048be:	b1fa      	cbz	r2, 8004900 <HAL_DMA_IRQHandler+0x388>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80048c0:	60bb      	str	r3, [r7, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80048c2:	6823      	ldr	r3, [r4, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 80048ca:	d00d      	beq.n	80048e8 <HAL_DMA_IRQHandler+0x370>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80048d2:	d104      	bne.n	80048de <HAL_DMA_IRQHandler+0x366>
            if(hdma->XferHalfCpltCallback != NULL)
 80048d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80048d6:	b19b      	cbz	r3, 8004900 <HAL_DMA_IRQHandler+0x388>
              hdma->XferHalfCpltCallback(hdma);
 80048d8:	4620      	mov	r0, r4
 80048da:	4798      	blx	r3
 80048dc:	e010      	b.n	8004900 <HAL_DMA_IRQHandler+0x388>
            if(hdma->XferM1HalfCpltCallback != NULL)
 80048de:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80048e0:	b173      	cbz	r3, 8004900 <HAL_DMA_IRQHandler+0x388>
              hdma->XferM1HalfCpltCallback(hdma);
 80048e2:	4620      	mov	r0, r4
 80048e4:	4798      	blx	r3
 80048e6:	e00b      	b.n	8004900 <HAL_DMA_IRQHandler+0x388>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80048ee:	d103      	bne.n	80048f8 <HAL_DMA_IRQHandler+0x380>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	f022 0208 	bic.w	r2, r2, #8
 80048f6:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 80048f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80048fa:	b10b      	cbz	r3, 8004900 <HAL_DMA_IRQHandler+0x388>
            hdma->XferHalfCpltCallback(hdma);
 80048fc:	4620      	mov	r0, r4
 80048fe:	4798      	blx	r3
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004900:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004902:	f003 031f 	and.w	r3, r3, #31
 8004906:	2220      	movs	r2, #32
 8004908:	fa02 f303 	lsl.w	r3, r2, r3
 800490c:	4233      	tst	r3, r6
 800490e:	f000 8093 	beq.w	8004a38 <HAL_DMA_IRQHandler+0x4c0>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004912:	6822      	ldr	r2, [r4, #0]
 8004914:	483d      	ldr	r0, [pc, #244]	@ (8004a0c <HAL_DMA_IRQHandler+0x494>)
 8004916:	493e      	ldr	r1, [pc, #248]	@ (8004a10 <HAL_DMA_IRQHandler+0x498>)
 8004918:	428a      	cmp	r2, r1
 800491a:	bf18      	it	ne
 800491c:	4282      	cmpne	r2, r0
 800491e:	d02e      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 8004920:	3118      	adds	r1, #24
 8004922:	428a      	cmp	r2, r1
 8004924:	d02b      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 8004926:	3118      	adds	r1, #24
 8004928:	428a      	cmp	r2, r1
 800492a:	d028      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 800492c:	3118      	adds	r1, #24
 800492e:	428a      	cmp	r2, r1
 8004930:	d025      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 8004932:	3118      	adds	r1, #24
 8004934:	428a      	cmp	r2, r1
 8004936:	d022      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 8004938:	3118      	adds	r1, #24
 800493a:	428a      	cmp	r2, r1
 800493c:	d01f      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 800493e:	3118      	adds	r1, #24
 8004940:	428a      	cmp	r2, r1
 8004942:	d01c      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 8004944:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 8004948:	428a      	cmp	r2, r1
 800494a:	d018      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 800494c:	3118      	adds	r1, #24
 800494e:	428a      	cmp	r2, r1
 8004950:	d015      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 8004952:	3118      	adds	r1, #24
 8004954:	428a      	cmp	r2, r1
 8004956:	d012      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 8004958:	3118      	adds	r1, #24
 800495a:	428a      	cmp	r2, r1
 800495c:	d00f      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 800495e:	3118      	adds	r1, #24
 8004960:	428a      	cmp	r2, r1
 8004962:	d00c      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 8004964:	3118      	adds	r1, #24
 8004966:	428a      	cmp	r2, r1
 8004968:	d009      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 800496a:	3118      	adds	r1, #24
 800496c:	428a      	cmp	r2, r1
 800496e:	d006      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 8004970:	3118      	adds	r1, #24
 8004972:	428a      	cmp	r2, r1
 8004974:	d003      	beq.n	800497e <HAL_DMA_IRQHandler+0x406>
 8004976:	6812      	ldr	r2, [r2, #0]
 8004978:	f3c2 0240 	ubfx	r2, r2, #1, #1
 800497c:	e002      	b.n	8004984 <HAL_DMA_IRQHandler+0x40c>
 800497e:	6812      	ldr	r2, [r2, #0]
 8004980:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8004984:	2a00      	cmp	r2, #0
 8004986:	d057      	beq.n	8004a38 <HAL_DMA_IRQHandler+0x4c0>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004988:	60bb      	str	r3, [r7, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 800498a:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 800498e:	b2db      	uxtb	r3, r3
 8004990:	2b04      	cmp	r3, #4
 8004992:	d00e      	beq.n	80049b2 <HAL_DMA_IRQHandler+0x43a>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004994:	6823      	ldr	r3, [r4, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 800499c:	d03a      	beq.n	8004a14 <HAL_DMA_IRQHandler+0x49c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80049a4:	d12d      	bne.n	8004a02 <HAL_DMA_IRQHandler+0x48a>
            if(hdma->XferM1CpltCallback != NULL)
 80049a6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d045      	beq.n	8004a38 <HAL_DMA_IRQHandler+0x4c0>
              hdma->XferM1CpltCallback(hdma);
 80049ac:	4620      	mov	r0, r4
 80049ae:	4798      	blx	r3
 80049b0:	e042      	b.n	8004a38 <HAL_DMA_IRQHandler+0x4c0>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049b2:	6822      	ldr	r2, [r4, #0]
 80049b4:	6813      	ldr	r3, [r2, #0]
 80049b6:	f023 0316 	bic.w	r3, r3, #22
 80049ba:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80049bc:	6822      	ldr	r2, [r4, #0]
 80049be:	6953      	ldr	r3, [r2, #20]
 80049c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049c4:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049c6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80049c8:	b1bb      	cbz	r3, 80049fa <HAL_DMA_IRQHandler+0x482>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80049ca:	6822      	ldr	r2, [r4, #0]
 80049cc:	6813      	ldr	r3, [r2, #0]
 80049ce:	f023 0308 	bic.w	r3, r3, #8
 80049d2:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80049d4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80049d6:	f003 021f 	and.w	r2, r3, #31
 80049da:	233f      	movs	r3, #63	@ 0x3f
 80049dc:	4093      	lsls	r3, r2
 80049de:	60bb      	str	r3, [r7, #8]
          hdma->State = HAL_DMA_STATE_READY;
 80049e0:	2301      	movs	r3, #1
 80049e2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 80049e6:	2300      	movs	r3, #0
 80049e8:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 80049ec:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f000 8080 	beq.w	8004af4 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferAbortCallback(hdma);
 80049f4:	4620      	mov	r0, r4
 80049f6:	4798      	blx	r3
          return;
 80049f8:	e07c      	b.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049fa:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1e4      	bne.n	80049ca <HAL_DMA_IRQHandler+0x452>
 8004a00:	e7e8      	b.n	80049d4 <HAL_DMA_IRQHandler+0x45c>
            if(hdma->XferCpltCallback != NULL)
 8004a02:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004a04:	b1c3      	cbz	r3, 8004a38 <HAL_DMA_IRQHandler+0x4c0>
              hdma->XferCpltCallback(hdma);
 8004a06:	4620      	mov	r0, r4
 8004a08:	4798      	blx	r3
 8004a0a:	e015      	b.n	8004a38 <HAL_DMA_IRQHandler+0x4c0>
 8004a0c:	40020010 	.word	0x40020010
 8004a10:	40020028 	.word	0x40020028
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004a1a:	d109      	bne.n	8004a30 <HAL_DMA_IRQHandler+0x4b8>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	f022 0210 	bic.w	r2, r2, #16
 8004a22:	601a      	str	r2, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8004a24:	2301      	movs	r3, #1
 8004a26:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
          if(hdma->XferCpltCallback != NULL)
 8004a30:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004a32:	b10b      	cbz	r3, 8004a38 <HAL_DMA_IRQHandler+0x4c0>
            hdma->XferCpltCallback(hdma);
 8004a34:	4620      	mov	r0, r4
 8004a36:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004a38:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d05a      	beq.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8004a3e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004a40:	f013 0f01 	tst.w	r3, #1
 8004a44:	d052      	beq.n	8004aec <HAL_DMA_IRQHandler+0x574>
        hdma->State = HAL_DMA_STATE_ABORT;
 8004a46:	2304      	movs	r3, #4
 8004a48:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_DMA_DISABLE(hdma);
 8004a4c:	6823      	ldr	r3, [r4, #0]
 8004a4e:	4996      	ldr	r1, [pc, #600]	@ (8004ca8 <HAL_DMA_IRQHandler+0x730>)
 8004a50:	4a96      	ldr	r2, [pc, #600]	@ (8004cac <HAL_DMA_IRQHandler+0x734>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	bf18      	it	ne
 8004a56:	428b      	cmpne	r3, r1
 8004a58:	d02f      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004a5a:	3218      	adds	r2, #24
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d02c      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004a60:	3218      	adds	r2, #24
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d029      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004a66:	3218      	adds	r2, #24
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d026      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004a6c:	3218      	adds	r2, #24
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d023      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004a72:	3218      	adds	r2, #24
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d020      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004a78:	3218      	adds	r2, #24
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d01d      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004a7e:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d019      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004a86:	3218      	adds	r2, #24
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d016      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004a8c:	3218      	adds	r2, #24
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d013      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004a92:	3218      	adds	r2, #24
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d010      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004a98:	3218      	adds	r2, #24
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d00d      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004a9e:	3218      	adds	r2, #24
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d00a      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004aa4:	3218      	adds	r2, #24
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d007      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004aaa:	3218      	adds	r2, #24
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d004      	beq.n	8004aba <HAL_DMA_IRQHandler+0x542>
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	f022 0201 	bic.w	r2, r2, #1
 8004ab6:	601a      	str	r2, [r3, #0]
 8004ab8:	e003      	b.n	8004ac2 <HAL_DMA_IRQHandler+0x54a>
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	f022 0201 	bic.w	r2, r2, #1
 8004ac0:	601a      	str	r2, [r3, #0]
          if (++count > timeout)
 8004ac2:	9b01      	ldr	r3, [sp, #4]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	9301      	str	r3, [sp, #4]
 8004ac8:	42ab      	cmp	r3, r5
 8004aca:	d804      	bhi.n	8004ad6 <HAL_DMA_IRQHandler+0x55e>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004acc:	6823      	ldr	r3, [r4, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f013 0f01 	tst.w	r3, #1
 8004ad4:	d1f5      	bne.n	8004ac2 <HAL_DMA_IRQHandler+0x54a>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004ad6:	6823      	ldr	r3, [r4, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f013 0f01 	tst.w	r3, #1
 8004ade:	d00b      	beq.n	8004af8 <HAL_DMA_IRQHandler+0x580>
          hdma->State = HAL_DMA_STATE_ERROR;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 8004aec:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8004aee:	b10b      	cbz	r3, 8004af4 <HAL_DMA_IRQHandler+0x57c>
        hdma->XferErrorCallback(hdma);
 8004af0:	4620      	mov	r0, r4
 8004af2:	4798      	blx	r3
}
 8004af4:	b003      	add	sp, #12
 8004af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
          hdma->State = HAL_DMA_STATE_READY;
 8004af8:	2301      	movs	r3, #1
 8004afa:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
 8004afe:	e7f2      	b.n	8004ae6 <HAL_DMA_IRQHandler+0x56e>
          if(hdma->XferHalfCpltCallback != NULL)
 8004b00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d0f6      	beq.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferHalfCpltCallback(hdma);
 8004b06:	4620      	mov	r0, r4
 8004b08:	4798      	blx	r3
 8004b0a:	e7f3      	b.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004b0c:	f012 0f20 	tst.w	r2, #32
 8004b10:	d13a      	bne.n	8004b88 <HAL_DMA_IRQHandler+0x610>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b12:	6823      	ldr	r3, [r4, #0]
 8004b14:	4964      	ldr	r1, [pc, #400]	@ (8004ca8 <HAL_DMA_IRQHandler+0x730>)
 8004b16:	4a65      	ldr	r2, [pc, #404]	@ (8004cac <HAL_DMA_IRQHandler+0x734>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	bf18      	it	ne
 8004b1c:	428b      	cmpne	r3, r1
 8004b1e:	d02f      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b20:	3218      	adds	r2, #24
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d02c      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b26:	3218      	adds	r2, #24
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d029      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b2c:	3218      	adds	r2, #24
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d026      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b32:	3218      	adds	r2, #24
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d023      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b38:	3218      	adds	r2, #24
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d020      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b3e:	3218      	adds	r2, #24
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d01d      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b44:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d019      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b4c:	3218      	adds	r2, #24
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d016      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b52:	3218      	adds	r2, #24
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d013      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b58:	3218      	adds	r2, #24
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d010      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b5e:	3218      	adds	r2, #24
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d00d      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b64:	3218      	adds	r2, #24
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d00a      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b6a:	3218      	adds	r2, #24
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d007      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b70:	3218      	adds	r2, #24
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d004      	beq.n	8004b80 <HAL_DMA_IRQHandler+0x608>
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	f022 0204 	bic.w	r2, r2, #4
 8004b7c:	601a      	str	r2, [r3, #0]
 8004b7e:	e003      	b.n	8004b88 <HAL_DMA_IRQHandler+0x610>
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	f022 0208 	bic.w	r2, r2, #8
 8004b86:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8004b88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d0b2      	beq.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
          hdma->XferHalfCpltCallback(hdma);
 8004b8e:	4620      	mov	r0, r4
 8004b90:	4798      	blx	r3
 8004b92:	e7af      	b.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004b94:	2002      	movs	r0, #2
 8004b96:	4088      	lsls	r0, r1
 8004b98:	ea10 0f0c 	tst.w	r0, ip
 8004b9c:	d060      	beq.n	8004c60 <HAL_DMA_IRQHandler+0x6e8>
 8004b9e:	f012 0f02 	tst.w	r2, #2
 8004ba2:	d05d      	beq.n	8004c60 <HAL_DMA_IRQHandler+0x6e8>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004ba4:	6078      	str	r0, [r7, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ba6:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8004baa:	d00e      	beq.n	8004bca <HAL_DMA_IRQHandler+0x652>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004bac:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 8004bb0:	d105      	bne.n	8004bbe <HAL_DMA_IRQHandler+0x646>
          if(hdma->XferM1CpltCallback != NULL)
 8004bb2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d09d      	beq.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferM1CpltCallback(hdma);
 8004bb8:	4620      	mov	r0, r4
 8004bba:	4798      	blx	r3
 8004bbc:	e79a      	b.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
          if(hdma->XferCpltCallback != NULL)
 8004bbe:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d097      	beq.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
            hdma->XferCpltCallback(hdma);
 8004bc4:	4620      	mov	r0, r4
 8004bc6:	4798      	blx	r3
 8004bc8:	e794      	b.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004bca:	f012 0f20 	tst.w	r2, #32
 8004bce:	d140      	bne.n	8004c52 <HAL_DMA_IRQHandler+0x6da>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004bd0:	6823      	ldr	r3, [r4, #0]
 8004bd2:	4935      	ldr	r1, [pc, #212]	@ (8004ca8 <HAL_DMA_IRQHandler+0x730>)
 8004bd4:	4a35      	ldr	r2, [pc, #212]	@ (8004cac <HAL_DMA_IRQHandler+0x734>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	bf18      	it	ne
 8004bda:	428b      	cmpne	r3, r1
 8004bdc:	d02f      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004bde:	3218      	adds	r2, #24
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d02c      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004be4:	3218      	adds	r2, #24
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d029      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004bea:	3218      	adds	r2, #24
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d026      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004bf0:	3218      	adds	r2, #24
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d023      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004bf6:	3218      	adds	r2, #24
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d020      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004bfc:	3218      	adds	r2, #24
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d01d      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004c02:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d019      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004c0a:	3218      	adds	r2, #24
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d016      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004c10:	3218      	adds	r2, #24
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d013      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004c16:	3218      	adds	r2, #24
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d010      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004c1c:	3218      	adds	r2, #24
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d00d      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004c22:	3218      	adds	r2, #24
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d00a      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004c28:	3218      	adds	r2, #24
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d007      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004c2e:	3218      	adds	r2, #24
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d004      	beq.n	8004c3e <HAL_DMA_IRQHandler+0x6c6>
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	f022 020a 	bic.w	r2, r2, #10
 8004c3a:	601a      	str	r2, [r3, #0]
 8004c3c:	e003      	b.n	8004c46 <HAL_DMA_IRQHandler+0x6ce>
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	f022 0214 	bic.w	r2, r2, #20
 8004c44:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8004c46:	2301      	movs	r3, #1
 8004c48:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8004c52:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	f43f af4d 	beq.w	8004af4 <HAL_DMA_IRQHandler+0x57c>
          hdma->XferCpltCallback(hdma);
 8004c5a:	4620      	mov	r0, r4
 8004c5c:	4798      	blx	r3
 8004c5e:	e749      	b.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004c60:	2008      	movs	r0, #8
 8004c62:	fa00 f101 	lsl.w	r1, r0, r1
 8004c66:	ea11 0f0c 	tst.w	r1, ip
 8004c6a:	f43f af43 	beq.w	8004af4 <HAL_DMA_IRQHandler+0x57c>
 8004c6e:	f012 0f08 	tst.w	r2, #8
 8004c72:	f43f af3f 	beq.w	8004af4 <HAL_DMA_IRQHandler+0x57c>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	f022 020e 	bic.w	r2, r2, #14
 8004c7c:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004c7e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004c80:	f003 031f 	and.w	r3, r3, #31
 8004c84:	2201      	movs	r2, #1
 8004c86:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8a:	607b      	str	r3, [r7, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004c8c:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_READY;
 8004c8e:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8004c92:	2300      	movs	r3, #0
 8004c94:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
      if (hdma->XferErrorCallback != NULL)
 8004c98:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	f43f af2a 	beq.w	8004af4 <HAL_DMA_IRQHandler+0x57c>
        hdma->XferErrorCallback(hdma);
 8004ca0:	4620      	mov	r0, r4
 8004ca2:	4798      	blx	r3
  }
 8004ca4:	e726      	b.n	8004af4 <HAL_DMA_IRQHandler+0x57c>
 8004ca6:	bf00      	nop
 8004ca8:	40020010 	.word	0x40020010
 8004cac:	40020028 	.word	0x40020028

08004cb0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004cb0:	b430      	push	{r4, r5}
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8004cb2:	6b41      	ldr	r1, [r0, #52]	@ 0x34

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8004cb4:	6804      	ldr	r4, [r0, #0]
 8004cb6:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8004cba:	4a6f      	ldr	r2, [pc, #444]	@ (8004e78 <FDCAN_CalcultateRamBlockAddresses+0x1c8>)
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8004cc2:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8004cc6:	6804      	ldr	r4, [r0, #0]
 8004cc8:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8004ccc:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8004cd0:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8004cd2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8004cd6:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8004cda:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8004cdc:	440b      	add	r3, r1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8004cde:	6804      	ldr	r4, [r0, #0]
 8004ce0:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8004ce4:	4011      	ands	r1, r2
 8004ce6:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8004cea:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8004cee:	6804      	ldr	r4, [r0, #0]
 8004cf0:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8004cf4:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8004cf8:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8004cfa:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8004cfe:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8004d02:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8004d04:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8004d08:	6804      	ldr	r4, [r0, #0]
 8004d0a:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8004d0e:	4011      	ands	r1, r2
 8004d10:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8004d14:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8004d18:	6804      	ldr	r4, [r0, #0]
 8004d1a:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8004d1e:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8004d22:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8004d24:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8004d28:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8004d2c:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8004d2e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8004d30:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8004d34:	6804      	ldr	r4, [r0, #0]
 8004d36:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8004d3a:	4011      	ands	r1, r2
 8004d3c:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8004d40:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8004d44:	6804      	ldr	r4, [r0, #0]
 8004d46:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8004d4a:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8004d4e:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 8004d50:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8004d54:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8004d58:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004d5a:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8004d5c:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004d60:	6804      	ldr	r4, [r0, #0]
 8004d62:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8004d66:	4011      	ands	r1, r2
 8004d68:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8004d6c:	f8c4 10ac 	str.w	r1, [r4, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8004d70:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8004d72:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8004d74:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004d78:	6804      	ldr	r4, [r0, #0]
 8004d7a:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8004d7e:	4011      	ands	r1, r2
 8004d80:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8004d84:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8004d88:	6804      	ldr	r4, [r0, #0]
 8004d8a:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8004d8e:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
 8004d92:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8004d94:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8004d98:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8004d9c:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8004d9e:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8004da2:	6804      	ldr	r4, [r0, #0]
 8004da4:	f8d4 10c0 	ldr.w	r1, [r4, #192]	@ 0xc0
 8004da8:	400a      	ands	r2, r1
 8004daa:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
 8004dae:	f8c4 30c0 	str.w	r3, [r4, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8004db2:	6802      	ldr	r2, [r0, #0]
 8004db4:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8004db8:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8004dbc:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 8004dbe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004dc2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004dc6:	6802      	ldr	r2, [r0, #0]
 8004dc8:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8004dcc:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8004dd0:	6e01      	ldr	r1, [r0, #96]	@ 0x60
 8004dd2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004dd6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004dda:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8004ddc:	4a27      	ldr	r2, [pc, #156]	@ (8004e7c <FDCAN_CalcultateRamBlockAddresses+0x1cc>)
 8004dde:	441a      	add	r2, r3
 8004de0:	0092      	lsls	r2, r2, #2
 8004de2:	66c2      	str	r2, [r0, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8004de4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8004de6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004dea:	6703      	str	r3, [r0, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8004dec:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8004dee:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8004df2:	6743      	str	r3, [r0, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8004df4:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8004df6:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8004df8:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004dfc:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8004e00:	6783      	str	r3, [r0, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8004e02:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004e04:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8004e06:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004e0a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8004e0e:	67c3      	str	r3, [r0, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8004e10:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8004e12:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8004e14:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004e18:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8004e1c:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8004e20:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8004e22:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8004e26:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8004e2a:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8004e2c:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 8004e2e:	fb01 fc04 	mul.w	ip, r1, r4
 8004e32:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 8004e36:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8004e3a:	6e04      	ldr	r4, [r0, #96]	@ 0x60
 8004e3c:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004e40:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8004e44:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8004e48:	490d      	ldr	r1, [pc, #52]	@ (8004e80 <FDCAN_CalcultateRamBlockAddresses+0x1d0>)
 8004e4a:	428b      	cmp	r3, r1
 8004e4c:	d90d      	bls.n	8004e6a <FDCAN_CalcultateRamBlockAddresses+0x1ba>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004e4e:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8004e52:	f043 0320 	orr.w	r3, r3, #32
 8004e56:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98

    return HAL_ERROR;
 8004e60:	2001      	movs	r0, #1
 8004e62:	e007      	b.n	8004e74 <FDCAN_CalcultateRamBlockAddresses+0x1c4>
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004e64:	2300      	movs	r3, #0
 8004e66:	f842 3b04 	str.w	r3, [r2], #4
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004e6a:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d8f8      	bhi.n	8004e64 <FDCAN_CalcultateRamBlockAddresses+0x1b4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004e72:	2000      	movs	r0, #0
}
 8004e74:	bc30      	pop	{r4, r5}
 8004e76:	4770      	bx	lr
 8004e78:	ffff0003 	.word	0xffff0003
 8004e7c:	10002b00 	.word	0x10002b00
 8004e80:	4000d3fc 	.word	0x4000d3fc

08004e84 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8004e84:	b570      	push	{r4, r5, r6, lr}
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8004e86:	684c      	ldr	r4, [r1, #4]
 8004e88:	b9fc      	cbnz	r4, 8004eca <FDCAN_CopyMessageToRAM+0x46>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004e8a:	690d      	ldr	r5, [r1, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8004e8c:	688c      	ldr	r4, [r1, #8]
                   FDCAN_STANDARD_ID |
 8004e8e:	4325      	orrs	r5, r4
                   (pTxHeader->Identifier << 18U));
 8004e90:	680c      	ldr	r4, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004e92:	ea45 4584 	orr.w	r5, r5, r4, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004e96:	6a0e      	ldr	r6, [r1, #32]
                 pTxHeader->TxEventFifoControl |
 8004e98:	69cc      	ldr	r4, [r1, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004e9a:	ea44 6406 	orr.w	r4, r4, r6, lsl #24
                 pTxHeader->FDFormat |
 8004e9e:	698e      	ldr	r6, [r1, #24]
                 pTxHeader->TxEventFifoControl |
 8004ea0:	4334      	orrs	r4, r6
                 pTxHeader->BitRateSwitch |
 8004ea2:	694e      	ldr	r6, [r1, #20]
                 pTxHeader->FDFormat |
 8004ea4:	4334      	orrs	r4, r6
                 (pTxHeader->DataLength << 16U));
 8004ea6:	68ce      	ldr	r6, [r1, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004ea8:	ea44 4406 	orr.w	r4, r4, r6, lsl #16

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8004eac:	f8d0 6084 	ldr.w	r6, [r0, #132]	@ 0x84
 8004eb0:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8004eb2:	fb00 f303 	mul.w	r3, r0, r3
 8004eb6:	eb06 0e83 	add.w	lr, r6, r3, lsl #2

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004eba:	f846 5023 	str.w	r5, [r6, r3, lsl #2]
  TxAddress++;
  *TxAddress = TxElementW2;
 8004ebe:	f8ce 4004 	str.w	r4, [lr, #4]
  TxAddress++;
 8004ec2:	f10e 0e08 	add.w	lr, lr, #8

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004ec6:	2000      	movs	r0, #0
 8004ec8:	e019      	b.n	8004efe <FDCAN_CopyMessageToRAM+0x7a>
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004eca:	690c      	ldr	r4, [r1, #16]
                   pTxHeader->TxFrameType |
 8004ecc:	688d      	ldr	r5, [r1, #8]
                   FDCAN_EXTENDED_ID |
 8004ece:	4325      	orrs	r5, r4
                   pTxHeader->Identifier);
 8004ed0:	680c      	ldr	r4, [r1, #0]
                   pTxHeader->TxFrameType |
 8004ed2:	4325      	orrs	r5, r4
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004ed4:	f045 4580 	orr.w	r5, r5, #1073741824	@ 0x40000000
 8004ed8:	e7dd      	b.n	8004e96 <FDCAN_CopyMessageToRAM+0x12>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004eda:	eb02 0c00 	add.w	ip, r2, r0
 8004ede:	f89c 4003 	ldrb.w	r4, [ip, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004ee2:	f89c 3002 	ldrb.w	r3, [ip, #2]
 8004ee6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004ee8:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004eec:	f89c 4001 	ldrb.w	r4, [ip, #1]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004ef0:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
                  (uint32_t)pTxData[ByteCounter]);
 8004ef4:	5c14      	ldrb	r4, [r2, r0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004ef6:	4323      	orrs	r3, r4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004ef8:	f84e 3b04 	str.w	r3, [lr], #4
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004efc:	3004      	adds	r0, #4
 8004efe:	68cb      	ldr	r3, [r1, #12]
 8004f00:	4c02      	ldr	r4, [pc, #8]	@ (8004f0c <FDCAN_CopyMessageToRAM+0x88>)
 8004f02:	5ce3      	ldrb	r3, [r4, r3]
 8004f04:	4283      	cmp	r3, r0
 8004f06:	d8e8      	bhi.n	8004eda <FDCAN_CopyMessageToRAM+0x56>
    TxAddress++;
  }
}
 8004f08:	bd70      	pop	{r4, r5, r6, pc}
 8004f0a:	bf00      	nop
 8004f0c:	08016ff0 	.word	0x08016ff0

08004f10 <HAL_FDCAN_Init>:
{
 8004f10:	b530      	push	{r4, r5, lr}
 8004f12:	b095      	sub	sp, #84	@ 0x54
 8004f14:	4604      	mov	r4, r0
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004f16:	224c      	movs	r2, #76	@ 0x4c
 8004f18:	49a0      	ldr	r1, [pc, #640]	@ (800519c <HAL_FDCAN_Init+0x28c>)
 8004f1a:	a801      	add	r0, sp, #4
 8004f1c:	f00f f9c3 	bl	80142a6 <memcpy>
  if (hfdcan == NULL)
 8004f20:	2c00      	cmp	r4, #0
 8004f22:	f000 8138 	beq.w	8005196 <HAL_FDCAN_Init+0x286>
  if (hfdcan->Instance == FDCAN1)
 8004f26:	6823      	ldr	r3, [r4, #0]
 8004f28:	4a9d      	ldr	r2, [pc, #628]	@ (80051a0 <HAL_FDCAN_Init+0x290>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d020      	beq.n	8004f70 <HAL_FDCAN_Init+0x60>
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004f2e:	f894 3098 	ldrb.w	r3, [r4, #152]	@ 0x98
 8004f32:	b30b      	cbz	r3, 8004f78 <HAL_FDCAN_Init+0x68>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004f34:	6822      	ldr	r2, [r4, #0]
 8004f36:	6993      	ldr	r3, [r2, #24]
 8004f38:	f023 0310 	bic.w	r3, r3, #16
 8004f3c:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 8004f3e:	f7fd fae1 	bl	8002504 <HAL_GetTick>
 8004f42:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004f44:	6823      	ldr	r3, [r4, #0]
 8004f46:	699a      	ldr	r2, [r3, #24]
 8004f48:	f012 0f08 	tst.w	r2, #8
 8004f4c:	d01a      	beq.n	8004f84 <HAL_FDCAN_Init+0x74>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004f4e:	f7fd fad9 	bl	8002504 <HAL_GetTick>
 8004f52:	1b43      	subs	r3, r0, r5
 8004f54:	2b0a      	cmp	r3, #10
 8004f56:	d9f5      	bls.n	8004f44 <HAL_FDCAN_Init+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004f58:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8004f5c:	f043 0301 	orr.w	r3, r3, #1
 8004f60:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004f64:	2303      	movs	r3, #3
 8004f66:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8004f6a:	2001      	movs	r0, #1
}
 8004f6c:	b015      	add	sp, #84	@ 0x54
 8004f6e:	bd30      	pop	{r4, r5, pc}
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004f70:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004f74:	6063      	str	r3, [r4, #4]
 8004f76:	e7da      	b.n	8004f2e <HAL_FDCAN_Init+0x1e>
    hfdcan->Lock = HAL_UNLOCKED;
 8004f78:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
    HAL_FDCAN_MspInit(hfdcan);
 8004f7c:	4620      	mov	r0, r4
 8004f7e:	f7fb fce1 	bl	8000944 <HAL_FDCAN_MspInit>
 8004f82:	e7d7      	b.n	8004f34 <HAL_FDCAN_Init+0x24>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004f84:	699a      	ldr	r2, [r3, #24]
 8004f86:	f042 0201 	orr.w	r2, r2, #1
 8004f8a:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8004f8c:	f7fd faba 	bl	8002504 <HAL_GetTick>
 8004f90:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004f92:	6823      	ldr	r3, [r4, #0]
 8004f94:	699a      	ldr	r2, [r3, #24]
 8004f96:	f012 0f01 	tst.w	r2, #1
 8004f9a:	d10f      	bne.n	8004fbc <HAL_FDCAN_Init+0xac>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004f9c:	f7fd fab2 	bl	8002504 <HAL_GetTick>
 8004fa0:	1b40      	subs	r0, r0, r5
 8004fa2:	280a      	cmp	r0, #10
 8004fa4:	d9f5      	bls.n	8004f92 <HAL_FDCAN_Init+0x82>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004fa6:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8004faa:	f043 0301 	orr.w	r3, r3, #1
 8004fae:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8004fb8:	2001      	movs	r0, #1
 8004fba:	e7d7      	b.n	8004f6c <HAL_FDCAN_Init+0x5c>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004fbc:	699a      	ldr	r2, [r3, #24]
 8004fbe:	f042 0202 	orr.w	r2, r2, #2
 8004fc2:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004fc4:	7c23      	ldrb	r3, [r4, #16]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d040      	beq.n	800504c <HAL_FDCAN_Init+0x13c>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004fca:	6822      	ldr	r2, [r4, #0]
 8004fcc:	6993      	ldr	r3, [r2, #24]
 8004fce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004fd2:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004fd4:	7c63      	ldrb	r3, [r4, #17]
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d03e      	beq.n	8005058 <HAL_FDCAN_Init+0x148>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004fda:	6822      	ldr	r2, [r4, #0]
 8004fdc:	6993      	ldr	r3, [r2, #24]
 8004fde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004fe2:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004fe4:	7ca3      	ldrb	r3, [r4, #18]
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d03c      	beq.n	8005064 <HAL_FDCAN_Init+0x154>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004fea:	6822      	ldr	r2, [r4, #0]
 8004fec:	6993      	ldr	r3, [r2, #24]
 8004fee:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004ff2:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004ff4:	6822      	ldr	r2, [r4, #0]
 8004ff6:	6993      	ldr	r3, [r2, #24]
 8004ff8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ffc:	68a1      	ldr	r1, [r4, #8]
 8004ffe:	430b      	orrs	r3, r1
 8005000:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005002:	6822      	ldr	r2, [r4, #0]
 8005004:	6993      	ldr	r3, [r2, #24]
 8005006:	f023 03a4 	bic.w	r3, r3, #164	@ 0xa4
 800500a:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800500c:	6822      	ldr	r2, [r4, #0]
 800500e:	6913      	ldr	r3, [r2, #16]
 8005010:	f023 0310 	bic.w	r3, r3, #16
 8005014:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005016:	68e3      	ldr	r3, [r4, #12]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d029      	beq.n	8005070 <HAL_FDCAN_Init+0x160>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800501c:	2b00      	cmp	r3, #0
 800501e:	d02c      	beq.n	800507a <HAL_FDCAN_Init+0x16a>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005020:	2b02      	cmp	r3, #2
 8005022:	f000 809b 	beq.w	800515c <HAL_FDCAN_Init+0x24c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005026:	6822      	ldr	r2, [r4, #0]
 8005028:	6993      	ldr	r3, [r2, #24]
 800502a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800502e:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005030:	6822      	ldr	r2, [r4, #0]
 8005032:	6913      	ldr	r3, [r2, #16]
 8005034:	f043 0310 	orr.w	r3, r3, #16
 8005038:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800503a:	68e3      	ldr	r3, [r4, #12]
 800503c:	2b03      	cmp	r3, #3
 800503e:	d11c      	bne.n	800507a <HAL_FDCAN_Init+0x16a>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005040:	6822      	ldr	r2, [r4, #0]
 8005042:	6993      	ldr	r3, [r2, #24]
 8005044:	f043 0320 	orr.w	r3, r3, #32
 8005048:	6193      	str	r3, [r2, #24]
 800504a:	e016      	b.n	800507a <HAL_FDCAN_Init+0x16a>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800504c:	6822      	ldr	r2, [r4, #0]
 800504e:	6993      	ldr	r3, [r2, #24]
 8005050:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005054:	6193      	str	r3, [r2, #24]
 8005056:	e7bd      	b.n	8004fd4 <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005058:	6822      	ldr	r2, [r4, #0]
 800505a:	6993      	ldr	r3, [r2, #24]
 800505c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005060:	6193      	str	r3, [r2, #24]
 8005062:	e7bf      	b.n	8004fe4 <HAL_FDCAN_Init+0xd4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005064:	6822      	ldr	r2, [r4, #0]
 8005066:	6993      	ldr	r3, [r2, #24]
 8005068:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800506c:	6193      	str	r3, [r2, #24]
 800506e:	e7c1      	b.n	8004ff4 <HAL_FDCAN_Init+0xe4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005070:	6822      	ldr	r2, [r4, #0]
 8005072:	6993      	ldr	r3, [r2, #24]
 8005074:	f043 0304 	orr.w	r3, r3, #4
 8005078:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800507a:	69a3      	ldr	r3, [r4, #24]
 800507c:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800507e:	69e3      	ldr	r3, [r4, #28]
 8005080:	3b01      	subs	r3, #1
 8005082:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005084:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005088:	6a22      	ldr	r2, [r4, #32]
 800508a:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800508c:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800508e:	6962      	ldr	r2, [r4, #20]
 8005090:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005092:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005094:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005098:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800509a:	68a3      	ldr	r3, [r4, #8]
 800509c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050a0:	d062      	beq.n	8005168 <HAL_FDCAN_Init+0x258>
  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80050a2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80050a4:	b133      	cbz	r3, 80050b4 <HAL_FDCAN_Init+0x1a4>
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80050a6:	6822      	ldr	r2, [r4, #0]
 80050a8:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 80050ac:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80050ae:	430b      	orrs	r3, r1
 80050b0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80050b4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80050b6:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80050b8:	42d3      	cmn	r3, r2
 80050ba:	d00d      	beq.n	80050d8 <HAL_FDCAN_Init+0x1c8>
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80050bc:	6821      	ldr	r1, [r4, #0]
 80050be:	f8d1 30c8 	ldr.w	r3, [r1, #200]	@ 0xc8
 80050c2:	f023 0307 	bic.w	r3, r3, #7
 80050c6:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 80050c8:	a814      	add	r0, sp, #80	@ 0x50
 80050ca:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80050ce:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80050d8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80050da:	b16b      	cbz	r3, 80050f8 <HAL_FDCAN_Init+0x1e8>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80050dc:	6821      	ldr	r1, [r4, #0]
 80050de:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 80050e2:	f023 0307 	bic.w	r3, r3, #7
 80050e6:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80050e8:	a814      	add	r0, sp, #80	@ 0x50
 80050ea:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80050ee:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80050f8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80050fa:	b173      	cbz	r3, 800511a <HAL_FDCAN_Init+0x20a>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80050fc:	6821      	ldr	r1, [r4, #0]
 80050fe:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 8005102:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005106:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8005108:	a814      	add	r0, sp, #80	@ 0x50
 800510a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800510e:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8005112:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005116:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800511a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800511c:	b173      	cbz	r3, 800513c <HAL_FDCAN_Init+0x22c>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800511e:	6821      	ldr	r1, [r4, #0]
 8005120:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 8005124:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005128:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800512a:	a814      	add	r0, sp, #80	@ 0x50
 800512c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005130:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8005134:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005138:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Instance == FDCAN1)
 800513c:	6822      	ldr	r2, [r4, #0]
 800513e:	4b18      	ldr	r3, [pc, #96]	@ (80051a0 <HAL_FDCAN_Init+0x290>)
 8005140:	429a      	cmp	r2, r3
 8005142:	d022      	beq.n	800518a <HAL_FDCAN_Init+0x27a>
  hfdcan->LatestTxFifoQRequest = 0U;
 8005144:	2300      	movs	r3, #0
 8005146:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800514a:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800514e:	2301      	movs	r3, #1
 8005150:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8005154:	4620      	mov	r0, r4
 8005156:	f7ff fdab 	bl	8004cb0 <FDCAN_CalcultateRamBlockAddresses>
  return status;
 800515a:	e707      	b.n	8004f6c <HAL_FDCAN_Init+0x5c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800515c:	6822      	ldr	r2, [r4, #0]
 800515e:	6993      	ldr	r3, [r2, #24]
 8005160:	f043 0320 	orr.w	r3, r3, #32
 8005164:	6193      	str	r3, [r2, #24]
 8005166:	e788      	b.n	800507a <HAL_FDCAN_Init+0x16a>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005168:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800516a:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800516c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800516e:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005170:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005174:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005176:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005178:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800517c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800517e:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005180:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005182:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005186:	60cb      	str	r3, [r1, #12]
 8005188:	e78b      	b.n	80050a2 <HAL_FDCAN_Init+0x192>
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800518a:	6862      	ldr	r2, [r4, #4]
 800518c:	6893      	ldr	r3, [r2, #8]
 800518e:	f023 0303 	bic.w	r3, r3, #3
 8005192:	6093      	str	r3, [r2, #8]
 8005194:	e7d6      	b.n	8005144 <HAL_FDCAN_Init+0x234>
    return HAL_ERROR;
 8005196:	2001      	movs	r0, #1
 8005198:	e6e8      	b.n	8004f6c <HAL_FDCAN_Init+0x5c>
 800519a:	bf00      	nop
 800519c:	080167f8 	.word	0x080167f8
 80051a0:	4000a000 	.word	0x4000a000

080051a4 <HAL_FDCAN_ConfigFilter>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80051a4:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80051a8:	3b01      	subs	r3, #1
 80051aa:	b2db      	uxtb	r3, r3
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d907      	bls.n	80051c0 <HAL_FDCAN_ConfigFilter+0x1c>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80051b0:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80051b4:	f043 0302 	orr.w	r3, r3, #2
 80051b8:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
    return HAL_ERROR;
 80051bc:	2001      	movs	r0, #1
 80051be:	4770      	bx	lr
    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80051c0:	680b      	ldr	r3, [r1, #0]
 80051c2:	b9db      	cbnz	r3, 80051fc <HAL_FDCAN_ConfigFilter+0x58>
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80051c4:	68cb      	ldr	r3, [r1, #12]
 80051c6:	2b07      	cmp	r3, #7
 80051c8:	d00e      	beq.n	80051e8 <HAL_FDCAN_ConfigFilter+0x44>
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80051ca:	688a      	ldr	r2, [r1, #8]
                           (sFilterConfig->FilterConfig << 27U) |
 80051cc:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80051ce:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
                           (sFilterConfig->FilterID1 << 16U)    |
 80051d2:	690a      	ldr	r2, [r1, #16]
                           (sFilterConfig->FilterConfig << 27U) |
 80051d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                           sFilterConfig->FilterID2);
 80051d8:	694a      	ldr	r2, [r1, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80051da:	4313      	orrs	r3, r2
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80051dc:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 80051de:	6849      	ldr	r1, [r1, #4]
      *FilterAddress = FilterElementW1;
 80051e0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    return HAL_OK;
 80051e4:	2000      	movs	r0, #0
}
 80051e6:	4770      	bx	lr
                           (sFilterConfig->FilterID1 << 16U)       |
 80051e8:	690a      	ldr	r2, [r1, #16]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80051ea:	69cb      	ldr	r3, [r1, #28]
 80051ec:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80051ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                           sFilterConfig->RxBufferIndex);
 80051f2:	698a      	ldr	r2, [r1, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80051f4:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80051f6:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80051fa:	e7ef      	b.n	80051dc <HAL_FDCAN_ConfigFilter+0x38>
{
 80051fc:	b410      	push	{r4}
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80051fe:	68ca      	ldr	r2, [r1, #12]
 8005200:	690b      	ldr	r3, [r1, #16]
 8005202:	ea43 7342 	orr.w	r3, r3, r2, lsl #29
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8005206:	2a07      	cmp	r2, #7
 8005208:	d00f      	beq.n	800522a <HAL_FDCAN_ConfigFilter+0x86>
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800520a:	694a      	ldr	r2, [r1, #20]
 800520c:	688c      	ldr	r4, [r1, #8]
 800520e:	ea42 7284 	orr.w	r2, r2, r4, lsl #30
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8005212:	6f00      	ldr	r0, [r0, #112]	@ 0x70
 8005214:	6849      	ldr	r1, [r1, #4]
 8005216:	eb00 0cc1 	add.w	ip, r0, r1, lsl #3
      *FilterAddress = FilterElementW1;
 800521a:	f840 3031 	str.w	r3, [r0, r1, lsl #3]
      *FilterAddress = FilterElementW2;
 800521e:	f8cc 2004 	str.w	r2, [ip, #4]
    return HAL_OK;
 8005222:	2000      	movs	r0, #0
}
 8005224:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005228:	4770      	bx	lr
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 800522a:	698a      	ldr	r2, [r1, #24]
 800522c:	e7f1      	b.n	8005212 <HAL_FDCAN_ConfigFilter+0x6e>

0800522e <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800522e:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 8005232:	b2db      	uxtb	r3, r3
 8005234:	2b01      	cmp	r3, #1
 8005236:	d007      	beq.n	8005248 <HAL_FDCAN_Start+0x1a>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005238:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800523c:	f043 0304 	orr.w	r3, r3, #4
 8005240:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
    return HAL_ERROR;
 8005244:	2001      	movs	r0, #1
}
 8005246:	4770      	bx	lr
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005248:	2302      	movs	r3, #2
 800524a:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800524e:	6802      	ldr	r2, [r0, #0]
 8005250:	6993      	ldr	r3, [r2, #24]
 8005252:	f023 0301 	bic.w	r3, r3, #1
 8005256:	6193      	str	r3, [r2, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005258:	2300      	movs	r3, #0
 800525a:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
    return HAL_OK;
 800525e:	4618      	mov	r0, r3
 8005260:	4770      	bx	lr

08005262 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 8005262:	b538      	push	{r3, r4, r5, lr}
 8005264:	4604      	mov	r4, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8005266:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
 800526a:	b2db      	uxtb	r3, r3
 800526c:	2b02      	cmp	r3, #2
 800526e:	d12b      	bne.n	80052c8 <HAL_FDCAN_AddMessageToTxFifoQ+0x66>
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8005270:	6803      	ldr	r3, [r0, #0]
 8005272:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 8005276:	f010 5f7c 	tst.w	r0, #1056964608	@ 0x3f000000
 800527a:	d00c      	beq.n	8005296 <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800527c:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 8005280:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 8005284:	d00f      	beq.n	80052a6 <HAL_FDCAN_AddMessageToTxFifoQ+0x44>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8005286:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 800528a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800528e:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      return HAL_ERROR;
 8005292:	2001      	movs	r0, #1
 8005294:	e01f      	b.n	80052d6 <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005296:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 800529a:	f043 0320 	orr.w	r3, r3, #32
 800529e:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      return HAL_ERROR;
 80052a2:	2001      	movs	r0, #1
 80052a4:	e017      	b.n	80052d6 <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80052a6:	f8d3 50c4 	ldr.w	r5, [r3, #196]	@ 0xc4
 80052aa:	f3c5 4504 	ubfx	r5, r5, #16, #5
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80052ae:	462b      	mov	r3, r5
 80052b0:	4620      	mov	r0, r4
 80052b2:	f7ff fde7 	bl	8004e84 <FDCAN_CopyMessageToRAM>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80052b6:	6822      	ldr	r2, [r4, #0]
 80052b8:	2301      	movs	r3, #1
 80052ba:	40ab      	lsls	r3, r5
 80052bc:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80052c0:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
    return HAL_OK;
 80052c4:	2000      	movs	r0, #0
 80052c6:	e006      	b.n	80052d6 <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80052c8:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80052cc:	f043 0308 	orr.w	r3, r3, #8
 80052d0:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
    return HAL_ERROR;
 80052d4:	2001      	movs	r0, #1
}
 80052d6:	bd38      	pop	{r3, r4, r5, pc}

080052d8 <HAL_FDCAN_GetRxMessage>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80052d8:	f890 c098 	ldrb.w	ip, [r0, #152]	@ 0x98
 80052dc:	fa5f fc8c 	uxtb.w	ip, ip
  if (state == HAL_FDCAN_STATE_BUSY)
 80052e0:	f1bc 0f02 	cmp.w	ip, #2
 80052e4:	f040 80df 	bne.w	80054a6 <HAL_FDCAN_GetRxMessage+0x1ce>
{
 80052e8:	b570      	push	{r4, r5, r6, lr}
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80052ea:	2940      	cmp	r1, #64	@ 0x40
 80052ec:	d00c      	beq.n	8005308 <HAL_FDCAN_GetRxMessage+0x30>
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80052ee:	2941      	cmp	r1, #65	@ 0x41
 80052f0:	d03d      	beq.n	800536e <HAL_FDCAN_GetRxMessage+0x96>
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80052f2:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 80052f4:	428c      	cmp	r4, r1
 80052f6:	d86d      	bhi.n	80053d4 <HAL_FDCAN_GetRxMessage+0xfc>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80052f8:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80052fc:	f043 0320 	orr.w	r3, r3, #32
 8005300:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
        return HAL_ERROR;
 8005304:	2001      	movs	r0, #1
 8005306:	e0c1      	b.n	800548c <HAL_FDCAN_GetRxMessage+0x1b4>
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8005308:	6804      	ldr	r4, [r0, #0]
 800530a:	f8d4 50a0 	ldr.w	r5, [r4, #160]	@ 0xa0
 800530e:	f415 0ffe 	tst.w	r5, #8323072	@ 0x7f0000
 8005312:	d00c      	beq.n	800532e <HAL_FDCAN_GetRxMessage+0x56>
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005314:	f8d4 50a4 	ldr.w	r5, [r4, #164]	@ 0xa4
 8005318:	f015 0f7f 	tst.w	r5, #127	@ 0x7f
 800531c:	d10f      	bne.n	800533e <HAL_FDCAN_GetRxMessage+0x66>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800531e:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8005322:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005326:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
        return HAL_ERROR;
 800532a:	2001      	movs	r0, #1
 800532c:	e0ae      	b.n	800548c <HAL_FDCAN_GetRxMessage+0x1b4>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800532e:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8005332:	f043 0320 	orr.w	r3, r3, #32
 8005336:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
        return HAL_ERROR;
 800533a:	2001      	movs	r0, #1
 800533c:	e0a6      	b.n	800548c <HAL_FDCAN_GetRxMessage+0x1b4>
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800533e:	f8d4 60a4 	ldr.w	r6, [r4, #164]	@ 0xa4
 8005342:	f016 7680 	ands.w	r6, r6, #16777216	@ 0x1000000
 8005346:	d004      	beq.n	8005352 <HAL_FDCAN_GetRxMessage+0x7a>
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8005348:	f8d4 50a0 	ldr.w	r5, [r4, #160]	@ 0xa0
 800534c:	2d00      	cmp	r5, #0
 800534e:	db0c      	blt.n	800536a <HAL_FDCAN_GetRxMessage+0x92>
  uint32_t GetIndex = 0;
 8005350:	2600      	movs	r6, #0
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8005352:	f8d4 40a4 	ldr.w	r4, [r4, #164]	@ 0xa4
 8005356:	f3c4 2405 	ubfx	r4, r4, #8, #6
 800535a:	4426      	add	r6, r4
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 800535c:	6f45      	ldr	r5, [r0, #116]	@ 0x74
 800535e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8005360:	fb06 f404 	mul.w	r4, r6, r4
 8005364:	eb05 0e84 	add.w	lr, r5, r4, lsl #2
 8005368:	e03b      	b.n	80053e2 <HAL_FDCAN_GetRxMessage+0x10a>
            GetIndex = 1U;
 800536a:	2601      	movs	r6, #1
 800536c:	e7f1      	b.n	8005352 <HAL_FDCAN_GetRxMessage+0x7a>
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800536e:	6804      	ldr	r4, [r0, #0]
 8005370:	f8d4 50b0 	ldr.w	r5, [r4, #176]	@ 0xb0
 8005374:	f415 0ffe 	tst.w	r5, #8323072	@ 0x7f0000
 8005378:	d00c      	beq.n	8005394 <HAL_FDCAN_GetRxMessage+0xbc>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800537a:	f8d4 50b4 	ldr.w	r5, [r4, #180]	@ 0xb4
 800537e:	f015 0f7f 	tst.w	r5, #127	@ 0x7f
 8005382:	d10f      	bne.n	80053a4 <HAL_FDCAN_GetRxMessage+0xcc>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005384:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8005388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800538c:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
        return HAL_ERROR;
 8005390:	2001      	movs	r0, #1
 8005392:	e07b      	b.n	800548c <HAL_FDCAN_GetRxMessage+0x1b4>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005394:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8005398:	f043 0320 	orr.w	r3, r3, #32
 800539c:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
        return HAL_ERROR;
 80053a0:	2001      	movs	r0, #1
 80053a2:	e073      	b.n	800548c <HAL_FDCAN_GetRxMessage+0x1b4>
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80053a4:	f8d4 60b4 	ldr.w	r6, [r4, #180]	@ 0xb4
 80053a8:	f016 7680 	ands.w	r6, r6, #16777216	@ 0x1000000
 80053ac:	d004      	beq.n	80053b8 <HAL_FDCAN_GetRxMessage+0xe0>
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80053ae:	f8d4 50b0 	ldr.w	r5, [r4, #176]	@ 0xb0
 80053b2:	2d00      	cmp	r5, #0
 80053b4:	db0c      	blt.n	80053d0 <HAL_FDCAN_GetRxMessage+0xf8>
  uint32_t GetIndex = 0;
 80053b6:	2600      	movs	r6, #0
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80053b8:	f8d4 40b4 	ldr.w	r4, [r4, #180]	@ 0xb4
 80053bc:	f3c4 2405 	ubfx	r4, r4, #8, #6
 80053c0:	4426      	add	r6, r4
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80053c2:	6f85      	ldr	r5, [r0, #120]	@ 0x78
 80053c4:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 80053c6:	fb06 f404 	mul.w	r4, r6, r4
 80053ca:	eb05 0e84 	add.w	lr, r5, r4, lsl #2
 80053ce:	e008      	b.n	80053e2 <HAL_FDCAN_GetRxMessage+0x10a>
            GetIndex = 1U;
 80053d0:	2601      	movs	r6, #1
 80053d2:	e7f1      	b.n	80053b8 <HAL_FDCAN_GetRxMessage+0xe0>
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80053d4:	6fc5      	ldr	r5, [r0, #124]	@ 0x7c
 80053d6:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 80053d8:	fb01 f404 	mul.w	r4, r1, r4
 80053dc:	eb05 0e84 	add.w	lr, r5, r4, lsl #2
  uint32_t GetIndex = 0;
 80053e0:	2600      	movs	r6, #0
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80053e2:	f8de 4000 	ldr.w	r4, [lr]
 80053e6:	f004 4480 	and.w	r4, r4, #1073741824	@ 0x40000000
 80053ea:	6054      	str	r4, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80053ec:	bb64      	cbnz	r4, 8005448 <HAL_FDCAN_GetRxMessage+0x170>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80053ee:	f8de 4000 	ldr.w	r4, [lr]
 80053f2:	f3c4 448a 	ubfx	r4, r4, #18, #11
 80053f6:	6014      	str	r4, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80053f8:	f8de 4000 	ldr.w	r4, [lr]
 80053fc:	f004 5400 	and.w	r4, r4, #536870912	@ 0x20000000
 8005400:	6094      	str	r4, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8005402:	f8de 4000 	ldr.w	r4, [lr]
 8005406:	f004 4400 	and.w	r4, r4, #2147483648	@ 0x80000000
 800540a:	6114      	str	r4, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800540c:	f8be 4004 	ldrh.w	r4, [lr, #4]
 8005410:	61d4      	str	r4, [r2, #28]
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8005412:	f8be 4006 	ldrh.w	r4, [lr, #6]
 8005416:	f004 040f 	and.w	r4, r4, #15
 800541a:	60d4      	str	r4, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800541c:	f8de 4004 	ldr.w	r4, [lr, #4]
 8005420:	f404 1480 	and.w	r4, r4, #1048576	@ 0x100000
 8005424:	6154      	str	r4, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005426:	f8de 4004 	ldr.w	r4, [lr, #4]
 800542a:	f404 1400 	and.w	r4, r4, #2097152	@ 0x200000
 800542e:	6194      	str	r4, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8005430:	f89e 4007 	ldrb.w	r4, [lr, #7]
 8005434:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 8005438:	6214      	str	r4, [r2, #32]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800543a:	f8de 4004 	ldr.w	r4, [lr, #4]
 800543e:	0fe4      	lsrs	r4, r4, #31
 8005440:	6254      	str	r4, [r2, #36]	@ 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005442:	f04f 0c00 	mov.w	ip, #0
 8005446:	e00c      	b.n	8005462 <HAL_FDCAN_GetRxMessage+0x18a>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005448:	f8de 4000 	ldr.w	r4, [lr]
 800544c:	f024 4460 	bic.w	r4, r4, #3758096384	@ 0xe0000000
 8005450:	6014      	str	r4, [r2, #0]
 8005452:	e7d1      	b.n	80053f8 <HAL_FDCAN_GetRxMessage+0x120>
      pRxData[ByteCounter] = pData[ByteCounter];
 8005454:	eb0e 040c 	add.w	r4, lr, ip
 8005458:	7a24      	ldrb	r4, [r4, #8]
 800545a:	f803 400c 	strb.w	r4, [r3, ip]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800545e:	f10c 0c01 	add.w	ip, ip, #1
 8005462:	68d4      	ldr	r4, [r2, #12]
 8005464:	4d14      	ldr	r5, [pc, #80]	@ (80054b8 <HAL_FDCAN_GetRxMessage+0x1e0>)
 8005466:	5d2c      	ldrb	r4, [r5, r4]
 8005468:	4564      	cmp	r4, ip
 800546a:	d8f3      	bhi.n	8005454 <HAL_FDCAN_GetRxMessage+0x17c>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800546c:	2940      	cmp	r1, #64	@ 0x40
 800546e:	d009      	beq.n	8005484 <HAL_FDCAN_GetRxMessage+0x1ac>
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8005470:	2941      	cmp	r1, #65	@ 0x41
 8005472:	d00c      	beq.n	800548e <HAL_FDCAN_GetRxMessage+0x1b6>
      if (RxLocation < FDCAN_RX_BUFFER32)
 8005474:	291f      	cmp	r1, #31
 8005476:	d80e      	bhi.n	8005496 <HAL_FDCAN_GetRxMessage+0x1be>
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8005478:	6802      	ldr	r2, [r0, #0]
 800547a:	2301      	movs	r3, #1
 800547c:	408b      	lsls	r3, r1
 800547e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
 8005482:	e002      	b.n	800548a <HAL_FDCAN_GetRxMessage+0x1b2>
      hfdcan->Instance->RXF0A = GetIndex;
 8005484:	6803      	ldr	r3, [r0, #0]
 8005486:	f8c3 60a8 	str.w	r6, [r3, #168]	@ 0xa8
    return HAL_OK;
 800548a:	2000      	movs	r0, #0
}
 800548c:	bd70      	pop	{r4, r5, r6, pc}
      hfdcan->Instance->RXF1A = GetIndex;
 800548e:	6803      	ldr	r3, [r0, #0]
 8005490:	f8c3 60b8 	str.w	r6, [r3, #184]	@ 0xb8
 8005494:	e7f9      	b.n	800548a <HAL_FDCAN_GetRxMessage+0x1b2>
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8005496:	f001 011f 	and.w	r1, r1, #31
 800549a:	6802      	ldr	r2, [r0, #0]
 800549c:	2301      	movs	r3, #1
 800549e:	408b      	lsls	r3, r1
 80054a0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80054a4:	e7f1      	b.n	800548a <HAL_FDCAN_GetRxMessage+0x1b2>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80054a6:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80054aa:	f043 0308 	orr.w	r3, r3, #8
 80054ae:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
    return HAL_ERROR;
 80054b2:	2001      	movs	r0, #1
}
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	08016ff0 	.word	0x08016ff0

080054bc <HAL_FDCAN_GetRxFifoFillLevel>:
  if (RxFifo == FDCAN_RX_FIFO0)
 80054bc:	2940      	cmp	r1, #64	@ 0x40
 80054be:	d005      	beq.n	80054cc <HAL_FDCAN_GetRxFifoFillLevel+0x10>
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 80054c0:	6803      	ldr	r3, [r0, #0]
 80054c2:	f8d3 00b4 	ldr.w	r0, [r3, #180]	@ 0xb4
 80054c6:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
}
 80054ca:	4770      	bx	lr
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 80054cc:	6803      	ldr	r3, [r0, #0]
 80054ce:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
 80054d2:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 80054d6:	4770      	bx	lr

080054d8 <HAL_FDCAN_ActivateNotification>:
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80054d8:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80054dc:	3b01      	subs	r3, #1
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d907      	bls.n	80054f4 <HAL_FDCAN_ActivateNotification+0x1c>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80054e4:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80054e8:	f043 0302 	orr.w	r3, r3, #2
 80054ec:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
    return HAL_ERROR;
 80054f0:	2001      	movs	r0, #1
}
 80054f2:	4770      	bx	lr
{
 80054f4:	b410      	push	{r4}
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80054f6:	6803      	ldr	r3, [r0, #0]
 80054f8:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
 80054fa:	420c      	tst	r4, r1
 80054fc:	d124      	bne.n	8005548 <HAL_FDCAN_ActivateNotification+0x70>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80054fe:	6ddc      	ldr	r4, [r3, #92]	@ 0x5c
 8005500:	f044 0401 	orr.w	r4, r4, #1
 8005504:	65dc      	str	r4, [r3, #92]	@ 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8005506:	f411 7f00 	tst.w	r1, #512	@ 0x200
 800550a:	d005      	beq.n	8005518 <HAL_FDCAN_ActivateNotification+0x40>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800550c:	6804      	ldr	r4, [r0, #0]
 800550e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8005512:	4313      	orrs	r3, r2
 8005514:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005518:	f411 6f80 	tst.w	r1, #1024	@ 0x400
 800551c:	d005      	beq.n	800552a <HAL_FDCAN_ActivateNotification+0x52>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800551e:	6804      	ldr	r4, [r0, #0]
 8005520:	f8d4 30e4 	ldr.w	r3, [r4, #228]	@ 0xe4
 8005524:	4313      	orrs	r3, r2
 8005526:	f8c4 30e4 	str.w	r3, [r4, #228]	@ 0xe4
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800552a:	6800      	ldr	r0, [r0, #0]
 800552c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800552e:	4a0c      	ldr	r2, [pc, #48]	@ (8005560 <HAL_FDCAN_ActivateNotification+0x88>)
 8005530:	400a      	ands	r2, r1
 8005532:	4313      	orrs	r3, r2
 8005534:	6543      	str	r3, [r0, #84]	@ 0x54
 8005536:	4a0b      	ldr	r2, [pc, #44]	@ (8005564 <HAL_FDCAN_ActivateNotification+0x8c>)
 8005538:	6953      	ldr	r3, [r2, #20]
 800553a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800553e:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 8005540:	2000      	movs	r0, #0
}
 8005542:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005546:	4770      	bx	lr
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8005548:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
 800554a:	ea31 0404 	bics.w	r4, r1, r4
 800554e:	d002      	beq.n	8005556 <HAL_FDCAN_ActivateNotification+0x7e>
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8005550:	2403      	movs	r4, #3
 8005552:	65dc      	str	r4, [r3, #92]	@ 0x5c
 8005554:	e7d7      	b.n	8005506 <HAL_FDCAN_ActivateNotification+0x2e>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8005556:	6ddc      	ldr	r4, [r3, #92]	@ 0x5c
 8005558:	f044 0402 	orr.w	r4, r4, #2
 800555c:	65dc      	str	r4, [r3, #92]	@ 0x5c
 800555e:	e7d2      	b.n	8005506 <HAL_FDCAN_ActivateNotification+0x2e>
 8005560:	3fcfffff 	.word	0x3fcfffff
 8005564:	4000a800 	.word	0x4000a800

08005568 <HAL_FDCAN_ClockCalibrationCallback>:
}
 8005568:	4770      	bx	lr

0800556a <HAL_FDCAN_TxEventFifoCallback>:
}
 800556a:	4770      	bx	lr

0800556c <HAL_FDCAN_RxFifo1Callback>:
}
 800556c:	4770      	bx	lr

0800556e <HAL_FDCAN_TxFifoEmptyCallback>:
}
 800556e:	4770      	bx	lr

08005570 <HAL_FDCAN_TxBufferCompleteCallback>:
}
 8005570:	4770      	bx	lr

08005572 <HAL_FDCAN_TxBufferAbortCallback>:
}
 8005572:	4770      	bx	lr

08005574 <HAL_FDCAN_RxBufferNewMessageCallback>:
}
 8005574:	4770      	bx	lr

08005576 <HAL_FDCAN_TimestampWraparoundCallback>:
}
 8005576:	4770      	bx	lr

08005578 <HAL_FDCAN_TimeoutOccurredCallback>:
}
 8005578:	4770      	bx	lr

0800557a <HAL_FDCAN_HighPriorityMessageCallback>:
}
 800557a:	4770      	bx	lr

0800557c <HAL_FDCAN_ErrorCallback>:
}
 800557c:	4770      	bx	lr

0800557e <HAL_FDCAN_ErrorStatusCallback>:
}
 800557e:	4770      	bx	lr

08005580 <HAL_FDCAN_TT_ScheduleSyncCallback>:
}
 8005580:	4770      	bx	lr

08005582 <HAL_FDCAN_TT_TimeMarkCallback>:
}
 8005582:	4770      	bx	lr

08005584 <HAL_FDCAN_TT_StopWatchCallback>:
}
 8005584:	4770      	bx	lr

08005586 <HAL_FDCAN_TT_GlobalTimeCallback>:
}
 8005586:	4770      	bx	lr

08005588 <HAL_FDCAN_IRQHandler>:
{
 8005588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800558c:	b083      	sub	sp, #12
 800558e:	4604      	mov	r4, r0
  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8005590:	4b90      	ldr	r3, [pc, #576]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 8005592:	691a      	ldr	r2, [r3, #16]
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8005594:	695b      	ldr	r3, [r3, #20]
 8005596:	4013      	ands	r3, r2
 8005598:	9301      	str	r3, [sp, #4]
 800559a:	079b      	lsls	r3, r3, #30
 800559c:	9300      	str	r3, [sp, #0]
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800559e:	6803      	ldr	r3, [r0, #0]
 80055a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055a2:	f402 4a70 	and.w	sl, r2, #61440	@ 0xf000
  TxEventFifoITs &= hfdcan->Instance->IE;
 80055a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80055a8:	ea0a 0a02 	and.w	sl, sl, r2
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80055ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055ae:	f002 090f 	and.w	r9, r2, #15
  RxFifo0ITs &= hfdcan->Instance->IE;
 80055b2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80055b4:	ea09 0902 	and.w	r9, r9, r2
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80055b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055ba:	f002 08f0 	and.w	r8, r2, #240	@ 0xf0
  RxFifo1ITs &= hfdcan->Instance->IE;
 80055be:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80055c0:	ea08 0802 	and.w	r8, r8, r2
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80055c4:	6d1e      	ldr	r6, [r3, #80]	@ 0x50
 80055c6:	f006 5671 	and.w	r6, r6, #1010827264	@ 0x3c400000
  Errors &= hfdcan->Instance->IE;
 80055ca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80055cc:	4016      	ands	r6, r2
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80055ce:	6d1f      	ldr	r7, [r3, #80]	@ 0x50
 80055d0:	f007 7760 	and.w	r7, r7, #58720256	@ 0x3800000
  ErrorStatusITs &= hfdcan->Instance->IE;
 80055d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80055d6:	4017      	ands	r7, r2
  itsourceIE = hfdcan->Instance->IE;
 80055d8:	6d5d      	ldr	r5, [r3, #84]	@ 0x54
  itflagIR = hfdcan->Instance->IR;
 80055da:	f8d3 b050 	ldr.w	fp, [r3, #80]	@ 0x50
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80055de:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80055e2:	d002      	beq.n	80055ea <HAL_FDCAN_IRQHandler+0x62>
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80055e4:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 80055e8:	d164      	bne.n	80056b4 <HAL_FDCAN_IRQHandler+0x12c>
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80055ea:	f415 6f80 	tst.w	r5, #1024	@ 0x400
 80055ee:	d002      	beq.n	80055f6 <HAL_FDCAN_IRQHandler+0x6e>
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80055f0:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 80055f4:	d167      	bne.n	80056c6 <HAL_FDCAN_IRQHandler+0x13e>
  if (ClkCalibrationITs != 0U)
 80055f6:	9b00      	ldr	r3, [sp, #0]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d174      	bne.n	80056e6 <HAL_FDCAN_IRQHandler+0x15e>
  if (TxEventFifoITs != 0U)
 80055fc:	f1ba 0f00 	cmp.w	sl, #0
 8005600:	d17e      	bne.n	8005700 <HAL_FDCAN_IRQHandler+0x178>
  if (RxFifo0ITs != 0U)
 8005602:	f1b9 0f00 	cmp.w	r9, #0
 8005606:	f040 8087 	bne.w	8005718 <HAL_FDCAN_IRQHandler+0x190>
  if (RxFifo1ITs != 0U)
 800560a:	f1b8 0f00 	cmp.w	r8, #0
 800560e:	f040 808f 	bne.w	8005730 <HAL_FDCAN_IRQHandler+0x1a8>
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005612:	f415 6f00 	tst.w	r5, #2048	@ 0x800
 8005616:	d003      	beq.n	8005620 <HAL_FDCAN_IRQHandler+0x98>
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005618:	f41b 6f00 	tst.w	fp, #2048	@ 0x800
 800561c:	f040 8094 	bne.w	8005748 <HAL_FDCAN_IRQHandler+0x1c0>
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8005620:	f415 7f00 	tst.w	r5, #512	@ 0x200
 8005624:	d003      	beq.n	800562e <HAL_FDCAN_IRQHandler+0xa6>
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005626:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 800562a:	f040 8098 	bne.w	800575e <HAL_FDCAN_IRQHandler+0x1d6>
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 800562e:	f415 2f00 	tst.w	r5, #524288	@ 0x80000
 8005632:	d003      	beq.n	800563c <HAL_FDCAN_IRQHandler+0xb4>
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005634:	f41b 2f00 	tst.w	fp, #524288	@ 0x80000
 8005638:	f040 80a1 	bne.w	800577e <HAL_FDCAN_IRQHandler+0x1f6>
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800563c:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8005640:	d003      	beq.n	800564a <HAL_FDCAN_IRQHandler+0xc2>
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005642:	f41b 3f80 	tst.w	fp, #65536	@ 0x10000
 8005646:	f040 80a5 	bne.w	8005794 <HAL_FDCAN_IRQHandler+0x20c>
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800564a:	f415 2f80 	tst.w	r5, #262144	@ 0x40000
 800564e:	d003      	beq.n	8005658 <HAL_FDCAN_IRQHandler+0xd0>
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005650:	f41b 2f80 	tst.w	fp, #262144	@ 0x40000
 8005654:	f040 80a9 	bne.w	80057aa <HAL_FDCAN_IRQHandler+0x222>
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005658:	f415 3f00 	tst.w	r5, #131072	@ 0x20000
 800565c:	d00f      	beq.n	800567e <HAL_FDCAN_IRQHandler+0xf6>
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800565e:	f41b 3f00 	tst.w	fp, #131072	@ 0x20000
 8005662:	d00c      	beq.n	800567e <HAL_FDCAN_IRQHandler+0xf6>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005664:	6823      	ldr	r3, [r4, #0]
 8005666:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800566a:	651a      	str	r2, [r3, #80]	@ 0x50
 800566c:	4b59      	ldr	r3, [pc, #356]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 800566e:	2200      	movs	r2, #0
 8005670:	611a      	str	r2, [r3, #16]
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005672:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8005676:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800567a:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
  if (ErrorStatusITs != 0U)
 800567e:	2f00      	cmp	r7, #0
 8005680:	f040 809e 	bne.w	80057c0 <HAL_FDCAN_IRQHandler+0x238>
  if (Errors != 0U)
 8005684:	b14e      	cbz	r6, 800569a <HAL_FDCAN_IRQHandler+0x112>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005686:	6823      	ldr	r3, [r4, #0]
 8005688:	651e      	str	r6, [r3, #80]	@ 0x50
 800568a:	0fb2      	lsrs	r2, r6, #30
 800568c:	4b51      	ldr	r3, [pc, #324]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 800568e:	611a      	str	r2, [r3, #16]
    hfdcan->ErrorCode |= Errors;
 8005690:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8005694:	4333      	orrs	r3, r6
 8005696:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
  if (hfdcan->Instance == FDCAN1)
 800569a:	6822      	ldr	r2, [r4, #0]
 800569c:	4b4e      	ldr	r3, [pc, #312]	@ (80057d8 <HAL_FDCAN_IRQHandler+0x250>)
 800569e:	429a      	cmp	r2, r3
 80056a0:	f000 809c 	beq.w	80057dc <HAL_FDCAN_IRQHandler+0x254>
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80056a4:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f040 80f9 	bne.w	80058a0 <HAL_FDCAN_IRQHandler+0x318>
}
 80056ae:	b003      	add	sp, #12
 80056b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80056b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80056b8:	651a      	str	r2, [r3, #80]	@ 0x50
 80056ba:	4b46      	ldr	r3, [pc, #280]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 80056bc:	2200      	movs	r2, #0
 80056be:	611a      	str	r2, [r3, #16]
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80056c0:	f7ff ff5b 	bl	800557a <HAL_FDCAN_HighPriorityMessageCallback>
 80056c4:	e791      	b.n	80055ea <HAL_FDCAN_IRQHandler+0x62>
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80056c6:	6823      	ldr	r3, [r4, #0]
 80056c8:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80056cc:	f8d3 20e4 	ldr.w	r2, [r3, #228]	@ 0xe4
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80056d0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80056d4:	6518      	str	r0, [r3, #80]	@ 0x50
 80056d6:	4b3f      	ldr	r3, [pc, #252]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 80056d8:	2000      	movs	r0, #0
 80056da:	6118      	str	r0, [r3, #16]
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80056dc:	4011      	ands	r1, r2
 80056de:	4620      	mov	r0, r4
 80056e0:	f7ff ff47 	bl	8005572 <HAL_FDCAN_TxBufferAbortCallback>
 80056e4:	e787      	b.n	80055f6 <HAL_FDCAN_IRQHandler+0x6e>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80056e6:	6823      	ldr	r3, [r4, #0]
 80056e8:	2200      	movs	r2, #0
 80056ea:	651a      	str	r2, [r3, #80]	@ 0x50
 80056ec:	9b01      	ldr	r3, [sp, #4]
 80056ee:	f003 0303 	and.w	r3, r3, #3
 80056f2:	4a38      	ldr	r2, [pc, #224]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 80056f4:	6113      	str	r3, [r2, #16]
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80056f6:	9900      	ldr	r1, [sp, #0]
 80056f8:	4620      	mov	r0, r4
 80056fa:	f7ff ff35 	bl	8005568 <HAL_FDCAN_ClockCalibrationCallback>
 80056fe:	e77d      	b.n	80055fc <HAL_FDCAN_IRQHandler+0x74>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005700:	6823      	ldr	r3, [r4, #0]
 8005702:	f8c3 a050 	str.w	sl, [r3, #80]	@ 0x50
 8005706:	ea4f 729a 	mov.w	r2, sl, lsr #30
 800570a:	4b32      	ldr	r3, [pc, #200]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 800570c:	611a      	str	r2, [r3, #16]
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800570e:	4651      	mov	r1, sl
 8005710:	4620      	mov	r0, r4
 8005712:	f7ff ff2a 	bl	800556a <HAL_FDCAN_TxEventFifoCallback>
 8005716:	e774      	b.n	8005602 <HAL_FDCAN_IRQHandler+0x7a>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005718:	6823      	ldr	r3, [r4, #0]
 800571a:	f8c3 9050 	str.w	r9, [r3, #80]	@ 0x50
 800571e:	ea4f 7299 	mov.w	r2, r9, lsr #30
 8005722:	4b2c      	ldr	r3, [pc, #176]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 8005724:	611a      	str	r2, [r3, #16]
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005726:	4649      	mov	r1, r9
 8005728:	4620      	mov	r0, r4
 800572a:	f009 f90b 	bl	800e944 <HAL_FDCAN_RxFifo0Callback>
 800572e:	e76c      	b.n	800560a <HAL_FDCAN_IRQHandler+0x82>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005730:	6823      	ldr	r3, [r4, #0]
 8005732:	f8c3 8050 	str.w	r8, [r3, #80]	@ 0x50
 8005736:	ea4f 7298 	mov.w	r2, r8, lsr #30
 800573a:	4b26      	ldr	r3, [pc, #152]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 800573c:	611a      	str	r2, [r3, #16]
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800573e:	4641      	mov	r1, r8
 8005740:	4620      	mov	r0, r4
 8005742:	f7ff ff13 	bl	800556c <HAL_FDCAN_RxFifo1Callback>
 8005746:	e764      	b.n	8005612 <HAL_FDCAN_IRQHandler+0x8a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005748:	6823      	ldr	r3, [r4, #0]
 800574a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800574e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005750:	4b20      	ldr	r3, [pc, #128]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 8005752:	2200      	movs	r2, #0
 8005754:	611a      	str	r2, [r3, #16]
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005756:	4620      	mov	r0, r4
 8005758:	f7ff ff09 	bl	800556e <HAL_FDCAN_TxFifoEmptyCallback>
 800575c:	e760      	b.n	8005620 <HAL_FDCAN_IRQHandler+0x98>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800575e:	6823      	ldr	r3, [r4, #0]
 8005760:	f8d3 10d8 	ldr.w	r1, [r3, #216]	@ 0xd8
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005764:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005768:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800576c:	6518      	str	r0, [r3, #80]	@ 0x50
 800576e:	4b19      	ldr	r3, [pc, #100]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 8005770:	2000      	movs	r0, #0
 8005772:	6118      	str	r0, [r3, #16]
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005774:	4011      	ands	r1, r2
 8005776:	4620      	mov	r0, r4
 8005778:	f7ff fefa 	bl	8005570 <HAL_FDCAN_TxBufferCompleteCallback>
 800577c:	e757      	b.n	800562e <HAL_FDCAN_IRQHandler+0xa6>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 800577e:	6823      	ldr	r3, [r4, #0]
 8005780:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8005784:	651a      	str	r2, [r3, #80]	@ 0x50
 8005786:	4b13      	ldr	r3, [pc, #76]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 8005788:	2200      	movs	r2, #0
 800578a:	611a      	str	r2, [r3, #16]
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 800578c:	4620      	mov	r0, r4
 800578e:	f7ff fef1 	bl	8005574 <HAL_FDCAN_RxBufferNewMessageCallback>
 8005792:	e753      	b.n	800563c <HAL_FDCAN_IRQHandler+0xb4>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005794:	6823      	ldr	r3, [r4, #0]
 8005796:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800579a:	651a      	str	r2, [r3, #80]	@ 0x50
 800579c:	4b0d      	ldr	r3, [pc, #52]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 800579e:	2200      	movs	r2, #0
 80057a0:	611a      	str	r2, [r3, #16]
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80057a2:	4620      	mov	r0, r4
 80057a4:	f7ff fee7 	bl	8005576 <HAL_FDCAN_TimestampWraparoundCallback>
 80057a8:	e74f      	b.n	800564a <HAL_FDCAN_IRQHandler+0xc2>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80057aa:	6823      	ldr	r3, [r4, #0]
 80057ac:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80057b0:	651a      	str	r2, [r3, #80]	@ 0x50
 80057b2:	4b08      	ldr	r3, [pc, #32]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 80057b4:	2200      	movs	r2, #0
 80057b6:	611a      	str	r2, [r3, #16]
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80057b8:	4620      	mov	r0, r4
 80057ba:	f7ff fedd 	bl	8005578 <HAL_FDCAN_TimeoutOccurredCallback>
 80057be:	e74b      	b.n	8005658 <HAL_FDCAN_IRQHandler+0xd0>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80057c0:	6823      	ldr	r3, [r4, #0]
 80057c2:	651f      	str	r7, [r3, #80]	@ 0x50
 80057c4:	0fba      	lsrs	r2, r7, #30
 80057c6:	4b03      	ldr	r3, [pc, #12]	@ (80057d4 <HAL_FDCAN_IRQHandler+0x24c>)
 80057c8:	611a      	str	r2, [r3, #16]
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80057ca:	4639      	mov	r1, r7
 80057cc:	4620      	mov	r0, r4
 80057ce:	f7ff fed6 	bl	800557e <HAL_FDCAN_ErrorStatusCallback>
 80057d2:	e757      	b.n	8005684 <HAL_FDCAN_IRQHandler+0xfc>
 80057d4:	4000a800 	.word	0x4000a800
 80057d8:	4000a000 	.word	0x4000a000
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 80057dc:	6863      	ldr	r3, [r4, #4]
 80057de:	689a      	ldr	r2, [r3, #8]
 80057e0:	f012 0f03 	tst.w	r2, #3
 80057e4:	f43f af5e 	beq.w	80056a4 <HAL_FDCAN_IRQHandler+0x11c>
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 80057e8:	6a19      	ldr	r1, [r3, #32]
 80057ea:	f001 010f 	and.w	r1, r1, #15
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 80057ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 80057f0:	6a18      	ldr	r0, [r3, #32]
 80057f2:	f000 0830 	and.w	r8, r0, #48	@ 0x30
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 80057f6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80057f8:	ea08 0800 	and.w	r8, r8, r0
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 80057fc:	6a1f      	ldr	r7, [r3, #32]
 80057fe:	f407 77c0 	and.w	r7, r7, #384	@ 0x180
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8005802:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005804:	4007      	ands	r7, r0
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8005806:	6a1e      	ldr	r6, [r3, #32]
 8005808:	f406 46fc 	and.w	r6, r6, #32256	@ 0x7e00
      TTDistErrors &= hfdcan->ttcan->TTIE;
 800580c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800580e:	4006      	ands	r6, r0
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8005810:	6a1d      	ldr	r5, [r3, #32]
 8005812:	f405 25f0 	and.w	r5, r5, #491520	@ 0x78000
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8005816:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005818:	4005      	ands	r5, r0
      itsourceTTIE = hfdcan->ttcan->TTIE;
 800581a:	f8d3 9024 	ldr.w	r9, [r3, #36]	@ 0x24
      itflagTTIR = hfdcan->ttcan->TTIR;
 800581e:	f8d3 a020 	ldr.w	sl, [r3, #32]
      if (TTSchedSyncITs != 0U)
 8005822:	4011      	ands	r1, r2
 8005824:	d11c      	bne.n	8005860 <HAL_FDCAN_IRQHandler+0x2d8>
      if (TTTimeMarkITs != 0U)
 8005826:	f1b8 0f00 	cmp.w	r8, #0
 800582a:	d11e      	bne.n	800586a <HAL_FDCAN_IRQHandler+0x2e2>
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800582c:	f019 0f40 	tst.w	r9, #64	@ 0x40
 8005830:	d002      	beq.n	8005838 <HAL_FDCAN_IRQHandler+0x2b0>
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8005832:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8005836:	d120      	bne.n	800587a <HAL_FDCAN_IRQHandler+0x2f2>
      if (TTGlobTimeITs != 0U)
 8005838:	bb5f      	cbnz	r7, 8005892 <HAL_FDCAN_IRQHandler+0x30a>
      if (TTDistErrors != 0U)
 800583a:	b136      	cbz	r6, 800584a <HAL_FDCAN_IRQHandler+0x2c2>
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 800583c:	6863      	ldr	r3, [r4, #4]
 800583e:	621e      	str	r6, [r3, #32]
        hfdcan->ErrorCode |= TTDistErrors;
 8005840:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8005844:	4333      	orrs	r3, r6
 8005846:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      if (TTFatalErrors != 0U)
 800584a:	2d00      	cmp	r5, #0
 800584c:	f43f af2a 	beq.w	80056a4 <HAL_FDCAN_IRQHandler+0x11c>
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8005850:	6863      	ldr	r3, [r4, #4]
 8005852:	621d      	str	r5, [r3, #32]
        hfdcan->ErrorCode |= TTFatalErrors;
 8005854:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8005858:	432b      	orrs	r3, r5
 800585a:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 800585e:	e721      	b.n	80056a4 <HAL_FDCAN_IRQHandler+0x11c>
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8005860:	6219      	str	r1, [r3, #32]
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8005862:	4620      	mov	r0, r4
 8005864:	f7ff fe8c 	bl	8005580 <HAL_FDCAN_TT_ScheduleSyncCallback>
 8005868:	e7dd      	b.n	8005826 <HAL_FDCAN_IRQHandler+0x29e>
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800586a:	6863      	ldr	r3, [r4, #4]
 800586c:	f8c3 8020 	str.w	r8, [r3, #32]
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8005870:	4641      	mov	r1, r8
 8005872:	4620      	mov	r0, r4
 8005874:	f7ff fe85 	bl	8005582 <HAL_FDCAN_TT_TimeMarkCallback>
 8005878:	e7d8      	b.n	800582c <HAL_FDCAN_IRQHandler+0x2a4>
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800587a:	6863      	ldr	r3, [r4, #4]
 800587c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800587e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005880:	2040      	movs	r0, #64	@ 0x40
 8005882:	6218      	str	r0, [r3, #32]
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8005884:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8005888:	0c09      	lsrs	r1, r1, #16
 800588a:	4620      	mov	r0, r4
 800588c:	f7ff fe7a 	bl	8005584 <HAL_FDCAN_TT_StopWatchCallback>
 8005890:	e7d2      	b.n	8005838 <HAL_FDCAN_IRQHandler+0x2b0>
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8005892:	6863      	ldr	r3, [r4, #4]
 8005894:	621f      	str	r7, [r3, #32]
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8005896:	4639      	mov	r1, r7
 8005898:	4620      	mov	r0, r4
 800589a:	f7ff fe74 	bl	8005586 <HAL_FDCAN_TT_GlobalTimeCallback>
 800589e:	e7cc      	b.n	800583a <HAL_FDCAN_IRQHandler+0x2b2>
    HAL_FDCAN_ErrorCallback(hfdcan);
 80058a0:	4620      	mov	r0, r4
 80058a2:	f7ff fe6b 	bl	800557c <HAL_FDCAN_ErrorCallback>
}
 80058a6:	e702      	b.n	80056ae <HAL_FDCAN_IRQHandler+0x126>

080058a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80058a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058aa:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 80058ac:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80058ae:	e06b      	b.n	8005988 <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80058b0:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80058b2:	005e      	lsls	r6, r3, #1
 80058b4:	2403      	movs	r4, #3
 80058b6:	40b4      	lsls	r4, r6
 80058b8:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80058bc:	68cc      	ldr	r4, [r1, #12]
 80058be:	40b4      	lsls	r4, r6
 80058c0:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80058c2:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058c4:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80058c6:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058ca:	684c      	ldr	r4, [r1, #4]
 80058cc:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80058d0:	409c      	lsls	r4, r3
 80058d2:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80058d4:	6044      	str	r4, [r0, #4]
 80058d6:	e069      	b.n	80059ac <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058d8:	08dd      	lsrs	r5, r3, #3
 80058da:	3508      	adds	r5, #8
 80058dc:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80058e0:	f003 0c07 	and.w	ip, r3, #7
 80058e4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80058e8:	f04f 0e0f 	mov.w	lr, #15
 80058ec:	fa0e fe0c 	lsl.w	lr, lr, ip
 80058f0:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80058f4:	690c      	ldr	r4, [r1, #16]
 80058f6:	fa04 f40c 	lsl.w	r4, r4, ip
 80058fa:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 80058fe:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8005902:	e06b      	b.n	80059dc <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005904:	2409      	movs	r4, #9
 8005906:	e000      	b.n	800590a <HAL_GPIO_Init+0x62>
 8005908:	2400      	movs	r4, #0
 800590a:	fa04 f40e 	lsl.w	r4, r4, lr
 800590e:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005910:	f10c 0c02 	add.w	ip, ip, #2
 8005914:	4d66      	ldr	r5, [pc, #408]	@ (8005ab0 <HAL_GPIO_Init+0x208>)
 8005916:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800591a:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 800591e:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8005920:	43d4      	mvns	r4, r2
 8005922:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005926:	684f      	ldr	r7, [r1, #4]
 8005928:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 800592c:	d001      	beq.n	8005932 <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 800592e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8005932:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8005936:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8005938:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 800593a:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800593e:	684f      	ldr	r7, [r1, #4]
 8005940:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 8005944:	d001      	beq.n	800594a <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 8005946:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800594a:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 800594e:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005950:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 8005954:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005958:	684f      	ldr	r7, [r1, #4]
 800595a:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 800595e:	d001      	beq.n	8005964 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8005960:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005964:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8005968:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800596c:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 8005970:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005972:	684e      	ldr	r6, [r1, #4]
 8005974:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 8005978:	d001      	beq.n	800597e <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 800597a:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800597e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005982:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
      }
    }

    position++;
 8005986:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005988:	680a      	ldr	r2, [r1, #0]
 800598a:	fa32 f403 	lsrs.w	r4, r2, r3
 800598e:	f000 808c 	beq.w	8005aaa <HAL_GPIO_Init+0x202>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005992:	f04f 0c01 	mov.w	ip, #1
 8005996:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 800599a:	ea1c 0202 	ands.w	r2, ip, r2
 800599e:	d0f2      	beq.n	8005986 <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80059a0:	684c      	ldr	r4, [r1, #4]
 80059a2:	f004 0403 	and.w	r4, r4, #3
 80059a6:	3c01      	subs	r4, #1
 80059a8:	2c01      	cmp	r4, #1
 80059aa:	d981      	bls.n	80058b0 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80059ac:	684c      	ldr	r4, [r1, #4]
 80059ae:	f004 0403 	and.w	r4, r4, #3
 80059b2:	2c03      	cmp	r4, #3
 80059b4:	d00c      	beq.n	80059d0 <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 80059b6:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80059b8:	005d      	lsls	r5, r3, #1
 80059ba:	f04f 0c03 	mov.w	ip, #3
 80059be:	fa0c fc05 	lsl.w	ip, ip, r5
 80059c2:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059c6:	688c      	ldr	r4, [r1, #8]
 80059c8:	40ac      	lsls	r4, r5
 80059ca:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 80059ce:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059d0:	684c      	ldr	r4, [r1, #4]
 80059d2:	f004 0403 	and.w	r4, r4, #3
 80059d6:	2c02      	cmp	r4, #2
 80059d8:	f43f af7e 	beq.w	80058d8 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 80059dc:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80059de:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80059e2:	f04f 0c03 	mov.w	ip, #3
 80059e6:	fa0c fc0e 	lsl.w	ip, ip, lr
 80059ea:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80059ee:	684c      	ldr	r4, [r1, #4]
 80059f0:	f004 0403 	and.w	r4, r4, #3
 80059f4:	fa04 f40e 	lsl.w	r4, r4, lr
 80059f8:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80059fc:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80059fe:	684c      	ldr	r4, [r1, #4]
 8005a00:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 8005a04:	d0bf      	beq.n	8005986 <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a06:	4c2b      	ldr	r4, [pc, #172]	@ (8005ab4 <HAL_GPIO_Init+0x20c>)
 8005a08:	f8d4 50f4 	ldr.w	r5, [r4, #244]	@ 0xf4
 8005a0c:	f045 0502 	orr.w	r5, r5, #2
 8005a10:	f8c4 50f4 	str.w	r5, [r4, #244]	@ 0xf4
 8005a14:	f8d4 40f4 	ldr.w	r4, [r4, #244]	@ 0xf4
 8005a18:	f004 0402 	and.w	r4, r4, #2
 8005a1c:	9401      	str	r4, [sp, #4]
 8005a1e:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005a20:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8005a24:	f10c 0502 	add.w	r5, ip, #2
 8005a28:	4c21      	ldr	r4, [pc, #132]	@ (8005ab0 <HAL_GPIO_Init+0x208>)
 8005a2a:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005a2e:	f003 0e03 	and.w	lr, r3, #3
 8005a32:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8005a36:	240f      	movs	r4, #15
 8005a38:	fa04 f40e 	lsl.w	r4, r4, lr
 8005a3c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005a40:	4c1d      	ldr	r4, [pc, #116]	@ (8005ab8 <HAL_GPIO_Init+0x210>)
 8005a42:	42a0      	cmp	r0, r4
 8005a44:	f43f af60 	beq.w	8005908 <HAL_GPIO_Init+0x60>
 8005a48:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a4c:	42a0      	cmp	r0, r4
 8005a4e:	d01e      	beq.n	8005a8e <HAL_GPIO_Init+0x1e6>
 8005a50:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a54:	42a0      	cmp	r0, r4
 8005a56:	d01c      	beq.n	8005a92 <HAL_GPIO_Init+0x1ea>
 8005a58:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a5c:	42a0      	cmp	r0, r4
 8005a5e:	d01a      	beq.n	8005a96 <HAL_GPIO_Init+0x1ee>
 8005a60:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a64:	42a0      	cmp	r0, r4
 8005a66:	d018      	beq.n	8005a9a <HAL_GPIO_Init+0x1f2>
 8005a68:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a6c:	42a0      	cmp	r0, r4
 8005a6e:	d016      	beq.n	8005a9e <HAL_GPIO_Init+0x1f6>
 8005a70:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a74:	42a0      	cmp	r0, r4
 8005a76:	d014      	beq.n	8005aa2 <HAL_GPIO_Init+0x1fa>
 8005a78:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005a7c:	42a0      	cmp	r0, r4
 8005a7e:	d012      	beq.n	8005aa6 <HAL_GPIO_Init+0x1fe>
 8005a80:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 8005a84:	42a0      	cmp	r0, r4
 8005a86:	f43f af3d 	beq.w	8005904 <HAL_GPIO_Init+0x5c>
 8005a8a:	240a      	movs	r4, #10
 8005a8c:	e73d      	b.n	800590a <HAL_GPIO_Init+0x62>
 8005a8e:	2401      	movs	r4, #1
 8005a90:	e73b      	b.n	800590a <HAL_GPIO_Init+0x62>
 8005a92:	2402      	movs	r4, #2
 8005a94:	e739      	b.n	800590a <HAL_GPIO_Init+0x62>
 8005a96:	2403      	movs	r4, #3
 8005a98:	e737      	b.n	800590a <HAL_GPIO_Init+0x62>
 8005a9a:	2404      	movs	r4, #4
 8005a9c:	e735      	b.n	800590a <HAL_GPIO_Init+0x62>
 8005a9e:	2405      	movs	r4, #5
 8005aa0:	e733      	b.n	800590a <HAL_GPIO_Init+0x62>
 8005aa2:	2406      	movs	r4, #6
 8005aa4:	e731      	b.n	800590a <HAL_GPIO_Init+0x62>
 8005aa6:	2407      	movs	r4, #7
 8005aa8:	e72f      	b.n	800590a <HAL_GPIO_Init+0x62>
  }
}
 8005aaa:	b003      	add	sp, #12
 8005aac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	58000400 	.word	0x58000400
 8005ab4:	58024400 	.word	0x58024400
 8005ab8:	58020000 	.word	0x58020000

08005abc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005abc:	b10a      	cbz	r2, 8005ac2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005abe:	6181      	str	r1, [r0, #24]
 8005ac0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005ac2:	0409      	lsls	r1, r1, #16
 8005ac4:	6181      	str	r1, [r0, #24]
  }
}
 8005ac6:	4770      	bx	lr

08005ac8 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005ac8:	4770      	bx	lr

08005aca <HAL_GPIO_EXTI_IRQHandler>:
{
 8005aca:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8005acc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad4:	4203      	tst	r3, r0
 8005ad6:	d100      	bne.n	8005ada <HAL_GPIO_EXTI_IRQHandler+0x10>
}
 8005ad8:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005ada:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ade:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005ae2:	f7ff fff1 	bl	8005ac8 <HAL_GPIO_EXTI_Callback>
}
 8005ae6:	e7f7      	b.n	8005ad8 <HAL_GPIO_EXTI_IRQHandler+0xe>

08005ae8 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005ae8:	6803      	ldr	r3, [r0, #0]
 8005aea:	699a      	ldr	r2, [r3, #24]
 8005aec:	f012 0f02 	tst.w	r2, #2
 8005af0:	d001      	beq.n	8005af6 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005af2:	2200      	movs	r2, #0
 8005af4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005af6:	6803      	ldr	r3, [r0, #0]
 8005af8:	699a      	ldr	r2, [r3, #24]
 8005afa:	f012 0f01 	tst.w	r2, #1
 8005afe:	d103      	bne.n	8005b08 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005b00:	699a      	ldr	r2, [r3, #24]
 8005b02:	f042 0201 	orr.w	r2, r2, #1
 8005b06:	619a      	str	r2, [r3, #24]
  }
}
 8005b08:	4770      	bx	lr

08005b0a <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005b0a:	b410      	push	{r4}
 8005b0c:	9c01      	ldr	r4, [sp, #4]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b0e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8005b12:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005b16:	4319      	orrs	r1, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b18:	4321      	orrs	r1, r4
 8005b1a:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005b1e:	6802      	ldr	r2, [r0, #0]
 8005b20:	6853      	ldr	r3, [r2, #4]
 8005b22:	0d64      	lsrs	r4, r4, #21
 8005b24:	f404 6480 	and.w	r4, r4, #1024	@ 0x400
 8005b28:	f044 747f 	orr.w	r4, r4, #66846720	@ 0x3fc0000
 8005b2c:	f444 3458 	orr.w	r4, r4, #221184	@ 0x36000
 8005b30:	f444 747f 	orr.w	r4, r4, #1020	@ 0x3fc
 8005b34:	f044 0403 	orr.w	r4, r4, #3
 8005b38:	ea23 0304 	bic.w	r3, r3, r4
 8005b3c:	430b      	orrs	r3, r1
 8005b3e:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005b40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b44:	4770      	bx	lr

08005b46 <I2C_IsErrorOccurred>:
{
 8005b46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b4a:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 8005b4c:	6803      	ldr	r3, [r0, #0]
 8005b4e:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005b50:	f016 0610 	ands.w	r6, r6, #16
 8005b54:	d07e      	beq.n	8005c54 <I2C_IsErrorOccurred+0x10e>
 8005b56:	460d      	mov	r5, r1
 8005b58:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b5a:	2210      	movs	r2, #16
 8005b5c:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 8005b5e:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005b60:	4637      	mov	r7, r6
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005b62:	6823      	ldr	r3, [r4, #0]
 8005b64:	6998      	ldr	r0, [r3, #24]
 8005b66:	f010 0f20 	tst.w	r0, #32
 8005b6a:	d132      	bne.n	8005bd2 <I2C_IsErrorOccurred+0x8c>
 8005b6c:	bb8f      	cbnz	r7, 8005bd2 <I2C_IsErrorOccurred+0x8c>
      if (Timeout != HAL_MAX_DELAY)
 8005b6e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005b72:	d0f6      	beq.n	8005b62 <I2C_IsErrorOccurred+0x1c>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005b74:	f7fc fcc6 	bl	8002504 <HAL_GetTick>
 8005b78:	eba0 0008 	sub.w	r0, r0, r8
 8005b7c:	42a8      	cmp	r0, r5
 8005b7e:	d801      	bhi.n	8005b84 <I2C_IsErrorOccurred+0x3e>
 8005b80:	2d00      	cmp	r5, #0
 8005b82:	d1ee      	bne.n	8005b62 <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005b84:	6821      	ldr	r1, [r4, #0]
 8005b86:	684a      	ldr	r2, [r1, #4]
 8005b88:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
          tmp2 = hi2c->Mode;
 8005b8c:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 8005b90:	b2db      	uxtb	r3, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005b92:	6988      	ldr	r0, [r1, #24]
 8005b94:	f410 4f00 	tst.w	r0, #32768	@ 0x8000
 8005b98:	d004      	beq.n	8005ba4 <I2C_IsErrorOccurred+0x5e>
              (tmp2 != HAL_I2C_MODE_SLAVE))
 8005b9a:	3b20      	subs	r3, #32
 8005b9c:	bf18      	it	ne
 8005b9e:	2301      	movne	r3, #1
              (tmp1 != I2C_CR2_STOP) && \
 8005ba0:	b902      	cbnz	r2, 8005ba4 <I2C_IsErrorOccurred+0x5e>
 8005ba2:	b973      	cbnz	r3, 8005bc2 <I2C_IsErrorOccurred+0x7c>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ba4:	6823      	ldr	r3, [r4, #0]
 8005ba6:	699b      	ldr	r3, [r3, #24]
 8005ba8:	f013 0f20 	tst.w	r3, #32
 8005bac:	d1d9      	bne.n	8005b62 <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005bae:	f7fc fca9 	bl	8002504 <HAL_GetTick>
 8005bb2:	eba0 0008 	sub.w	r0, r0, r8
 8005bb6:	2819      	cmp	r0, #25
 8005bb8:	d9f4      	bls.n	8005ba4 <I2C_IsErrorOccurred+0x5e>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005bba:	f046 0620 	orr.w	r6, r6, #32
              status = HAL_ERROR;
 8005bbe:	2701      	movs	r7, #1
              break;
 8005bc0:	e7cf      	b.n	8005b62 <I2C_IsErrorOccurred+0x1c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005bc2:	684b      	ldr	r3, [r1, #4]
 8005bc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005bc8:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 8005bca:	f7fc fc9b 	bl	8002504 <HAL_GetTick>
 8005bce:	4680      	mov	r8, r0
 8005bd0:	e7e8      	b.n	8005ba4 <I2C_IsErrorOccurred+0x5e>
    if (status == HAL_OK)
 8005bd2:	b90f      	cbnz	r7, 8005bd8 <I2C_IsErrorOccurred+0x92>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	61da      	str	r2, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8005bd8:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 8005bdc:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 8005bde:	6822      	ldr	r2, [r4, #0]
 8005be0:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005be2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005be6:	d005      	beq.n	8005bf4 <I2C_IsErrorOccurred+0xae>
    error_code |= HAL_I2C_ERROR_BERR;
 8005be8:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005bec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005bf0:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8005bf2:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005bf4:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8005bf8:	d006      	beq.n	8005c08 <I2C_IsErrorOccurred+0xc2>
    error_code |= HAL_I2C_ERROR_OVR;
 8005bfa:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005bfe:	6822      	ldr	r2, [r4, #0]
 8005c00:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005c04:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8005c06:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005c08:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8005c0c:	d024      	beq.n	8005c58 <I2C_IsErrorOccurred+0x112>
    error_code |= HAL_I2C_ERROR_ARLO;
 8005c0e:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005c12:	6823      	ldr	r3, [r4, #0]
 8005c14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c18:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 8005c1a:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 8005c1c:	4620      	mov	r0, r4
 8005c1e:	f7ff ff63 	bl	8005ae8 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8005c22:	6822      	ldr	r2, [r4, #0]
 8005c24:	6853      	ldr	r3, [r2, #4]
 8005c26:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8005c2a:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8005c2e:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8005c32:	f023 0301 	bic.w	r3, r3, #1
 8005c36:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8005c38:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005c3a:	4333      	orrs	r3, r6
 8005c3c:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005c3e:	2320      	movs	r3, #32
 8005c40:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c44:	2300      	movs	r3, #0
 8005c46:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8005c4a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 8005c4e:	4628      	mov	r0, r5
 8005c50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8005c54:	2500      	movs	r5, #0
 8005c56:	e7c2      	b.n	8005bde <I2C_IsErrorOccurred+0x98>
  if (status != HAL_OK)
 8005c58:	2d00      	cmp	r5, #0
 8005c5a:	d0f8      	beq.n	8005c4e <I2C_IsErrorOccurred+0x108>
 8005c5c:	e7de      	b.n	8005c1c <I2C_IsErrorOccurred+0xd6>

08005c5e <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8005c5e:	b570      	push	{r4, r5, r6, lr}
 8005c60:	4604      	mov	r4, r0
 8005c62:	460d      	mov	r5, r1
 8005c64:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005c66:	6823      	ldr	r3, [r4, #0]
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	f013 0f02 	tst.w	r3, #2
 8005c6e:	d122      	bne.n	8005cb6 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c70:	4632      	mov	r2, r6
 8005c72:	4629      	mov	r1, r5
 8005c74:	4620      	mov	r0, r4
 8005c76:	f7ff ff66 	bl	8005b46 <I2C_IsErrorOccurred>
 8005c7a:	b9f0      	cbnz	r0, 8005cba <I2C_WaitOnTXISFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 8005c7c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005c80:	d0f1      	beq.n	8005c66 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c82:	f7fc fc3f 	bl	8002504 <HAL_GetTick>
 8005c86:	1b80      	subs	r0, r0, r6
 8005c88:	42a8      	cmp	r0, r5
 8005c8a:	d801      	bhi.n	8005c90 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8005c8c:	2d00      	cmp	r5, #0
 8005c8e:	d1ea      	bne.n	8005c66 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005c90:	6823      	ldr	r3, [r4, #0]
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	f013 0f02 	tst.w	r3, #2
 8005c98:	d1e5      	bne.n	8005c66 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c9a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005c9c:	f043 0320 	orr.w	r3, r3, #32
 8005ca0:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005ca2:	2320      	movs	r3, #32
 8005ca4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 8005cae:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8005cb2:	2001      	movs	r0, #1
 8005cb4:	e000      	b.n	8005cb8 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
  return HAL_OK;
 8005cb6:	2000      	movs	r0, #0
}
 8005cb8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8005cba:	2001      	movs	r0, #1
 8005cbc:	e7fc      	b.n	8005cb8 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>

08005cbe <I2C_WaitOnFlagUntilTimeout>:
{
 8005cbe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cc2:	4605      	mov	r5, r0
 8005cc4:	4688      	mov	r8, r1
 8005cc6:	4617      	mov	r7, r2
 8005cc8:	461e      	mov	r6, r3
 8005cca:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cce:	682b      	ldr	r3, [r5, #0]
 8005cd0:	699c      	ldr	r4, [r3, #24]
 8005cd2:	ea38 0404 	bics.w	r4, r8, r4
 8005cd6:	bf0c      	ite	eq
 8005cd8:	2301      	moveq	r3, #1
 8005cda:	2300      	movne	r3, #0
 8005cdc:	42bb      	cmp	r3, r7
 8005cde:	d127      	bne.n	8005d30 <I2C_WaitOnFlagUntilTimeout+0x72>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ce0:	464a      	mov	r2, r9
 8005ce2:	4631      	mov	r1, r6
 8005ce4:	4628      	mov	r0, r5
 8005ce6:	f7ff ff2e 	bl	8005b46 <I2C_IsErrorOccurred>
 8005cea:	bb20      	cbnz	r0, 8005d36 <I2C_WaitOnFlagUntilTimeout+0x78>
    if (Timeout != HAL_MAX_DELAY)
 8005cec:	f1b6 3fff 	cmp.w	r6, #4294967295
 8005cf0:	d0ed      	beq.n	8005cce <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cf2:	f7fc fc07 	bl	8002504 <HAL_GetTick>
 8005cf6:	eba0 0009 	sub.w	r0, r0, r9
 8005cfa:	42b0      	cmp	r0, r6
 8005cfc:	d801      	bhi.n	8005d02 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005cfe:	2e00      	cmp	r6, #0
 8005d00:	d1e5      	bne.n	8005cce <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005d02:	682b      	ldr	r3, [r5, #0]
 8005d04:	699b      	ldr	r3, [r3, #24]
 8005d06:	ea38 0303 	bics.w	r3, r8, r3
 8005d0a:	bf0c      	ite	eq
 8005d0c:	2301      	moveq	r3, #1
 8005d0e:	2300      	movne	r3, #0
 8005d10:	42bb      	cmp	r3, r7
 8005d12:	d1dc      	bne.n	8005cce <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d14:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8005d16:	f043 0320 	orr.w	r3, r3, #32
 8005d1a:	646b      	str	r3, [r5, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005d1c:	2320      	movs	r3, #32
 8005d1e:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d22:	2300      	movs	r3, #0
 8005d24:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 8005d28:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8005d2c:	2001      	movs	r0, #1
 8005d2e:	e000      	b.n	8005d32 <I2C_WaitOnFlagUntilTimeout+0x74>
  return HAL_OK;
 8005d30:	2000      	movs	r0, #0
}
 8005d32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_ERROR;
 8005d36:	2001      	movs	r0, #1
 8005d38:	e7fb      	b.n	8005d32 <I2C_WaitOnFlagUntilTimeout+0x74>
	...

08005d3c <I2C_RequestMemoryWrite>:
{
 8005d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d40:	b082      	sub	sp, #8
 8005d42:	4604      	mov	r4, r0
 8005d44:	4690      	mov	r8, r2
 8005d46:	461d      	mov	r5, r3
 8005d48:	9e08      	ldr	r6, [sp, #32]
 8005d4a:	9f09      	ldr	r7, [sp, #36]	@ 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005d4c:	4b19      	ldr	r3, [pc, #100]	@ (8005db4 <I2C_RequestMemoryWrite+0x78>)
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d54:	b2ea      	uxtb	r2, r5
 8005d56:	f7ff fed8 	bl	8005b0a <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d5a:	463a      	mov	r2, r7
 8005d5c:	4631      	mov	r1, r6
 8005d5e:	4620      	mov	r0, r4
 8005d60:	f7ff ff7d 	bl	8005c5e <I2C_WaitOnTXISFlagUntilTimeout>
 8005d64:	b9f8      	cbnz	r0, 8005da6 <I2C_RequestMemoryWrite+0x6a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d66:	2d01      	cmp	r5, #1
 8005d68:	d10e      	bne.n	8005d88 <I2C_RequestMemoryWrite+0x4c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d6a:	6823      	ldr	r3, [r4, #0]
 8005d6c:	fa5f f288 	uxtb.w	r2, r8
 8005d70:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005d72:	9700      	str	r7, [sp, #0]
 8005d74:	4633      	mov	r3, r6
 8005d76:	2200      	movs	r2, #0
 8005d78:	2180      	movs	r1, #128	@ 0x80
 8005d7a:	4620      	mov	r0, r4
 8005d7c:	f7ff ff9f 	bl	8005cbe <I2C_WaitOnFlagUntilTimeout>
 8005d80:	b9a8      	cbnz	r0, 8005dae <I2C_RequestMemoryWrite+0x72>
}
 8005d82:	b002      	add	sp, #8
 8005d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005d88:	6823      	ldr	r3, [r4, #0]
 8005d8a:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8005d8e:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d90:	463a      	mov	r2, r7
 8005d92:	4631      	mov	r1, r6
 8005d94:	4620      	mov	r0, r4
 8005d96:	f7ff ff62 	bl	8005c5e <I2C_WaitOnTXISFlagUntilTimeout>
 8005d9a:	b930      	cbnz	r0, 8005daa <I2C_RequestMemoryWrite+0x6e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d9c:	6823      	ldr	r3, [r4, #0]
 8005d9e:	fa5f f288 	uxtb.w	r2, r8
 8005da2:	629a      	str	r2, [r3, #40]	@ 0x28
 8005da4:	e7e5      	b.n	8005d72 <I2C_RequestMemoryWrite+0x36>
    return HAL_ERROR;
 8005da6:	2001      	movs	r0, #1
 8005da8:	e7eb      	b.n	8005d82 <I2C_RequestMemoryWrite+0x46>
      return HAL_ERROR;
 8005daa:	2001      	movs	r0, #1
 8005dac:	e7e9      	b.n	8005d82 <I2C_RequestMemoryWrite+0x46>
    return HAL_ERROR;
 8005dae:	2001      	movs	r0, #1
 8005db0:	e7e7      	b.n	8005d82 <I2C_RequestMemoryWrite+0x46>
 8005db2:	bf00      	nop
 8005db4:	80002000 	.word	0x80002000

08005db8 <I2C_RequestMemoryRead>:
{
 8005db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dbc:	b082      	sub	sp, #8
 8005dbe:	4604      	mov	r4, r0
 8005dc0:	4690      	mov	r8, r2
 8005dc2:	461d      	mov	r5, r3
 8005dc4:	9e08      	ldr	r6, [sp, #32]
 8005dc6:	9f09      	ldr	r7, [sp, #36]	@ 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005dc8:	4b18      	ldr	r3, [pc, #96]	@ (8005e2c <I2C_RequestMemoryRead+0x74>)
 8005dca:	9300      	str	r3, [sp, #0]
 8005dcc:	2300      	movs	r3, #0
 8005dce:	b2ea      	uxtb	r2, r5
 8005dd0:	f7ff fe9b 	bl	8005b0a <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dd4:	463a      	mov	r2, r7
 8005dd6:	4631      	mov	r1, r6
 8005dd8:	4620      	mov	r0, r4
 8005dda:	f7ff ff40 	bl	8005c5e <I2C_WaitOnTXISFlagUntilTimeout>
 8005dde:	b9f8      	cbnz	r0, 8005e20 <I2C_RequestMemoryRead+0x68>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005de0:	2d01      	cmp	r5, #1
 8005de2:	d10e      	bne.n	8005e02 <I2C_RequestMemoryRead+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005de4:	6823      	ldr	r3, [r4, #0]
 8005de6:	fa5f f288 	uxtb.w	r2, r8
 8005dea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005dec:	9700      	str	r7, [sp, #0]
 8005dee:	4633      	mov	r3, r6
 8005df0:	2200      	movs	r2, #0
 8005df2:	2140      	movs	r1, #64	@ 0x40
 8005df4:	4620      	mov	r0, r4
 8005df6:	f7ff ff62 	bl	8005cbe <I2C_WaitOnFlagUntilTimeout>
 8005dfa:	b9a8      	cbnz	r0, 8005e28 <I2C_RequestMemoryRead+0x70>
}
 8005dfc:	b002      	add	sp, #8
 8005dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005e02:	6823      	ldr	r3, [r4, #0]
 8005e04:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8005e08:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e0a:	463a      	mov	r2, r7
 8005e0c:	4631      	mov	r1, r6
 8005e0e:	4620      	mov	r0, r4
 8005e10:	f7ff ff25 	bl	8005c5e <I2C_WaitOnTXISFlagUntilTimeout>
 8005e14:	b930      	cbnz	r0, 8005e24 <I2C_RequestMemoryRead+0x6c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e16:	6823      	ldr	r3, [r4, #0]
 8005e18:	fa5f f288 	uxtb.w	r2, r8
 8005e1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e1e:	e7e5      	b.n	8005dec <I2C_RequestMemoryRead+0x34>
    return HAL_ERROR;
 8005e20:	2001      	movs	r0, #1
 8005e22:	e7eb      	b.n	8005dfc <I2C_RequestMemoryRead+0x44>
      return HAL_ERROR;
 8005e24:	2001      	movs	r0, #1
 8005e26:	e7e9      	b.n	8005dfc <I2C_RequestMemoryRead+0x44>
    return HAL_ERROR;
 8005e28:	2001      	movs	r0, #1
 8005e2a:	e7e7      	b.n	8005dfc <I2C_RequestMemoryRead+0x44>
 8005e2c:	80002000 	.word	0x80002000

08005e30 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8005e30:	b570      	push	{r4, r5, r6, lr}
 8005e32:	4604      	mov	r4, r0
 8005e34:	460d      	mov	r5, r1
 8005e36:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e38:	e004      	b.n	8005e44 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005e3a:	6823      	ldr	r3, [r4, #0]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	f013 0f20 	tst.w	r3, #32
 8005e42:	d012      	beq.n	8005e6a <I2C_WaitOnSTOPFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e44:	6823      	ldr	r3, [r4, #0]
 8005e46:	699b      	ldr	r3, [r3, #24]
 8005e48:	f013 0f20 	tst.w	r3, #32
 8005e4c:	d11b      	bne.n	8005e86 <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e4e:	4632      	mov	r2, r6
 8005e50:	4629      	mov	r1, r5
 8005e52:	4620      	mov	r0, r4
 8005e54:	f7ff fe77 	bl	8005b46 <I2C_IsErrorOccurred>
 8005e58:	b9b8      	cbnz	r0, 8005e8a <I2C_WaitOnSTOPFlagUntilTimeout+0x5a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e5a:	f7fc fb53 	bl	8002504 <HAL_GetTick>
 8005e5e:	1b80      	subs	r0, r0, r6
 8005e60:	42a8      	cmp	r0, r5
 8005e62:	d8ea      	bhi.n	8005e3a <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 8005e64:	2d00      	cmp	r5, #0
 8005e66:	d1ed      	bne.n	8005e44 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
 8005e68:	e7e7      	b.n	8005e3a <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e6a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005e6c:	f043 0320 	orr.w	r3, r3, #32
 8005e70:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005e72:	2320      	movs	r3, #32
 8005e74:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 8005e7e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        return HAL_ERROR;
 8005e82:	2001      	movs	r0, #1
 8005e84:	e000      	b.n	8005e88 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
  return HAL_OK;
 8005e86:	2000      	movs	r0, #0
}
 8005e88:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8005e8a:	2001      	movs	r0, #1
 8005e8c:	e7fc      	b.n	8005e88 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
	...

08005e90 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8005e90:	2800      	cmp	r0, #0
 8005e92:	d05d      	beq.n	8005f50 <HAL_I2C_Init+0xc0>
{
 8005e94:	b510      	push	{r4, lr}
 8005e96:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005e98:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d046      	beq.n	8005f2e <HAL_I2C_Init+0x9e>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ea0:	2324      	movs	r3, #36	@ 0x24
 8005ea2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 8005ea6:	6822      	ldr	r2, [r4, #0]
 8005ea8:	6813      	ldr	r3, [r2, #0]
 8005eaa:	f023 0301 	bic.w	r3, r3, #1
 8005eae:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005eb0:	6863      	ldr	r3, [r4, #4]
 8005eb2:	6822      	ldr	r2, [r4, #0]
 8005eb4:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8005eb8:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005eba:	6822      	ldr	r2, [r4, #0]
 8005ebc:	6893      	ldr	r3, [r2, #8]
 8005ebe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005ec2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ec4:	68e3      	ldr	r3, [r4, #12]
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d036      	beq.n	8005f38 <HAL_I2C_Init+0xa8>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005eca:	68a3      	ldr	r3, [r4, #8]
 8005ecc:	6822      	ldr	r2, [r4, #0]
 8005ece:	f443 4304 	orr.w	r3, r3, #33792	@ 0x8400
 8005ed2:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005ed4:	68e3      	ldr	r3, [r4, #12]
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d034      	beq.n	8005f44 <HAL_I2C_Init+0xb4>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005eda:	6822      	ldr	r2, [r4, #0]
 8005edc:	6853      	ldr	r3, [r2, #4]
 8005ede:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ee2:	6053      	str	r3, [r2, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005ee4:	6822      	ldr	r2, [r4, #0]
 8005ee6:	6851      	ldr	r1, [r2, #4]
 8005ee8:	4b1a      	ldr	r3, [pc, #104]	@ (8005f54 <HAL_I2C_Init+0xc4>)
 8005eea:	430b      	orrs	r3, r1
 8005eec:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005eee:	6822      	ldr	r2, [r4, #0]
 8005ef0:	68d3      	ldr	r3, [r2, #12]
 8005ef2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005ef6:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ef8:	6923      	ldr	r3, [r4, #16]
 8005efa:	6962      	ldr	r2, [r4, #20]
 8005efc:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005efe:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005f00:	6822      	ldr	r2, [r4, #0]
 8005f02:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005f06:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005f08:	69e3      	ldr	r3, [r4, #28]
 8005f0a:	6a21      	ldr	r1, [r4, #32]
 8005f0c:	6822      	ldr	r2, [r4, #0]
 8005f0e:	430b      	orrs	r3, r1
 8005f10:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8005f12:	6822      	ldr	r2, [r4, #0]
 8005f14:	6813      	ldr	r3, [r2, #0]
 8005f16:	f043 0301 	orr.w	r3, r3, #1
 8005f1a:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f1c:	2000      	movs	r0, #0
 8005f1e:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005f20:	2320      	movs	r3, #32
 8005f22:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f26:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f28:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
}
 8005f2c:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8005f2e:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8005f32:	f7fb f85b 	bl	8000fec <HAL_I2C_MspInit>
 8005f36:	e7b3      	b.n	8005ea0 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f38:	68a3      	ldr	r3, [r4, #8]
 8005f3a:	6822      	ldr	r2, [r4, #0]
 8005f3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f40:	6093      	str	r3, [r2, #8]
 8005f42:	e7c7      	b.n	8005ed4 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005f44:	6822      	ldr	r2, [r4, #0]
 8005f46:	6853      	ldr	r3, [r2, #4]
 8005f48:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005f4c:	6053      	str	r3, [r2, #4]
 8005f4e:	e7c9      	b.n	8005ee4 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 8005f50:	2001      	movs	r0, #1
}
 8005f52:	4770      	bx	lr
 8005f54:	02008000 	.word	0x02008000

08005f58 <HAL_I2C_Mem_Write>:
{
 8005f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f5c:	b083      	sub	sp, #12
 8005f5e:	460d      	mov	r5, r1
 8005f60:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8005f64:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f66:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 8005f6a:	b2c9      	uxtb	r1, r1
 8005f6c:	2920      	cmp	r1, #32
 8005f6e:	f040 80bc 	bne.w	80060ea <HAL_I2C_Mem_Write+0x192>
 8005f72:	4604      	mov	r4, r0
 8005f74:	4690      	mov	r8, r2
 8005f76:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 8005f78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005f7a:	f1ba 0f00 	cmp.w	sl, #0
 8005f7e:	bf18      	it	ne
 8005f80:	2b00      	cmpne	r3, #0
 8005f82:	d016      	beq.n	8005fb2 <HAL_I2C_Mem_Write+0x5a>
    __HAL_LOCK(hi2c);
 8005f84:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	f000 80b2 	beq.w	80060f2 <HAL_I2C_Mem_Write+0x19a>
 8005f8e:	f04f 0b01 	mov.w	fp, #1
 8005f92:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8005f96:	f7fc fab5 	bl	8002504 <HAL_GetTick>
 8005f9a:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005f9c:	9000      	str	r0, [sp, #0]
 8005f9e:	2319      	movs	r3, #25
 8005fa0:	465a      	mov	r2, fp
 8005fa2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005fa6:	4620      	mov	r0, r4
 8005fa8:	f7ff fe89 	bl	8005cbe <I2C_WaitOnFlagUntilTimeout>
 8005fac:	b130      	cbz	r0, 8005fbc <HAL_I2C_Mem_Write+0x64>
      return HAL_ERROR;
 8005fae:	2001      	movs	r0, #1
 8005fb0:	e09c      	b.n	80060ec <HAL_I2C_Mem_Write+0x194>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005fb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005fb6:	6443      	str	r3, [r0, #68]	@ 0x44
      return  HAL_ERROR;
 8005fb8:	2001      	movs	r0, #1
 8005fba:	e097      	b.n	80060ec <HAL_I2C_Mem_Write+0x194>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005fbc:	2321      	movs	r3, #33	@ 0x21
 8005fbe:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005fc2:	2340      	movs	r3, #64	@ 0x40
 8005fc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8005fcc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005fce:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005fd0:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005fd4:	6363      	str	r3, [r4, #52]	@ 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005fd6:	9601      	str	r6, [sp, #4]
 8005fd8:	9700      	str	r7, [sp, #0]
 8005fda:	464b      	mov	r3, r9
 8005fdc:	4642      	mov	r2, r8
 8005fde:	4629      	mov	r1, r5
 8005fe0:	4620      	mov	r0, r4
 8005fe2:	f7ff feab 	bl	8005d3c <I2C_RequestMemoryWrite>
 8005fe6:	b970      	cbnz	r0, 8006006 <HAL_I2C_Mem_Write+0xae>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fe8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8005fea:	b29b      	uxth	r3, r3
 8005fec:	2bff      	cmp	r3, #255	@ 0xff
 8005fee:	d90f      	bls.n	8006010 <HAL_I2C_Mem_Write+0xb8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ff0:	22ff      	movs	r2, #255	@ 0xff
 8005ff2:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	9300      	str	r3, [sp, #0]
 8005ff8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ffc:	4629      	mov	r1, r5
 8005ffe:	4620      	mov	r0, r4
 8006000:	f7ff fd83 	bl	8005b0a <I2C_TransferConfig>
 8006004:	e021      	b.n	800604a <HAL_I2C_Mem_Write+0xf2>
      __HAL_UNLOCK(hi2c);
 8006006:	2300      	movs	r3, #0
 8006008:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 800600c:	4658      	mov	r0, fp
 800600e:	e06d      	b.n	80060ec <HAL_I2C_Mem_Write+0x194>
      hi2c->XferSize = hi2c->XferCount;
 8006010:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8006012:	b292      	uxth	r2, r2
 8006014:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006016:	2300      	movs	r3, #0
 8006018:	9300      	str	r3, [sp, #0]
 800601a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800601e:	b2d2      	uxtb	r2, r2
 8006020:	4629      	mov	r1, r5
 8006022:	4620      	mov	r0, r4
 8006024:	f7ff fd71 	bl	8005b0a <I2C_TransferConfig>
 8006028:	e00f      	b.n	800604a <HAL_I2C_Mem_Write+0xf2>
          hi2c->XferSize = hi2c->XferCount;
 800602a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800602c:	b292      	uxth	r2, r2
 800602e:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006030:	2300      	movs	r3, #0
 8006032:	9300      	str	r3, [sp, #0]
 8006034:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006038:	b2d2      	uxtb	r2, r2
 800603a:	4629      	mov	r1, r5
 800603c:	4620      	mov	r0, r4
 800603e:	f7ff fd64 	bl	8005b0a <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8006042:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006044:	b29b      	uxth	r3, r3
 8006046:	2b00      	cmp	r3, #0
 8006048:	d033      	beq.n	80060b2 <HAL_I2C_Mem_Write+0x15a>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800604a:	4632      	mov	r2, r6
 800604c:	4639      	mov	r1, r7
 800604e:	4620      	mov	r0, r4
 8006050:	f7ff fe05 	bl	8005c5e <I2C_WaitOnTXISFlagUntilTimeout>
 8006054:	2800      	cmp	r0, #0
 8006056:	d14e      	bne.n	80060f6 <HAL_I2C_Mem_Write+0x19e>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006058:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800605a:	6823      	ldr	r3, [r4, #0]
 800605c:	7812      	ldrb	r2, [r2, #0]
 800605e:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8006060:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006062:	3301      	adds	r3, #1
 8006064:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8006066:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006068:	b29b      	uxth	r3, r3
 800606a:	3b01      	subs	r3, #1
 800606c:	b29b      	uxth	r3, r3
 800606e:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8006070:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8006072:	3b01      	subs	r3, #1
 8006074:	b29b      	uxth	r3, r3
 8006076:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006078:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800607a:	b292      	uxth	r2, r2
 800607c:	2a00      	cmp	r2, #0
 800607e:	d0e0      	beq.n	8006042 <HAL_I2C_Mem_Write+0xea>
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1de      	bne.n	8006042 <HAL_I2C_Mem_Write+0xea>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006084:	9600      	str	r6, [sp, #0]
 8006086:	463b      	mov	r3, r7
 8006088:	2200      	movs	r2, #0
 800608a:	2180      	movs	r1, #128	@ 0x80
 800608c:	4620      	mov	r0, r4
 800608e:	f7ff fe16 	bl	8005cbe <I2C_WaitOnFlagUntilTimeout>
 8006092:	bb90      	cbnz	r0, 80060fa <HAL_I2C_Mem_Write+0x1a2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006094:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006096:	b29b      	uxth	r3, r3
 8006098:	2bff      	cmp	r3, #255	@ 0xff
 800609a:	d9c6      	bls.n	800602a <HAL_I2C_Mem_Write+0xd2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800609c:	22ff      	movs	r2, #255	@ 0xff
 800609e:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80060a0:	2300      	movs	r3, #0
 80060a2:	9300      	str	r3, [sp, #0]
 80060a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80060a8:	4629      	mov	r1, r5
 80060aa:	4620      	mov	r0, r4
 80060ac:	f7ff fd2d 	bl	8005b0a <I2C_TransferConfig>
 80060b0:	e7c7      	b.n	8006042 <HAL_I2C_Mem_Write+0xea>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060b2:	4632      	mov	r2, r6
 80060b4:	4639      	mov	r1, r7
 80060b6:	4620      	mov	r0, r4
 80060b8:	f7ff feba 	bl	8005e30 <I2C_WaitOnSTOPFlagUntilTimeout>
 80060bc:	b9f8      	cbnz	r0, 80060fe <HAL_I2C_Mem_Write+0x1a6>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060be:	6823      	ldr	r3, [r4, #0]
 80060c0:	2220      	movs	r2, #32
 80060c2:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80060c4:	6821      	ldr	r1, [r4, #0]
 80060c6:	684b      	ldr	r3, [r1, #4]
 80060c8:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 80060cc:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 80060d0:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80060d4:	f023 0301 	bic.w	r3, r3, #1
 80060d8:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80060da:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80060de:	2300      	movs	r3, #0
 80060e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 80060e4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 80060e8:	e000      	b.n	80060ec <HAL_I2C_Mem_Write+0x194>
    return HAL_BUSY;
 80060ea:	2002      	movs	r0, #2
}
 80060ec:	b003      	add	sp, #12
 80060ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 80060f2:	2002      	movs	r0, #2
 80060f4:	e7fa      	b.n	80060ec <HAL_I2C_Mem_Write+0x194>
        return HAL_ERROR;
 80060f6:	2001      	movs	r0, #1
 80060f8:	e7f8      	b.n	80060ec <HAL_I2C_Mem_Write+0x194>
          return HAL_ERROR;
 80060fa:	2001      	movs	r0, #1
 80060fc:	e7f6      	b.n	80060ec <HAL_I2C_Mem_Write+0x194>
      return HAL_ERROR;
 80060fe:	2001      	movs	r0, #1
 8006100:	e7f4      	b.n	80060ec <HAL_I2C_Mem_Write+0x194>
	...

08006104 <HAL_I2C_Mem_Read>:
{
 8006104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006108:	b083      	sub	sp, #12
 800610a:	460d      	mov	r5, r1
 800610c:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8006110:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006112:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 8006116:	b2c9      	uxtb	r1, r1
 8006118:	2920      	cmp	r1, #32
 800611a:	f040 80bd 	bne.w	8006298 <HAL_I2C_Mem_Read+0x194>
 800611e:	4604      	mov	r4, r0
 8006120:	4690      	mov	r8, r2
 8006122:	4699      	mov	r9, r3
    if ((pData == NULL) || (Size == 0U))
 8006124:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006126:	f1ba 0f00 	cmp.w	sl, #0
 800612a:	bf18      	it	ne
 800612c:	2b00      	cmpne	r3, #0
 800612e:	d016      	beq.n	800615e <HAL_I2C_Mem_Read+0x5a>
    __HAL_LOCK(hi2c);
 8006130:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8006134:	2b01      	cmp	r3, #1
 8006136:	f000 80b3 	beq.w	80062a0 <HAL_I2C_Mem_Read+0x19c>
 800613a:	f04f 0b01 	mov.w	fp, #1
 800613e:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8006142:	f7fc f9df 	bl	8002504 <HAL_GetTick>
 8006146:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006148:	9000      	str	r0, [sp, #0]
 800614a:	2319      	movs	r3, #25
 800614c:	465a      	mov	r2, fp
 800614e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006152:	4620      	mov	r0, r4
 8006154:	f7ff fdb3 	bl	8005cbe <I2C_WaitOnFlagUntilTimeout>
 8006158:	b130      	cbz	r0, 8006168 <HAL_I2C_Mem_Read+0x64>
      return HAL_ERROR;
 800615a:	2001      	movs	r0, #1
 800615c:	e09d      	b.n	800629a <HAL_I2C_Mem_Read+0x196>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800615e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006162:	6443      	str	r3, [r0, #68]	@ 0x44
      return  HAL_ERROR;
 8006164:	2001      	movs	r0, #1
 8006166:	e098      	b.n	800629a <HAL_I2C_Mem_Read+0x196>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006168:	2322      	movs	r3, #34	@ 0x22
 800616a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800616e:	2340      	movs	r3, #64	@ 0x40
 8006170:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006174:	2300      	movs	r3, #0
 8006176:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8006178:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800617a:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 800617c:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006180:	6363      	str	r3, [r4, #52]	@ 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006182:	9601      	str	r6, [sp, #4]
 8006184:	9700      	str	r7, [sp, #0]
 8006186:	464b      	mov	r3, r9
 8006188:	4642      	mov	r2, r8
 800618a:	4629      	mov	r1, r5
 800618c:	4620      	mov	r0, r4
 800618e:	f7ff fe13 	bl	8005db8 <I2C_RequestMemoryRead>
 8006192:	b970      	cbnz	r0, 80061b2 <HAL_I2C_Mem_Read+0xae>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006194:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006196:	b29b      	uxth	r3, r3
 8006198:	2bff      	cmp	r3, #255	@ 0xff
 800619a:	d90f      	bls.n	80061bc <HAL_I2C_Mem_Read+0xb8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800619c:	22ff      	movs	r2, #255	@ 0xff
 800619e:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80061a0:	4b43      	ldr	r3, [pc, #268]	@ (80062b0 <HAL_I2C_Mem_Read+0x1ac>)
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80061a8:	4629      	mov	r1, r5
 80061aa:	4620      	mov	r0, r4
 80061ac:	f7ff fcad 	bl	8005b0a <I2C_TransferConfig>
 80061b0:	e021      	b.n	80061f6 <HAL_I2C_Mem_Read+0xf2>
      __HAL_UNLOCK(hi2c);
 80061b2:	2300      	movs	r3, #0
 80061b4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 80061b8:	4658      	mov	r0, fp
 80061ba:	e06e      	b.n	800629a <HAL_I2C_Mem_Read+0x196>
      hi2c->XferSize = hi2c->XferCount;
 80061bc:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80061be:	b292      	uxth	r2, r2
 80061c0:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80061c2:	4b3b      	ldr	r3, [pc, #236]	@ (80062b0 <HAL_I2C_Mem_Read+0x1ac>)
 80061c4:	9300      	str	r3, [sp, #0]
 80061c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80061ca:	b2d2      	uxtb	r2, r2
 80061cc:	4629      	mov	r1, r5
 80061ce:	4620      	mov	r0, r4
 80061d0:	f7ff fc9b 	bl	8005b0a <I2C_TransferConfig>
 80061d4:	e00f      	b.n	80061f6 <HAL_I2C_Mem_Read+0xf2>
          hi2c->XferSize = hi2c->XferCount;
 80061d6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80061d8:	b292      	uxth	r2, r2
 80061da:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80061dc:	2300      	movs	r3, #0
 80061de:	9300      	str	r3, [sp, #0]
 80061e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80061e4:	b2d2      	uxtb	r2, r2
 80061e6:	4629      	mov	r1, r5
 80061e8:	4620      	mov	r0, r4
 80061ea:	f7ff fc8e 	bl	8005b0a <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 80061ee:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d034      	beq.n	8006260 <HAL_I2C_Mem_Read+0x15c>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80061f6:	9600      	str	r6, [sp, #0]
 80061f8:	463b      	mov	r3, r7
 80061fa:	2200      	movs	r2, #0
 80061fc:	2104      	movs	r1, #4
 80061fe:	4620      	mov	r0, r4
 8006200:	f7ff fd5d 	bl	8005cbe <I2C_WaitOnFlagUntilTimeout>
 8006204:	2800      	cmp	r0, #0
 8006206:	d14d      	bne.n	80062a4 <HAL_I2C_Mem_Read+0x1a0>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800620c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800620e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8006210:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006212:	3301      	adds	r3, #1
 8006214:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8006216:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8006218:	3a01      	subs	r2, #1
 800621a:	b292      	uxth	r2, r2
 800621c:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 800621e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006220:	b29b      	uxth	r3, r3
 8006222:	3b01      	subs	r3, #1
 8006224:	b29b      	uxth	r3, r3
 8006226:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006228:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800622a:	b29b      	uxth	r3, r3
 800622c:	2b00      	cmp	r3, #0
 800622e:	d0de      	beq.n	80061ee <HAL_I2C_Mem_Read+0xea>
 8006230:	2a00      	cmp	r2, #0
 8006232:	d1dc      	bne.n	80061ee <HAL_I2C_Mem_Read+0xea>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006234:	9600      	str	r6, [sp, #0]
 8006236:	463b      	mov	r3, r7
 8006238:	2180      	movs	r1, #128	@ 0x80
 800623a:	4620      	mov	r0, r4
 800623c:	f7ff fd3f 	bl	8005cbe <I2C_WaitOnFlagUntilTimeout>
 8006240:	bb90      	cbnz	r0, 80062a8 <HAL_I2C_Mem_Read+0x1a4>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006242:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006244:	b29b      	uxth	r3, r3
 8006246:	2bff      	cmp	r3, #255	@ 0xff
 8006248:	d9c5      	bls.n	80061d6 <HAL_I2C_Mem_Read+0xd2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800624a:	22ff      	movs	r2, #255	@ 0xff
 800624c:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800624e:	2300      	movs	r3, #0
 8006250:	9300      	str	r3, [sp, #0]
 8006252:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006256:	4629      	mov	r1, r5
 8006258:	4620      	mov	r0, r4
 800625a:	f7ff fc56 	bl	8005b0a <I2C_TransferConfig>
 800625e:	e7c6      	b.n	80061ee <HAL_I2C_Mem_Read+0xea>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006260:	4632      	mov	r2, r6
 8006262:	4639      	mov	r1, r7
 8006264:	4620      	mov	r0, r4
 8006266:	f7ff fde3 	bl	8005e30 <I2C_WaitOnSTOPFlagUntilTimeout>
 800626a:	b9f8      	cbnz	r0, 80062ac <HAL_I2C_Mem_Read+0x1a8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800626c:	6823      	ldr	r3, [r4, #0]
 800626e:	2220      	movs	r2, #32
 8006270:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8006272:	6821      	ldr	r1, [r4, #0]
 8006274:	684b      	ldr	r3, [r1, #4]
 8006276:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 800627a:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 800627e:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8006282:	f023 0301 	bic.w	r3, r3, #1
 8006286:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006288:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800628c:	2300      	movs	r3, #0
 800628e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8006292:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 8006296:	e000      	b.n	800629a <HAL_I2C_Mem_Read+0x196>
    return HAL_BUSY;
 8006298:	2002      	movs	r0, #2
}
 800629a:	b003      	add	sp, #12
 800629c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 80062a0:	2002      	movs	r0, #2
 80062a2:	e7fa      	b.n	800629a <HAL_I2C_Mem_Read+0x196>
        return HAL_ERROR;
 80062a4:	2001      	movs	r0, #1
 80062a6:	e7f8      	b.n	800629a <HAL_I2C_Mem_Read+0x196>
          return HAL_ERROR;
 80062a8:	2001      	movs	r0, #1
 80062aa:	e7f6      	b.n	800629a <HAL_I2C_Mem_Read+0x196>
      return HAL_ERROR;
 80062ac:	2001      	movs	r0, #1
 80062ae:	e7f4      	b.n	800629a <HAL_I2C_Mem_Read+0x196>
 80062b0:	80002400 	.word	0x80002400

080062b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80062b4:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062b6:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80062ba:	b2d2      	uxtb	r2, r2
 80062bc:	2a20      	cmp	r2, #32
 80062be:	d123      	bne.n	8006308 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062c0:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 80062c4:	2a01      	cmp	r2, #1
 80062c6:	d021      	beq.n	800630c <HAL_I2CEx_ConfigAnalogFilter+0x58>
 80062c8:	2201      	movs	r2, #1
 80062ca:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80062ce:	2224      	movs	r2, #36	@ 0x24
 80062d0:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80062d4:	6800      	ldr	r0, [r0, #0]
 80062d6:	6802      	ldr	r2, [r0, #0]
 80062d8:	f022 0201 	bic.w	r2, r2, #1
 80062dc:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80062de:	6818      	ldr	r0, [r3, #0]
 80062e0:	6802      	ldr	r2, [r0, #0]
 80062e2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80062e6:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80062e8:	6818      	ldr	r0, [r3, #0]
 80062ea:	6802      	ldr	r2, [r0, #0]
 80062ec:	4311      	orrs	r1, r2
 80062ee:	6001      	str	r1, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 80062f0:	6819      	ldr	r1, [r3, #0]
 80062f2:	680a      	ldr	r2, [r1, #0]
 80062f4:	f042 0201 	orr.w	r2, r2, #1
 80062f8:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80062fa:	2220      	movs	r2, #32
 80062fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006300:	2000      	movs	r0, #0
 8006302:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 8006306:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8006308:	2002      	movs	r0, #2
 800630a:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800630c:	2002      	movs	r0, #2
  }
}
 800630e:	4770      	bx	lr

08006310 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006310:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006312:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8006316:	b2d2      	uxtb	r2, r2
 8006318:	2a20      	cmp	r2, #32
 800631a:	d121      	bne.n	8006360 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800631c:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8006320:	2a01      	cmp	r2, #1
 8006322:	d01f      	beq.n	8006364 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8006324:	2201      	movs	r2, #1
 8006326:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800632a:	2224      	movs	r2, #36	@ 0x24
 800632c:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006330:	6800      	ldr	r0, [r0, #0]
 8006332:	6802      	ldr	r2, [r0, #0]
 8006334:	f022 0201 	bic.w	r2, r2, #1
 8006338:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800633a:	6818      	ldr	r0, [r3, #0]
 800633c:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800633e:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006342:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006346:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006348:	6819      	ldr	r1, [r3, #0]
 800634a:	680a      	ldr	r2, [r1, #0]
 800634c:	f042 0201 	orr.w	r2, r2, #1
 8006350:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006352:	2220      	movs	r2, #32
 8006354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006358:	2000      	movs	r0, #0
 800635a:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 800635e:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8006360:	2002      	movs	r0, #2
 8006362:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8006364:	2002      	movs	r0, #2
  }
}
 8006366:	4770      	bx	lr

08006368 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006368:	4b13      	ldr	r3, [pc, #76]	@ (80063b8 <HAL_PWREx_ConfigSupply+0x50>)
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	f013 0f04 	tst.w	r3, #4
 8006370:	d107      	bne.n	8006382 <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006372:	4b11      	ldr	r3, [pc, #68]	@ (80063b8 <HAL_PWREx_ConfigSupply+0x50>)
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	f003 0307 	and.w	r3, r3, #7
 800637a:	4283      	cmp	r3, r0
 800637c:	d01a      	beq.n	80063b4 <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800637e:	2001      	movs	r0, #1
 8006380:	4770      	bx	lr
{
 8006382:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006384:	4a0c      	ldr	r2, [pc, #48]	@ (80063b8 <HAL_PWREx_ConfigSupply+0x50>)
 8006386:	68d3      	ldr	r3, [r2, #12]
 8006388:	f023 0307 	bic.w	r3, r3, #7
 800638c:	4303      	orrs	r3, r0
 800638e:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006390:	f7fc f8b8 	bl	8002504 <HAL_GetTick>
 8006394:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006396:	4b08      	ldr	r3, [pc, #32]	@ (80063b8 <HAL_PWREx_ConfigSupply+0x50>)
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800639e:	d107      	bne.n	80063b0 <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80063a0:	f7fc f8b0 	bl	8002504 <HAL_GetTick>
 80063a4:	1b00      	subs	r0, r0, r4
 80063a6:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80063aa:	d9f4      	bls.n	8006396 <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 80063ac:	2001      	movs	r0, #1
 80063ae:	e000      	b.n	80063b2 <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80063b0:	2000      	movs	r0, #0
}
 80063b2:	bd10      	pop	{r4, pc}
      return HAL_OK;
 80063b4:	2000      	movs	r0, #0
}
 80063b6:	4770      	bx	lr
 80063b8:	58024800 	.word	0x58024800

080063bc <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80063bc:	2800      	cmp	r0, #0
 80063be:	f000 82d5 	beq.w	800696c <HAL_RCC_OscConfig+0x5b0>
{
 80063c2:	b538      	push	{r3, r4, r5, lr}
 80063c4:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063c6:	6803      	ldr	r3, [r0, #0]
 80063c8:	f013 0f01 	tst.w	r3, #1
 80063cc:	d025      	beq.n	800641a <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063ce:	4aa0      	ldr	r2, [pc, #640]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 80063d0:	6913      	ldr	r3, [r2, #16]
 80063d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80063d6:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80063d8:	2b10      	cmp	r3, #16
 80063da:	d015      	beq.n	8006408 <HAL_RCC_OscConfig+0x4c>
 80063dc:	2b18      	cmp	r3, #24
 80063de:	d00f      	beq.n	8006400 <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063e0:	6863      	ldr	r3, [r4, #4]
 80063e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063e6:	d03f      	beq.n	8006468 <HAL_RCC_OscConfig+0xac>
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d153      	bne.n	8006494 <HAL_RCC_OscConfig+0xd8>
 80063ec:	4b98      	ldr	r3, [pc, #608]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80063f4:	601a      	str	r2, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80063fc:	601a      	str	r2, [r3, #0]
 80063fe:	e038      	b.n	8006472 <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006400:	f002 0203 	and.w	r2, r2, #3
 8006404:	2a02      	cmp	r2, #2
 8006406:	d1eb      	bne.n	80063e0 <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006408:	4b91      	ldr	r3, [pc, #580]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8006410:	d003      	beq.n	800641a <HAL_RCC_OscConfig+0x5e>
 8006412:	6863      	ldr	r3, [r4, #4]
 8006414:	2b00      	cmp	r3, #0
 8006416:	f000 82ab 	beq.w	8006970 <HAL_RCC_OscConfig+0x5b4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800641a:	6823      	ldr	r3, [r4, #0]
 800641c:	f013 0f02 	tst.w	r3, #2
 8006420:	f000 8088 	beq.w	8006534 <HAL_RCC_OscConfig+0x178>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006424:	4a8a      	ldr	r2, [pc, #552]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 8006426:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006428:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800642a:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 800642e:	d05a      	beq.n	80064e6 <HAL_RCC_OscConfig+0x12a>
 8006430:	2b18      	cmp	r3, #24
 8006432:	d055      	beq.n	80064e0 <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006434:	68e3      	ldr	r3, [r4, #12]
 8006436:	2b00      	cmp	r3, #0
 8006438:	f000 80a9 	beq.w	800658e <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800643c:	4984      	ldr	r1, [pc, #528]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 800643e:	680a      	ldr	r2, [r1, #0]
 8006440:	f022 0219 	bic.w	r2, r2, #25
 8006444:	4313      	orrs	r3, r2
 8006446:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006448:	f7fc f85c 	bl	8002504 <HAL_GetTick>
 800644c:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800644e:	4b80      	ldr	r3, [pc, #512]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f013 0f04 	tst.w	r3, #4
 8006456:	f040 8091 	bne.w	800657c <HAL_RCC_OscConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800645a:	f7fc f853 	bl	8002504 <HAL_GetTick>
 800645e:	1b40      	subs	r0, r0, r5
 8006460:	2802      	cmp	r0, #2
 8006462:	d9f4      	bls.n	800644e <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8006464:	2003      	movs	r0, #3
 8006466:	e28a      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006468:	4a79      	ldr	r2, [pc, #484]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 800646a:	6813      	ldr	r3, [r2, #0]
 800646c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006470:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006472:	6863      	ldr	r3, [r4, #4]
 8006474:	b32b      	cbz	r3, 80064c2 <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8006476:	f7fc f845 	bl	8002504 <HAL_GetTick>
 800647a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800647c:	4b74      	ldr	r3, [pc, #464]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8006484:	d1c9      	bne.n	800641a <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006486:	f7fc f83d 	bl	8002504 <HAL_GetTick>
 800648a:	1b40      	subs	r0, r0, r5
 800648c:	2864      	cmp	r0, #100	@ 0x64
 800648e:	d9f5      	bls.n	800647c <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 8006490:	2003      	movs	r0, #3
 8006492:	e274      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006494:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006498:	d009      	beq.n	80064ae <HAL_RCC_OscConfig+0xf2>
 800649a:	4b6d      	ldr	r3, [pc, #436]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80064a2:	601a      	str	r2, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80064aa:	601a      	str	r2, [r3, #0]
 80064ac:	e7e1      	b.n	8006472 <HAL_RCC_OscConfig+0xb6>
 80064ae:	4b68      	ldr	r3, [pc, #416]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80064b6:	601a      	str	r2, [r3, #0]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80064be:	601a      	str	r2, [r3, #0]
 80064c0:	e7d7      	b.n	8006472 <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 80064c2:	f7fc f81f 	bl	8002504 <HAL_GetTick>
 80064c6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80064c8:	4b61      	ldr	r3, [pc, #388]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80064d0:	d0a3      	beq.n	800641a <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064d2:	f7fc f817 	bl	8002504 <HAL_GetTick>
 80064d6:	1b40      	subs	r0, r0, r5
 80064d8:	2864      	cmp	r0, #100	@ 0x64
 80064da:	d9f5      	bls.n	80064c8 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 80064dc:	2003      	movs	r0, #3
 80064de:	e24e      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80064e0:	f012 0f03 	tst.w	r2, #3
 80064e4:	d1a6      	bne.n	8006434 <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80064e6:	4b5a      	ldr	r3, [pc, #360]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f013 0f04 	tst.w	r3, #4
 80064ee:	d003      	beq.n	80064f8 <HAL_RCC_OscConfig+0x13c>
 80064f0:	68e3      	ldr	r3, [r4, #12]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	f000 823e 	beq.w	8006974 <HAL_RCC_OscConfig+0x5b8>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80064f8:	4a55      	ldr	r2, [pc, #340]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 80064fa:	6813      	ldr	r3, [r2, #0]
 80064fc:	f023 0319 	bic.w	r3, r3, #25
 8006500:	68e1      	ldr	r1, [r4, #12]
 8006502:	430b      	orrs	r3, r1
 8006504:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006506:	f7fb fffd 	bl	8002504 <HAL_GetTick>
 800650a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800650c:	4b50      	ldr	r3, [pc, #320]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f013 0f04 	tst.w	r3, #4
 8006514:	d106      	bne.n	8006524 <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006516:	f7fb fff5 	bl	8002504 <HAL_GetTick>
 800651a:	1b40      	subs	r0, r0, r5
 800651c:	2802      	cmp	r0, #2
 800651e:	d9f5      	bls.n	800650c <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8006520:	2003      	movs	r0, #3
 8006522:	e22c      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006524:	4a4a      	ldr	r2, [pc, #296]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 8006526:	6853      	ldr	r3, [r2, #4]
 8006528:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800652c:	6921      	ldr	r1, [r4, #16]
 800652e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006532:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006534:	6823      	ldr	r3, [r4, #0]
 8006536:	f013 0f10 	tst.w	r3, #16
 800653a:	d051      	beq.n	80065e0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800653c:	4a44      	ldr	r2, [pc, #272]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 800653e:	6913      	ldr	r3, [r2, #16]
 8006540:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006544:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006546:	2b08      	cmp	r3, #8
 8006548:	d039      	beq.n	80065be <HAL_RCC_OscConfig+0x202>
 800654a:	2b18      	cmp	r3, #24
 800654c:	d033      	beq.n	80065b6 <HAL_RCC_OscConfig+0x1fa>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800654e:	69e3      	ldr	r3, [r4, #28]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d069      	beq.n	8006628 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006554:	4a3e      	ldr	r2, [pc, #248]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 8006556:	6813      	ldr	r3, [r2, #0]
 8006558:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800655c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800655e:	f7fb ffd1 	bl	8002504 <HAL_GetTick>
 8006562:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006564:	4b3a      	ldr	r3, [pc, #232]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800656c:	d153      	bne.n	8006616 <HAL_RCC_OscConfig+0x25a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800656e:	f7fb ffc9 	bl	8002504 <HAL_GetTick>
 8006572:	1b40      	subs	r0, r0, r5
 8006574:	2802      	cmp	r0, #2
 8006576:	d9f5      	bls.n	8006564 <HAL_RCC_OscConfig+0x1a8>
          {
            return HAL_TIMEOUT;
 8006578:	2003      	movs	r0, #3
 800657a:	e200      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800657c:	4a34      	ldr	r2, [pc, #208]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 800657e:	6853      	ldr	r3, [r2, #4]
 8006580:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006584:	6921      	ldr	r1, [r4, #16]
 8006586:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800658a:	6053      	str	r3, [r2, #4]
 800658c:	e7d2      	b.n	8006534 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_DISABLE();
 800658e:	4a30      	ldr	r2, [pc, #192]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 8006590:	6813      	ldr	r3, [r2, #0]
 8006592:	f023 0301 	bic.w	r3, r3, #1
 8006596:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006598:	f7fb ffb4 	bl	8002504 <HAL_GetTick>
 800659c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800659e:	4b2c      	ldr	r3, [pc, #176]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f013 0f04 	tst.w	r3, #4
 80065a6:	d0c5      	beq.n	8006534 <HAL_RCC_OscConfig+0x178>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065a8:	f7fb ffac 	bl	8002504 <HAL_GetTick>
 80065ac:	1b40      	subs	r0, r0, r5
 80065ae:	2802      	cmp	r0, #2
 80065b0:	d9f5      	bls.n	800659e <HAL_RCC_OscConfig+0x1e2>
            return HAL_TIMEOUT;
 80065b2:	2003      	movs	r0, #3
 80065b4:	e1e3      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80065b6:	f002 0203 	and.w	r2, r2, #3
 80065ba:	2a01      	cmp	r2, #1
 80065bc:	d1c7      	bne.n	800654e <HAL_RCC_OscConfig+0x192>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80065be:	4b24      	ldr	r3, [pc, #144]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80065c6:	d003      	beq.n	80065d0 <HAL_RCC_OscConfig+0x214>
 80065c8:	69e3      	ldr	r3, [r4, #28]
 80065ca:	2b80      	cmp	r3, #128	@ 0x80
 80065cc:	f040 81d4 	bne.w	8006978 <HAL_RCC_OscConfig+0x5bc>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065d0:	4a1f      	ldr	r2, [pc, #124]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 80065d2:	68d3      	ldr	r3, [r2, #12]
 80065d4:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80065d8:	6a21      	ldr	r1, [r4, #32]
 80065da:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80065de:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065e0:	6823      	ldr	r3, [r4, #0]
 80065e2:	f013 0f08 	tst.w	r3, #8
 80065e6:	d049      	beq.n	800667c <HAL_RCC_OscConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80065e8:	6963      	ldr	r3, [r4, #20]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d032      	beq.n	8006654 <HAL_RCC_OscConfig+0x298>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065ee:	4a18      	ldr	r2, [pc, #96]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 80065f0:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 80065f2:	f043 0301 	orr.w	r3, r3, #1
 80065f6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065f8:	f7fb ff84 	bl	8002504 <HAL_GetTick>
 80065fc:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80065fe:	4b14      	ldr	r3, [pc, #80]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 8006600:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006602:	f013 0f02 	tst.w	r3, #2
 8006606:	d139      	bne.n	800667c <HAL_RCC_OscConfig+0x2c0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006608:	f7fb ff7c 	bl	8002504 <HAL_GetTick>
 800660c:	1b40      	subs	r0, r0, r5
 800660e:	2802      	cmp	r0, #2
 8006610:	d9f5      	bls.n	80065fe <HAL_RCC_OscConfig+0x242>
        {
          return HAL_TIMEOUT;
 8006612:	2003      	movs	r0, #3
 8006614:	e1b3      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006616:	4a0e      	ldr	r2, [pc, #56]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 8006618:	68d3      	ldr	r3, [r2, #12]
 800661a:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800661e:	6a21      	ldr	r1, [r4, #32]
 8006620:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8006624:	60d3      	str	r3, [r2, #12]
 8006626:	e7db      	b.n	80065e0 <HAL_RCC_OscConfig+0x224>
        __HAL_RCC_CSI_DISABLE();
 8006628:	4a09      	ldr	r2, [pc, #36]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 800662a:	6813      	ldr	r3, [r2, #0]
 800662c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006630:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8006632:	f7fb ff67 	bl	8002504 <HAL_GetTick>
 8006636:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006638:	4b05      	ldr	r3, [pc, #20]	@ (8006650 <HAL_RCC_OscConfig+0x294>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006640:	d0ce      	beq.n	80065e0 <HAL_RCC_OscConfig+0x224>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006642:	f7fb ff5f 	bl	8002504 <HAL_GetTick>
 8006646:	1b40      	subs	r0, r0, r5
 8006648:	2802      	cmp	r0, #2
 800664a:	d9f5      	bls.n	8006638 <HAL_RCC_OscConfig+0x27c>
            return HAL_TIMEOUT;
 800664c:	2003      	movs	r0, #3
 800664e:	e196      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
 8006650:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006654:	4a9d      	ldr	r2, [pc, #628]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 8006656:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8006658:	f023 0301 	bic.w	r3, r3, #1
 800665c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800665e:	f7fb ff51 	bl	8002504 <HAL_GetTick>
 8006662:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006664:	4b99      	ldr	r3, [pc, #612]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 8006666:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006668:	f013 0f02 	tst.w	r3, #2
 800666c:	d006      	beq.n	800667c <HAL_RCC_OscConfig+0x2c0>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800666e:	f7fb ff49 	bl	8002504 <HAL_GetTick>
 8006672:	1b40      	subs	r0, r0, r5
 8006674:	2802      	cmp	r0, #2
 8006676:	d9f5      	bls.n	8006664 <HAL_RCC_OscConfig+0x2a8>
        {
          return HAL_TIMEOUT;
 8006678:	2003      	movs	r0, #3
 800667a:	e180      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	f013 0f20 	tst.w	r3, #32
 8006682:	d029      	beq.n	80066d8 <HAL_RCC_OscConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006684:	69a3      	ldr	r3, [r4, #24]
 8006686:	b19b      	cbz	r3, 80066b0 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006688:	4a90      	ldr	r2, [pc, #576]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 800668a:	6813      	ldr	r3, [r2, #0]
 800668c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006690:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006692:	f7fb ff37 	bl	8002504 <HAL_GetTick>
 8006696:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006698:	4b8c      	ldr	r3, [pc, #560]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80066a0:	d11a      	bne.n	80066d8 <HAL_RCC_OscConfig+0x31c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066a2:	f7fb ff2f 	bl	8002504 <HAL_GetTick>
 80066a6:	1b40      	subs	r0, r0, r5
 80066a8:	2802      	cmp	r0, #2
 80066aa:	d9f5      	bls.n	8006698 <HAL_RCC_OscConfig+0x2dc>
        {
          return HAL_TIMEOUT;
 80066ac:	2003      	movs	r0, #3
 80066ae:	e166      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80066b0:	4a86      	ldr	r2, [pc, #536]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 80066b2:	6813      	ldr	r3, [r2, #0]
 80066b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066b8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80066ba:	f7fb ff23 	bl	8002504 <HAL_GetTick>
 80066be:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80066c0:	4b82      	ldr	r3, [pc, #520]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80066c8:	d006      	beq.n	80066d8 <HAL_RCC_OscConfig+0x31c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066ca:	f7fb ff1b 	bl	8002504 <HAL_GetTick>
 80066ce:	1b40      	subs	r0, r0, r5
 80066d0:	2802      	cmp	r0, #2
 80066d2:	d9f5      	bls.n	80066c0 <HAL_RCC_OscConfig+0x304>
        {
          return HAL_TIMEOUT;
 80066d4:	2003      	movs	r0, #3
 80066d6:	e152      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066d8:	6823      	ldr	r3, [r4, #0]
 80066da:	f013 0f04 	tst.w	r3, #4
 80066de:	d121      	bne.n	8006724 <HAL_RCC_OscConfig+0x368>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066e0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	f000 814a 	beq.w	800697c <HAL_RCC_OscConfig+0x5c0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80066e8:	4a78      	ldr	r2, [pc, #480]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 80066ea:	6912      	ldr	r2, [r2, #16]
 80066ec:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 80066f0:	2a18      	cmp	r2, #24
 80066f2:	f000 80f1 	beq.w	80068d8 <HAL_RCC_OscConfig+0x51c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d075      	beq.n	80067e6 <HAL_RCC_OscConfig+0x42a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066fa:	4a74      	ldr	r2, [pc, #464]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 80066fc:	6813      	ldr	r3, [r2, #0]
 80066fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006702:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006704:	f7fb fefe 	bl	8002504 <HAL_GetTick>
 8006708:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800670a:	4b70      	ldr	r3, [pc, #448]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8006712:	f000 80d8 	beq.w	80068c6 <HAL_RCC_OscConfig+0x50a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006716:	f7fb fef5 	bl	8002504 <HAL_GetTick>
 800671a:	1b00      	subs	r0, r0, r4
 800671c:	2802      	cmp	r0, #2
 800671e:	d9f4      	bls.n	800670a <HAL_RCC_OscConfig+0x34e>
          {
            return HAL_TIMEOUT;
 8006720:	2003      	movs	r0, #3
 8006722:	e12c      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
    PWR->CR1 |= PWR_CR1_DBP;
 8006724:	4a6a      	ldr	r2, [pc, #424]	@ (80068d0 <HAL_RCC_OscConfig+0x514>)
 8006726:	6813      	ldr	r3, [r2, #0]
 8006728:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800672c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800672e:	f7fb fee9 	bl	8002504 <HAL_GetTick>
 8006732:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006734:	4b66      	ldr	r3, [pc, #408]	@ (80068d0 <HAL_RCC_OscConfig+0x514>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800673c:	d106      	bne.n	800674c <HAL_RCC_OscConfig+0x390>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800673e:	f7fb fee1 	bl	8002504 <HAL_GetTick>
 8006742:	1b40      	subs	r0, r0, r5
 8006744:	2864      	cmp	r0, #100	@ 0x64
 8006746:	d9f5      	bls.n	8006734 <HAL_RCC_OscConfig+0x378>
        return HAL_TIMEOUT;
 8006748:	2003      	movs	r0, #3
 800674a:	e118      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800674c:	68a3      	ldr	r3, [r4, #8]
 800674e:	2b01      	cmp	r3, #1
 8006750:	d00a      	beq.n	8006768 <HAL_RCC_OscConfig+0x3ac>
 8006752:	bb0b      	cbnz	r3, 8006798 <HAL_RCC_OscConfig+0x3dc>
 8006754:	4b5d      	ldr	r3, [pc, #372]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 8006756:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006758:	f022 0201 	bic.w	r2, r2, #1
 800675c:	671a      	str	r2, [r3, #112]	@ 0x70
 800675e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006760:	f022 0204 	bic.w	r2, r2, #4
 8006764:	671a      	str	r2, [r3, #112]	@ 0x70
 8006766:	e004      	b.n	8006772 <HAL_RCC_OscConfig+0x3b6>
 8006768:	4a58      	ldr	r2, [pc, #352]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 800676a:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800676c:	f043 0301 	orr.w	r3, r3, #1
 8006770:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006772:	68a3      	ldr	r3, [r4, #8]
 8006774:	b333      	cbz	r3, 80067c4 <HAL_RCC_OscConfig+0x408>
      tickstart = HAL_GetTick();
 8006776:	f7fb fec5 	bl	8002504 <HAL_GetTick>
 800677a:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800677c:	4b53      	ldr	r3, [pc, #332]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 800677e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006780:	f013 0f02 	tst.w	r3, #2
 8006784:	d1ac      	bne.n	80066e0 <HAL_RCC_OscConfig+0x324>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006786:	f7fb febd 	bl	8002504 <HAL_GetTick>
 800678a:	1b40      	subs	r0, r0, r5
 800678c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006790:	4298      	cmp	r0, r3
 8006792:	d9f3      	bls.n	800677c <HAL_RCC_OscConfig+0x3c0>
          return HAL_TIMEOUT;
 8006794:	2003      	movs	r0, #3
 8006796:	e0f2      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006798:	2b05      	cmp	r3, #5
 800679a:	d009      	beq.n	80067b0 <HAL_RCC_OscConfig+0x3f4>
 800679c:	4b4b      	ldr	r3, [pc, #300]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 800679e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80067a0:	f022 0201 	bic.w	r2, r2, #1
 80067a4:	671a      	str	r2, [r3, #112]	@ 0x70
 80067a6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80067a8:	f022 0204 	bic.w	r2, r2, #4
 80067ac:	671a      	str	r2, [r3, #112]	@ 0x70
 80067ae:	e7e0      	b.n	8006772 <HAL_RCC_OscConfig+0x3b6>
 80067b0:	4b46      	ldr	r3, [pc, #280]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 80067b2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80067b4:	f042 0204 	orr.w	r2, r2, #4
 80067b8:	671a      	str	r2, [r3, #112]	@ 0x70
 80067ba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80067bc:	f042 0201 	orr.w	r2, r2, #1
 80067c0:	671a      	str	r2, [r3, #112]	@ 0x70
 80067c2:	e7d6      	b.n	8006772 <HAL_RCC_OscConfig+0x3b6>
      tickstart = HAL_GetTick();
 80067c4:	f7fb fe9e 	bl	8002504 <HAL_GetTick>
 80067c8:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80067ca:	4b40      	ldr	r3, [pc, #256]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 80067cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067ce:	f013 0f02 	tst.w	r3, #2
 80067d2:	d085      	beq.n	80066e0 <HAL_RCC_OscConfig+0x324>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067d4:	f7fb fe96 	bl	8002504 <HAL_GetTick>
 80067d8:	1b40      	subs	r0, r0, r5
 80067da:	f241 3388 	movw	r3, #5000	@ 0x1388
 80067de:	4298      	cmp	r0, r3
 80067e0:	d9f3      	bls.n	80067ca <HAL_RCC_OscConfig+0x40e>
          return HAL_TIMEOUT;
 80067e2:	2003      	movs	r0, #3
 80067e4:	e0cb      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
        __HAL_RCC_PLL_DISABLE();
 80067e6:	4a39      	ldr	r2, [pc, #228]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 80067e8:	6813      	ldr	r3, [r2, #0]
 80067ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80067ee:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80067f0:	f7fb fe88 	bl	8002504 <HAL_GetTick>
 80067f4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067f6:	4b35      	ldr	r3, [pc, #212]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80067fe:	d006      	beq.n	800680e <HAL_RCC_OscConfig+0x452>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006800:	f7fb fe80 	bl	8002504 <HAL_GetTick>
 8006804:	1b40      	subs	r0, r0, r5
 8006806:	2802      	cmp	r0, #2
 8006808:	d9f5      	bls.n	80067f6 <HAL_RCC_OscConfig+0x43a>
            return HAL_TIMEOUT;
 800680a:	2003      	movs	r0, #3
 800680c:	e0b7      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800680e:	4b2f      	ldr	r3, [pc, #188]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 8006810:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8006812:	4a30      	ldr	r2, [pc, #192]	@ (80068d4 <HAL_RCC_OscConfig+0x518>)
 8006814:	400a      	ands	r2, r1
 8006816:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8006818:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800681a:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 800681e:	430a      	orrs	r2, r1
 8006820:	629a      	str	r2, [r3, #40]	@ 0x28
 8006822:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006824:	3a01      	subs	r2, #1
 8006826:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800682a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800682c:	3901      	subs	r1, #1
 800682e:	0249      	lsls	r1, r1, #9
 8006830:	b289      	uxth	r1, r1
 8006832:	430a      	orrs	r2, r1
 8006834:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006836:	3901      	subs	r1, #1
 8006838:	0409      	lsls	r1, r1, #16
 800683a:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 800683e:	430a      	orrs	r2, r1
 8006840:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8006842:	3901      	subs	r1, #1
 8006844:	0609      	lsls	r1, r1, #24
 8006846:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 800684a:	430a      	orrs	r2, r1
 800684c:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800684e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006850:	f022 0201 	bic.w	r2, r2, #1
 8006854:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006856:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006858:	f36f 02cf 	bfc	r2, #3, #13
 800685c:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800685e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8006862:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006864:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006866:	f022 020c 	bic.w	r2, r2, #12
 800686a:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800686c:	430a      	orrs	r2, r1
 800686e:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006870:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006872:	f022 0202 	bic.w	r2, r2, #2
 8006876:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006878:	430a      	orrs	r2, r1
 800687a:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800687c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800687e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006882:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006886:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800688a:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800688c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800688e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8006892:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8006894:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006896:	f042 0201 	orr.w	r2, r2, #1
 800689a:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80068a2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80068a4:	f7fb fe2e 	bl	8002504 <HAL_GetTick>
 80068a8:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068aa:	4b08      	ldr	r3, [pc, #32]	@ (80068cc <HAL_RCC_OscConfig+0x510>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80068b2:	d106      	bne.n	80068c2 <HAL_RCC_OscConfig+0x506>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068b4:	f7fb fe26 	bl	8002504 <HAL_GetTick>
 80068b8:	1b00      	subs	r0, r0, r4
 80068ba:	2802      	cmp	r0, #2
 80068bc:	d9f5      	bls.n	80068aa <HAL_RCC_OscConfig+0x4ee>
            return HAL_TIMEOUT;
 80068be:	2003      	movs	r0, #3
 80068c0:	e05d      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 80068c2:	2000      	movs	r0, #0
 80068c4:	e05b      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
 80068c6:	2000      	movs	r0, #0
 80068c8:	e059      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
 80068ca:	bf00      	nop
 80068cc:	58024400 	.word	0x58024400
 80068d0:	58024800 	.word	0x58024800
 80068d4:	fffffc0c 	.word	0xfffffc0c
      temp1_pllckcfg = RCC->PLLCKSELR;
 80068d8:	4930      	ldr	r1, [pc, #192]	@ (800699c <HAL_RCC_OscConfig+0x5e0>)
 80068da:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 80068dc:	6b08      	ldr	r0, [r1, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068de:	2b01      	cmp	r3, #1
 80068e0:	d04e      	beq.n	8006980 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068e2:	f002 0303 	and.w	r3, r2, #3
 80068e6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80068e8:	428b      	cmp	r3, r1
 80068ea:	d14b      	bne.n	8006984 <HAL_RCC_OscConfig+0x5c8>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80068ec:	f3c2 1205 	ubfx	r2, r2, #4, #6
 80068f0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d148      	bne.n	8006988 <HAL_RCC_OscConfig+0x5cc>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80068f6:	f3c0 0208 	ubfx	r2, r0, #0, #9
 80068fa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80068fc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80068fe:	429a      	cmp	r2, r3
 8006900:	d144      	bne.n	800698c <HAL_RCC_OscConfig+0x5d0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006902:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8006906:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006908:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800690a:	429a      	cmp	r2, r3
 800690c:	d140      	bne.n	8006990 <HAL_RCC_OscConfig+0x5d4>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800690e:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8006912:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006914:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006916:	429a      	cmp	r2, r3
 8006918:	d13c      	bne.n	8006994 <HAL_RCC_OscConfig+0x5d8>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800691a:	f3c0 6006 	ubfx	r0, r0, #24, #7
 800691e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006920:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006922:	4298      	cmp	r0, r3
 8006924:	d138      	bne.n	8006998 <HAL_RCC_OscConfig+0x5dc>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006926:	4b1d      	ldr	r3, [pc, #116]	@ (800699c <HAL_RCC_OscConfig+0x5e0>)
 8006928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800692a:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800692e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8006930:	429a      	cmp	r2, r3
 8006932:	d101      	bne.n	8006938 <HAL_RCC_OscConfig+0x57c>
  return HAL_OK;
 8006934:	2000      	movs	r0, #0
 8006936:	e022      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
          __HAL_RCC_PLLFRACN_DISABLE();
 8006938:	4a18      	ldr	r2, [pc, #96]	@ (800699c <HAL_RCC_OscConfig+0x5e0>)
 800693a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800693c:	f023 0301 	bic.w	r3, r3, #1
 8006940:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8006942:	f7fb fddf 	bl	8002504 <HAL_GetTick>
 8006946:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006948:	f7fb fddc 	bl	8002504 <HAL_GetTick>
 800694c:	42a8      	cmp	r0, r5
 800694e:	d0fb      	beq.n	8006948 <HAL_RCC_OscConfig+0x58c>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006950:	4a12      	ldr	r2, [pc, #72]	@ (800699c <HAL_RCC_OscConfig+0x5e0>)
 8006952:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8006954:	f36f 03cf 	bfc	r3, #3, #13
 8006958:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800695a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800695e:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8006960:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8006962:	f043 0301 	orr.w	r3, r3, #1
 8006966:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 8006968:	2000      	movs	r0, #0
 800696a:	e008      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
    return HAL_ERROR;
 800696c:	2001      	movs	r0, #1
}
 800696e:	4770      	bx	lr
        return HAL_ERROR;
 8006970:	2001      	movs	r0, #1
 8006972:	e004      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
        return HAL_ERROR;
 8006974:	2001      	movs	r0, #1
 8006976:	e002      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
        return HAL_ERROR;
 8006978:	2001      	movs	r0, #1
 800697a:	e000      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
  return HAL_OK;
 800697c:	2000      	movs	r0, #0
}
 800697e:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8006980:	2001      	movs	r0, #1
 8006982:	e7fc      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
 8006984:	2001      	movs	r0, #1
 8006986:	e7fa      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
 8006988:	2001      	movs	r0, #1
 800698a:	e7f8      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
 800698c:	2001      	movs	r0, #1
 800698e:	e7f6      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
 8006990:	2001      	movs	r0, #1
 8006992:	e7f4      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
 8006994:	2001      	movs	r0, #1
 8006996:	e7f2      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
 8006998:	2001      	movs	r0, #1
 800699a:	e7f0      	b.n	800697e <HAL_RCC_OscConfig+0x5c2>
 800699c:	58024400 	.word	0x58024400

080069a0 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80069a0:	4b75      	ldr	r3, [pc, #468]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80069a2:	691b      	ldr	r3, [r3, #16]
 80069a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80069a8:	2b10      	cmp	r3, #16
 80069aa:	f000 80de 	beq.w	8006b6a <HAL_RCC_GetSysClockFreq+0x1ca>
 80069ae:	2b18      	cmp	r3, #24
 80069b0:	d00f      	beq.n	80069d2 <HAL_RCC_GetSysClockFreq+0x32>
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	f040 80db 	bne.w	8006b6e <HAL_RCC_GetSysClockFreq+0x1ce>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069b8:	4b6f      	ldr	r3, [pc, #444]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f013 0f20 	tst.w	r3, #32
 80069c0:	f000 80d7 	beq.w	8006b72 <HAL_RCC_GetSysClockFreq+0x1d2>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069c4:	4b6c      	ldr	r3, [pc, #432]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80069cc:	486b      	ldr	r0, [pc, #428]	@ (8006b7c <HAL_RCC_GetSysClockFreq+0x1dc>)
 80069ce:	40d8      	lsrs	r0, r3
 80069d0:	4770      	bx	lr
{
 80069d2:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80069d4:	4b68      	ldr	r3, [pc, #416]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80069d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80069d8:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80069dc:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 80069de:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80069e2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80069e4:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80069e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069ea:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80069ee:	fb01 f303 	mul.w	r3, r1, r3
 80069f2:	ee07 3a90 	vmov	s15, r3
 80069f6:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 80069fa:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 80069fe:	d077      	beq.n	8006af0 <HAL_RCC_GetSysClockFreq+0x150>
      {
        switch (pllsource)
 8006a00:	2a01      	cmp	r2, #1
 8006a02:	d04a      	beq.n	8006a9a <HAL_RCC_GetSysClockFreq+0xfa>
 8006a04:	2a02      	cmp	r2, #2
 8006a06:	d076      	beq.n	8006af6 <HAL_RCC_GetSysClockFreq+0x156>
 8006a08:	2a00      	cmp	r2, #0
 8006a0a:	f040 8091 	bne.w	8006b30 <HAL_RCC_GetSysClockFreq+0x190>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a0e:	4b5a      	ldr	r3, [pc, #360]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f013 0f20 	tst.w	r3, #32
 8006a16:	d023      	beq.n	8006a60 <HAL_RCC_GetSysClockFreq+0xc0>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a18:	4957      	ldr	r1, [pc, #348]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8006a1a:	680a      	ldr	r2, [r1, #0]
 8006a1c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8006a20:	4b56      	ldr	r3, [pc, #344]	@ (8006b7c <HAL_RCC_GetSysClockFreq+0x1dc>)
 8006a22:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a24:	ee07 3a10 	vmov	s14, r3
 8006a28:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006a2c:	ee07 0a10 	vmov	s14, r0
 8006a30:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8006a34:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8006a38:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8006a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a3e:	ee06 3a90 	vmov	s13, r3
 8006a42:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006a46:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 8006b80 <HAL_RCC_GetSysClockFreq+0x1e0>
 8006a4a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006a4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a5e:	e038      	b.n	8006ad2 <HAL_RCC_GetSysClockFreq+0x132>
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a60:	ee07 0a10 	vmov	s14, r0
 8006a64:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006a68:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 8006b84 <HAL_RCC_GetSysClockFreq+0x1e4>
 8006a6c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006a70:	4b41      	ldr	r3, [pc, #260]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8006a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a78:	ee06 3a90 	vmov	s13, r3
 8006a7c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006a80:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 8006b80 <HAL_RCC_GetSysClockFreq+0x1e0>
 8006a84:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006a88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a8c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a98:	e01b      	b.n	8006ad2 <HAL_RCC_GetSysClockFreq+0x132>
            }
            break;

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a9a:	ee07 0a10 	vmov	s14, r0
 8006a9e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006aa2:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 8006b88 <HAL_RCC_GetSysClockFreq+0x1e8>
 8006aa6:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006aaa:	4b33      	ldr	r3, [pc, #204]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8006aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ab2:	ee06 3a90 	vmov	s13, r3
 8006ab6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006aba:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8006b80 <HAL_RCC_GetSysClockFreq+0x1e0>
 8006abe:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006ac2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ac6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006aca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ace:	ee27 7a27 	vmul.f32	s14, s14, s15

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006ad2:	4b29      	ldr	r3, [pc, #164]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8006ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ad6:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006ada:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006adc:	ee07 3a90 	vmov	s15, r3
 8006ae0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ae4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006ae8:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8006aec:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8006af0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006af4:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006af6:	ee07 0a10 	vmov	s14, r0
 8006afa:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006afe:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 8006b8c <HAL_RCC_GetSysClockFreq+0x1ec>
 8006b02:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006b06:	4b1c      	ldr	r3, [pc, #112]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8006b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b0e:	ee06 3a90 	vmov	s13, r3
 8006b12:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006b16:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8006b80 <HAL_RCC_GetSysClockFreq+0x1e0>
 8006b1a:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006b1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b2a:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8006b2e:	e7d0      	b.n	8006ad2 <HAL_RCC_GetSysClockFreq+0x132>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b30:	ee07 0a10 	vmov	s14, r0
 8006b34:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006b38:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8006b88 <HAL_RCC_GetSysClockFreq+0x1e8>
 8006b3c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006b40:	4b0d      	ldr	r3, [pc, #52]	@ (8006b78 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8006b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b48:	ee06 3a90 	vmov	s13, r3
 8006b4c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006b50:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8006b80 <HAL_RCC_GetSysClockFreq+0x1e0>
 8006b54:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006b58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b64:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8006b68:	e7b3      	b.n	8006ad2 <HAL_RCC_GetSysClockFreq+0x132>
      sysclockfreq = HSE_VALUE;
 8006b6a:	4809      	ldr	r0, [pc, #36]	@ (8006b90 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006b6c:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b6e:	4809      	ldr	r0, [pc, #36]	@ (8006b94 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8006b70:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006b72:	4802      	ldr	r0, [pc, #8]	@ (8006b7c <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 8006b74:	4770      	bx	lr
 8006b76:	bf00      	nop
 8006b78:	58024400 	.word	0x58024400
 8006b7c:	03d09000 	.word	0x03d09000
 8006b80:	39000000 	.word	0x39000000
 8006b84:	4c742400 	.word	0x4c742400
 8006b88:	4a742400 	.word	0x4a742400
 8006b8c:	4c189680 	.word	0x4c189680
 8006b90:	02625a00 	.word	0x02625a00
 8006b94:	003d0900 	.word	0x003d0900

08006b98 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8006b98:	2800      	cmp	r0, #0
 8006b9a:	f000 8132 	beq.w	8006e02 <HAL_RCC_ClockConfig+0x26a>
{
 8006b9e:	b570      	push	{r4, r5, r6, lr}
 8006ba0:	460d      	mov	r5, r1
 8006ba2:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ba4:	4b9b      	ldr	r3, [pc, #620]	@ (8006e14 <HAL_RCC_ClockConfig+0x27c>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 030f 	and.w	r3, r3, #15
 8006bac:	428b      	cmp	r3, r1
 8006bae:	d20b      	bcs.n	8006bc8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bb0:	4a98      	ldr	r2, [pc, #608]	@ (8006e14 <HAL_RCC_ClockConfig+0x27c>)
 8006bb2:	6813      	ldr	r3, [r2, #0]
 8006bb4:	f023 030f 	bic.w	r3, r3, #15
 8006bb8:	430b      	orrs	r3, r1
 8006bba:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bbc:	6813      	ldr	r3, [r2, #0]
 8006bbe:	f003 030f 	and.w	r3, r3, #15
 8006bc2:	428b      	cmp	r3, r1
 8006bc4:	f040 811f 	bne.w	8006e06 <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006bc8:	6823      	ldr	r3, [r4, #0]
 8006bca:	f013 0f04 	tst.w	r3, #4
 8006bce:	d00c      	beq.n	8006bea <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006bd0:	6922      	ldr	r2, [r4, #16]
 8006bd2:	4b91      	ldr	r3, [pc, #580]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006bd4:	699b      	ldr	r3, [r3, #24]
 8006bd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d905      	bls.n	8006bea <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006bde:	498e      	ldr	r1, [pc, #568]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006be0:	698b      	ldr	r3, [r1, #24]
 8006be2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006be6:	431a      	orrs	r2, r3
 8006be8:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bea:	6823      	ldr	r3, [r4, #0]
 8006bec:	f013 0f08 	tst.w	r3, #8
 8006bf0:	d00c      	beq.n	8006c0c <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006bf2:	6962      	ldr	r2, [r4, #20]
 8006bf4:	4b88      	ldr	r3, [pc, #544]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006bf6:	69db      	ldr	r3, [r3, #28]
 8006bf8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006bfc:	429a      	cmp	r2, r3
 8006bfe:	d905      	bls.n	8006c0c <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006c00:	4985      	ldr	r1, [pc, #532]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006c02:	69cb      	ldr	r3, [r1, #28]
 8006c04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c08:	431a      	orrs	r2, r3
 8006c0a:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c0c:	6823      	ldr	r3, [r4, #0]
 8006c0e:	f013 0f10 	tst.w	r3, #16
 8006c12:	d00c      	beq.n	8006c2e <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006c14:	69a2      	ldr	r2, [r4, #24]
 8006c16:	4b80      	ldr	r3, [pc, #512]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006c18:	69db      	ldr	r3, [r3, #28]
 8006c1a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d905      	bls.n	8006c2e <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006c22:	497d      	ldr	r1, [pc, #500]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006c24:	69cb      	ldr	r3, [r1, #28]
 8006c26:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006c2a:	431a      	orrs	r2, r3
 8006c2c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006c2e:	6823      	ldr	r3, [r4, #0]
 8006c30:	f013 0f20 	tst.w	r3, #32
 8006c34:	d00c      	beq.n	8006c50 <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006c36:	69e2      	ldr	r2, [r4, #28]
 8006c38:	4b77      	ldr	r3, [pc, #476]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006c3a:	6a1b      	ldr	r3, [r3, #32]
 8006c3c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d905      	bls.n	8006c50 <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006c44:	4974      	ldr	r1, [pc, #464]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006c46:	6a0b      	ldr	r3, [r1, #32]
 8006c48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c4c:	431a      	orrs	r2, r3
 8006c4e:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c50:	6823      	ldr	r3, [r4, #0]
 8006c52:	f013 0f02 	tst.w	r3, #2
 8006c56:	d00c      	beq.n	8006c72 <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006c58:	68e2      	ldr	r2, [r4, #12]
 8006c5a:	4b6f      	ldr	r3, [pc, #444]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006c5c:	699b      	ldr	r3, [r3, #24]
 8006c5e:	f003 030f 	and.w	r3, r3, #15
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d905      	bls.n	8006c72 <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c66:	496c      	ldr	r1, [pc, #432]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006c68:	698b      	ldr	r3, [r1, #24]
 8006c6a:	f023 030f 	bic.w	r3, r3, #15
 8006c6e:	431a      	orrs	r2, r3
 8006c70:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c72:	6823      	ldr	r3, [r4, #0]
 8006c74:	f013 0f01 	tst.w	r3, #1
 8006c78:	d041      	beq.n	8006cfe <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006c7a:	4a67      	ldr	r2, [pc, #412]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006c7c:	6993      	ldr	r3, [r2, #24]
 8006c7e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006c82:	68a1      	ldr	r1, [r4, #8]
 8006c84:	430b      	orrs	r3, r1
 8006c86:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c88:	6863      	ldr	r3, [r4, #4]
 8006c8a:	2b02      	cmp	r3, #2
 8006c8c:	d00a      	beq.n	8006ca4 <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c8e:	2b03      	cmp	r3, #3
 8006c90:	d027      	beq.n	8006ce2 <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d02c      	beq.n	8006cf0 <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006c96:	4a60      	ldr	r2, [pc, #384]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006c98:	6812      	ldr	r2, [r2, #0]
 8006c9a:	f012 0f04 	tst.w	r2, #4
 8006c9e:	d106      	bne.n	8006cae <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8006ca0:	2001      	movs	r0, #1
 8006ca2:	e0ad      	b.n	8006e00 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006ca4:	6812      	ldr	r2, [r2, #0]
 8006ca6:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8006caa:	f000 80ae 	beq.w	8006e0a <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006cae:	495a      	ldr	r1, [pc, #360]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006cb0:	690a      	ldr	r2, [r1, #16]
 8006cb2:	f022 0207 	bic.w	r2, r2, #7
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 8006cba:	f7fb fc23 	bl	8002504 <HAL_GetTick>
 8006cbe:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cc0:	4b55      	ldr	r3, [pc, #340]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006cc8:	6862      	ldr	r2, [r4, #4]
 8006cca:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8006cce:	d016      	beq.n	8006cfe <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cd0:	f7fb fc18 	bl	8002504 <HAL_GetTick>
 8006cd4:	1b80      	subs	r0, r0, r6
 8006cd6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006cda:	4298      	cmp	r0, r3
 8006cdc:	d9f0      	bls.n	8006cc0 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 8006cde:	2003      	movs	r0, #3
 8006ce0:	e08e      	b.n	8006e00 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006ce2:	4a4d      	ldr	r2, [pc, #308]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006ce4:	6812      	ldr	r2, [r2, #0]
 8006ce6:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8006cea:	d1e0      	bne.n	8006cae <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8006cec:	2001      	movs	r0, #1
 8006cee:	e087      	b.n	8006e00 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006cf0:	4a49      	ldr	r2, [pc, #292]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006cf2:	6812      	ldr	r2, [r2, #0]
 8006cf4:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8006cf8:	d1d9      	bne.n	8006cae <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8006cfa:	2001      	movs	r0, #1
 8006cfc:	e080      	b.n	8006e00 <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cfe:	6823      	ldr	r3, [r4, #0]
 8006d00:	f013 0f02 	tst.w	r3, #2
 8006d04:	d00c      	beq.n	8006d20 <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006d06:	68e2      	ldr	r2, [r4, #12]
 8006d08:	4b43      	ldr	r3, [pc, #268]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	f003 030f 	and.w	r3, r3, #15
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d205      	bcs.n	8006d20 <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d14:	4940      	ldr	r1, [pc, #256]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006d16:	698b      	ldr	r3, [r1, #24]
 8006d18:	f023 030f 	bic.w	r3, r3, #15
 8006d1c:	431a      	orrs	r2, r3
 8006d1e:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d20:	4b3c      	ldr	r3, [pc, #240]	@ (8006e14 <HAL_RCC_ClockConfig+0x27c>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 030f 	and.w	r3, r3, #15
 8006d28:	42ab      	cmp	r3, r5
 8006d2a:	d90a      	bls.n	8006d42 <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d2c:	4a39      	ldr	r2, [pc, #228]	@ (8006e14 <HAL_RCC_ClockConfig+0x27c>)
 8006d2e:	6813      	ldr	r3, [r2, #0]
 8006d30:	f023 030f 	bic.w	r3, r3, #15
 8006d34:	432b      	orrs	r3, r5
 8006d36:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d38:	6813      	ldr	r3, [r2, #0]
 8006d3a:	f003 030f 	and.w	r3, r3, #15
 8006d3e:	42ab      	cmp	r3, r5
 8006d40:	d165      	bne.n	8006e0e <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006d42:	6823      	ldr	r3, [r4, #0]
 8006d44:	f013 0f04 	tst.w	r3, #4
 8006d48:	d00c      	beq.n	8006d64 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006d4a:	6922      	ldr	r2, [r4, #16]
 8006d4c:	4b32      	ldr	r3, [pc, #200]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006d4e:	699b      	ldr	r3, [r3, #24]
 8006d50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d205      	bcs.n	8006d64 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006d58:	492f      	ldr	r1, [pc, #188]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006d5a:	698b      	ldr	r3, [r1, #24]
 8006d5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d60:	431a      	orrs	r2, r3
 8006d62:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d64:	6823      	ldr	r3, [r4, #0]
 8006d66:	f013 0f08 	tst.w	r3, #8
 8006d6a:	d00c      	beq.n	8006d86 <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006d6c:	6962      	ldr	r2, [r4, #20]
 8006d6e:	4b2a      	ldr	r3, [pc, #168]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006d70:	69db      	ldr	r3, [r3, #28]
 8006d72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d205      	bcs.n	8006d86 <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006d7a:	4927      	ldr	r1, [pc, #156]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006d7c:	69cb      	ldr	r3, [r1, #28]
 8006d7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d82:	431a      	orrs	r2, r3
 8006d84:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d86:	6823      	ldr	r3, [r4, #0]
 8006d88:	f013 0f10 	tst.w	r3, #16
 8006d8c:	d00c      	beq.n	8006da8 <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006d8e:	69a2      	ldr	r2, [r4, #24]
 8006d90:	4b21      	ldr	r3, [pc, #132]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006d92:	69db      	ldr	r3, [r3, #28]
 8006d94:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d205      	bcs.n	8006da8 <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006d9c:	491e      	ldr	r1, [pc, #120]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006d9e:	69cb      	ldr	r3, [r1, #28]
 8006da0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8006da4:	431a      	orrs	r2, r3
 8006da6:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006da8:	6823      	ldr	r3, [r4, #0]
 8006daa:	f013 0f20 	tst.w	r3, #32
 8006dae:	d00c      	beq.n	8006dca <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006db0:	69e2      	ldr	r2, [r4, #28]
 8006db2:	4b19      	ldr	r3, [pc, #100]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006db4:	6a1b      	ldr	r3, [r3, #32]
 8006db6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d205      	bcs.n	8006dca <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006dbe:	4916      	ldr	r1, [pc, #88]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006dc0:	6a0b      	ldr	r3, [r1, #32]
 8006dc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dc6:	431a      	orrs	r2, r3
 8006dc8:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006dca:	f7ff fde9 	bl	80069a0 <HAL_RCC_GetSysClockFreq>
 8006dce:	4912      	ldr	r1, [pc, #72]	@ (8006e18 <HAL_RCC_ClockConfig+0x280>)
 8006dd0:	698b      	ldr	r3, [r1, #24]
 8006dd2:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8006dd6:	4a11      	ldr	r2, [pc, #68]	@ (8006e1c <HAL_RCC_ClockConfig+0x284>)
 8006dd8:	5cd3      	ldrb	r3, [r2, r3]
 8006dda:	f003 031f 	and.w	r3, r3, #31
 8006dde:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006de0:	698b      	ldr	r3, [r1, #24]
 8006de2:	f003 030f 	and.w	r3, r3, #15
 8006de6:	5cd3      	ldrb	r3, [r2, r3]
 8006de8:	f003 031f 	and.w	r3, r3, #31
 8006dec:	fa20 f303 	lsr.w	r3, r0, r3
 8006df0:	4a0b      	ldr	r2, [pc, #44]	@ (8006e20 <HAL_RCC_ClockConfig+0x288>)
 8006df2:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8006df4:	4b0b      	ldr	r3, [pc, #44]	@ (8006e24 <HAL_RCC_ClockConfig+0x28c>)
 8006df6:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8006df8:	4b0b      	ldr	r3, [pc, #44]	@ (8006e28 <HAL_RCC_ClockConfig+0x290>)
 8006dfa:	6818      	ldr	r0, [r3, #0]
 8006dfc:	f7fa fb54 	bl	80014a8 <HAL_InitTick>
}
 8006e00:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8006e02:	2001      	movs	r0, #1
}
 8006e04:	4770      	bx	lr
      return HAL_ERROR;
 8006e06:	2001      	movs	r0, #1
 8006e08:	e7fa      	b.n	8006e00 <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 8006e0a:	2001      	movs	r0, #1
 8006e0c:	e7f8      	b.n	8006e00 <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 8006e0e:	2001      	movs	r0, #1
 8006e10:	e7f6      	b.n	8006e00 <HAL_RCC_ClockConfig+0x268>
 8006e12:	bf00      	nop
 8006e14:	52002000 	.word	0x52002000
 8006e18:	58024400 	.word	0x58024400
 8006e1c:	08016fd8 	.word	0x08016fd8
 8006e20:	24000000 	.word	0x24000000
 8006e24:	24000004 	.word	0x24000004
 8006e28:	2400000c 	.word	0x2400000c

08006e2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e2c:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006e2e:	f7ff fdb7 	bl	80069a0 <HAL_RCC_GetSysClockFreq>
 8006e32:	4a0b      	ldr	r2, [pc, #44]	@ (8006e60 <HAL_RCC_GetHCLKFreq+0x34>)
 8006e34:	6993      	ldr	r3, [r2, #24]
 8006e36:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8006e3a:	490a      	ldr	r1, [pc, #40]	@ (8006e64 <HAL_RCC_GetHCLKFreq+0x38>)
 8006e3c:	5ccb      	ldrb	r3, [r1, r3]
 8006e3e:	f003 031f 	and.w	r3, r3, #31
 8006e42:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e46:	6992      	ldr	r2, [r2, #24]
 8006e48:	f002 020f 	and.w	r2, r2, #15
 8006e4c:	5c88      	ldrb	r0, [r1, r2]
 8006e4e:	f000 001f 	and.w	r0, r0, #31
 8006e52:	fa23 f000 	lsr.w	r0, r3, r0
 8006e56:	4a04      	ldr	r2, [pc, #16]	@ (8006e68 <HAL_RCC_GetHCLKFreq+0x3c>)
 8006e58:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006e5a:	4a04      	ldr	r2, [pc, #16]	@ (8006e6c <HAL_RCC_GetHCLKFreq+0x40>)
 8006e5c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8006e5e:	bd08      	pop	{r3, pc}
 8006e60:	58024400 	.word	0x58024400
 8006e64:	08016fd8 	.word	0x08016fd8
 8006e68:	24000000 	.word	0x24000000
 8006e6c:	24000004 	.word	0x24000004

08006e70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e70:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006e72:	f7ff ffdb 	bl	8006e2c <HAL_RCC_GetHCLKFreq>
 8006e76:	4b05      	ldr	r3, [pc, #20]	@ (8006e8c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8006e78:	69db      	ldr	r3, [r3, #28]
 8006e7a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8006e7e:	4a04      	ldr	r2, [pc, #16]	@ (8006e90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e80:	5cd3      	ldrb	r3, [r2, r3]
 8006e82:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006e86:	40d8      	lsrs	r0, r3
 8006e88:	bd08      	pop	{r3, pc}
 8006e8a:	bf00      	nop
 8006e8c:	58024400 	.word	0x58024400
 8006e90:	08016fd8 	.word	0x08016fd8

08006e94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e94:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006e96:	f7ff ffc9 	bl	8006e2c <HAL_RCC_GetHCLKFreq>
 8006e9a:	4b05      	ldr	r3, [pc, #20]	@ (8006eb0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8006e9c:	69db      	ldr	r3, [r3, #28]
 8006e9e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8006ea2:	4a04      	ldr	r2, [pc, #16]	@ (8006eb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ea4:	5cd3      	ldrb	r3, [r2, r3]
 8006ea6:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006eaa:	40d8      	lsrs	r0, r3
 8006eac:	bd08      	pop	{r3, pc}
 8006eae:	bf00      	nop
 8006eb0:	58024400 	.word	0x58024400
 8006eb4:	08016fd8 	.word	0x08016fd8

08006eb8 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006eb8:	233f      	movs	r3, #63	@ 0x3f
 8006eba:	6003      	str	r3, [r0, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006ebc:	4b11      	ldr	r3, [pc, #68]	@ (8006f04 <HAL_RCC_GetClockConfig+0x4c>)
 8006ebe:	691a      	ldr	r2, [r3, #16]
 8006ec0:	f002 0207 	and.w	r2, r2, #7
 8006ec4:	6042      	str	r2, [r0, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8006ec6:	699a      	ldr	r2, [r3, #24]
 8006ec8:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
 8006ecc:	6082      	str	r2, [r0, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006ece:	699a      	ldr	r2, [r3, #24]
 8006ed0:	f002 020f 	and.w	r2, r2, #15
 8006ed4:	60c2      	str	r2, [r0, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006ed6:	699a      	ldr	r2, [r3, #24]
 8006ed8:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8006edc:	6102      	str	r2, [r0, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006ede:	69da      	ldr	r2, [r3, #28]
 8006ee0:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8006ee4:	6142      	str	r2, [r0, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8006ee6:	69da      	ldr	r2, [r3, #28]
 8006ee8:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8006eec:	6182      	str	r2, [r0, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006eee:	6a1b      	ldr	r3, [r3, #32]
 8006ef0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ef4:	61c3      	str	r3, [r0, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006ef6:	4b04      	ldr	r3, [pc, #16]	@ (8006f08 <HAL_RCC_GetClockConfig+0x50>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 030f 	and.w	r3, r3, #15
 8006efe:	600b      	str	r3, [r1, #0]
}
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	58024400 	.word	0x58024400
 8006f08:	52002000 	.word	0x52002000

08006f0c <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006f0c:	4b40      	ldr	r3, [pc, #256]	@ (8007010 <RCCEx_PLL2_Config+0x104>)
 8006f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f10:	f003 0303 	and.w	r3, r3, #3
 8006f14:	2b03      	cmp	r3, #3
 8006f16:	d079      	beq.n	800700c <RCCEx_PLL2_Config+0x100>
{
 8006f18:	b570      	push	{r4, r5, r6, lr}
 8006f1a:	4605      	mov	r5, r0
 8006f1c:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006f1e:	4a3c      	ldr	r2, [pc, #240]	@ (8007010 <RCCEx_PLL2_Config+0x104>)
 8006f20:	6813      	ldr	r3, [r2, #0]
 8006f22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006f26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f28:	f7fb faec 	bl	8002504 <HAL_GetTick>
 8006f2c:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006f2e:	4b38      	ldr	r3, [pc, #224]	@ (8007010 <RCCEx_PLL2_Config+0x104>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8006f36:	d006      	beq.n	8006f46 <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006f38:	f7fb fae4 	bl	8002504 <HAL_GetTick>
 8006f3c:	1b03      	subs	r3, r0, r4
 8006f3e:	2b02      	cmp	r3, #2
 8006f40:	d9f5      	bls.n	8006f2e <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 8006f42:	2003      	movs	r0, #3

  }


  return status;
}
 8006f44:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006f46:	4b32      	ldr	r3, [pc, #200]	@ (8007010 <RCCEx_PLL2_Config+0x104>)
 8006f48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f4a:	f422 327c 	bic.w	r2, r2, #258048	@ 0x3f000
 8006f4e:	6829      	ldr	r1, [r5, #0]
 8006f50:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8006f54:	629a      	str	r2, [r3, #40]	@ 0x28
 8006f56:	686a      	ldr	r2, [r5, #4]
 8006f58:	3a01      	subs	r2, #1
 8006f5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f5e:	68a9      	ldr	r1, [r5, #8]
 8006f60:	3901      	subs	r1, #1
 8006f62:	0249      	lsls	r1, r1, #9
 8006f64:	b289      	uxth	r1, r1
 8006f66:	430a      	orrs	r2, r1
 8006f68:	68e9      	ldr	r1, [r5, #12]
 8006f6a:	3901      	subs	r1, #1
 8006f6c:	0409      	lsls	r1, r1, #16
 8006f6e:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8006f72:	430a      	orrs	r2, r1
 8006f74:	6929      	ldr	r1, [r5, #16]
 8006f76:	3901      	subs	r1, #1
 8006f78:	0609      	lsls	r1, r1, #24
 8006f7a:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8006f7e:	430a      	orrs	r2, r1
 8006f80:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006f82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f84:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8006f88:	6969      	ldr	r1, [r5, #20]
 8006f8a:	430a      	orrs	r2, r1
 8006f8c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f90:	f022 0220 	bic.w	r2, r2, #32
 8006f94:	69a9      	ldr	r1, [r5, #24]
 8006f96:	430a      	orrs	r2, r1
 8006f98:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006f9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f9c:	f022 0210 	bic.w	r2, r2, #16
 8006fa0:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006fa2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fa4:	f36f 02cf 	bfc	r2, #3, #13
 8006fa8:	69e9      	ldr	r1, [r5, #28]
 8006faa:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8006fae:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fb2:	f042 0210 	orr.w	r2, r2, #16
 8006fb6:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8006fb8:	b9c6      	cbnz	r6, 8006fec <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006fba:	461a      	mov	r2, r3
 8006fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fbe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006fc2:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL2_ENABLE();
 8006fc4:	4a12      	ldr	r2, [pc, #72]	@ (8007010 <RCCEx_PLL2_Config+0x104>)
 8006fc6:	6813      	ldr	r3, [r2, #0]
 8006fc8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006fcc:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006fce:	f7fb fa99 	bl	8002504 <HAL_GetTick>
 8006fd2:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8007010 <RCCEx_PLL2_Config+0x104>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8006fdc:	d114      	bne.n	8007008 <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006fde:	f7fb fa91 	bl	8002504 <HAL_GetTick>
 8006fe2:	1b00      	subs	r0, r0, r4
 8006fe4:	2802      	cmp	r0, #2
 8006fe6:	d9f5      	bls.n	8006fd4 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 8006fe8:	2003      	movs	r0, #3
 8006fea:	e7ab      	b.n	8006f44 <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8006fec:	2e01      	cmp	r6, #1
 8006fee:	d005      	beq.n	8006ffc <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006ff0:	4a07      	ldr	r2, [pc, #28]	@ (8007010 <RCCEx_PLL2_Config+0x104>)
 8006ff2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8006ff4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006ff8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006ffa:	e7e3      	b.n	8006fc4 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006ffc:	4a04      	ldr	r2, [pc, #16]	@ (8007010 <RCCEx_PLL2_Config+0x104>)
 8006ffe:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007000:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007004:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007006:	e7dd      	b.n	8006fc4 <RCCEx_PLL2_Config+0xb8>
  return status;
 8007008:	2000      	movs	r0, #0
 800700a:	e79b      	b.n	8006f44 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 800700c:	2001      	movs	r0, #1
}
 800700e:	4770      	bx	lr
 8007010:	58024400 	.word	0x58024400

08007014 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007014:	4b40      	ldr	r3, [pc, #256]	@ (8007118 <RCCEx_PLL3_Config+0x104>)
 8007016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007018:	f003 0303 	and.w	r3, r3, #3
 800701c:	2b03      	cmp	r3, #3
 800701e:	d079      	beq.n	8007114 <RCCEx_PLL3_Config+0x100>
{
 8007020:	b570      	push	{r4, r5, r6, lr}
 8007022:	4605      	mov	r5, r0
 8007024:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007026:	4a3c      	ldr	r2, [pc, #240]	@ (8007118 <RCCEx_PLL3_Config+0x104>)
 8007028:	6813      	ldr	r3, [r2, #0]
 800702a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800702e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007030:	f7fb fa68 	bl	8002504 <HAL_GetTick>
 8007034:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007036:	4b38      	ldr	r3, [pc, #224]	@ (8007118 <RCCEx_PLL3_Config+0x104>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800703e:	d006      	beq.n	800704e <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007040:	f7fb fa60 	bl	8002504 <HAL_GetTick>
 8007044:	1b03      	subs	r3, r0, r4
 8007046:	2b02      	cmp	r3, #2
 8007048:	d9f5      	bls.n	8007036 <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 800704a:	2003      	movs	r0, #3

  }


  return status;
}
 800704c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800704e:	4b32      	ldr	r3, [pc, #200]	@ (8007118 <RCCEx_PLL3_Config+0x104>)
 8007050:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007052:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 8007056:	6829      	ldr	r1, [r5, #0]
 8007058:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800705c:	629a      	str	r2, [r3, #40]	@ 0x28
 800705e:	686a      	ldr	r2, [r5, #4]
 8007060:	3a01      	subs	r2, #1
 8007062:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007066:	68a9      	ldr	r1, [r5, #8]
 8007068:	3901      	subs	r1, #1
 800706a:	0249      	lsls	r1, r1, #9
 800706c:	b289      	uxth	r1, r1
 800706e:	430a      	orrs	r2, r1
 8007070:	68e9      	ldr	r1, [r5, #12]
 8007072:	3901      	subs	r1, #1
 8007074:	0409      	lsls	r1, r1, #16
 8007076:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 800707a:	430a      	orrs	r2, r1
 800707c:	6929      	ldr	r1, [r5, #16]
 800707e:	3901      	subs	r1, #1
 8007080:	0609      	lsls	r1, r1, #24
 8007082:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8007086:	430a      	orrs	r2, r1
 8007088:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800708a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800708c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007090:	6969      	ldr	r1, [r5, #20]
 8007092:	430a      	orrs	r2, r1
 8007094:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007098:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800709c:	69a9      	ldr	r1, [r5, #24]
 800709e:	430a      	orrs	r2, r1
 80070a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 80070a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80070a8:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80070aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070ac:	f36f 02cf 	bfc	r2, #3, #13
 80070b0:	69e9      	ldr	r1, [r5, #28]
 80070b2:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80070b6:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 80070b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80070be:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80070c0:	b9c6      	cbnz	r6, 80070f4 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80070c2:	461a      	mov	r2, r3
 80070c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070c6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80070ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL3_ENABLE();
 80070cc:	4a12      	ldr	r2, [pc, #72]	@ (8007118 <RCCEx_PLL3_Config+0x104>)
 80070ce:	6813      	ldr	r3, [r2, #0]
 80070d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80070d4:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80070d6:	f7fb fa15 	bl	8002504 <HAL_GetTick>
 80070da:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80070dc:	4b0e      	ldr	r3, [pc, #56]	@ (8007118 <RCCEx_PLL3_Config+0x104>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 80070e4:	d114      	bne.n	8007110 <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80070e6:	f7fb fa0d 	bl	8002504 <HAL_GetTick>
 80070ea:	1b00      	subs	r0, r0, r4
 80070ec:	2802      	cmp	r0, #2
 80070ee:	d9f5      	bls.n	80070dc <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 80070f0:	2003      	movs	r0, #3
 80070f2:	e7ab      	b.n	800704c <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 80070f4:	2e01      	cmp	r6, #1
 80070f6:	d005      	beq.n	8007104 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80070f8:	4a07      	ldr	r2, [pc, #28]	@ (8007118 <RCCEx_PLL3_Config+0x104>)
 80070fa:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80070fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007100:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007102:	e7e3      	b.n	80070cc <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007104:	4a04      	ldr	r2, [pc, #16]	@ (8007118 <RCCEx_PLL3_Config+0x104>)
 8007106:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007108:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800710c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800710e:	e7dd      	b.n	80070cc <RCCEx_PLL3_Config+0xb8>
  return status;
 8007110:	2000      	movs	r0, #0
 8007112:	e79b      	b.n	800704c <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 8007114:	2001      	movs	r0, #1
}
 8007116:	4770      	bx	lr
 8007118:	58024400 	.word	0x58024400

0800711c <HAL_RCCEx_PeriphCLKConfig>:
{
 800711c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800711e:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007120:	6803      	ldr	r3, [r0, #0]
 8007122:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8007126:	d02f      	beq.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8007128:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800712a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800712e:	d025      	beq.n	800717c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8007130:	d815      	bhi.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8007132:	b1e3      	cbz	r3, 800716e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007134:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007138:	d10e      	bne.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800713a:	2102      	movs	r1, #2
 800713c:	3008      	adds	r0, #8
 800713e:	f7ff fee5 	bl	8006f0c <RCCEx_PLL2_Config>
 8007142:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8007144:	bb75      	cbnz	r5, 80071a4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007146:	4a93      	ldr	r2, [pc, #588]	@ (8007394 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8007148:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800714a:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800714e:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8007150:	430b      	orrs	r3, r1
 8007152:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007154:	2600      	movs	r6, #0
 8007156:	e019      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8007158:	2601      	movs	r6, #1
 800715a:	4635      	mov	r5, r6
 800715c:	e016      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x70>
 800715e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007162:	d101      	bne.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x4c>
 8007164:	2500      	movs	r5, #0
 8007166:	e7ee      	b.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0x2a>
 8007168:	2601      	movs	r6, #1
 800716a:	4635      	mov	r5, r6
 800716c:	e00e      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x70>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800716e:	4a89      	ldr	r2, [pc, #548]	@ (8007394 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8007170:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007172:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007176:	62d3      	str	r3, [r2, #44]	@ 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007178:	2500      	movs	r5, #0
 800717a:	e7e4      	b.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0x2a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800717c:	2102      	movs	r1, #2
 800717e:	3028      	adds	r0, #40	@ 0x28
 8007180:	f7ff ff48 	bl	8007014 <RCCEx_PLL3_Config>
 8007184:	4605      	mov	r5, r0
        break;
 8007186:	e7dd      	b.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007188:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800718a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800718c:	6823      	ldr	r3, [r4, #0]
 800718e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8007192:	d029      	beq.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    switch (PeriphClkInit->Sai1ClockSelection)
 8007194:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007196:	2b04      	cmp	r3, #4
 8007198:	d822      	bhi.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 800719a:	e8df f003 	tbb	[pc, r3]
 800719e:	1305      	.short	0x1305
 80071a0:	0a1a      	.short	0x0a1a
 80071a2:	0a          	.byte	0x0a
 80071a3:	00          	.byte	0x00
      status = ret;
 80071a4:	462e      	mov	r6, r5
 80071a6:	e7f1      	b.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x70>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071a8:	4a7a      	ldr	r2, [pc, #488]	@ (8007394 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80071aa:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80071ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80071b2:	b9c5      	cbnz	r5, 80071e6 <HAL_RCCEx_PeriphCLKConfig+0xca>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071b4:	4a77      	ldr	r2, [pc, #476]	@ (8007394 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80071b6:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80071b8:	f023 0307 	bic.w	r3, r3, #7
 80071bc:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80071be:	430b      	orrs	r3, r1
 80071c0:	6513      	str	r3, [r2, #80]	@ 0x50
 80071c2:	e011      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071c4:	2100      	movs	r1, #0
 80071c6:	f104 0008 	add.w	r0, r4, #8
 80071ca:	f7ff fe9f 	bl	8006f0c <RCCEx_PLL2_Config>
 80071ce:	4605      	mov	r5, r0
        break;
 80071d0:	e7ef      	b.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x96>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80071d2:	2100      	movs	r1, #0
 80071d4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80071d8:	f7ff ff1c 	bl	8007014 <RCCEx_PLL3_Config>
 80071dc:	4605      	mov	r5, r0
        break;
 80071de:	e7e8      	b.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    switch (PeriphClkInit->Sai1ClockSelection)
 80071e0:	2601      	movs	r6, #1
 80071e2:	4635      	mov	r5, r6
 80071e4:	e000      	b.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      status = ret;
 80071e6:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80071ee:	d02d      	beq.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x130>
    switch (PeriphClkInit->Sai4AClockSelection)
 80071f0:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 80071f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071f8:	d03d      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80071fa:	d80d      	bhi.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0xfc>
 80071fc:	b1c3      	cbz	r3, 8007230 <HAL_RCCEx_PeriphCLKConfig+0x114>
 80071fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007202:	d106      	bne.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0xf6>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007204:	2100      	movs	r1, #0
 8007206:	f104 0008 	add.w	r0, r4, #8
 800720a:	f7ff fe7f 	bl	8006f0c <RCCEx_PLL2_Config>
 800720e:	4605      	mov	r5, r0
        break;
 8007210:	e013      	b.n	800723a <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai4AClockSelection)
 8007212:	2601      	movs	r6, #1
 8007214:	4635      	mov	r5, r6
 8007216:	e019      	b.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8007218:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800721c:	d00d      	beq.n	800723a <HAL_RCCEx_PeriphCLKConfig+0x11e>
 800721e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007222:	d00a      	beq.n	800723a <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8007224:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007228:	d007      	beq.n	800723a <HAL_RCCEx_PeriphCLKConfig+0x11e>
 800722a:	2601      	movs	r6, #1
 800722c:	4635      	mov	r5, r6
 800722e:	e00d      	b.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x130>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007230:	4a58      	ldr	r2, [pc, #352]	@ (8007394 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8007232:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007234:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007238:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800723a:	bb1d      	cbnz	r5, 8007284 <HAL_RCCEx_PeriphCLKConfig+0x168>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800723c:	4a55      	ldr	r2, [pc, #340]	@ (8007394 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800723e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8007240:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8007244:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8007248:	430b      	orrs	r3, r1
 800724a:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800724c:	6823      	ldr	r3, [r4, #0]
 800724e:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8007252:	d037      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    switch (PeriphClkInit->Sai4BClockSelection)
 8007254:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 8007258:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800725c:	d05e      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800725e:	d816      	bhi.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x172>
 8007260:	b30b      	cbz	r3, 80072a6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007262:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007266:	d10f      	bne.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x16c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007268:	2100      	movs	r1, #0
 800726a:	f104 0008 	add.w	r0, r4, #8
 800726e:	f7ff fe4d 	bl	8006f0c <RCCEx_PLL2_Config>
 8007272:	4605      	mov	r5, r0
        break;
 8007274:	e01c      	b.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x194>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007276:	2100      	movs	r1, #0
 8007278:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800727c:	f7ff feca 	bl	8007014 <RCCEx_PLL3_Config>
 8007280:	4605      	mov	r5, r0
        break;
 8007282:	e7da      	b.n	800723a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      status = ret;
 8007284:	462e      	mov	r6, r5
 8007286:	e7e1      	b.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x130>
    switch (PeriphClkInit->Sai4BClockSelection)
 8007288:	2601      	movs	r6, #1
 800728a:	4635      	mov	r5, r6
 800728c:	e01a      	b.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800728e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007292:	d00d      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8007294:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007298:	d00a      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x194>
 800729a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800729e:	d007      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x194>
 80072a0:	2601      	movs	r6, #1
 80072a2:	4635      	mov	r5, r6
 80072a4:	e00e      	b.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072a6:	4a3b      	ldr	r2, [pc, #236]	@ (8007394 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80072a8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80072aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80072b0:	2d00      	cmp	r5, #0
 80072b2:	d13a      	bne.n	800732a <HAL_RCCEx_PeriphCLKConfig+0x20e>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80072b4:	4a37      	ldr	r2, [pc, #220]	@ (8007394 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80072b6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80072b8:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80072bc:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 80072c0:	430b      	orrs	r3, r1
 80072c2:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80072c4:	6823      	ldr	r3, [r4, #0]
 80072c6:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80072ca:	d013      	beq.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    switch (PeriphClkInit->OspiClockSelection)
 80072cc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80072ce:	2b20      	cmp	r3, #32
 80072d0:	d035      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x222>
 80072d2:	d82f      	bhi.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80072d4:	b133      	cbz	r3, 80072e4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 80072d6:	2b10      	cmp	r3, #16
 80072d8:	d129      	bne.n	800732e <HAL_RCCEx_PeriphCLKConfig+0x212>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072da:	4a2e      	ldr	r2, [pc, #184]	@ (8007394 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80072dc:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80072de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80072e4:	bb95      	cbnz	r5, 800734c <HAL_RCCEx_PeriphCLKConfig+0x230>
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80072e6:	4a2b      	ldr	r2, [pc, #172]	@ (8007394 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80072e8:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80072ea:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80072ee:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80072f0:	430b      	orrs	r3, r1
 80072f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80072f4:	6823      	ldr	r3, [r4, #0]
 80072f6:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80072fa:	d04e      	beq.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    switch (PeriphClkInit->Spi123ClockSelection)
 80072fc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80072fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007302:	d03f      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x268>
 8007304:	d827      	bhi.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x23a>
 8007306:	b37b      	cbz	r3, 8007368 <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8007308:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800730c:	d120      	bne.n	8007350 <HAL_RCCEx_PeriphCLKConfig+0x234>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800730e:	2100      	movs	r1, #0
 8007310:	f104 0008 	add.w	r0, r4, #8
 8007314:	f7ff fdfa 	bl	8006f0c <RCCEx_PLL2_Config>
 8007318:	4605      	mov	r5, r0
        break;
 800731a:	e02a      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x256>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800731c:	2100      	movs	r1, #0
 800731e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8007322:	f7ff fe77 	bl	8007014 <RCCEx_PLL3_Config>
 8007326:	4605      	mov	r5, r0
        break;
 8007328:	e7c2      	b.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x194>
      status = ret;
 800732a:	462e      	mov	r6, r5
 800732c:	e7ca      	b.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    switch (PeriphClkInit->OspiClockSelection)
 800732e:	2601      	movs	r6, #1
 8007330:	4635      	mov	r5, r6
 8007332:	e7df      	b.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8007334:	2b30      	cmp	r3, #48	@ 0x30
 8007336:	d0d5      	beq.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8007338:	2601      	movs	r6, #1
 800733a:	4635      	mov	r5, r6
 800733c:	e7da      	b.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800733e:	2102      	movs	r1, #2
 8007340:	f104 0008 	add.w	r0, r4, #8
 8007344:	f7ff fde2 	bl	8006f0c <RCCEx_PLL2_Config>
 8007348:	4605      	mov	r5, r0
        break;
 800734a:	e7cb      	b.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
      status = ret;
 800734c:	462e      	mov	r6, r5
 800734e:	e7d1      	b.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
    switch (PeriphClkInit->Spi123ClockSelection)
 8007350:	2601      	movs	r6, #1
 8007352:	4635      	mov	r5, r6
 8007354:	e021      	b.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x27e>
 8007356:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800735a:	d00a      	beq.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x256>
 800735c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007360:	d007      	beq.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x256>
 8007362:	2601      	movs	r6, #1
 8007364:	4635      	mov	r5, r6
 8007366:	e018      	b.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x27e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007368:	4a0a      	ldr	r2, [pc, #40]	@ (8007394 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800736a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800736c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007370:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8007372:	b98d      	cbnz	r5, 8007398 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007374:	4a07      	ldr	r2, [pc, #28]	@ (8007394 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8007376:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8007378:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800737c:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 800737e:	430b      	orrs	r3, r1
 8007380:	6513      	str	r3, [r2, #80]	@ 0x50
 8007382:	e00a      	b.n	800739a <HAL_RCCEx_PeriphCLKConfig+0x27e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007384:	2100      	movs	r1, #0
 8007386:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800738a:	f7ff fe43 	bl	8007014 <RCCEx_PLL3_Config>
 800738e:	4605      	mov	r5, r0
        break;
 8007390:	e7ef      	b.n	8007372 <HAL_RCCEx_PeriphCLKConfig+0x256>
 8007392:	bf00      	nop
 8007394:	58024400 	.word	0x58024400
      status = ret;
 8007398:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800739a:	6823      	ldr	r3, [r4, #0]
 800739c:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80073a0:	d017      	beq.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
    switch (PeriphClkInit->Spi45ClockSelection)
 80073a2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80073a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073a8:	d04f      	beq.n	800744a <HAL_RCCEx_PeriphCLKConfig+0x32e>
 80073aa:	d842      	bhi.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x316>
 80073ac:	b143      	cbz	r3, 80073c0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 80073ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073b2:	d13b      	bne.n	800742c <HAL_RCCEx_PeriphCLKConfig+0x310>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80073b4:	2101      	movs	r1, #1
 80073b6:	f104 0008 	add.w	r0, r4, #8
 80073ba:	f7ff fda7 	bl	8006f0c <RCCEx_PLL2_Config>
 80073be:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80073c0:	2d00      	cmp	r5, #0
 80073c2:	d149      	bne.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80073c4:	4a92      	ldr	r2, [pc, #584]	@ (8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 80073c6:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80073c8:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80073cc:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 80073ce:	430b      	orrs	r3, r1
 80073d0:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80073d2:	6823      	ldr	r3, [r4, #0]
 80073d4:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 80073d8:	d019      	beq.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    switch (PeriphClkInit->Spi6ClockSelection)
 80073da:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 80073de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073e2:	d04a      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80073e4:	d83d      	bhi.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0x346>
 80073e6:	b143      	cbz	r3, 80073fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80073e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073ec:	d136      	bne.n	800745c <HAL_RCCEx_PeriphCLKConfig+0x340>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80073ee:	2101      	movs	r1, #1
 80073f0:	f104 0008 	add.w	r0, r4, #8
 80073f4:	f7ff fd8a 	bl	8006f0c <RCCEx_PLL2_Config>
 80073f8:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80073fa:	2d00      	cmp	r5, #0
 80073fc:	d144      	bne.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x36c>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80073fe:	4a84      	ldr	r2, [pc, #528]	@ (8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 8007400:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8007402:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8007406:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 800740a:	430b      	orrs	r3, r1
 800740c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800740e:	6823      	ldr	r3, [r4, #0]
 8007410:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8007414:	d047      	beq.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    switch (PeriphClkInit->FdcanClockSelection)
 8007416:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8007418:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800741c:	d036      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x370>
 800741e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007422:	d04b      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8007424:	b3bb      	cbz	r3, 8007496 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8007426:	2601      	movs	r6, #1
 8007428:	4635      	mov	r5, r6
 800742a:	e03c      	b.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    switch (PeriphClkInit->Spi45ClockSelection)
 800742c:	2601      	movs	r6, #1
 800742e:	4635      	mov	r5, r6
 8007430:	e7cf      	b.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8007432:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007436:	d0c3      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 8007438:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800743c:	d0c0      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 800743e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007442:	d0bd      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 8007444:	2601      	movs	r6, #1
 8007446:	4635      	mov	r5, r6
 8007448:	e7c3      	b.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800744a:	2101      	movs	r1, #1
 800744c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8007450:	f7ff fde0 	bl	8007014 <RCCEx_PLL3_Config>
 8007454:	4605      	mov	r5, r0
        break;
 8007456:	e7b3      	b.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
      status = ret;
 8007458:	462e      	mov	r6, r5
 800745a:	e7ba      	b.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
    switch (PeriphClkInit->Spi6ClockSelection)
 800745c:	2601      	movs	r6, #1
 800745e:	4635      	mov	r5, r6
 8007460:	e7d5      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
 8007462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007466:	d0c8      	beq.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8007468:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800746c:	d0c5      	beq.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800746e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007472:	d0c2      	beq.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8007474:	2601      	movs	r6, #1
 8007476:	4635      	mov	r5, r6
 8007478:	e7c9      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800747a:	2101      	movs	r1, #1
 800747c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8007480:	f7ff fdc8 	bl	8007014 <RCCEx_PLL3_Config>
 8007484:	4605      	mov	r5, r0
        break;
 8007486:	e7b8      	b.n	80073fa <HAL_RCCEx_PeriphCLKConfig+0x2de>
      status = ret;
 8007488:	462e      	mov	r6, r5
 800748a:	e7c0      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800748c:	4a60      	ldr	r2, [pc, #384]	@ (8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 800748e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007490:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007494:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8007496:	b9c5      	cbnz	r5, 80074ca <HAL_RCCEx_PeriphCLKConfig+0x3ae>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007498:	4a5d      	ldr	r2, [pc, #372]	@ (8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 800749a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800749c:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80074a0:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 80074a2:	430b      	orrs	r3, r1
 80074a4:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80074a6:	6823      	ldr	r3, [r4, #0]
 80074a8:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80074ac:	d01c      	beq.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    switch (PeriphClkInit->FmcClockSelection)
 80074ae:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80074b0:	2b03      	cmp	r3, #3
 80074b2:	d844      	bhi.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x422>
 80074b4:	e8df f003 	tbb	[pc, r3]
 80074b8:	103c0b10 	.word	0x103c0b10
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80074bc:	2101      	movs	r1, #1
 80074be:	f104 0008 	add.w	r0, r4, #8
 80074c2:	f7ff fd23 	bl	8006f0c <RCCEx_PLL2_Config>
 80074c6:	4605      	mov	r5, r0
        break;
 80074c8:	e7e5      	b.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      status = ret;
 80074ca:	462e      	mov	r6, r5
 80074cc:	e7eb      	b.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074ce:	4a50      	ldr	r2, [pc, #320]	@ (8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 80074d0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80074d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80074d8:	bba5      	cbnz	r5, 8007544 <HAL_RCCEx_PeriphCLKConfig+0x428>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80074da:	4a4d      	ldr	r2, [pc, #308]	@ (8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 80074dc:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80074de:	f023 0303 	bic.w	r3, r3, #3
 80074e2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80074e4:	430b      	orrs	r3, r1
 80074e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80074e8:	6823      	ldr	r3, [r4, #0]
 80074ea:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80074ee:	d12b      	bne.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80074f0:	6823      	ldr	r3, [r4, #0]
 80074f2:	f013 0f01 	tst.w	r3, #1
 80074f6:	f000 80a9 	beq.w	800764c <HAL_RCCEx_PeriphCLKConfig+0x530>
    switch (PeriphClkInit->Usart16ClockSelection)
 80074fa:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80074fc:	2b28      	cmp	r3, #40	@ 0x28
 80074fe:	f200 80a3 	bhi.w	8007648 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8007502:	e8df f003 	tbb	[pc, r3]
 8007506:	a191      	.short	0xa191
 8007508:	a1a1a1a1 	.word	0xa1a1a1a1
 800750c:	a18ba1a1 	.word	0xa18ba1a1
 8007510:	a1a1a1a1 	.word	0xa1a1a1a1
 8007514:	a19aa1a1 	.word	0xa19aa1a1
 8007518:	a1a1a1a1 	.word	0xa1a1a1a1
 800751c:	a191a1a1 	.word	0xa191a1a1
 8007520:	a1a1a1a1 	.word	0xa1a1a1a1
 8007524:	a191a1a1 	.word	0xa191a1a1
 8007528:	a1a1a1a1 	.word	0xa1a1a1a1
 800752c:	a1a1      	.short	0xa1a1
 800752e:	91          	.byte	0x91
 800752f:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007530:	2102      	movs	r1, #2
 8007532:	f104 0008 	add.w	r0, r4, #8
 8007536:	f7ff fce9 	bl	8006f0c <RCCEx_PLL2_Config>
 800753a:	4605      	mov	r5, r0
        break;
 800753c:	e7cc      	b.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
    switch (PeriphClkInit->FmcClockSelection)
 800753e:	2601      	movs	r6, #1
 8007540:	4635      	mov	r5, r6
 8007542:	e7d1      	b.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
      status = ret;
 8007544:	462e      	mov	r6, r5
 8007546:	e7cf      	b.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007548:	4a32      	ldr	r2, [pc, #200]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800754a:	6813      	ldr	r3, [r2, #0]
 800754c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007550:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007552:	f7fa ffd7 	bl	8002504 <HAL_GetTick>
 8007556:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007558:	4b2e      	ldr	r3, [pc, #184]	@ (8007614 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8007560:	d105      	bne.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x452>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007562:	f7fa ffcf 	bl	8002504 <HAL_GetTick>
 8007566:	1bc0      	subs	r0, r0, r7
 8007568:	2864      	cmp	r0, #100	@ 0x64
 800756a:	d9f5      	bls.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x43c>
        ret = HAL_TIMEOUT;
 800756c:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 800756e:	2d00      	cmp	r5, #0
 8007570:	d14a      	bne.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007572:	4b27      	ldr	r3, [pc, #156]	@ (8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 8007574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007576:	f8d4 20b0 	ldr.w	r2, [r4, #176]	@ 0xb0
 800757a:	4053      	eors	r3, r2
 800757c:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8007580:	d00c      	beq.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x480>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007582:	4b23      	ldr	r3, [pc, #140]	@ (8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 8007584:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007586:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800758a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800758c:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8007590:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007592:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007594:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8007598:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 800759a:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800759c:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 80075a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80075a4:	d015      	beq.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
      if (ret == HAL_OK)
 80075a6:	bb8d      	cbnz	r5, 800760c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80075a8:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 80075ac:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80075b0:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 80075b4:	d01e      	beq.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 80075b6:	4a16      	ldr	r2, [pc, #88]	@ (8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 80075b8:	6913      	ldr	r3, [r2, #16]
 80075ba:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80075be:	6113      	str	r3, [r2, #16]
 80075c0:	4913      	ldr	r1, [pc, #76]	@ (8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 80075c2:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 80075c4:	f8d4 20b0 	ldr.w	r2, [r4, #176]	@ 0xb0
 80075c8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80075cc:	4313      	orrs	r3, r2
 80075ce:	670b      	str	r3, [r1, #112]	@ 0x70
 80075d0:	e78e      	b.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
        tickstart = HAL_GetTick();
 80075d2:	f7fa ff97 	bl	8002504 <HAL_GetTick>
 80075d6:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80075d8:	4b0d      	ldr	r3, [pc, #52]	@ (8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 80075da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075dc:	f013 0f02 	tst.w	r3, #2
 80075e0:	d1e1      	bne.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075e2:	f7fa ff8f 	bl	8002504 <HAL_GetTick>
 80075e6:	1bc0      	subs	r0, r0, r7
 80075e8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80075ec:	4298      	cmp	r0, r3
 80075ee:	d9f3      	bls.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
            ret = HAL_TIMEOUT;
 80075f0:	2503      	movs	r5, #3
 80075f2:	e7d8      	b.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80075f4:	4806      	ldr	r0, [pc, #24]	@ (8007610 <HAL_RCCEx_PeriphCLKConfig+0x4f4>)
 80075f6:	6902      	ldr	r2, [r0, #16]
 80075f8:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 80075fc:	4906      	ldr	r1, [pc, #24]	@ (8007618 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80075fe:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 8007602:	4313      	orrs	r3, r2
 8007604:	6103      	str	r3, [r0, #16]
 8007606:	e7db      	b.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      status = ret;
 8007608:	462e      	mov	r6, r5
 800760a:	e771      	b.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
        status = ret;
 800760c:	462e      	mov	r6, r5
 800760e:	e76f      	b.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
 8007610:	58024400 	.word	0x58024400
 8007614:	58024800 	.word	0x58024800
 8007618:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800761c:	2101      	movs	r1, #1
 800761e:	f104 0008 	add.w	r0, r4, #8
 8007622:	f7ff fc73 	bl	8006f0c <RCCEx_PLL2_Config>
 8007626:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8007628:	b9e5      	cbnz	r5, 8007664 <HAL_RCCEx_PeriphCLKConfig+0x548>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800762a:	4ab1      	ldr	r2, [pc, #708]	@ (80078f0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 800762c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800762e:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8007632:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8007634:	430b      	orrs	r3, r1
 8007636:	6553      	str	r3, [r2, #84]	@ 0x54
 8007638:	e008      	b.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x530>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800763a:	2101      	movs	r1, #1
 800763c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8007640:	f7ff fce8 	bl	8007014 <RCCEx_PLL3_Config>
 8007644:	4605      	mov	r5, r0
        break;
 8007646:	e7ef      	b.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    switch (PeriphClkInit->Usart16ClockSelection)
 8007648:	2601      	movs	r6, #1
 800764a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800764c:	6823      	ldr	r3, [r4, #0]
 800764e:	f013 0f02 	tst.w	r3, #2
 8007652:	d017      	beq.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x568>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007654:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8007656:	2b05      	cmp	r3, #5
 8007658:	d829      	bhi.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x592>
 800765a:	e8df f003 	tbb	[pc, r3]
 800765e:	050b      	.short	0x050b
 8007660:	0b0b0b21 	.word	0x0b0b0b21
      status = ret;
 8007664:	462e      	mov	r6, r5
 8007666:	e7f1      	b.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x530>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007668:	2101      	movs	r1, #1
 800766a:	f104 0008 	add.w	r0, r4, #8
 800766e:	f7ff fc4d 	bl	8006f0c <RCCEx_PLL2_Config>
 8007672:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8007674:	b9f5      	cbnz	r5, 80076b4 <HAL_RCCEx_PeriphCLKConfig+0x598>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007676:	4a9e      	ldr	r2, [pc, #632]	@ (80078f0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 8007678:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800767a:	f023 0307 	bic.w	r3, r3, #7
 800767e:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8007680:	430b      	orrs	r3, r1
 8007682:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007684:	6823      	ldr	r3, [r4, #0]
 8007686:	f013 0f04 	tst.w	r3, #4
 800768a:	d026      	beq.n	80076da <HAL_RCCEx_PeriphCLKConfig+0x5be>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800768c:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8007690:	2b05      	cmp	r3, #5
 8007692:	f200 80d6 	bhi.w	8007842 <HAL_RCCEx_PeriphCLKConfig+0x726>
 8007696:	e8df f003 	tbb	[pc, r3]
 800769a:	0f15      	.short	0x0f15
 800769c:	151515cd 	.word	0x151515cd
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80076a0:	2101      	movs	r1, #1
 80076a2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80076a6:	f7ff fcb5 	bl	8007014 <RCCEx_PLL3_Config>
 80076aa:	4605      	mov	r5, r0
        break;
 80076ac:	e7e2      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x558>
    switch (PeriphClkInit->Usart234578ClockSelection)
 80076ae:	2601      	movs	r6, #1
 80076b0:	4635      	mov	r5, r6
 80076b2:	e7e7      	b.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x568>
      status = ret;
 80076b4:	462e      	mov	r6, r5
 80076b6:	e7e5      	b.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x568>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80076b8:	2101      	movs	r1, #1
 80076ba:	f104 0008 	add.w	r0, r4, #8
 80076be:	f7ff fc25 	bl	8006f0c <RCCEx_PLL2_Config>
 80076c2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80076c4:	2d00      	cmp	r5, #0
 80076c6:	f040 80bf 	bne.w	8007848 <HAL_RCCEx_PeriphCLKConfig+0x72c>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80076ca:	4a89      	ldr	r2, [pc, #548]	@ (80078f0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 80076cc:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80076ce:	f023 0307 	bic.w	r3, r3, #7
 80076d2:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 80076d6:	430b      	orrs	r3, r1
 80076d8:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80076da:	6823      	ldr	r3, [r4, #0]
 80076dc:	f013 0f20 	tst.w	r3, #32
 80076e0:	d01d      	beq.n	800771e <HAL_RCCEx_PeriphCLKConfig+0x602>
    switch (PeriphClkInit->Lptim1ClockSelection)
 80076e2:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
 80076e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076ea:	f000 80c1 	beq.w	8007870 <HAL_RCCEx_PeriphCLKConfig+0x754>
 80076ee:	f200 80b0 	bhi.w	8007852 <HAL_RCCEx_PeriphCLKConfig+0x736>
 80076f2:	b14b      	cbz	r3, 8007708 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
 80076f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076f8:	f040 80a8 	bne.w	800784c <HAL_RCCEx_PeriphCLKConfig+0x730>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80076fc:	2100      	movs	r1, #0
 80076fe:	f104 0008 	add.w	r0, r4, #8
 8007702:	f7ff fc03 	bl	8006f0c <RCCEx_PLL2_Config>
 8007706:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8007708:	2d00      	cmp	r5, #0
 800770a:	f040 80b8 	bne.w	800787e <HAL_RCCEx_PeriphCLKConfig+0x762>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800770e:	4a78      	ldr	r2, [pc, #480]	@ (80078f0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 8007710:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007712:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8007716:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 800771a:	430b      	orrs	r3, r1
 800771c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800771e:	6823      	ldr	r3, [r4, #0]
 8007720:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007724:	d01d      	beq.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x646>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007726:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 800772a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800772e:	f000 80ba 	beq.w	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8007732:	f200 80a9 	bhi.w	8007888 <HAL_RCCEx_PeriphCLKConfig+0x76c>
 8007736:	b14b      	cbz	r3, 800774c <HAL_RCCEx_PeriphCLKConfig+0x630>
 8007738:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800773c:	f040 80a1 	bne.w	8007882 <HAL_RCCEx_PeriphCLKConfig+0x766>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007740:	2100      	movs	r1, #0
 8007742:	f104 0008 	add.w	r0, r4, #8
 8007746:	f7ff fbe1 	bl	8006f0c <RCCEx_PLL2_Config>
 800774a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800774c:	2d00      	cmp	r5, #0
 800774e:	f040 80b1 	bne.w	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x798>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007752:	4a67      	ldr	r2, [pc, #412]	@ (80078f0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 8007754:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8007756:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 800775a:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 800775e:	430b      	orrs	r3, r1
 8007760:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007762:	6823      	ldr	r3, [r4, #0]
 8007764:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007768:	d01d      	beq.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x68a>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800776a:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 800776e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007772:	f000 80b3 	beq.w	80078dc <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8007776:	f200 80a2 	bhi.w	80078be <HAL_RCCEx_PeriphCLKConfig+0x7a2>
 800777a:	b14b      	cbz	r3, 8007790 <HAL_RCCEx_PeriphCLKConfig+0x674>
 800777c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007780:	f040 809a 	bne.w	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007784:	2100      	movs	r1, #0
 8007786:	f104 0008 	add.w	r0, r4, #8
 800778a:	f7ff fbbf 	bl	8006f0c <RCCEx_PLL2_Config>
 800778e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8007790:	2d00      	cmp	r5, #0
 8007792:	f040 80aa 	bne.w	80078ea <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007796:	4a56      	ldr	r2, [pc, #344]	@ (80078f0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 8007798:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800779a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800779e:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 80077a2:	430b      	orrs	r3, r1
 80077a4:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80077a6:	6823      	ldr	r3, [r4, #0]
 80077a8:	f013 0f08 	tst.w	r3, #8
 80077ac:	d00d      	beq.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x6ae>
    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80077ae:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 80077b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077b6:	f000 809d 	beq.w	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80077ba:	4a4d      	ldr	r2, [pc, #308]	@ (80078f0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 80077bc:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80077be:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80077c2:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 80077c6:	430b      	orrs	r3, r1
 80077c8:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80077ca:	6823      	ldr	r3, [r4, #0]
 80077cc:	f013 0f10 	tst.w	r3, #16
 80077d0:	d00d      	beq.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x6d2>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80077d2:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 80077d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077da:	f000 8095 	beq.w	8007908 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80077de:	4a44      	ldr	r2, [pc, #272]	@ (80078f0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 80077e0:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80077e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077e6:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 80077ea:	430b      	orrs	r3, r1
 80077ec:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80077ee:	6823      	ldr	r3, [r4, #0]
 80077f0:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80077f4:	f000 809d 	beq.w	8007932 <HAL_RCCEx_PeriphCLKConfig+0x816>
    switch (PeriphClkInit->AdcClockSelection)
 80077f8:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 80077fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007800:	f000 808c 	beq.w	800791c <HAL_RCCEx_PeriphCLKConfig+0x800>
 8007804:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007808:	d008      	beq.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800780a:	2b00      	cmp	r3, #0
 800780c:	f040 808d 	bne.w	800792a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007810:	2100      	movs	r1, #0
 8007812:	f104 0008 	add.w	r0, r4, #8
 8007816:	f7ff fb79 	bl	8006f0c <RCCEx_PLL2_Config>
 800781a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800781c:	2d00      	cmp	r5, #0
 800781e:	f040 8087 	bne.w	8007930 <HAL_RCCEx_PeriphCLKConfig+0x814>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007822:	4a33      	ldr	r2, [pc, #204]	@ (80078f0 <HAL_RCCEx_PeriphCLKConfig+0x7d4>)
 8007824:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8007826:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800782a:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 800782e:	430b      	orrs	r3, r1
 8007830:	6593      	str	r3, [r2, #88]	@ 0x58
 8007832:	e07e      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x816>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007834:	2101      	movs	r1, #1
 8007836:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800783a:	f7ff fbeb 	bl	8007014 <RCCEx_PLL3_Config>
 800783e:	4605      	mov	r5, r0
        break;
 8007840:	e740      	b.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007842:	2601      	movs	r6, #1
 8007844:	4635      	mov	r5, r6
 8007846:	e748      	b.n	80076da <HAL_RCCEx_PeriphCLKConfig+0x5be>
      status = ret;
 8007848:	462e      	mov	r6, r5
 800784a:	e746      	b.n	80076da <HAL_RCCEx_PeriphCLKConfig+0x5be>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800784c:	2601      	movs	r6, #1
 800784e:	4635      	mov	r5, r6
 8007850:	e765      	b.n	800771e <HAL_RCCEx_PeriphCLKConfig+0x602>
 8007852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007856:	f43f af57 	beq.w	8007708 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
 800785a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800785e:	f43f af53 	beq.w	8007708 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
 8007862:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007866:	f43f af4f 	beq.w	8007708 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
 800786a:	2601      	movs	r6, #1
 800786c:	4635      	mov	r5, r6
 800786e:	e756      	b.n	800771e <HAL_RCCEx_PeriphCLKConfig+0x602>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007870:	2102      	movs	r1, #2
 8007872:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8007876:	f7ff fbcd 	bl	8007014 <RCCEx_PLL3_Config>
 800787a:	4605      	mov	r5, r0
        break;
 800787c:	e744      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
      status = ret;
 800787e:	462e      	mov	r6, r5
 8007880:	e74d      	b.n	800771e <HAL_RCCEx_PeriphCLKConfig+0x602>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007882:	2601      	movs	r6, #1
 8007884:	4635      	mov	r5, r6
 8007886:	e76c      	b.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x646>
 8007888:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800788c:	f43f af5e 	beq.w	800774c <HAL_RCCEx_PeriphCLKConfig+0x630>
 8007890:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007894:	f43f af5a 	beq.w	800774c <HAL_RCCEx_PeriphCLKConfig+0x630>
 8007898:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800789c:	f43f af56 	beq.w	800774c <HAL_RCCEx_PeriphCLKConfig+0x630>
 80078a0:	2601      	movs	r6, #1
 80078a2:	4635      	mov	r5, r6
 80078a4:	e75d      	b.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x646>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80078a6:	2102      	movs	r1, #2
 80078a8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80078ac:	f7ff fbb2 	bl	8007014 <RCCEx_PLL3_Config>
 80078b0:	4605      	mov	r5, r0
        break;
 80078b2:	e74b      	b.n	800774c <HAL_RCCEx_PeriphCLKConfig+0x630>
      status = ret;
 80078b4:	462e      	mov	r6, r5
 80078b6:	e754      	b.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0x646>
    switch (PeriphClkInit->Lptim345ClockSelection)
 80078b8:	2601      	movs	r6, #1
 80078ba:	4635      	mov	r5, r6
 80078bc:	e773      	b.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x68a>
 80078be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078c2:	f43f af65 	beq.w	8007790 <HAL_RCCEx_PeriphCLKConfig+0x674>
 80078c6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80078ca:	f43f af61 	beq.w	8007790 <HAL_RCCEx_PeriphCLKConfig+0x674>
 80078ce:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80078d2:	f43f af5d 	beq.w	8007790 <HAL_RCCEx_PeriphCLKConfig+0x674>
 80078d6:	2601      	movs	r6, #1
 80078d8:	4635      	mov	r5, r6
 80078da:	e764      	b.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x68a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80078dc:	2102      	movs	r1, #2
 80078de:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80078e2:	f7ff fb97 	bl	8007014 <RCCEx_PLL3_Config>
 80078e6:	4605      	mov	r5, r0
        break;
 80078e8:	e752      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x674>
      status = ret;
 80078ea:	462e      	mov	r6, r5
 80078ec:	e75b      	b.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x68a>
 80078ee:	bf00      	nop
 80078f0:	58024400 	.word	0x58024400
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80078f4:	2102      	movs	r1, #2
 80078f6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80078fa:	f7ff fb8b 	bl	8007014 <RCCEx_PLL3_Config>
 80078fe:	2800      	cmp	r0, #0
 8007900:	f43f af5b 	beq.w	80077ba <HAL_RCCEx_PeriphCLKConfig+0x69e>
        status = HAL_ERROR;
 8007904:	2601      	movs	r6, #1
 8007906:	e758      	b.n	80077ba <HAL_RCCEx_PeriphCLKConfig+0x69e>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007908:	2102      	movs	r1, #2
 800790a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800790e:	f7ff fb81 	bl	8007014 <RCCEx_PLL3_Config>
 8007912:	2800      	cmp	r0, #0
 8007914:	f43f af63 	beq.w	80077de <HAL_RCCEx_PeriphCLKConfig+0x6c2>
        status = HAL_ERROR;
 8007918:	2601      	movs	r6, #1
 800791a:	e760      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0x6c2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800791c:	2102      	movs	r1, #2
 800791e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8007922:	f7ff fb77 	bl	8007014 <RCCEx_PLL3_Config>
 8007926:	4605      	mov	r5, r0
        break;
 8007928:	e778      	b.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x700>
    switch (PeriphClkInit->AdcClockSelection)
 800792a:	2601      	movs	r6, #1
 800792c:	4635      	mov	r5, r6
 800792e:	e000      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x816>
      status = ret;
 8007930:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007932:	6823      	ldr	r3, [r4, #0]
 8007934:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8007938:	d024      	beq.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0x868>
    switch (PeriphClkInit->UsbClockSelection)
 800793a:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800793e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007942:	d014      	beq.n	800796e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8007944:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007948:	d007      	beq.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x83e>
 800794a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800794e:	d115      	bne.n	800797c <HAL_RCCEx_PeriphCLKConfig+0x860>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007950:	4a7c      	ldr	r2, [pc, #496]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 8007952:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007954:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007958:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800795a:	b995      	cbnz	r5, 8007982 <HAL_RCCEx_PeriphCLKConfig+0x866>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800795c:	4a79      	ldr	r2, [pc, #484]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 800795e:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007960:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007964:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8007968:	430b      	orrs	r3, r1
 800796a:	6553      	str	r3, [r2, #84]	@ 0x54
 800796c:	e00a      	b.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0x868>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800796e:	2101      	movs	r1, #1
 8007970:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8007974:	f7ff fb4e 	bl	8007014 <RCCEx_PLL3_Config>
 8007978:	4605      	mov	r5, r0
        break;
 800797a:	e7ee      	b.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    switch (PeriphClkInit->UsbClockSelection)
 800797c:	2601      	movs	r6, #1
 800797e:	4635      	mov	r5, r6
 8007980:	e000      	b.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0x868>
      status = ret;
 8007982:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007984:	6823      	ldr	r3, [r4, #0]
 8007986:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800798a:	d006      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x87e>
    switch (PeriphClkInit->SdmmcClockSelection)
 800798c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800798e:	b1cb      	cbz	r3, 80079c4 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8007990:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007994:	d024      	beq.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 8007996:	2601      	movs	r6, #1
 8007998:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800799a:	6823      	ldr	r3, [r4, #0]
 800799c:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 80079a0:	d127      	bne.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x8d6>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80079a2:	6823      	ldr	r3, [r4, #0]
 80079a4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80079a8:	d03d      	beq.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x90a>
    switch (PeriphClkInit->RngClockSelection)
 80079aa:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 80079ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079b0:	d02b      	beq.n	8007a0a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80079b2:	d927      	bls.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
 80079b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079b8:	d02c      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 80079ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079be:	d029      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 80079c0:	2601      	movs	r6, #1
 80079c2:	e030      	b.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079c4:	4a5f      	ldr	r2, [pc, #380]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 80079c6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80079c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80079ce:	b975      	cbnz	r5, 80079ee <HAL_RCCEx_PeriphCLKConfig+0x8d2>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80079d0:	4a5c      	ldr	r2, [pc, #368]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 80079d2:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80079d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079d8:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80079da:	430b      	orrs	r3, r1
 80079dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80079de:	e7dc      	b.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x87e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80079e0:	2102      	movs	r1, #2
 80079e2:	f104 0008 	add.w	r0, r4, #8
 80079e6:	f7ff fa91 	bl	8006f0c <RCCEx_PLL2_Config>
 80079ea:	4605      	mov	r5, r0
        break;
 80079ec:	e7ef      	b.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0x8b2>
      status = ret;
 80079ee:	462e      	mov	r6, r5
 80079f0:	e7d3      	b.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x87e>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80079f2:	2102      	movs	r1, #2
 80079f4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80079f8:	f7ff fb0c 	bl	8007014 <RCCEx_PLL3_Config>
 80079fc:	2800      	cmp	r0, #0
 80079fe:	d0d0      	beq.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0x886>
      status = HAL_ERROR;
 8007a00:	2601      	movs	r6, #1
 8007a02:	e7ce      	b.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0x886>
    switch (PeriphClkInit->RngClockSelection)
 8007a04:	b133      	cbz	r3, 8007a14 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 8007a06:	2601      	movs	r6, #1
 8007a08:	e00d      	b.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a0a:	4a4e      	ldr	r2, [pc, #312]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 8007a0c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007a0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a12:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8007a14:	2d00      	cmp	r5, #0
 8007a16:	d15c      	bne.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007a18:	4a4a      	ldr	r2, [pc, #296]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 8007a1a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007a1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a20:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8007a22:	430b      	orrs	r3, r1
 8007a24:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007a26:	6823      	ldr	r3, [r4, #0]
 8007a28:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8007a2c:	d006      	beq.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0x920>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007a2e:	4a45      	ldr	r2, [pc, #276]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 8007a30:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8007a32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007a36:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8007a38:	430b      	orrs	r3, r1
 8007a3a:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007a3c:	6823      	ldr	r3, [r4, #0]
 8007a3e:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8007a42:	d006      	beq.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x936>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007a44:	4a3f      	ldr	r2, [pc, #252]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 8007a46:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8007a48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a4c:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8007a4e:	430b      	orrs	r3, r1
 8007a50:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007a52:	6823      	ldr	r3, [r4, #0]
 8007a54:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a58:	d009      	beq.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x952>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007a5a:	4b3a      	ldr	r3, [pc, #232]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 8007a5c:	691a      	ldr	r2, [r3, #16]
 8007a5e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007a62:	611a      	str	r2, [r3, #16]
 8007a64:	691a      	ldr	r2, [r3, #16]
 8007a66:	f8d4 10b4 	ldr.w	r1, [r4, #180]	@ 0xb4
 8007a6a:	430a      	orrs	r2, r1
 8007a6c:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007a6e:	6823      	ldr	r3, [r4, #0]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	da06      	bge.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x966>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007a74:	4a33      	ldr	r2, [pc, #204]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 8007a76:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8007a78:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8007a7c:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8007a7e:	430b      	orrs	r3, r1
 8007a80:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007a82:	6823      	ldr	r3, [r4, #0]
 8007a84:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8007a88:	d007      	beq.n	8007a9a <HAL_RCCEx_PeriphCLKConfig+0x97e>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007a8a:	4a2e      	ldr	r2, [pc, #184]	@ (8007b44 <HAL_RCCEx_PeriphCLKConfig+0xa28>)
 8007a8c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8007a8e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8007a92:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8007a96:	430b      	orrs	r3, r1
 8007a98:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007a9a:	6863      	ldr	r3, [r4, #4]
 8007a9c:	f013 0f01 	tst.w	r3, #1
 8007aa0:	d119      	bne.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007aa2:	6863      	ldr	r3, [r4, #4]
 8007aa4:	f013 0f02 	tst.w	r3, #2
 8007aa8:	d11e      	bne.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007aaa:	6863      	ldr	r3, [r4, #4]
 8007aac:	f013 0f04 	tst.w	r3, #4
 8007ab0:	d123      	bne.n	8007afa <HAL_RCCEx_PeriphCLKConfig+0x9de>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007ab2:	6863      	ldr	r3, [r4, #4]
 8007ab4:	f013 0f08 	tst.w	r3, #8
 8007ab8:	d128      	bne.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x9f0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007aba:	6863      	ldr	r3, [r4, #4]
 8007abc:	f013 0f10 	tst.w	r3, #16
 8007ac0:	d12d      	bne.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0xa02>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007ac2:	6863      	ldr	r3, [r4, #4]
 8007ac4:	f013 0f20 	tst.w	r3, #32
 8007ac8:	d132      	bne.n	8007b30 <HAL_RCCEx_PeriphCLKConfig+0xa14>
  if (status == HAL_OK)
 8007aca:	b106      	cbz	r6, 8007ace <HAL_RCCEx_PeriphCLKConfig+0x9b2>
  return HAL_ERROR;
 8007acc:	2601      	movs	r6, #1
}
 8007ace:	4630      	mov	r0, r6
 8007ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      status = ret;
 8007ad2:	462e      	mov	r6, r5
 8007ad4:	e7a7      	b.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x90a>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ad6:	2100      	movs	r1, #0
 8007ad8:	f104 0008 	add.w	r0, r4, #8
 8007adc:	f7ff fa16 	bl	8006f0c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	d0de      	beq.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x986>
      status = ret;
 8007ae4:	4606      	mov	r6, r0
 8007ae6:	e7dc      	b.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x986>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007ae8:	2101      	movs	r1, #1
 8007aea:	f104 0008 	add.w	r0, r4, #8
 8007aee:	f7ff fa0d 	bl	8006f0c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8007af2:	2800      	cmp	r0, #0
 8007af4:	d0d9      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x98e>
      status = ret;
 8007af6:	4606      	mov	r6, r0
 8007af8:	e7d7      	b.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x98e>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007afa:	2102      	movs	r1, #2
 8007afc:	f104 0008 	add.w	r0, r4, #8
 8007b00:	f7ff fa04 	bl	8006f0c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8007b04:	2800      	cmp	r0, #0
 8007b06:	d0d4      	beq.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x996>
      status = ret;
 8007b08:	4606      	mov	r6, r0
 8007b0a:	e7d2      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x996>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8007b12:	f7ff fa7f 	bl	8007014 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8007b16:	2800      	cmp	r0, #0
 8007b18:	d0cf      	beq.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x99e>
      status = ret;
 8007b1a:	4606      	mov	r6, r0
 8007b1c:	e7cd      	b.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x99e>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b1e:	2101      	movs	r1, #1
 8007b20:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8007b24:	f7ff fa76 	bl	8007014 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	d0ca      	beq.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
      status = ret;
 8007b2c:	4606      	mov	r6, r0
 8007b2e:	e7c8      	b.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b30:	2102      	movs	r1, #2
 8007b32:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8007b36:	f7ff fa6d 	bl	8007014 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8007b3a:	2800      	cmp	r0, #0
 8007b3c:	d0c5      	beq.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0x9ae>
  return HAL_ERROR;
 8007b3e:	2601      	movs	r6, #1
 8007b40:	e7c5      	b.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8007b42:	bf00      	nop
 8007b44:	58024400 	.word	0x58024400

08007b48 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8007b48:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007b4a:	f7ff f96f 	bl	8006e2c <HAL_RCC_GetHCLKFreq>
 8007b4e:	4b05      	ldr	r3, [pc, #20]	@ (8007b64 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8007b50:	6a1b      	ldr	r3, [r3, #32]
 8007b52:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8007b56:	4a04      	ldr	r2, [pc, #16]	@ (8007b68 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8007b58:	5cd3      	ldrb	r3, [r2, r3]
 8007b5a:	f003 031f 	and.w	r3, r3, #31
}
 8007b5e:	40d8      	lsrs	r0, r3
 8007b60:	bd08      	pop	{r3, pc}
 8007b62:	bf00      	nop
 8007b64:	58024400 	.word	0x58024400
 8007b68:	08016fd8 	.word	0x08016fd8

08007b6c <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8007b6c:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b6e:	4b79      	ldr	r3, [pc, #484]	@ (8007d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8007b70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007b72:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8007b74:	f3c4 3c05 	ubfx	ip, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007b78:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007b7a:	f3c1 1100 	ubfx	r1, r1, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b80:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8007b84:	fb01 f303 	mul.w	r3, r1, r3
  if (pll2m != 0U)
 8007b88:	f414 3f7c 	tst.w	r4, #258048	@ 0x3f000
 8007b8c:	f000 80dd 	beq.w	8007d4a <HAL_RCCEx_GetPLL2ClockFreq+0x1de>
 8007b90:	f002 0203 	and.w	r2, r2, #3
 8007b94:	ee07 3a90 	vmov	s15, r3
 8007b98:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8007b9c:	2a01      	cmp	r2, #1
 8007b9e:	d04b      	beq.n	8007c38 <HAL_RCCEx_GetPLL2ClockFreq+0xcc>
 8007ba0:	2a02      	cmp	r2, #2
 8007ba2:	f000 8098 	beq.w	8007cd6 <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 8007ba6:	2a00      	cmp	r2, #0
 8007ba8:	f040 80b2 	bne.w	8007d10 <HAL_RCCEx_GetPLL2ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007bac:	4b69      	ldr	r3, [pc, #420]	@ (8007d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f013 0f20 	tst.w	r3, #32
 8007bb4:	d023      	beq.n	8007bfe <HAL_RCCEx_GetPLL2ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007bb6:	4967      	ldr	r1, [pc, #412]	@ (8007d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8007bb8:	680a      	ldr	r2, [r1, #0]
 8007bba:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8007bbe:	4b66      	ldr	r3, [pc, #408]	@ (8007d58 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 8007bc0:	40d3      	lsrs	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007bc2:	ee07 3a10 	vmov	s14, r3
 8007bc6:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007bca:	ee07 ca10 	vmov	s14, ip
 8007bce:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8007bd2:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8007bd6:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8007bd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bdc:	ee06 3a90 	vmov	s13, r3
 8007be0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007be4:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8007d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8007be8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007bec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bf0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bf4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bf8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007bfc:	e038      	b.n	8007c70 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007bfe:	ee07 ca10 	vmov	s14, ip
 8007c02:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007c06:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8007d60 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 8007c0a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007c0e:	4b51      	ldr	r3, [pc, #324]	@ (8007d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8007c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c16:	ee06 3a90 	vmov	s13, r3
 8007c1a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007c1e:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8007d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8007c22:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007c36:	e01b      	b.n	8007c70 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c38:	ee07 ca10 	vmov	s14, ip
 8007c3c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007c40:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 8007d64 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 8007c44:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007c48:	4b42      	ldr	r3, [pc, #264]	@ (8007d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8007c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c50:	ee06 3a90 	vmov	s13, r3
 8007c54:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007c58:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8007d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8007c5c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007c60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c64:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c6c:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007c70:	4a38      	ldr	r2, [pc, #224]	@ (8007d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8007c72:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8007c74:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007c78:	ee07 3a90 	vmov	s15, r3
 8007c7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c80:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c84:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c88:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8007c8c:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8007c90:	ed80 6a00 	vstr	s12, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007c94:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8007c96:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8007c9a:	ee07 3a90 	vmov	s15, r3
 8007c9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ca6:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8007caa:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8007cae:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007cb2:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8007cb4:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8007cb8:	ee07 3a90 	vmov	s15, r3
 8007cbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cc4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007cc8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8007ccc:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8007cd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cd4:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007cd6:	ee07 ca10 	vmov	s14, ip
 8007cda:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007cde:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8007d68 <HAL_RCCEx_GetPLL2ClockFreq+0x1fc>
 8007ce2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007ce6:	4b1b      	ldr	r3, [pc, #108]	@ (8007d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8007ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cee:	ee06 3a90 	vmov	s13, r3
 8007cf2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007cf6:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8007d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8007cfa:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007cfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d0a:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8007d0e:	e7af      	b.n	8007c70 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007d10:	ee07 ca10 	vmov	s14, ip
 8007d14:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007d18:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 8007d64 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 8007d1c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007d20:	4b0c      	ldr	r3, [pc, #48]	@ (8007d54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8007d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d28:	ee06 3a90 	vmov	s13, r3
 8007d2c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007d30:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8007d5c <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8007d34:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007d38:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d44:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8007d48:	e792      	b.n	8007c70 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007d4e:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007d50:	6083      	str	r3, [r0, #8]
}
 8007d52:	e7bd      	b.n	8007cd0 <HAL_RCCEx_GetPLL2ClockFreq+0x164>
 8007d54:	58024400 	.word	0x58024400
 8007d58:	03d09000 	.word	0x03d09000
 8007d5c:	39000000 	.word	0x39000000
 8007d60:	4c742400 	.word	0x4c742400
 8007d64:	4a742400 	.word	0x4a742400
 8007d68:	4c189680 	.word	0x4c189680

08007d6c <HAL_RCCEx_GetPLL3ClockFreq>:
{
 8007d6c:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007d6e:	4b79      	ldr	r3, [pc, #484]	@ (8007f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8007d70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007d72:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8007d74:	f3c4 5c05 	ubfx	ip, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007d78:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007d7a:	f3c1 2100 	ubfx	r1, r1, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007d7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d80:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8007d84:	fb01 f303 	mul.w	r3, r1, r3
  if (pll3m != 0U)
 8007d88:	f014 7f7c 	tst.w	r4, #66060288	@ 0x3f00000
 8007d8c:	f000 80dd 	beq.w	8007f4a <HAL_RCCEx_GetPLL3ClockFreq+0x1de>
 8007d90:	f002 0203 	and.w	r2, r2, #3
 8007d94:	ee07 3a90 	vmov	s15, r3
 8007d98:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8007d9c:	2a01      	cmp	r2, #1
 8007d9e:	d04b      	beq.n	8007e38 <HAL_RCCEx_GetPLL3ClockFreq+0xcc>
 8007da0:	2a02      	cmp	r2, #2
 8007da2:	f000 8098 	beq.w	8007ed6 <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 8007da6:	2a00      	cmp	r2, #0
 8007da8:	f040 80b2 	bne.w	8007f10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007dac:	4b69      	ldr	r3, [pc, #420]	@ (8007f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f013 0f20 	tst.w	r3, #32
 8007db4:	d023      	beq.n	8007dfe <HAL_RCCEx_GetPLL3ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007db6:	4967      	ldr	r1, [pc, #412]	@ (8007f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8007db8:	680a      	ldr	r2, [r1, #0]
 8007dba:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8007dbe:	4b66      	ldr	r3, [pc, #408]	@ (8007f58 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 8007dc0:	40d3      	lsrs	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007dc2:	ee07 3a10 	vmov	s14, r3
 8007dc6:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007dca:	ee07 ca10 	vmov	s14, ip
 8007dce:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8007dd2:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8007dd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007dd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ddc:	ee06 3a90 	vmov	s13, r3
 8007de0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007de4:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8007f5c <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8007de8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007dec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007df0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007df4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007df8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007dfc:	e038      	b.n	8007e70 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007dfe:	ee07 ca10 	vmov	s14, ip
 8007e02:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007e06:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8007f60 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 8007e0a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007e0e:	4b51      	ldr	r3, [pc, #324]	@ (8007f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8007e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e16:	ee06 3a90 	vmov	s13, r3
 8007e1a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007e1e:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8007f5c <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8007e22:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007e26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007e36:	e01b      	b.n	8007e70 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007e38:	ee07 ca10 	vmov	s14, ip
 8007e3c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007e40:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 8007f64 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 8007e44:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007e48:	4b42      	ldr	r3, [pc, #264]	@ (8007f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8007e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e50:	ee06 3a90 	vmov	s13, r3
 8007e54:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007e58:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8007f5c <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8007e5c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007e60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e64:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e6c:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007e70:	4a38      	ldr	r2, [pc, #224]	@ (8007f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8007e72:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8007e74:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007e78:	ee07 3a90 	vmov	s15, r3
 8007e7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e80:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e84:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e88:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8007e8c:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8007e90:	ed80 6a00 	vstr	s12, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007e94:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8007e96:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8007e9a:	ee07 3a90 	vmov	s15, r3
 8007e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ea2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ea6:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8007eaa:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8007eae:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007eb2:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8007eb4:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8007eb8:	ee07 3a90 	vmov	s15, r3
 8007ebc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ec0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ec4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007ec8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8007ecc:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8007ed0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ed4:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007ed6:	ee07 ca10 	vmov	s14, ip
 8007eda:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007ede:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8007f68 <HAL_RCCEx_GetPLL3ClockFreq+0x1fc>
 8007ee2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007ee6:	4b1b      	ldr	r3, [pc, #108]	@ (8007f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8007ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eee:	ee06 3a90 	vmov	s13, r3
 8007ef2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007ef6:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8007f5c <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8007efa:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007efe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f0a:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8007f0e:	e7af      	b.n	8007e70 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007f10:	ee07 ca10 	vmov	s14, ip
 8007f14:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007f18:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 8007f64 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 8007f1c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007f20:	4b0c      	ldr	r3, [pc, #48]	@ (8007f54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8007f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f28:	ee06 3a90 	vmov	s13, r3
 8007f2c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007f30:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8007f5c <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8007f34:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007f38:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f44:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8007f48:	e792      	b.n	8007e70 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007f4e:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007f50:	6083      	str	r3, [r0, #8]
}
 8007f52:	e7bd      	b.n	8007ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x164>
 8007f54:	58024400 	.word	0x58024400
 8007f58:	03d09000 	.word	0x03d09000
 8007f5c:	39000000 	.word	0x39000000
 8007f60:	4c742400 	.word	0x4c742400
 8007f64:	4a742400 	.word	0x4a742400
 8007f68:	4c189680 	.word	0x4c189680

08007f6c <HAL_RCCEx_GetPLL1ClockFreq>:
{
 8007f6c:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f6e:	4b79      	ldr	r3, [pc, #484]	@ (8008154 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8007f70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8007f72:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8007f74:	f3c4 1c05 	ubfx	ip, r4, #4, #6
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007f78:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007f7a:	f001 0101 	and.w	r1, r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f80:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8007f84:	fb01 f303 	mul.w	r3, r1, r3
  if (pll1m != 0U)
 8007f88:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 8007f8c:	f000 80dd 	beq.w	800814a <HAL_RCCEx_GetPLL1ClockFreq+0x1de>
 8007f90:	f002 0203 	and.w	r2, r2, #3
 8007f94:	ee07 3a90 	vmov	s15, r3
 8007f98:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8007f9c:	2a01      	cmp	r2, #1
 8007f9e:	d04b      	beq.n	8008038 <HAL_RCCEx_GetPLL1ClockFreq+0xcc>
 8007fa0:	2a02      	cmp	r2, #2
 8007fa2:	f000 8098 	beq.w	80080d6 <HAL_RCCEx_GetPLL1ClockFreq+0x16a>
 8007fa6:	2a00      	cmp	r2, #0
 8007fa8:	f040 80b2 	bne.w	8008110 <HAL_RCCEx_GetPLL1ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007fac:	4b69      	ldr	r3, [pc, #420]	@ (8008154 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f013 0f20 	tst.w	r3, #32
 8007fb4:	d023      	beq.n	8007ffe <HAL_RCCEx_GetPLL1ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007fb6:	4967      	ldr	r1, [pc, #412]	@ (8008154 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8007fb8:	680a      	ldr	r2, [r1, #0]
 8007fba:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8007fbe:	4b66      	ldr	r3, [pc, #408]	@ (8008158 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>)
 8007fc0:	40d3      	lsrs	r3, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007fc2:	ee07 3a10 	vmov	s14, r3
 8007fc6:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007fca:	ee07 ca10 	vmov	s14, ip
 8007fce:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8007fd2:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8007fd6:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8007fd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fdc:	ee06 3a90 	vmov	s13, r3
 8007fe0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007fe4:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 800815c <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8007fe8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007fec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ff0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ff4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ff8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007ffc:	e038      	b.n	8008070 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ffe:	ee07 ca10 	vmov	s14, ip
 8008002:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8008006:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8008160 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 800800a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800800e:	4b51      	ldr	r3, [pc, #324]	@ (8008154 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8008010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008012:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008016:	ee06 3a90 	vmov	s13, r3
 800801a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800801e:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 800815c <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8008022:	ee67 7a86 	vmul.f32	s15, s15, s12
 8008026:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800802a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800802e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008032:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008036:	e01b      	b.n	8008070 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008038:	ee07 ca10 	vmov	s14, ip
 800803c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8008040:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 8008164 <HAL_RCCEx_GetPLL1ClockFreq+0x1f8>
 8008044:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8008048:	4b42      	ldr	r3, [pc, #264]	@ (8008154 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800804a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800804c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008050:	ee06 3a90 	vmov	s13, r3
 8008054:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8008058:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 800815c <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 800805c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8008060:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008064:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008068:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800806c:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8008070:	4a38      	ldr	r2, [pc, #224]	@ (8008154 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8008072:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8008074:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008078:	ee07 3a90 	vmov	s15, r3
 800807c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008080:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008084:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008088:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800808c:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8008090:	ed80 6a00 	vstr	s12, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008094:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8008096:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800809a:	ee07 3a90 	vmov	s15, r3
 800809e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080a6:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80080aa:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80080ae:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80080b2:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80080b4:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80080b8:	ee07 3a90 	vmov	s15, r3
 80080bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080c4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80080c8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80080cc:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80080d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080d4:	4770      	bx	lr
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80080d6:	ee07 ca10 	vmov	s14, ip
 80080da:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80080de:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8008168 <HAL_RCCEx_GetPLL1ClockFreq+0x1fc>
 80080e2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80080e6:	4b1b      	ldr	r3, [pc, #108]	@ (8008154 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 80080e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080ee:	ee06 3a90 	vmov	s13, r3
 80080f2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80080f6:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 800815c <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 80080fa:	ee67 7a86 	vmul.f32	s15, s15, s12
 80080fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008102:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008106:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800810a:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800810e:	e7af      	b.n	8008070 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008110:	ee07 ca10 	vmov	s14, ip
 8008114:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8008118:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8008160 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 800811c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8008120:	4b0c      	ldr	r3, [pc, #48]	@ (8008154 <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8008122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008124:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008128:	ee06 3a90 	vmov	s13, r3
 800812c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8008130:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 800815c <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8008134:	ee67 7a86 	vmul.f32	s15, s15, s12
 8008138:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800813c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008140:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008144:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8008148:	e792      	b.n	8008070 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800814a:	2300      	movs	r3, #0
 800814c:	6003      	str	r3, [r0, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800814e:	6043      	str	r3, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008150:	6083      	str	r3, [r0, #8]
}
 8008152:	e7bd      	b.n	80080d0 <HAL_RCCEx_GetPLL1ClockFreq+0x164>
 8008154:	58024400 	.word	0x58024400
 8008158:	03d09000 	.word	0x03d09000
 800815c:	39000000 	.word	0x39000000
 8008160:	4c742400 	.word	0x4c742400
 8008164:	4a742400 	.word	0x4a742400
 8008168:	4c189680 	.word	0x4c189680

0800816c <HAL_RCCEx_GetPeriphCLKFreq>:
{
 800816c:	b500      	push	{lr}
 800816e:	b08b      	sub	sp, #44	@ 0x2c
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008170:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 8008174:	430b      	orrs	r3, r1
 8008176:	d028      	beq.n	80081ca <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008178:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 800817c:	430b      	orrs	r3, r1
 800817e:	d077      	beq.n	8008270 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008180:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 8008184:	430b      	orrs	r3, r1
 8008186:	f000 80ce 	beq.w	8008326 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800818a:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 800818e:	430b      	orrs	r3, r1
 8008190:	f000 8126 	beq.w	80083e0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008194:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 8008198:	430b      	orrs	r3, r1
 800819a:	f000 8185 	beq.w	80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800819e:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 80081a2:	430b      	orrs	r3, r1
 80081a4:	f000 81ce 	beq.w	8008544 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80081a8:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 80081ac:	430b      	orrs	r3, r1
 80081ae:	f000 8211 	beq.w	80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80081b2:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 80081b6:	430b      	orrs	r3, r1
 80081b8:	f000 822a 	beq.w	8008610 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80081bc:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 80081c0:	4308      	orrs	r0, r1
 80081c2:	f000 827b 	beq.w	80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x550>
    frequency = 0;
 80081c6:	2000      	movs	r0, #0
 80081c8:	e00c      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80081ca:	4b95      	ldr	r3, [pc, #596]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80081cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081ce:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 80081d2:	2b04      	cmp	r3, #4
 80081d4:	f200 829c 	bhi.w	8008710 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>
 80081d8:	e8df f003 	tbb	[pc, r3]
 80081dc:	031b1107 	.word	0x031b1107
 80081e0:	25          	.byte	0x25
 80081e1:	00          	.byte	0x00
 80081e2:	4890      	ldr	r0, [pc, #576]	@ (8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
}
 80081e4:	b00b      	add	sp, #44	@ 0x2c
 80081e6:	f85d fb04 	ldr.w	pc, [sp], #4
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80081ea:	4b8d      	ldr	r3, [pc, #564]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80081ec:	6818      	ldr	r0, [r3, #0]
 80081ee:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80081f2:	d0f7      	beq.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80081f4:	a807      	add	r0, sp, #28
 80081f6:	f7ff feb9 	bl	8007f6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80081fa:	9808      	ldr	r0, [sp, #32]
 80081fc:	e7f2      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80081fe:	4b88      	ldr	r3, [pc, #544]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008200:	6818      	ldr	r0, [r3, #0]
 8008202:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8008206:	d0ed      	beq.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008208:	a804      	add	r0, sp, #16
 800820a:	f7ff fcaf 	bl	8007b6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800820e:	9804      	ldr	r0, [sp, #16]
 8008210:	e7e8      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008212:	4b83      	ldr	r3, [pc, #524]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008214:	6818      	ldr	r0, [r3, #0]
 8008216:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800821a:	d0e3      	beq.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800821c:	a801      	add	r0, sp, #4
 800821e:	f7ff fda5 	bl	8007d6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008222:	9801      	ldr	r0, [sp, #4]
 8008224:	e7de      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008226:	4a7e      	ldr	r2, [pc, #504]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008228:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800822a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800822e:	6812      	ldr	r2, [r2, #0]
 8008230:	f012 0f04 	tst.w	r2, #4
 8008234:	d007      	beq.n	8008246 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8008236:	b933      	cbnz	r3, 8008246 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008238:	4b79      	ldr	r3, [pc, #484]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008240:	4879      	ldr	r0, [pc, #484]	@ (8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8008242:	40d8      	lsrs	r0, r3
 8008244:	e7ce      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008246:	4a76      	ldr	r2, [pc, #472]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008248:	6812      	ldr	r2, [r2, #0]
 800824a:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800824e:	d003      	beq.n	8008258 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008250:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008254:	f000 825e 	beq.w	8008714 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008258:	4a71      	ldr	r2, [pc, #452]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800825a:	6812      	ldr	r2, [r2, #0]
 800825c:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8008260:	f000 825a 	beq.w	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
 8008264:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008268:	f000 8258 	beq.w	800871c <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
          frequency = 0;
 800826c:	2000      	movs	r0, #0
 800826e:	e7b9      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008270:	4b6b      	ldr	r3, [pc, #428]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008274:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
    switch (saiclocksource)
 8008278:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800827c:	d033      	beq.n	80082e6 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800827e:	d916      	bls.n	80082ae <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8008280:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008284:	f000 824c 	beq.w	8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8008288:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800828c:	d11f      	bne.n	80082ce <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800828e:	4a64      	ldr	r2, [pc, #400]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008290:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8008292:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008296:	6812      	ldr	r2, [r2, #0]
 8008298:	f012 0f04 	tst.w	r2, #4
 800829c:	d02e      	beq.n	80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x190>
 800829e:	bb6b      	cbnz	r3, 80082fc <HAL_RCCEx_GetPeriphCLKFreq+0x190>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80082a0:	4b5f      	ldr	r3, [pc, #380]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80082a8:	485f      	ldr	r0, [pc, #380]	@ (8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80082aa:	40d8      	lsrs	r0, r3
 80082ac:	e79a      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (saiclocksource)
 80082ae:	b183      	cbz	r3, 80082d2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80082b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80082b4:	d109      	bne.n	80082ca <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80082b6:	4b5a      	ldr	r3, [pc, #360]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80082b8:	6818      	ldr	r0, [r3, #0]
 80082ba:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80082be:	d091      	beq.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082c0:	a804      	add	r0, sp, #16
 80082c2:	f7ff fc53 	bl	8007b6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80082c6:	9804      	ldr	r0, [sp, #16]
 80082c8:	e78c      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        frequency = 0;
 80082ca:	2000      	movs	r0, #0
 80082cc:	e78a      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 80082ce:	2000      	movs	r0, #0
 80082d0:	e788      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80082d2:	4b53      	ldr	r3, [pc, #332]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80082d4:	6818      	ldr	r0, [r3, #0]
 80082d6:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80082da:	d083      	beq.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80082dc:	a807      	add	r0, sp, #28
 80082de:	f7ff fe45 	bl	8007f6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80082e2:	9808      	ldr	r0, [sp, #32]
 80082e4:	e77e      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80082e6:	4b4e      	ldr	r3, [pc, #312]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80082e8:	6818      	ldr	r0, [r3, #0]
 80082ea:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80082ee:	f43f af79 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082f2:	a801      	add	r0, sp, #4
 80082f4:	f7ff fd3a 	bl	8007d6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80082f8:	9801      	ldr	r0, [sp, #4]
 80082fa:	e773      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80082fc:	4a48      	ldr	r2, [pc, #288]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80082fe:	6812      	ldr	r2, [r2, #0]
 8008300:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8008304:	d003      	beq.n	800830e <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 8008306:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800830a:	f000 820b 	beq.w	8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800830e:	4a44      	ldr	r2, [pc, #272]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008310:	6812      	ldr	r2, [r2, #0]
 8008312:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8008316:	f000 8207 	beq.w	8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 800831a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800831e:	f000 8205 	beq.w	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
          frequency = 0;
 8008322:	2000      	movs	r0, #0
 8008324:	e75e      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008326:	4b3e      	ldr	r3, [pc, #248]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800832a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
    switch (saiclocksource)
 800832e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008332:	d035      	beq.n	80083a0 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 8008334:	d916      	bls.n	8008364 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8008336:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800833a:	f000 81f9 	beq.w	8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 800833e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008342:	d120      	bne.n	8008386 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008344:	4a36      	ldr	r2, [pc, #216]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008346:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8008348:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800834c:	6812      	ldr	r2, [r2, #0]
 800834e:	f012 0f04 	tst.w	r2, #4
 8008352:	d030      	beq.n	80083b6 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
 8008354:	bb7b      	cbnz	r3, 80083b6 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008356:	4b32      	ldr	r3, [pc, #200]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800835e:	4832      	ldr	r0, [pc, #200]	@ (8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8008360:	40d8      	lsrs	r0, r3
 8008362:	e73f      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (saiclocksource)
 8008364:	b18b      	cbz	r3, 800838a <HAL_RCCEx_GetPeriphCLKFreq+0x21e>
 8008366:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800836a:	d10a      	bne.n	8008382 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800836c:	4b2c      	ldr	r3, [pc, #176]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800836e:	6818      	ldr	r0, [r3, #0]
 8008370:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8008374:	f43f af36 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008378:	a804      	add	r0, sp, #16
 800837a:	f7ff fbf7 	bl	8007b6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800837e:	9804      	ldr	r0, [sp, #16]
 8008380:	e730      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        frequency = 0;
 8008382:	2000      	movs	r0, #0
 8008384:	e72e      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 8008386:	2000      	movs	r0, #0
 8008388:	e72c      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800838a:	4b25      	ldr	r3, [pc, #148]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800838c:	6818      	ldr	r0, [r3, #0]
 800838e:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8008392:	f43f af27 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008396:	a807      	add	r0, sp, #28
 8008398:	f7ff fde8 	bl	8007f6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800839c:	9808      	ldr	r0, [sp, #32]
 800839e:	e721      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80083a0:	4b1f      	ldr	r3, [pc, #124]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80083a2:	6818      	ldr	r0, [r3, #0]
 80083a4:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80083a8:	f43f af1c 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083ac:	a801      	add	r0, sp, #4
 80083ae:	f7ff fcdd 	bl	8007d6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80083b2:	9801      	ldr	r0, [sp, #4]
 80083b4:	e716      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80083b6:	4a1a      	ldr	r2, [pc, #104]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80083b8:	6812      	ldr	r2, [r2, #0]
 80083ba:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80083be:	d003      	beq.n	80083c8 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 80083c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083c4:	f000 81b6 	beq.w	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80083c8:	4a15      	ldr	r2, [pc, #84]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80083ca:	6812      	ldr	r2, [r2, #0]
 80083cc:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80083d0:	f000 81b2 	beq.w	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80083d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083d8:	f000 81b0 	beq.w	800873c <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>
          frequency = 0;
 80083dc:	2000      	movs	r0, #0
 80083de:	e701      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80083e0:	4b0f      	ldr	r3, [pc, #60]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80083e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083e4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 80083e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083ec:	d03c      	beq.n	8008468 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
 80083ee:	d91d      	bls.n	800842c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
 80083f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80083f4:	f000 81a4 	beq.w	8008740 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 80083f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80083fc:	d127      	bne.n	800844e <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80083fe:	4a08      	ldr	r2, [pc, #32]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008400:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8008402:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008406:	6812      	ldr	r2, [r2, #0]
 8008408:	f012 0f04 	tst.w	r2, #4
 800840c:	d037      	beq.n	800847e <HAL_RCCEx_GetPeriphCLKFreq+0x312>
 800840e:	2b00      	cmp	r3, #0
 8008410:	d135      	bne.n	800847e <HAL_RCCEx_GetPeriphCLKFreq+0x312>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008412:	4b03      	ldr	r3, [pc, #12]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800841a:	4803      	ldr	r0, [pc, #12]	@ (8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800841c:	40d8      	lsrs	r0, r3
 800841e:	e6e1      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 8008420:	58024400 	.word	0x58024400
 8008424:	00bb8000 	.word	0x00bb8000
 8008428:	03d09000 	.word	0x03d09000
    switch (srcclk)
 800842c:	b18b      	cbz	r3, 8008452 <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 800842e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008432:	d10a      	bne.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008434:	4b9d      	ldr	r3, [pc, #628]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008436:	6818      	ldr	r0, [r3, #0]
 8008438:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800843c:	f43f aed2 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008440:	a804      	add	r0, sp, #16
 8008442:	f7ff fb93 	bl	8007b6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008446:	9804      	ldr	r0, [sp, #16]
 8008448:	e6cc      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        frequency = 0;
 800844a:	2000      	movs	r0, #0
 800844c:	e6ca      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 800844e:	2000      	movs	r0, #0
 8008450:	e6c8      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008452:	4b96      	ldr	r3, [pc, #600]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008454:	6818      	ldr	r0, [r3, #0]
 8008456:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800845a:	f43f aec3 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800845e:	a807      	add	r0, sp, #28
 8008460:	f7ff fd84 	bl	8007f6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008464:	9808      	ldr	r0, [sp, #32]
 8008466:	e6bd      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008468:	4b90      	ldr	r3, [pc, #576]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800846a:	6818      	ldr	r0, [r3, #0]
 800846c:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8008470:	f43f aeb8 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008474:	a801      	add	r0, sp, #4
 8008476:	f7ff fc79 	bl	8007d6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800847a:	9801      	ldr	r0, [sp, #4]
 800847c:	e6b2      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800847e:	4a8b      	ldr	r2, [pc, #556]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008480:	6812      	ldr	r2, [r2, #0]
 8008482:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8008486:	d003      	beq.n	8008490 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8008488:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800848c:	f000 815a 	beq.w	8008744 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008490:	4a86      	ldr	r2, [pc, #536]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008492:	6812      	ldr	r2, [r2, #0]
 8008494:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8008498:	f000 8156 	beq.w	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
 800849c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084a0:	f000 8154 	beq.w	800874c <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
          frequency = 0;
 80084a4:	2000      	movs	r0, #0
 80084a6:	e69d      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80084a8:	4b80      	ldr	r3, [pc, #512]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80084aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084ac:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 80084b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80084b4:	d032      	beq.n	800851c <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
 80084b6:	d80b      	bhi.n	80084d0 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 80084b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084bc:	d018      	beq.n	80084f0 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
 80084be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084c2:	d020      	beq.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 80084c4:	b913      	cbnz	r3, 80084cc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        frequency = HAL_RCC_GetPCLK1Freq();
 80084c6:	f7fe fcd3 	bl	8006e70 <HAL_RCC_GetPCLK1Freq>
        break;
 80084ca:	e68b      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 80084cc:	2000      	movs	r0, #0
 80084ce:	e689      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 80084d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80084d4:	d02e      	beq.n	8008534 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 80084d6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80084da:	d107      	bne.n	80084ec <HAL_RCCEx_GetPeriphCLKFreq+0x380>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80084dc:	4b73      	ldr	r3, [pc, #460]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80084de:	6818      	ldr	r0, [r3, #0]
 80084e0:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80084e4:	f43f ae7e 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 80084e8:	4871      	ldr	r0, [pc, #452]	@ (80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>)
 80084ea:	e67b      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 80084ec:	2000      	movs	r0, #0
 80084ee:	e679      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084f0:	4b6e      	ldr	r3, [pc, #440]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80084f2:	6818      	ldr	r0, [r3, #0]
 80084f4:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80084f8:	f43f ae74 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084fc:	a804      	add	r0, sp, #16
 80084fe:	f7ff fb35 	bl	8007b6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008502:	9805      	ldr	r0, [sp, #20]
 8008504:	e66e      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008506:	4b69      	ldr	r3, [pc, #420]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008508:	6818      	ldr	r0, [r3, #0]
 800850a:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800850e:	f43f ae69 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008512:	a801      	add	r0, sp, #4
 8008514:	f7ff fc2a 	bl	8007d6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008518:	9802      	ldr	r0, [sp, #8]
 800851a:	e663      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800851c:	4b63      	ldr	r3, [pc, #396]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800851e:	6818      	ldr	r0, [r3, #0]
 8008520:	f010 0004 	ands.w	r0, r0, #4
 8008524:	f43f ae5e 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800852e:	4861      	ldr	r0, [pc, #388]	@ (80086b4 <HAL_RCCEx_GetPeriphCLKFreq+0x548>)
 8008530:	40d8      	lsrs	r0, r3
 8008532:	e657      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008534:	4b5d      	ldr	r3, [pc, #372]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008536:	6818      	ldr	r0, [r3, #0]
 8008538:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 800853c:	f43f ae52 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 8008540:	485d      	ldr	r0, [pc, #372]	@ (80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8008542:	e64f      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008544:	4b59      	ldr	r3, [pc, #356]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008548:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 800854c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008550:	d010      	beq.n	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 8008552:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008556:	d018      	beq.n	800858a <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
 8008558:	2b00      	cmp	r3, #0
 800855a:	f040 80f9 	bne.w	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800855e:	4b53      	ldr	r3, [pc, #332]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008560:	6818      	ldr	r0, [r3, #0]
 8008562:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8008566:	f43f ae3d 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800856a:	a804      	add	r0, sp, #16
 800856c:	f7ff fafe 	bl	8007b6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008570:	9804      	ldr	r0, [sp, #16]
 8008572:	e637      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008574:	4b4d      	ldr	r3, [pc, #308]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008576:	6818      	ldr	r0, [r3, #0]
 8008578:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800857c:	f43f ae32 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008580:	a801      	add	r0, sp, #4
 8008582:	f7ff fbf3 	bl	8007d6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008586:	9803      	ldr	r0, [sp, #12]
 8008588:	e62c      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800858a:	4a48      	ldr	r2, [pc, #288]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800858c:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800858e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008592:	6812      	ldr	r2, [r2, #0]
 8008594:	f012 0f04 	tst.w	r2, #4
 8008598:	d007      	beq.n	80085aa <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
 800859a:	b933      	cbnz	r3, 80085aa <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800859c:	4b43      	ldr	r3, [pc, #268]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80085a4:	4843      	ldr	r0, [pc, #268]	@ (80086b4 <HAL_RCCEx_GetPeriphCLKFreq+0x548>)
 80085a6:	40d8      	lsrs	r0, r3
 80085a8:	e61c      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80085aa:	4a40      	ldr	r2, [pc, #256]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80085ac:	6812      	ldr	r2, [r2, #0]
 80085ae:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80085b2:	d003      	beq.n	80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 80085b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085b8:	f000 80cc 	beq.w	8008754 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80085bc:	4a3b      	ldr	r2, [pc, #236]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80085be:	6812      	ldr	r2, [r2, #0]
 80085c0:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80085c4:	f000 80c8 	beq.w	8008758 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 80085c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085cc:	f000 80c6 	beq.w	800875c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
          frequency = 0;
 80085d0:	2000      	movs	r0, #0
 80085d2:	e607      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80085d4:	4b35      	ldr	r3, [pc, #212]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80085d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    switch (srcclk)
 80085d8:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 80085dc:	d002      	beq.n	80085e4 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 80085de:	b963      	cbnz	r3, 80085fa <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 80085e0:	2000      	movs	r0, #0
 80085e2:	e5ff      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80085e4:	4b31      	ldr	r3, [pc, #196]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80085e6:	6818      	ldr	r0, [r3, #0]
 80085e8:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80085ec:	f43f adfa 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80085f0:	a807      	add	r0, sp, #28
 80085f2:	f7ff fcbb 	bl	8007f6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80085f6:	9808      	ldr	r0, [sp, #32]
 80085f8:	e5f4      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80085fa:	4b2c      	ldr	r3, [pc, #176]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80085fc:	6818      	ldr	r0, [r3, #0]
 80085fe:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8008602:	f43f adef 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008606:	a804      	add	r0, sp, #16
 8008608:	f7ff fab0 	bl	8007b6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800860c:	9806      	ldr	r0, [sp, #24]
 800860e:	e5e9      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008610:	4b26      	ldr	r3, [pc, #152]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008614:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 8008618:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800861c:	d032      	beq.n	8008684 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 800861e:	d80b      	bhi.n	8008638 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
 8008620:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008624:	d018      	beq.n	8008658 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8008626:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800862a:	d020      	beq.n	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x502>
 800862c:	b913      	cbnz	r3, 8008634 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800862e:	f7ff fa8b 	bl	8007b48 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 8008632:	e5d7      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 8008634:	2000      	movs	r0, #0
 8008636:	e5d5      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 8008638:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800863c:	d02e      	beq.n	800869c <HAL_RCCEx_GetPeriphCLKFreq+0x530>
 800863e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008642:	d107      	bne.n	8008654 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008644:	4b19      	ldr	r3, [pc, #100]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008646:	6818      	ldr	r0, [r3, #0]
 8008648:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800864c:	f43f adca 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 8008650:	4817      	ldr	r0, [pc, #92]	@ (80086b0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>)
 8008652:	e5c7      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 8008654:	2000      	movs	r0, #0
 8008656:	e5c5      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008658:	4b14      	ldr	r3, [pc, #80]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800865a:	6818      	ldr	r0, [r3, #0]
 800865c:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8008660:	f43f adc0 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008664:	a804      	add	r0, sp, #16
 8008666:	f7ff fa81 	bl	8007b6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800866a:	9805      	ldr	r0, [sp, #20]
 800866c:	e5ba      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800866e:	4b0f      	ldr	r3, [pc, #60]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008670:	6818      	ldr	r0, [r3, #0]
 8008672:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8008676:	f43f adb5 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800867a:	a801      	add	r0, sp, #4
 800867c:	f7ff fb76 	bl	8007d6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008680:	9802      	ldr	r0, [sp, #8]
 8008682:	e5af      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008684:	4b09      	ldr	r3, [pc, #36]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008686:	6818      	ldr	r0, [r3, #0]
 8008688:	f010 0004 	ands.w	r0, r0, #4
 800868c:	f43f adaa 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008696:	4807      	ldr	r0, [pc, #28]	@ (80086b4 <HAL_RCCEx_GetPeriphCLKFreq+0x548>)
 8008698:	40d8      	lsrs	r0, r3
 800869a:	e5a3      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800869c:	4b03      	ldr	r3, [pc, #12]	@ (80086ac <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800869e:	6818      	ldr	r0, [r3, #0]
 80086a0:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 80086a4:	f43f ad9e 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 80086a8:	4803      	ldr	r0, [pc, #12]	@ (80086b8 <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80086aa:	e59b      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 80086ac:	58024400 	.word	0x58024400
 80086b0:	02625a00 	.word	0x02625a00
 80086b4:	03d09000 	.word	0x03d09000
 80086b8:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80086bc:	4b29      	ldr	r3, [pc, #164]	@ (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>)
 80086be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 80086c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086c8:	d00c      	beq.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80086ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086ce:	d014      	beq.n	80086fa <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d145      	bne.n	8008760 <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80086d4:	4b23      	ldr	r3, [pc, #140]	@ (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>)
 80086d6:	6818      	ldr	r0, [r3, #0]
 80086d8:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80086dc:	f43f ad82 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 80086e0:	4821      	ldr	r0, [pc, #132]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>)
 80086e2:	e57f      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80086e4:	4b1f      	ldr	r3, [pc, #124]	@ (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>)
 80086e6:	6818      	ldr	r0, [r3, #0]
 80086e8:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80086ec:	f43f ad7a 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80086f0:	a807      	add	r0, sp, #28
 80086f2:	f7ff fc3b 	bl	8007f6c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80086f6:	9808      	ldr	r0, [sp, #32]
 80086f8:	e574      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086fa:	4b1a      	ldr	r3, [pc, #104]	@ (8008764 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>)
 80086fc:	6818      	ldr	r0, [r3, #0]
 80086fe:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8008702:	f43f ad6f 	beq.w	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008706:	a804      	add	r0, sp, #16
 8008708:	f7ff fa30 	bl	8007b6c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800870c:	9805      	ldr	r0, [sp, #20]
 800870e:	e569      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        frequency = 0;
 8008710:	2000      	movs	r0, #0
 8008712:	e567      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 8008714:	4815      	ldr	r0, [pc, #84]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x600>)
 8008716:	e565      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = 0;
 8008718:	2000      	movs	r0, #0
 800871a:	e563      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800871c:	4812      	ldr	r0, [pc, #72]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>)
 800871e:	e561      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (saiclocksource)
 8008720:	4813      	ldr	r0, [pc, #76]	@ (8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x604>)
 8008722:	e55f      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 8008724:	4811      	ldr	r0, [pc, #68]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x600>)
 8008726:	e55d      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = 0;
 8008728:	2000      	movs	r0, #0
 800872a:	e55b      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800872c:	480e      	ldr	r0, [pc, #56]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>)
 800872e:	e559      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (saiclocksource)
 8008730:	480f      	ldr	r0, [pc, #60]	@ (8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x604>)
 8008732:	e557      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 8008734:	480d      	ldr	r0, [pc, #52]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x600>)
 8008736:	e555      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = 0;
 8008738:	2000      	movs	r0, #0
 800873a:	e553      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800873c:	480a      	ldr	r0, [pc, #40]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>)
 800873e:	e551      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 8008740:	480b      	ldr	r0, [pc, #44]	@ (8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x604>)
 8008742:	e54f      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 8008744:	4809      	ldr	r0, [pc, #36]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x600>)
 8008746:	e54d      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = 0;
 8008748:	2000      	movs	r0, #0
 800874a:	e54b      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800874c:	4806      	ldr	r0, [pc, #24]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>)
 800874e:	e549      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 8008750:	2000      	movs	r0, #0
 8008752:	e547      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = CSI_VALUE;
 8008754:	4805      	ldr	r0, [pc, #20]	@ (800876c <HAL_RCCEx_GetPeriphCLKFreq+0x600>)
 8008756:	e545      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = 0;
 8008758:	2000      	movs	r0, #0
 800875a:	e543      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = HSE_VALUE;
 800875c:	4802      	ldr	r0, [pc, #8]	@ (8008768 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>)
 800875e:	e541      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 8008760:	2000      	movs	r0, #0
  return frequency;
 8008762:	e53f      	b.n	80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
 8008764:	58024400 	.word	0x58024400
 8008768:	02625a00 	.word	0x02625a00
 800876c:	003d0900 	.word	0x003d0900
 8008770:	00bb8000 	.word	0x00bb8000

08008774 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008774:	b410      	push	{r4}
  uint32_t itflag = hspi->Instance->SR;
 8008776:	6802      	ldr	r2, [r0, #0]
 8008778:	6953      	ldr	r3, [r2, #20]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800877a:	6991      	ldr	r1, [r2, #24]
 800877c:	f041 0108 	orr.w	r1, r1, #8
 8008780:	6191      	str	r1, [r2, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008782:	6801      	ldr	r1, [r0, #0]
 8008784:	698a      	ldr	r2, [r1, #24]
 8008786:	f042 0210 	orr.w	r2, r2, #16
 800878a:	618a      	str	r2, [r1, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800878c:	6801      	ldr	r1, [r0, #0]
 800878e:	680a      	ldr	r2, [r1, #0]
 8008790:	f022 0201 	bic.w	r2, r2, #1
 8008794:	600a      	str	r2, [r1, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8008796:	6801      	ldr	r1, [r0, #0]
 8008798:	690c      	ldr	r4, [r1, #16]
 800879a:	4a29      	ldr	r2, [pc, #164]	@ (8008840 <SPI_CloseTransfer+0xcc>)
 800879c:	4022      	ands	r2, r4
 800879e:	610a      	str	r2, [r1, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80087a0:	6801      	ldr	r1, [r0, #0]
 80087a2:	688a      	ldr	r2, [r1, #8]
 80087a4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80087a8:	608a      	str	r2, [r1, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80087aa:	f890 2081 	ldrb.w	r2, [r0, #129]	@ 0x81
 80087ae:	b2d2      	uxtb	r2, r2
 80087b0:	2a04      	cmp	r2, #4
 80087b2:	d00d      	beq.n	80087d0 <SPI_CloseTransfer+0x5c>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80087b4:	f013 0f20 	tst.w	r3, #32
 80087b8:	d00a      	beq.n	80087d0 <SPI_CloseTransfer+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80087ba:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 80087be:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80087c2:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80087c6:	6801      	ldr	r1, [r0, #0]
 80087c8:	698a      	ldr	r2, [r1, #24]
 80087ca:	f042 0220 	orr.w	r2, r2, #32
 80087ce:	618a      	str	r2, [r1, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80087d0:	f890 2081 	ldrb.w	r2, [r0, #129]	@ 0x81
 80087d4:	b2d2      	uxtb	r2, r2
 80087d6:	2a03      	cmp	r2, #3
 80087d8:	d00d      	beq.n	80087f6 <SPI_CloseTransfer+0x82>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80087da:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80087de:	d00a      	beq.n	80087f6 <SPI_CloseTransfer+0x82>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80087e0:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 80087e4:	f042 0204 	orr.w	r2, r2, #4
 80087e8:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80087ec:	6801      	ldr	r1, [r0, #0]
 80087ee:	698a      	ldr	r2, [r1, #24]
 80087f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087f4:	618a      	str	r2, [r1, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80087f6:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80087fa:	d00a      	beq.n	8008812 <SPI_CloseTransfer+0x9e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80087fc:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 8008800:	f042 0201 	orr.w	r2, r2, #1
 8008804:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008808:	6801      	ldr	r1, [r0, #0]
 800880a:	698a      	ldr	r2, [r1, #24]
 800880c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008810:	618a      	str	r2, [r1, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008812:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8008816:	d00a      	beq.n	800882e <SPI_CloseTransfer+0xba>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008818:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 800881c:	f043 0308 	orr.w	r3, r3, #8
 8008820:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008824:	6802      	ldr	r2, [r0, #0]
 8008826:	6993      	ldr	r3, [r2, #24]
 8008828:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800882c:	6193      	str	r3, [r2, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800882e:	2300      	movs	r3, #0
 8008830:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8008834:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
}
 8008838:	f85d 4b04 	ldr.w	r4, [sp], #4
 800883c:	4770      	bx	lr
 800883e:	bf00      	nop
 8008840:	fffffc90 	.word	0xfffffc90

08008844 <SPI_GetPacketSize>:
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008844:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8008846:	095b      	lsrs	r3, r3, #5
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008848:	68c0      	ldr	r0, [r0, #12]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800884a:	3008      	adds	r0, #8
 800884c:	08c0      	lsrs	r0, r0, #3

  return data_size * fifo_threashold;
}
 800884e:	fb03 0000 	mla	r0, r3, r0, r0
 8008852:	4770      	bx	lr

08008854 <SPI_WaitOnFlagUntilTimeout>:
{
 8008854:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008858:	4680      	mov	r8, r0
 800885a:	460f      	mov	r7, r1
 800885c:	4616      	mov	r6, r2
 800885e:	461d      	mov	r5, r3
 8008860:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008864:	e000      	b.n	8008868 <SPI_WaitOnFlagUntilTimeout+0x14>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008866:	b1bd      	cbz	r5, 8008898 <SPI_WaitOnFlagUntilTimeout+0x44>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8008868:	f8d8 3000 	ldr.w	r3, [r8]
 800886c:	695c      	ldr	r4, [r3, #20]
 800886e:	ea37 0404 	bics.w	r4, r7, r4
 8008872:	bf0c      	ite	eq
 8008874:	2301      	moveq	r3, #1
 8008876:	2300      	movne	r3, #0
 8008878:	42b3      	cmp	r3, r6
 800887a:	d10a      	bne.n	8008892 <SPI_WaitOnFlagUntilTimeout+0x3e>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800887c:	f7f9 fe42 	bl	8002504 <HAL_GetTick>
 8008880:	eba0 0009 	sub.w	r0, r0, r9
 8008884:	42a8      	cmp	r0, r5
 8008886:	d3ee      	bcc.n	8008866 <SPI_WaitOnFlagUntilTimeout+0x12>
 8008888:	f1b5 3fff 	cmp.w	r5, #4294967295
 800888c:	d0eb      	beq.n	8008866 <SPI_WaitOnFlagUntilTimeout+0x12>
      return HAL_TIMEOUT;
 800888e:	2003      	movs	r0, #3
 8008890:	e000      	b.n	8008894 <SPI_WaitOnFlagUntilTimeout+0x40>
  return HAL_OK;
 8008892:	2000      	movs	r0, #0
}
 8008894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 8008898:	2003      	movs	r0, #3
 800889a:	e7fb      	b.n	8008894 <SPI_WaitOnFlagUntilTimeout+0x40>

0800889c <HAL_SPI_Init>:
  if (hspi == NULL)
 800889c:	2800      	cmp	r0, #0
 800889e:	f000 80b7 	beq.w	8008a10 <HAL_SPI_Init+0x174>
{
 80088a2:	b570      	push	{r4, r5, r6, lr}
 80088a4:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80088a6:	2300      	movs	r3, #0
 80088a8:	6283      	str	r3, [r0, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80088aa:	6805      	ldr	r5, [r0, #0]
 80088ac:	4b5c      	ldr	r3, [pc, #368]	@ (8008a20 <HAL_SPI_Init+0x184>)
 80088ae:	4e5d      	ldr	r6, [pc, #372]	@ (8008a24 <HAL_SPI_Init+0x188>)
 80088b0:	429d      	cmp	r5, r3
 80088b2:	bf18      	it	ne
 80088b4:	42b5      	cmpne	r5, r6
 80088b6:	bf14      	ite	ne
 80088b8:	2601      	movne	r6, #1
 80088ba:	2600      	moveq	r6, #0
 80088bc:	d007      	beq.n	80088ce <HAL_SPI_Init+0x32>
 80088be:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
 80088c2:	429d      	cmp	r5, r3
 80088c4:	d003      	beq.n	80088ce <HAL_SPI_Init+0x32>
 80088c6:	68c3      	ldr	r3, [r0, #12]
 80088c8:	2b0f      	cmp	r3, #15
 80088ca:	f200 80a3 	bhi.w	8008a14 <HAL_SPI_Init+0x178>
  packet_length = SPI_GetPacketSize(hspi);
 80088ce:	4620      	mov	r0, r4
 80088d0:	f7ff ffb8 	bl	8008844 <SPI_GetPacketSize>
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80088d4:	b12e      	cbz	r6, 80088e2 <HAL_SPI_Init+0x46>
 80088d6:	4b54      	ldr	r3, [pc, #336]	@ (8008a28 <HAL_SPI_Init+0x18c>)
 80088d8:	429d      	cmp	r5, r3
 80088da:	d002      	beq.n	80088e2 <HAL_SPI_Init+0x46>
 80088dc:	2808      	cmp	r0, #8
 80088de:	f200 809b 	bhi.w	8008a18 <HAL_SPI_Init+0x17c>
 80088e2:	4a4f      	ldr	r2, [pc, #316]	@ (8008a20 <HAL_SPI_Init+0x184>)
 80088e4:	4b4f      	ldr	r3, [pc, #316]	@ (8008a24 <HAL_SPI_Init+0x188>)
 80088e6:	429d      	cmp	r5, r3
 80088e8:	bf18      	it	ne
 80088ea:	4295      	cmpne	r5, r2
 80088ec:	d003      	beq.n	80088f6 <HAL_SPI_Init+0x5a>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80088ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088f2:	429d      	cmp	r5, r3
 80088f4:	d102      	bne.n	80088fc <HAL_SPI_Init+0x60>
 80088f6:	2810      	cmp	r0, #16
 80088f8:	f200 8090 	bhi.w	8008a1c <HAL_SPI_Init+0x180>
  if (hspi->State == HAL_SPI_STATE_RESET)
 80088fc:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 8008900:	b1f3      	cbz	r3, 8008940 <HAL_SPI_Init+0xa4>
  hspi->State = HAL_SPI_STATE_BUSY;
 8008902:	2302      	movs	r3, #2
 8008904:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_SPI_DISABLE(hspi);
 8008908:	6822      	ldr	r2, [r4, #0]
 800890a:	6813      	ldr	r3, [r2, #0]
 800890c:	f023 0301 	bic.w	r3, r3, #1
 8008910:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008912:	6823      	ldr	r3, [r4, #0]
 8008914:	689a      	ldr	r2, [r3, #8]
 8008916:	f402 12f8 	and.w	r2, r2, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800891a:	69a1      	ldr	r1, [r4, #24]
 800891c:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 8008920:	d014      	beq.n	800894c <HAL_SPI_Init+0xb0>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008922:	6863      	ldr	r3, [r4, #4]
 8008924:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8008928:	d023      	beq.n	8008972 <HAL_SPI_Init+0xd6>
 800892a:	68e3      	ldr	r3, [r4, #12]
 800892c:	2b06      	cmp	r3, #6
 800892e:	d920      	bls.n	8008972 <HAL_SPI_Init+0xd6>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008930:	6821      	ldr	r1, [r4, #0]
 8008932:	680b      	ldr	r3, [r1, #0]
 8008934:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008938:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 800893a:	4303      	orrs	r3, r0
 800893c:	600b      	str	r3, [r1, #0]
 800893e:	e01d      	b.n	800897c <HAL_SPI_Init+0xe0>
    hspi->Lock = HAL_UNLOCKED;
 8008940:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 8008944:	4620      	mov	r0, r4
 8008946:	f7f8 fce3 	bl	8001310 <HAL_SPI_MspInit>
 800894a:	e7da      	b.n	8008902 <HAL_SPI_Init+0x66>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800894c:	6861      	ldr	r1, [r4, #4]
 800894e:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8008952:	d006      	beq.n	8008962 <HAL_SPI_Init+0xc6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008954:	2900      	cmp	r1, #0
 8008956:	d1e4      	bne.n	8008922 <HAL_SPI_Init+0x86>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008958:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800895a:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 800895e:	d1e0      	bne.n	8008922 <HAL_SPI_Init+0x86>
 8008960:	e002      	b.n	8008968 <HAL_SPI_Init+0xcc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008962:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008964:	2800      	cmp	r0, #0
 8008966:	d1f5      	bne.n	8008954 <HAL_SPI_Init+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008968:	6819      	ldr	r1, [r3, #0]
 800896a:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 800896e:	6019      	str	r1, [r3, #0]
 8008970:	e7d7      	b.n	8008922 <HAL_SPI_Init+0x86>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008972:	6821      	ldr	r1, [r4, #0]
 8008974:	680b      	ldr	r3, [r1, #0]
 8008976:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800897a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800897c:	69e3      	ldr	r3, [r4, #28]
 800897e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8008980:	430b      	orrs	r3, r1
 8008982:	4313      	orrs	r3, r2
 8008984:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8008986:	4313      	orrs	r3, r2
 8008988:	68e1      	ldr	r1, [r4, #12]
 800898a:	6822      	ldr	r2, [r4, #0]
 800898c:	430b      	orrs	r3, r1
 800898e:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008990:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008992:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8008994:	4313      	orrs	r3, r2
 8008996:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008998:	4313      	orrs	r3, r2
 800899a:	69a2      	ldr	r2, [r4, #24]
 800899c:	4313      	orrs	r3, r2
 800899e:	6922      	ldr	r2, [r4, #16]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	6962      	ldr	r2, [r4, #20]
 80089a4:	4313      	orrs	r3, r2
 80089a6:	6a22      	ldr	r2, [r4, #32]
 80089a8:	4313      	orrs	r3, r2
 80089aa:	6862      	ldr	r2, [r4, #4]
 80089ac:	4313      	orrs	r3, r2
 80089ae:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80089b0:	4313      	orrs	r3, r2
 80089b2:	68a2      	ldr	r2, [r4, #8]
 80089b4:	4313      	orrs	r3, r2
 80089b6:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80089b8:	4313      	orrs	r3, r2
 80089ba:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80089bc:	6822      	ldr	r2, [r4, #0]
 80089be:	430b      	orrs	r3, r1
 80089c0:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80089c2:	6863      	ldr	r3, [r4, #4]
 80089c4:	b96b      	cbnz	r3, 80089e2 <HAL_SPI_Init+0x146>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80089c6:	6822      	ldr	r2, [r4, #0]
 80089c8:	6893      	ldr	r3, [r2, #8]
 80089ca:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 80089ce:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80089d2:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80089d4:	6822      	ldr	r2, [r4, #0]
 80089d6:	6893      	ldr	r3, [r2, #8]
 80089d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80089dc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80089e0:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80089e2:	6822      	ldr	r2, [r4, #0]
 80089e4:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80089e6:	f023 0301 	bic.w	r3, r3, #1
 80089ea:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80089ec:	6863      	ldr	r3, [r4, #4]
 80089ee:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80089f2:	d006      	beq.n	8008a02 <HAL_SPI_Init+0x166>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80089f4:	6822      	ldr	r2, [r4, #0]
 80089f6:	68d3      	ldr	r3, [r2, #12]
 80089f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80089fc:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80089fe:	430b      	orrs	r3, r1
 8008a00:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008a02:	2000      	movs	r0, #0
 8008a04:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8008a08:	2301      	movs	r3, #1
 8008a0a:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
}
 8008a0e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8008a10:	2001      	movs	r0, #1
}
 8008a12:	4770      	bx	lr
    return HAL_ERROR;
 8008a14:	2001      	movs	r0, #1
 8008a16:	e7fa      	b.n	8008a0e <HAL_SPI_Init+0x172>
    return HAL_ERROR;
 8008a18:	2001      	movs	r0, #1
 8008a1a:	e7f8      	b.n	8008a0e <HAL_SPI_Init+0x172>
 8008a1c:	2001      	movs	r0, #1
 8008a1e:	e7f6      	b.n	8008a0e <HAL_SPI_Init+0x172>
 8008a20:	40013000 	.word	0x40013000
 8008a24:	40003800 	.word	0x40003800
 8008a28:	40003c00 	.word	0x40003c00

08008a2c <HAL_SPI_TransmitReceive>:
{
 8008a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a30:	b083      	sub	sp, #12
 8008a32:	4604      	mov	r4, r0
 8008a34:	468a      	mov	sl, r1
 8008a36:	4691      	mov	r9, r2
 8008a38:	461d      	mov	r5, r3
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008a3a:	f8d0 b000 	ldr.w	fp, [r0]
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8008a3e:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
 8008a40:	f3c6 164f 	ubfx	r6, r6, #5, #16
  tickstart = HAL_GetTick();
 8008a44:	f7f9 fd5e 	bl	8002504 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8008a48:	f894 7081 	ldrb.w	r7, [r4, #129]	@ 0x81
 8008a4c:	b2ff      	uxtb	r7, r7
 8008a4e:	2f01      	cmp	r7, #1
 8008a50:	f040 822d 	bne.w	8008eae <HAL_SPI_TransmitReceive+0x482>
 8008a54:	3601      	adds	r6, #1
 8008a56:	b2b6      	uxth	r6, r6
 8008a58:	4680      	mov	r8, r0
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8008a5a:	f1b9 0f00 	cmp.w	r9, #0
 8008a5e:	bf18      	it	ne
 8008a60:	f1ba 0f00 	cmpne.w	sl, #0
 8008a64:	f000 8224 	beq.w	8008eb0 <HAL_SPI_TransmitReceive+0x484>
 8008a68:	2d00      	cmp	r5, #0
 8008a6a:	f000 8221 	beq.w	8008eb0 <HAL_SPI_TransmitReceive+0x484>
  __HAL_LOCK(hspi);
 8008a6e:	f894 3080 	ldrb.w	r3, [r4, #128]	@ 0x80
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	f000 8220 	beq.w	8008eb8 <HAL_SPI_TransmitReceive+0x48c>
 8008a78:	2301      	movs	r3, #1
 8008a7a:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8008a7e:	2305      	movs	r3, #5
 8008a80:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a84:	2300      	movs	r3, #0
 8008a86:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008a8a:	f8c4 9064 	str.w	r9, [r4, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8008a8e:	f8a4 506a 	strh.w	r5, [r4, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8008a92:	f8a4 5068 	strh.w	r5, [r4, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008a96:	f8c4 a05c 	str.w	sl, [r4, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8008a9a:	f8a4 5062 	strh.w	r5, [r4, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8008a9e:	f8a4 5060 	strh.w	r5, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 8008aa2:	6723      	str	r3, [r4, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8008aa4:	6763      	str	r3, [r4, #116]	@ 0x74
  SPI_2LINES(hspi);
 8008aa6:	6822      	ldr	r2, [r4, #0]
 8008aa8:	68d3      	ldr	r3, [r2, #12]
 8008aaa:	f423 23c0 	bic.w	r3, r3, #393216	@ 0x60000
 8008aae:	60d3      	str	r3, [r2, #12]
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8008ab0:	6822      	ldr	r2, [r4, #0]
 8008ab2:	499c      	ldr	r1, [pc, #624]	@ (8008d24 <HAL_SPI_TransmitReceive+0x2f8>)
 8008ab4:	4b9c      	ldr	r3, [pc, #624]	@ (8008d28 <HAL_SPI_TransmitReceive+0x2fc>)
 8008ab6:	429a      	cmp	r2, r3
 8008ab8:	bf18      	it	ne
 8008aba:	428a      	cmpne	r2, r1
 8008abc:	d009      	beq.n	8008ad2 <HAL_SPI_TransmitReceive+0xa6>
 8008abe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d002      	beq.n	8008acc <HAL_SPI_TransmitReceive+0xa0>
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8008ac6:	f04f 0908 	mov.w	r9, #8
 8008aca:	e004      	b.n	8008ad6 <HAL_SPI_TransmitReceive+0xaa>
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8008acc:	f04f 0910 	mov.w	r9, #16
 8008ad0:	e001      	b.n	8008ad6 <HAL_SPI_TransmitReceive+0xaa>
 8008ad2:	f04f 0910 	mov.w	r9, #16
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008ad6:	6853      	ldr	r3, [r2, #4]
 8008ad8:	f36f 030f 	bfc	r3, #0, #16
 8008adc:	432b      	orrs	r3, r5
 8008ade:	6053      	str	r3, [r2, #4]
  __HAL_SPI_ENABLE(hspi);
 8008ae0:	6822      	ldr	r2, [r4, #0]
 8008ae2:	6813      	ldr	r3, [r2, #0]
 8008ae4:	f043 0301 	orr.w	r3, r3, #1
 8008ae8:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008aea:	6863      	ldr	r3, [r4, #4]
 8008aec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008af0:	d006      	beq.n	8008b00 <HAL_SPI_TransmitReceive+0xd4>
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008af2:	68e3      	ldr	r3, [r4, #12]
 8008af4:	2b0f      	cmp	r3, #15
 8008af6:	d97a      	bls.n	8008bee <HAL_SPI_TransmitReceive+0x1c2>
    fifo_length = (fifo_length / 4UL);
 8008af8:	ea4f 0b99 	mov.w	fp, r9, lsr #2
  initial_RxXferCount = Size;
 8008afc:	46a9      	mov	r9, r5
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008afe:	e01f      	b.n	8008b40 <HAL_SPI_TransmitReceive+0x114>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008b00:	6822      	ldr	r2, [r4, #0]
 8008b02:	6813      	ldr	r3, [r2, #0]
 8008b04:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008b08:	6013      	str	r3, [r2, #0]
 8008b0a:	e7f2      	b.n	8008af2 <HAL_SPI_TransmitReceive+0xc6>
      temp_sr_reg = hspi->Instance->SR;
 8008b0c:	6823      	ldr	r3, [r4, #0]
 8008b0e:	695a      	ldr	r2, [r3, #20]
      if (initial_RxXferCount > 0UL)
 8008b10:	f1b9 0f00 	cmp.w	r9, #0
 8008b14:	d014      	beq.n	8008b40 <HAL_SPI_TransmitReceive+0x114>
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008b16:	6959      	ldr	r1, [r3, #20]
 8008b18:	f011 0f01 	tst.w	r1, #1
 8008b1c:	d032      	beq.n	8008b84 <HAL_SPI_TransmitReceive+0x158>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008b1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b22:	6013      	str	r3, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008b24:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b26:	3304      	adds	r3, #4
 8008b28:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 8008b2a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008b2e:	b29b      	uxth	r3, r3
 8008b30:	3b01      	subs	r3, #1
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008b38:	f8b4 906a 	ldrh.w	r9, [r4, #106]	@ 0x6a
 8008b3c:	fa1f f989 	uxth.w	r9, r9
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008b40:	ea45 0309 	orr.w	r3, r5, r9
 8008b44:	b29b      	uxth	r3, r3
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	f000 8194 	beq.w	8008e74 <HAL_SPI_TransmitReceive+0x448>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008b4c:	6823      	ldr	r3, [r4, #0]
 8008b4e:	695a      	ldr	r2, [r3, #20]
 8008b50:	f012 0f02 	tst.w	r2, #2
 8008b54:	d0da      	beq.n	8008b0c <HAL_SPI_TransmitReceive+0xe0>
 8008b56:	2d00      	cmp	r5, #0
 8008b58:	d0d8      	beq.n	8008b0c <HAL_SPI_TransmitReceive+0xe0>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008b5a:	eb05 020b 	add.w	r2, r5, fp
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008b5e:	4591      	cmp	r9, r2
 8008b60:	d2d4      	bcs.n	8008b0c <HAL_SPI_TransmitReceive+0xe0>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008b62:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8008b64:	6812      	ldr	r2, [r2, #0]
 8008b66:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008b68:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008b6a:	3304      	adds	r3, #4
 8008b6c:	65e3      	str	r3, [r4, #92]	@ 0x5c
        hspi->TxXferCount --;
 8008b6e:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008b72:	b29b      	uxth	r3, r3
 8008b74:	3b01      	subs	r3, #1
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008b7c:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 8008b80:	b2ad      	uxth	r5, r5
 8008b82:	e7c3      	b.n	8008b0c <HAL_SPI_TransmitReceive+0xe0>
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008b84:	45b1      	cmp	r9, r6
 8008b86:	d214      	bcs.n	8008bb2 <HAL_SPI_TransmitReceive+0x186>
 8008b88:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8008b8c:	d011      	beq.n	8008bb2 <HAL_SPI_TransmitReceive+0x186>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008b8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b92:	6013      	str	r3, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008b94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b96:	3304      	adds	r3, #4
 8008b98:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 8008b9a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008b9e:	b29b      	uxth	r3, r3
 8008ba0:	3b01      	subs	r3, #1
 8008ba2:	b29b      	uxth	r3, r3
 8008ba4:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008ba8:	f8b4 906a 	ldrh.w	r9, [r4, #106]	@ 0x6a
 8008bac:	fa1f f989 	uxth.w	r9, r9
 8008bb0:	e7c6      	b.n	8008b40 <HAL_SPI_TransmitReceive+0x114>
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bb2:	f7f9 fca7 	bl	8002504 <HAL_GetTick>
 8008bb6:	eba0 0008 	sub.w	r0, r0, r8
 8008bba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008bbc:	4298      	cmp	r0, r3
 8008bbe:	d302      	bcc.n	8008bc6 <HAL_SPI_TransmitReceive+0x19a>
 8008bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bc4:	d102      	bne.n	8008bcc <HAL_SPI_TransmitReceive+0x1a0>
 8008bc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d1b9      	bne.n	8008b40 <HAL_SPI_TransmitReceive+0x114>
            SPI_CloseTransfer(hspi);
 8008bcc:	4620      	mov	r0, r4
 8008bce:	f7ff fdd1 	bl	8008774 <SPI_CloseTransfer>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008bd2:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8008bd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008bda:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008bde:	2301      	movs	r3, #1
 8008be0:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
            __HAL_UNLOCK(hspi);
 8008be4:	2300      	movs	r3, #0
 8008be6:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
            return HAL_TIMEOUT;
 8008bea:	2703      	movs	r7, #3
 8008bec:	e160      	b.n	8008eb0 <HAL_SPI_TransmitReceive+0x484>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008bee:	2b07      	cmp	r3, #7
 8008bf0:	f240 813e 	bls.w	8008e70 <HAL_SPI_TransmitReceive+0x444>
    fifo_length = (fifo_length / 2UL);
 8008bf4:	ea4f 0359 	mov.w	r3, r9, lsr #1
 8008bf8:	469a      	mov	sl, r3
  initial_RxXferCount = Size;
 8008bfa:	46a9      	mov	r9, r5
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008bfc:	e01a      	b.n	8008c34 <HAL_SPI_TransmitReceive+0x208>
      temp_sr_reg = hspi->Instance->SR;
 8008bfe:	6823      	ldr	r3, [r4, #0]
 8008c00:	695a      	ldr	r2, [r3, #20]
      if (initial_RxXferCount > 0UL)
 8008c02:	f1b9 0f00 	cmp.w	r9, #0
 8008c06:	d015      	beq.n	8008c34 <HAL_SPI_TransmitReceive+0x208>
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008c08:	695b      	ldr	r3, [r3, #20]
 8008c0a:	f013 0f01 	tst.w	r3, #1
 8008c0e:	d034      	beq.n	8008c7a <HAL_SPI_TransmitReceive+0x24e>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008c10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c12:	f8bb 2030 	ldrh.w	r2, [fp, #48]	@ 0x30
 8008c16:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c1a:	3302      	adds	r3, #2
 8008c1c:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 8008c1e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	3b01      	subs	r3, #1
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008c2c:	f8b4 906a 	ldrh.w	r9, [r4, #106]	@ 0x6a
 8008c30:	fa1f f989 	uxth.w	r9, r9
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008c34:	ea45 0309 	orr.w	r3, r5, r9
 8008c38:	b29b      	uxth	r3, r3
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	f000 811a 	beq.w	8008e74 <HAL_SPI_TransmitReceive+0x448>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008c40:	6823      	ldr	r3, [r4, #0]
 8008c42:	695b      	ldr	r3, [r3, #20]
 8008c44:	f013 0f02 	tst.w	r3, #2
 8008c48:	d0d9      	beq.n	8008bfe <HAL_SPI_TransmitReceive+0x1d2>
 8008c4a:	2d00      	cmp	r5, #0
 8008c4c:	d0d7      	beq.n	8008bfe <HAL_SPI_TransmitReceive+0x1d2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008c4e:	4653      	mov	r3, sl
 8008c50:	18eb      	adds	r3, r5, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008c52:	4599      	cmp	r9, r3
 8008c54:	d2d3      	bcs.n	8008bfe <HAL_SPI_TransmitReceive+0x1d2>
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008c56:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008c58:	881b      	ldrh	r3, [r3, #0]
 8008c5a:	f8ab 3020 	strh.w	r3, [fp, #32]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c5e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008c60:	3302      	adds	r3, #2
 8008c62:	65e3      	str	r3, [r4, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008c64:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	3b01      	subs	r3, #1
 8008c6c:	b29b      	uxth	r3, r3
 8008c6e:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008c72:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 8008c76:	b2ad      	uxth	r5, r5
 8008c78:	e7c1      	b.n	8008bfe <HAL_SPI_TransmitReceive+0x1d2>
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008c7a:	45b1      	cmp	r9, r6
 8008c7c:	d21b      	bcs.n	8008cb6 <HAL_SPI_TransmitReceive+0x28a>
 8008c7e:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8008c82:	d018      	beq.n	8008cb6 <HAL_SPI_TransmitReceive+0x28a>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008c84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c86:	f8bb 2030 	ldrh.w	r2, [fp, #48]	@ 0x30
 8008c8a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c8e:	1c9a      	adds	r2, r3, #2
 8008c90:	6662      	str	r2, [r4, #100]	@ 0x64
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008c92:	f8bb 2030 	ldrh.w	r2, [fp, #48]	@ 0x30
 8008c96:	805a      	strh	r2, [r3, #2]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c9a:	3302      	adds	r3, #2
 8008c9c:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008c9e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008ca2:	b29b      	uxth	r3, r3
 8008ca4:	3b02      	subs	r3, #2
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008cac:	f8b4 906a 	ldrh.w	r9, [r4, #106]	@ 0x6a
 8008cb0:	fa1f f989 	uxth.w	r9, r9
 8008cb4:	e7be      	b.n	8008c34 <HAL_SPI_TransmitReceive+0x208>
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8008cb6:	f1b9 0f01 	cmp.w	r9, #1
 8008cba:	d115      	bne.n	8008ce8 <HAL_SPI_TransmitReceive+0x2bc>
 8008cbc:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8008cc0:	d012      	beq.n	8008ce8 <HAL_SPI_TransmitReceive+0x2bc>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008cc2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008cc4:	f8bb 2030 	ldrh.w	r2, [fp, #48]	@ 0x30
 8008cc8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008cca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008ccc:	3302      	adds	r3, #2
 8008cce:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 8008cd0:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008cd4:	b29b      	uxth	r3, r3
 8008cd6:	3b01      	subs	r3, #1
 8008cd8:	b29b      	uxth	r3, r3
 8008cda:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008cde:	f8b4 906a 	ldrh.w	r9, [r4, #106]	@ 0x6a
 8008ce2:	fa1f f989 	uxth.w	r9, r9
 8008ce6:	e7a5      	b.n	8008c34 <HAL_SPI_TransmitReceive+0x208>
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ce8:	f7f9 fc0c 	bl	8002504 <HAL_GetTick>
 8008cec:	eba0 0008 	sub.w	r0, r0, r8
 8008cf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008cf2:	4298      	cmp	r0, r3
 8008cf4:	d302      	bcc.n	8008cfc <HAL_SPI_TransmitReceive+0x2d0>
 8008cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cfa:	d102      	bne.n	8008d02 <HAL_SPI_TransmitReceive+0x2d6>
 8008cfc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d198      	bne.n	8008c34 <HAL_SPI_TransmitReceive+0x208>
            SPI_CloseTransfer(hspi);
 8008d02:	4620      	mov	r0, r4
 8008d04:	f7ff fd36 	bl	8008774 <SPI_CloseTransfer>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008d08:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8008d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d10:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008d14:	2301      	movs	r3, #1
 8008d16:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
            __HAL_UNLOCK(hspi);
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
            return HAL_TIMEOUT;
 8008d20:	2703      	movs	r7, #3
 8008d22:	e0c5      	b.n	8008eb0 <HAL_SPI_TransmitReceive+0x484>
 8008d24:	40013000 	.word	0x40013000
 8008d28:	40003800 	.word	0x40003800
      temp_sr_reg = hspi->Instance->SR;
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	695a      	ldr	r2, [r3, #20]
      if (initial_RxXferCount > 0UL)
 8008d30:	f1bb 0f00 	cmp.w	fp, #0
 8008d34:	d015      	beq.n	8008d62 <HAL_SPI_TransmitReceive+0x336>
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008d36:	6959      	ldr	r1, [r3, #20]
 8008d38:	f011 0f01 	tst.w	r1, #1
 8008d3c:	d034      	beq.n	8008da8 <HAL_SPI_TransmitReceive+0x37c>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008d3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008d40:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008d44:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008d46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d48:	3301      	adds	r3, #1
 8008d4a:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 8008d4c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	3b01      	subs	r3, #1
 8008d54:	b29b      	uxth	r3, r3
 8008d56:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008d5a:	f8b4 b06a 	ldrh.w	fp, [r4, #106]	@ 0x6a
 8008d5e:	fa1f fb8b 	uxth.w	fp, fp
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008d62:	ea45 030b 	orr.w	r3, r5, fp
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f000 8083 	beq.w	8008e74 <HAL_SPI_TransmitReceive+0x448>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008d6e:	6823      	ldr	r3, [r4, #0]
 8008d70:	695a      	ldr	r2, [r3, #20]
 8008d72:	f012 0f02 	tst.w	r2, #2
 8008d76:	d0d9      	beq.n	8008d2c <HAL_SPI_TransmitReceive+0x300>
 8008d78:	2d00      	cmp	r5, #0
 8008d7a:	d0d7      	beq.n	8008d2c <HAL_SPI_TransmitReceive+0x300>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008d7c:	eb05 0209 	add.w	r2, r5, r9
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008d80:	4593      	cmp	fp, r2
 8008d82:	d2d3      	bcs.n	8008d2c <HAL_SPI_TransmitReceive+0x300>
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008d84:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8008d86:	7812      	ldrb	r2, [r2, #0]
 8008d88:	f883 2020 	strb.w	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008d8c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008d8e:	3301      	adds	r3, #1
 8008d90:	65e3      	str	r3, [r4, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008d92:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	3b01      	subs	r3, #1
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008da0:	f8b4 5062 	ldrh.w	r5, [r4, #98]	@ 0x62
 8008da4:	b2ad      	uxth	r5, r5
 8008da6:	e7c1      	b.n	8008d2c <HAL_SPI_TransmitReceive+0x300>
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008da8:	45b3      	cmp	fp, r6
 8008daa:	d22a      	bcs.n	8008e02 <HAL_SPI_TransmitReceive+0x3d6>
 8008dac:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8008db0:	d027      	beq.n	8008e02 <HAL_SPI_TransmitReceive+0x3d6>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008db2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008db4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008db8:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008dba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008dbc:	1c5a      	adds	r2, r3, #1
 8008dbe:	6662      	str	r2, [r4, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008dc0:	6822      	ldr	r2, [r4, #0]
 8008dc2:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8008dc6:	705a      	strb	r2, [r3, #1]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008dc8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008dca:	1c5a      	adds	r2, r3, #1
 8008dcc:	6662      	str	r2, [r4, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008dce:	6822      	ldr	r2, [r4, #0]
 8008dd0:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8008dd4:	705a      	strb	r2, [r3, #1]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008dd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008dd8:	1c5a      	adds	r2, r3, #1
 8008dda:	6662      	str	r2, [r4, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008ddc:	6822      	ldr	r2, [r4, #0]
 8008dde:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8008de2:	705a      	strb	r2, [r3, #1]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008de4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008de6:	3301      	adds	r3, #1
 8008de8:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8008dea:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	3b04      	subs	r3, #4
 8008df2:	b29b      	uxth	r3, r3
 8008df4:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008df8:	f8b4 b06a 	ldrh.w	fp, [r4, #106]	@ 0x6a
 8008dfc:	fa1f fb8b 	uxth.w	fp, fp
 8008e00:	e7af      	b.n	8008d62 <HAL_SPI_TransmitReceive+0x336>
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8008e02:	f1bb 0f03 	cmp.w	fp, #3
 8008e06:	d815      	bhi.n	8008e34 <HAL_SPI_TransmitReceive+0x408>
 8008e08:	f412 4fc0 	tst.w	r2, #24576	@ 0x6000
 8008e0c:	d012      	beq.n	8008e34 <HAL_SPI_TransmitReceive+0x408>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008e0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e10:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008e14:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008e16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e18:	3301      	adds	r3, #1
 8008e1a:	6663      	str	r3, [r4, #100]	@ 0x64
          hspi->RxXferCount--;
 8008e1c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	3b01      	subs	r3, #1
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008e2a:	f8b4 b06a 	ldrh.w	fp, [r4, #106]	@ 0x6a
 8008e2e:	fa1f fb8b 	uxth.w	fp, fp
 8008e32:	e796      	b.n	8008d62 <HAL_SPI_TransmitReceive+0x336>
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e34:	f7f9 fb66 	bl	8002504 <HAL_GetTick>
 8008e38:	eba0 0008 	sub.w	r0, r0, r8
 8008e3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e3e:	4298      	cmp	r0, r3
 8008e40:	d302      	bcc.n	8008e48 <HAL_SPI_TransmitReceive+0x41c>
 8008e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e46:	d102      	bne.n	8008e4e <HAL_SPI_TransmitReceive+0x422>
 8008e48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d189      	bne.n	8008d62 <HAL_SPI_TransmitReceive+0x336>
            SPI_CloseTransfer(hspi);
 8008e4e:	4620      	mov	r0, r4
 8008e50:	f7ff fc90 	bl	8008774 <SPI_CloseTransfer>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008e54:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8008e58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e5c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008e60:	2301      	movs	r3, #1
 8008e62:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
            __HAL_UNLOCK(hspi);
 8008e66:	2300      	movs	r3, #0
 8008e68:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
            return HAL_TIMEOUT;
 8008e6c:	2703      	movs	r7, #3
 8008e6e:	e01f      	b.n	8008eb0 <HAL_SPI_TransmitReceive+0x484>
  initial_RxXferCount = Size;
 8008e70:	46ab      	mov	fp, r5
 8008e72:	e776      	b.n	8008d62 <HAL_SPI_TransmitReceive+0x336>
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8008e74:	f8cd 8000 	str.w	r8, [sp]
 8008e78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	2108      	movs	r1, #8
 8008e7e:	4620      	mov	r0, r4
 8008e80:	f7ff fce8 	bl	8008854 <SPI_WaitOnFlagUntilTimeout>
 8008e84:	b128      	cbz	r0, 8008e92 <HAL_SPI_TransmitReceive+0x466>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008e86:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8008e8a:	f043 0320 	orr.w	r3, r3, #32
 8008e8e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  SPI_CloseTransfer(hspi);
 8008e92:	4620      	mov	r0, r4
 8008e94:	f7ff fc6e 	bl	8008774 <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 8008e98:	2301      	movs	r3, #1
 8008e9a:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_UNLOCK(hspi);
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008ea4:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8008ea8:	b913      	cbnz	r3, 8008eb0 <HAL_SPI_TransmitReceive+0x484>
    return HAL_OK;
 8008eaa:	2700      	movs	r7, #0
 8008eac:	e000      	b.n	8008eb0 <HAL_SPI_TransmitReceive+0x484>
    return HAL_BUSY;
 8008eae:	2702      	movs	r7, #2
}
 8008eb0:	4638      	mov	r0, r7
 8008eb2:	b003      	add	sp, #12
 8008eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(hspi);
 8008eb8:	2702      	movs	r7, #2
 8008eba:	e7f9      	b.n	8008eb0 <HAL_SPI_TransmitReceive+0x484>

08008ebc <HAL_SPI_TxCpltCallback>:
}
 8008ebc:	4770      	bx	lr

08008ebe <HAL_SPI_RxCpltCallback>:
}
 8008ebe:	4770      	bx	lr

08008ec0 <HAL_SPI_TxRxCpltCallback>:
}
 8008ec0:	4770      	bx	lr

08008ec2 <HAL_SPI_ErrorCallback>:
}
 8008ec2:	4770      	bx	lr

08008ec4 <SPI_DMAAbortOnError>:
{
 8008ec4:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ec6:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hspi->RxXferCount = (uint16_t) 0UL;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8008ece:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->State = HAL_SPI_STATE_READY;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	f880 3081 	strb.w	r3, [r0, #129]	@ 0x81
  HAL_SPI_ErrorCallback(hspi);
 8008ed8:	f7ff fff3 	bl	8008ec2 <HAL_SPI_ErrorCallback>
}
 8008edc:	bd08      	pop	{r3, pc}

08008ede <HAL_SPI_SuspendCallback>:
}
 8008ede:	4770      	bx	lr

08008ee0 <HAL_SPI_IRQHandler>:
{
 8008ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ee4:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->IER;
 8008ee6:	6806      	ldr	r6, [r0, #0]
 8008ee8:	6932      	ldr	r2, [r6, #16]
  uint32_t itflag   = hspi->Instance->SR;
 8008eea:	6973      	ldr	r3, [r6, #20]
  uint32_t trigger  = itsource & itflag;
 8008eec:	ea02 0503 	and.w	r5, r2, r3
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008ef0:	f8d6 9008 	ldr.w	r9, [r6, #8]
  HAL_SPI_StateTypeDef State = hspi->State;
 8008ef4:	f890 7081 	ldrb.w	r7, [r0, #129]	@ 0x81
 8008ef8:	b2ff      	uxtb	r7, r7
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008efa:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8008efe:	d002      	beq.n	8008f06 <HAL_SPI_IRQHandler+0x26>
 8008f00:	f012 0f08 	tst.w	r2, #8
 8008f04:	d13f      	bne.n	8008f86 <HAL_SPI_IRQHandler+0xa6>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008f06:	f005 0364 	and.w	r3, r5, #100	@ 0x64
 8008f0a:	2b04      	cmp	r3, #4
 8008f0c:	d042      	beq.n	8008f94 <HAL_SPI_IRQHandler+0xb4>
  uint32_t handled  = 0UL;
 8008f0e:	2300      	movs	r3, #0
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008f10:	f005 0845 	and.w	r8, r5, #69	@ 0x45
 8008f14:	f1b8 0f01 	cmp.w	r8, #1
 8008f18:	d044      	beq.n	8008fa4 <HAL_SPI_IRQHandler+0xc4>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008f1a:	f005 0226 	and.w	r2, r5, #38	@ 0x26
 8008f1e:	2a02      	cmp	r2, #2
 8008f20:	d045      	beq.n	8008fae <HAL_SPI_IRQHandler+0xce>
  if (handled != 0UL)
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d146      	bne.n	8008fb4 <HAL_SPI_IRQHandler+0xd4>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8008f26:	f015 0f08 	tst.w	r5, #8
 8008f2a:	d079      	beq.n	8009020 <HAL_SPI_IRQHandler+0x140>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008f2c:	6822      	ldr	r2, [r4, #0]
 8008f2e:	6993      	ldr	r3, [r2, #24]
 8008f30:	f043 0308 	orr.w	r3, r3, #8
 8008f34:	6193      	str	r3, [r2, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008f36:	6822      	ldr	r2, [r4, #0]
 8008f38:	6993      	ldr	r3, [r2, #24]
 8008f3a:	f043 0310 	orr.w	r3, r3, #16
 8008f3e:	6193      	str	r3, [r2, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008f40:	6822      	ldr	r2, [r4, #0]
 8008f42:	6993      	ldr	r3, [r2, #24]
 8008f44:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008f48:	6193      	str	r3, [r2, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8008f4a:	6822      	ldr	r2, [r4, #0]
 8008f4c:	6913      	ldr	r3, [r2, #16]
 8008f4e:	f023 0308 	bic.w	r3, r3, #8
 8008f52:	6113      	str	r3, [r2, #16]
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008f54:	6823      	ldr	r3, [r4, #0]
 8008f56:	689b      	ldr	r3, [r3, #8]
 8008f58:	f413 4f40 	tst.w	r3, #49152	@ 0xc000
 8008f5c:	d03b      	beq.n	8008fd6 <HAL_SPI_IRQHandler+0xf6>
    SPI_CloseTransfer(hspi);
 8008f5e:	4620      	mov	r0, r4
 8008f60:	f7ff fc08 	bl	8008774 <SPI_CloseTransfer>
    hspi->State = HAL_SPI_STATE_READY;
 8008f64:	2301      	movs	r3, #1
 8008f66:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f6a:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d14a      	bne.n	8009008 <HAL_SPI_IRQHandler+0x128>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008f72:	2f05      	cmp	r7, #5
 8008f74:	d04c      	beq.n	8009010 <HAL_SPI_IRQHandler+0x130>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8008f76:	2f04      	cmp	r7, #4
 8008f78:	d04e      	beq.n	8009018 <HAL_SPI_IRQHandler+0x138>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8008f7a:	2f03      	cmp	r7, #3
 8008f7c:	d11a      	bne.n	8008fb4 <HAL_SPI_IRQHandler+0xd4>
      HAL_SPI_TxCpltCallback(hspi);
 8008f7e:	4620      	mov	r0, r4
 8008f80:	f7ff ff9c 	bl	8008ebc <HAL_SPI_TxCpltCallback>
    return;
 8008f84:	e016      	b.n	8008fb4 <HAL_SPI_IRQHandler+0xd4>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008f86:	69b3      	ldr	r3, [r6, #24]
 8008f88:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008f8c:	61b3      	str	r3, [r6, #24]
    HAL_SPI_SuspendCallback(hspi);
 8008f8e:	f7ff ffa6 	bl	8008ede <HAL_SPI_SuspendCallback>
    return;
 8008f92:	e00f      	b.n	8008fb4 <HAL_SPI_IRQHandler+0xd4>
    hspi->TxISR(hspi);
 8008f94:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8008f96:	4620      	mov	r0, r4
 8008f98:	4798      	blx	r3
    hspi->RxISR(hspi);
 8008f9a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8008f9c:	4620      	mov	r0, r4
 8008f9e:	4798      	blx	r3
    handled = 1UL;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	e7b5      	b.n	8008f10 <HAL_SPI_IRQHandler+0x30>
    hspi->RxISR(hspi);
 8008fa4:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8008fa6:	4620      	mov	r0, r4
 8008fa8:	4798      	blx	r3
    handled = 1UL;
 8008faa:	4643      	mov	r3, r8
 8008fac:	e7b5      	b.n	8008f1a <HAL_SPI_IRQHandler+0x3a>
    hspi->TxISR(hspi);
 8008fae:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8008fb0:	4620      	mov	r0, r4
 8008fb2:	4798      	blx	r3
}
 8008fb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008fb8:	2b07      	cmp	r3, #7
 8008fba:	d91c      	bls.n	8008ff6 <HAL_SPI_IRQHandler+0x116>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008fbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fbe:	8e32      	ldrh	r2, [r6, #48]	@ 0x30
 8008fc0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008fc2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fc4:	3302      	adds	r3, #2
 8008fc6:	6663      	str	r3, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 8008fc8:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	3b01      	subs	r3, #1
 8008fd0:	b29b      	uxth	r3, r3
 8008fd2:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8008fd6:	f8b4 306a 	ldrh.w	r3, [r4, #106]	@ 0x6a
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d0be      	beq.n	8008f5e <HAL_SPI_IRQHandler+0x7e>
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008fe0:	68e3      	ldr	r3, [r4, #12]
 8008fe2:	2b0f      	cmp	r3, #15
 8008fe4:	d9e8      	bls.n	8008fb8 <HAL_SPI_IRQHandler+0xd8>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008fe6:	6822      	ldr	r2, [r4, #0]
 8008fe8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fea:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008fec:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008fee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008ff0:	3304      	adds	r3, #4
 8008ff2:	6663      	str	r3, [r4, #100]	@ 0x64
 8008ff4:	e7e8      	b.n	8008fc8 <HAL_SPI_IRQHandler+0xe8>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008ff6:	6822      	ldr	r2, [r4, #0]
 8008ff8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008ffa:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 8008ffe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009000:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009002:	3301      	adds	r3, #1
 8009004:	6663      	str	r3, [r4, #100]	@ 0x64
 8009006:	e7df      	b.n	8008fc8 <HAL_SPI_IRQHandler+0xe8>
      HAL_SPI_ErrorCallback(hspi);
 8009008:	4620      	mov	r0, r4
 800900a:	f7ff ff5a 	bl	8008ec2 <HAL_SPI_ErrorCallback>
      return;
 800900e:	e7d1      	b.n	8008fb4 <HAL_SPI_IRQHandler+0xd4>
      HAL_SPI_TxRxCpltCallback(hspi);
 8009010:	4620      	mov	r0, r4
 8009012:	f7ff ff55 	bl	8008ec0 <HAL_SPI_TxRxCpltCallback>
 8009016:	e7cd      	b.n	8008fb4 <HAL_SPI_IRQHandler+0xd4>
      HAL_SPI_RxCpltCallback(hspi);
 8009018:	4620      	mov	r0, r4
 800901a:	f7ff ff50 	bl	8008ebe <HAL_SPI_RxCpltCallback>
 800901e:	e7c9      	b.n	8008fb4 <HAL_SPI_IRQHandler+0xd4>
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8009020:	f415 7f58 	tst.w	r5, #864	@ 0x360
 8009024:	d0c6      	beq.n	8008fb4 <HAL_SPI_IRQHandler+0xd4>
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8009026:	f015 0f40 	tst.w	r5, #64	@ 0x40
 800902a:	d00a      	beq.n	8009042 <HAL_SPI_IRQHandler+0x162>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800902c:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8009030:	f043 0304 	orr.w	r3, r3, #4
 8009034:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009038:	6822      	ldr	r2, [r4, #0]
 800903a:	6993      	ldr	r3, [r2, #24]
 800903c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009040:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8009042:	f415 7f00 	tst.w	r5, #512	@ 0x200
 8009046:	d00a      	beq.n	800905e <HAL_SPI_IRQHandler+0x17e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009048:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800904c:	f043 0301 	orr.w	r3, r3, #1
 8009050:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009054:	6822      	ldr	r2, [r4, #0]
 8009056:	6993      	ldr	r3, [r2, #24]
 8009058:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800905c:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800905e:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8009062:	d00a      	beq.n	800907a <HAL_SPI_IRQHandler+0x19a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009064:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8009068:	f043 0308 	orr.w	r3, r3, #8
 800906c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009070:	6822      	ldr	r2, [r4, #0]
 8009072:	6993      	ldr	r3, [r2, #24]
 8009074:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009078:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800907a:	f015 0f20 	tst.w	r5, #32
 800907e:	d00a      	beq.n	8009096 <HAL_SPI_IRQHandler+0x1b6>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009080:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8009084:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009088:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800908c:	6822      	ldr	r2, [r4, #0]
 800908e:	6993      	ldr	r3, [r2, #24]
 8009090:	f043 0320 	orr.w	r3, r3, #32
 8009094:	6193      	str	r3, [r2, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009096:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800909a:	2b00      	cmp	r3, #0
 800909c:	d08a      	beq.n	8008fb4 <HAL_SPI_IRQHandler+0xd4>
      __HAL_SPI_DISABLE(hspi);
 800909e:	6822      	ldr	r2, [r4, #0]
 80090a0:	6813      	ldr	r3, [r2, #0]
 80090a2:	f023 0301 	bic.w	r3, r3, #1
 80090a6:	6013      	str	r3, [r2, #0]
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 80090a8:	6822      	ldr	r2, [r4, #0]
 80090aa:	6911      	ldr	r1, [r2, #16]
 80090ac:	4b1a      	ldr	r3, [pc, #104]	@ (8009118 <HAL_SPI_IRQHandler+0x238>)
 80090ae:	400b      	ands	r3, r1
 80090b0:	6113      	str	r3, [r2, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80090b2:	f409 4940 	and.w	r9, r9, #49152	@ 0xc000
 80090b6:	f5b9 4f40 	cmp.w	r9, #49152	@ 0xc000
 80090ba:	d125      	bne.n	8009108 <HAL_SPI_IRQHandler+0x228>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80090bc:	6822      	ldr	r2, [r4, #0]
 80090be:	6893      	ldr	r3, [r2, #8]
 80090c0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80090c4:	6093      	str	r3, [r2, #8]
        if (hspi->hdmarx != NULL)
 80090c6:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 80090c8:	b15b      	cbz	r3, 80090e2 <HAL_SPI_IRQHandler+0x202>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80090ca:	4a14      	ldr	r2, [pc, #80]	@ (800911c <HAL_SPI_IRQHandler+0x23c>)
 80090cc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80090ce:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 80090d0:	f7fb f91a 	bl	8004308 <HAL_DMA_Abort_IT>
 80090d4:	b128      	cbz	r0, 80090e2 <HAL_SPI_IRQHandler+0x202>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80090d6:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80090da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090de:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        if (hspi->hdmatx != NULL)
 80090e2:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	f43f af65 	beq.w	8008fb4 <HAL_SPI_IRQHandler+0xd4>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80090ea:	4a0c      	ldr	r2, [pc, #48]	@ (800911c <HAL_SPI_IRQHandler+0x23c>)
 80090ec:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80090ee:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 80090f0:	f7fb f90a 	bl	8004308 <HAL_DMA_Abort_IT>
 80090f4:	2800      	cmp	r0, #0
 80090f6:	f43f af5d 	beq.w	8008fb4 <HAL_SPI_IRQHandler+0xd4>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80090fa:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80090fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009102:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 8009106:	e755      	b.n	8008fb4 <HAL_SPI_IRQHandler+0xd4>
        hspi->State = HAL_SPI_STATE_READY;
 8009108:	2301      	movs	r3, #1
 800910a:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800910e:	4620      	mov	r0, r4
 8009110:	f7ff fed7 	bl	8008ec2 <HAL_SPI_ErrorCallback>
    return;
 8009114:	e74e      	b.n	8008fb4 <HAL_SPI_IRQHandler+0xd4>
 8009116:	bf00      	nop
 8009118:	fffffc94 	.word	0xfffffc94
 800911c:	08008ec5 	.word	0x08008ec5

08009120 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009120:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009122:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009124:	6a03      	ldr	r3, [r0, #32]
 8009126:	f023 0301 	bic.w	r3, r3, #1
 800912a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800912c:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800912e:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009130:	4b1e      	ldr	r3, [pc, #120]	@ (80091ac <TIM_OC1_SetConfig+0x8c>)
 8009132:	4023      	ands	r3, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009134:	680d      	ldr	r5, [r1, #0]
 8009136:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009138:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800913c:	688b      	ldr	r3, [r1, #8]
 800913e:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009140:	4a1b      	ldr	r2, [pc, #108]	@ (80091b0 <TIM_OC1_SetConfig+0x90>)
 8009142:	4c1c      	ldr	r4, [pc, #112]	@ (80091b4 <TIM_OC1_SetConfig+0x94>)
 8009144:	42a0      	cmp	r0, r4
 8009146:	bf18      	it	ne
 8009148:	4290      	cmpne	r0, r2
 800914a:	bf0c      	ite	eq
 800914c:	2201      	moveq	r2, #1
 800914e:	2200      	movne	r2, #0
 8009150:	d00c      	beq.n	800916c <TIM_OC1_SetConfig+0x4c>
 8009152:	f504 4480 	add.w	r4, r4, #16384	@ 0x4000
 8009156:	42a0      	cmp	r0, r4
 8009158:	bf14      	ite	ne
 800915a:	2400      	movne	r4, #0
 800915c:	2401      	moveq	r4, #1
 800915e:	4f16      	ldr	r7, [pc, #88]	@ (80091b8 <TIM_OC1_SetConfig+0x98>)
 8009160:	42b8      	cmp	r0, r7
 8009162:	d003      	beq.n	800916c <TIM_OC1_SetConfig+0x4c>
 8009164:	b914      	cbnz	r4, 800916c <TIM_OC1_SetConfig+0x4c>
 8009166:	4c15      	ldr	r4, [pc, #84]	@ (80091bc <TIM_OC1_SetConfig+0x9c>)
 8009168:	42a0      	cmp	r0, r4
 800916a:	d105      	bne.n	8009178 <TIM_OC1_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800916c:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009170:	68cc      	ldr	r4, [r1, #12]
 8009172:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009174:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009178:	b95a      	cbnz	r2, 8009192 <TIM_OC1_SetConfig+0x72>
 800917a:	4a11      	ldr	r2, [pc, #68]	@ (80091c0 <TIM_OC1_SetConfig+0xa0>)
 800917c:	4290      	cmp	r0, r2
 800917e:	bf14      	ite	ne
 8009180:	2200      	movne	r2, #0
 8009182:	2201      	moveq	r2, #1
 8009184:	4c0c      	ldr	r4, [pc, #48]	@ (80091b8 <TIM_OC1_SetConfig+0x98>)
 8009186:	42a0      	cmp	r0, r4
 8009188:	d003      	beq.n	8009192 <TIM_OC1_SetConfig+0x72>
 800918a:	b912      	cbnz	r2, 8009192 <TIM_OC1_SetConfig+0x72>
 800918c:	4a0b      	ldr	r2, [pc, #44]	@ (80091bc <TIM_OC1_SetConfig+0x9c>)
 800918e:	4290      	cmp	r0, r2
 8009190:	d105      	bne.n	800919e <TIM_OC1_SetConfig+0x7e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009192:	f426 7640 	bic.w	r6, r6, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009196:	694a      	ldr	r2, [r1, #20]
 8009198:	4332      	orrs	r2, r6
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800919a:	698e      	ldr	r6, [r1, #24]
 800919c:	4316      	orrs	r6, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800919e:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80091a0:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80091a2:	684a      	ldr	r2, [r1, #4]
 80091a4:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091a6:	6203      	str	r3, [r0, #32]
}
 80091a8:	bcf0      	pop	{r4, r5, r6, r7}
 80091aa:	4770      	bx	lr
 80091ac:	fffeff8c 	.word	0xfffeff8c
 80091b0:	40010000 	.word	0x40010000
 80091b4:	40010400 	.word	0x40010400
 80091b8:	40014000 	.word	0x40014000
 80091bc:	40014800 	.word	0x40014800
 80091c0:	40014400 	.word	0x40014400

080091c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80091c4:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091c6:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80091c8:	6a02      	ldr	r2, [r0, #32]
 80091ca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80091ce:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091d0:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091d2:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80091d4:	4a1a      	ldr	r2, [pc, #104]	@ (8009240 <TIM_OC3_SetConfig+0x7c>)
 80091d6:	4022      	ands	r2, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091d8:	680e      	ldr	r6, [r1, #0]
 80091da:	4316      	orrs	r6, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80091dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80091e0:	688a      	ldr	r2, [r1, #8]
 80091e2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80091e6:	4a17      	ldr	r2, [pc, #92]	@ (8009244 <TIM_OC3_SetConfig+0x80>)
 80091e8:	4c17      	ldr	r4, [pc, #92]	@ (8009248 <TIM_OC3_SetConfig+0x84>)
 80091ea:	42a0      	cmp	r0, r4
 80091ec:	bf18      	it	ne
 80091ee:	4290      	cmpne	r0, r2
 80091f0:	bf0c      	ite	eq
 80091f2:	2201      	moveq	r2, #1
 80091f4:	2200      	movne	r2, #0
 80091f6:	d106      	bne.n	8009206 <TIM_OC3_SetConfig+0x42>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80091f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80091fc:	68cc      	ldr	r4, [r1, #12]
 80091fe:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009202:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009206:	b95a      	cbnz	r2, 8009220 <TIM_OC3_SetConfig+0x5c>
 8009208:	4a10      	ldr	r2, [pc, #64]	@ (800924c <TIM_OC3_SetConfig+0x88>)
 800920a:	4290      	cmp	r0, r2
 800920c:	bf14      	ite	ne
 800920e:	2200      	movne	r2, #0
 8009210:	2201      	moveq	r2, #1
 8009212:	4c0f      	ldr	r4, [pc, #60]	@ (8009250 <TIM_OC3_SetConfig+0x8c>)
 8009214:	42a0      	cmp	r0, r4
 8009216:	d003      	beq.n	8009220 <TIM_OC3_SetConfig+0x5c>
 8009218:	b912      	cbnz	r2, 8009220 <TIM_OC3_SetConfig+0x5c>
 800921a:	4a0e      	ldr	r2, [pc, #56]	@ (8009254 <TIM_OC3_SetConfig+0x90>)
 800921c:	4290      	cmp	r0, r2
 800921e:	d107      	bne.n	8009230 <TIM_OC3_SetConfig+0x6c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009220:	f425 5240 	bic.w	r2, r5, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009224:	694c      	ldr	r4, [r1, #20]
 8009226:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800922a:	698c      	ldr	r4, [r1, #24]
 800922c:	ea42 1504 	orr.w	r5, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009230:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009232:	61c6      	str	r6, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009234:	684a      	ldr	r2, [r1, #4]
 8009236:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009238:	6203      	str	r3, [r0, #32]
}
 800923a:	bc70      	pop	{r4, r5, r6}
 800923c:	4770      	bx	lr
 800923e:	bf00      	nop
 8009240:	fffeff8c 	.word	0xfffeff8c
 8009244:	40010000 	.word	0x40010000
 8009248:	40010400 	.word	0x40010400
 800924c:	40014400 	.word	0x40014400
 8009250:	40014000 	.word	0x40014000
 8009254:	40014800 	.word	0x40014800

08009258 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009258:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800925a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800925c:	6a02      	ldr	r2, [r0, #32]
 800925e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009262:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009264:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009266:	69c5      	ldr	r5, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009268:	4a14      	ldr	r2, [pc, #80]	@ (80092bc <TIM_OC4_SetConfig+0x64>)
 800926a:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800926c:	680d      	ldr	r5, [r1, #0]
 800926e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009272:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009276:	688d      	ldr	r5, [r1, #8]
 8009278:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800927c:	4e10      	ldr	r6, [pc, #64]	@ (80092c0 <TIM_OC4_SetConfig+0x68>)
 800927e:	4d11      	ldr	r5, [pc, #68]	@ (80092c4 <TIM_OC4_SetConfig+0x6c>)
 8009280:	42a8      	cmp	r0, r5
 8009282:	bf18      	it	ne
 8009284:	42b0      	cmpne	r0, r6
 8009286:	d00d      	beq.n	80092a4 <TIM_OC4_SetConfig+0x4c>
 8009288:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 800928c:	42a8      	cmp	r0, r5
 800928e:	bf14      	ite	ne
 8009290:	2500      	movne	r5, #0
 8009292:	2501      	moveq	r5, #1
 8009294:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 8009298:	42b0      	cmp	r0, r6
 800929a:	d003      	beq.n	80092a4 <TIM_OC4_SetConfig+0x4c>
 800929c:	b915      	cbnz	r5, 80092a4 <TIM_OC4_SetConfig+0x4c>
 800929e:	4d0a      	ldr	r5, [pc, #40]	@ (80092c8 <TIM_OC4_SetConfig+0x70>)
 80092a0:	42a8      	cmp	r0, r5
 80092a2:	d104      	bne.n	80092ae <TIM_OC4_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80092a4:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80092a8:	694d      	ldr	r5, [r1, #20]
 80092aa:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092ae:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092b0:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80092b2:	684a      	ldr	r2, [r1, #4]
 80092b4:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092b6:	6203      	str	r3, [r0, #32]
}
 80092b8:	bc70      	pop	{r4, r5, r6}
 80092ba:	4770      	bx	lr
 80092bc:	feff8cff 	.word	0xfeff8cff
 80092c0:	40010000 	.word	0x40010000
 80092c4:	40010400 	.word	0x40010400
 80092c8:	40014800 	.word	0x40014800

080092cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80092cc:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092ce:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80092d0:	6a02      	ldr	r2, [r0, #32]
 80092d2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80092d6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092d8:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80092da:	6d45      	ldr	r5, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80092dc:	4e14      	ldr	r6, [pc, #80]	@ (8009330 <TIM_OC5_SetConfig+0x64>)
 80092de:	402e      	ands	r6, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092e0:	680d      	ldr	r5, [r1, #0]
 80092e2:	432e      	orrs	r6, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80092e4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80092e8:	688c      	ldr	r4, [r1, #8]
 80092ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092ee:	4d11      	ldr	r5, [pc, #68]	@ (8009334 <TIM_OC5_SetConfig+0x68>)
 80092f0:	4c11      	ldr	r4, [pc, #68]	@ (8009338 <TIM_OC5_SetConfig+0x6c>)
 80092f2:	42a0      	cmp	r0, r4
 80092f4:	bf18      	it	ne
 80092f6:	42a8      	cmpne	r0, r5
 80092f8:	d00d      	beq.n	8009316 <TIM_OC5_SetConfig+0x4a>
 80092fa:	f504 4480 	add.w	r4, r4, #16384	@ 0x4000
 80092fe:	42a0      	cmp	r0, r4
 8009300:	bf14      	ite	ne
 8009302:	2400      	movne	r4, #0
 8009304:	2401      	moveq	r4, #1
 8009306:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 800930a:	42a8      	cmp	r0, r5
 800930c:	d003      	beq.n	8009316 <TIM_OC5_SetConfig+0x4a>
 800930e:	b914      	cbnz	r4, 8009316 <TIM_OC5_SetConfig+0x4a>
 8009310:	4c0a      	ldr	r4, [pc, #40]	@ (800933c <TIM_OC5_SetConfig+0x70>)
 8009312:	42a0      	cmp	r0, r4
 8009314:	d104      	bne.n	8009320 <TIM_OC5_SetConfig+0x54>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009316:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800931a:	694c      	ldr	r4, [r1, #20]
 800931c:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009320:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009322:	6546      	str	r6, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009324:	684a      	ldr	r2, [r1, #4]
 8009326:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009328:	6203      	str	r3, [r0, #32]
}
 800932a:	bc70      	pop	{r4, r5, r6}
 800932c:	4770      	bx	lr
 800932e:	bf00      	nop
 8009330:	fffeff8f 	.word	0xfffeff8f
 8009334:	40010000 	.word	0x40010000
 8009338:	40010400 	.word	0x40010400
 800933c:	40014800 	.word	0x40014800

08009340 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009340:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009342:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009344:	6a02      	ldr	r2, [r0, #32]
 8009346:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800934a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800934c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800934e:	6d45      	ldr	r5, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009350:	4a14      	ldr	r2, [pc, #80]	@ (80093a4 <TIM_OC6_SetConfig+0x64>)
 8009352:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009354:	680d      	ldr	r5, [r1, #0]
 8009356:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800935a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800935e:	688d      	ldr	r5, [r1, #8]
 8009360:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009364:	4e10      	ldr	r6, [pc, #64]	@ (80093a8 <TIM_OC6_SetConfig+0x68>)
 8009366:	4d11      	ldr	r5, [pc, #68]	@ (80093ac <TIM_OC6_SetConfig+0x6c>)
 8009368:	42a8      	cmp	r0, r5
 800936a:	bf18      	it	ne
 800936c:	42b0      	cmpne	r0, r6
 800936e:	d00d      	beq.n	800938c <TIM_OC6_SetConfig+0x4c>
 8009370:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 8009374:	42a8      	cmp	r0, r5
 8009376:	bf14      	ite	ne
 8009378:	2500      	movne	r5, #0
 800937a:	2501      	moveq	r5, #1
 800937c:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 8009380:	42b0      	cmp	r0, r6
 8009382:	d003      	beq.n	800938c <TIM_OC6_SetConfig+0x4c>
 8009384:	b915      	cbnz	r5, 800938c <TIM_OC6_SetConfig+0x4c>
 8009386:	4d0a      	ldr	r5, [pc, #40]	@ (80093b0 <TIM_OC6_SetConfig+0x70>)
 8009388:	42a8      	cmp	r0, r5
 800938a:	d104      	bne.n	8009396 <TIM_OC6_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800938c:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009390:	694d      	ldr	r5, [r1, #20]
 8009392:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009396:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009398:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800939a:	684a      	ldr	r2, [r1, #4]
 800939c:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800939e:	6203      	str	r3, [r0, #32]
}
 80093a0:	bc70      	pop	{r4, r5, r6}
 80093a2:	4770      	bx	lr
 80093a4:	feff8fff 	.word	0xfeff8fff
 80093a8:	40010000 	.word	0x40010000
 80093ac:	40010400 	.word	0x40010400
 80093b0:	40014800 	.word	0x40014800

080093b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093b4:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80093b6:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80093b8:	6a04      	ldr	r4, [r0, #32]
 80093ba:	f024 0401 	bic.w	r4, r4, #1
 80093be:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093c0:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80093c2:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80093c6:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80093ca:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80093ce:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80093d0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80093d2:	6203      	str	r3, [r0, #32]
}
 80093d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093d8:	4770      	bx	lr

080093da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093da:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80093dc:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093de:	6a04      	ldr	r4, [r0, #32]
 80093e0:	f024 0410 	bic.w	r4, r4, #16
 80093e4:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093e6:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80093e8:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80093ec:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80093f0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80093f4:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80093f8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80093fa:	6203      	str	r3, [r0, #32]
}
 80093fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009400:	4770      	bx	lr
	...

08009404 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009404:	6882      	ldr	r2, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009406:	4b03      	ldr	r3, [pc, #12]	@ (8009414 <TIM_ITRx_SetConfig+0x10>)
 8009408:	4013      	ands	r3, r2
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800940a:	430b      	orrs	r3, r1
 800940c:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009410:	6083      	str	r3, [r0, #8]
}
 8009412:	4770      	bx	lr
 8009414:	ffcfff8f 	.word	0xffcfff8f

08009418 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8009418:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800941c:	b2db      	uxtb	r3, r3
 800941e:	2b01      	cmp	r3, #1
 8009420:	d142      	bne.n	80094a8 <HAL_TIM_Base_Start_IT+0x90>
  htim->State = HAL_TIM_STATE_BUSY;
 8009422:	2302      	movs	r3, #2
 8009424:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009428:	6802      	ldr	r2, [r0, #0]
 800942a:	68d3      	ldr	r3, [r2, #12]
 800942c:	f043 0301 	orr.w	r3, r3, #1
 8009430:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009432:	6803      	ldr	r3, [r0, #0]
 8009434:	4a1e      	ldr	r2, [pc, #120]	@ (80094b0 <HAL_TIM_Base_Start_IT+0x98>)
 8009436:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800943a:	bf18      	it	ne
 800943c:	4293      	cmpne	r3, r2
 800943e:	d025      	beq.n	800948c <HAL_TIM_Base_Start_IT+0x74>
 8009440:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8009444:	4293      	cmp	r3, r2
 8009446:	d021      	beq.n	800948c <HAL_TIM_Base_Start_IT+0x74>
 8009448:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800944c:	4293      	cmp	r3, r2
 800944e:	d01d      	beq.n	800948c <HAL_TIM_Base_Start_IT+0x74>
 8009450:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009454:	4293      	cmp	r3, r2
 8009456:	d019      	beq.n	800948c <HAL_TIM_Base_Start_IT+0x74>
 8009458:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 800945c:	4293      	cmp	r3, r2
 800945e:	d015      	beq.n	800948c <HAL_TIM_Base_Start_IT+0x74>
 8009460:	f5a2 426c 	sub.w	r2, r2, #60416	@ 0xec00
 8009464:	4293      	cmp	r3, r2
 8009466:	d011      	beq.n	800948c <HAL_TIM_Base_Start_IT+0x74>
 8009468:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 800946c:	4293      	cmp	r3, r2
 800946e:	d00d      	beq.n	800948c <HAL_TIM_Base_Start_IT+0x74>
 8009470:	f5a2 42c0 	sub.w	r2, r2, #24576	@ 0x6000
 8009474:	4293      	cmp	r3, r2
 8009476:	d009      	beq.n	800948c <HAL_TIM_Base_Start_IT+0x74>
 8009478:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800947c:	4293      	cmp	r3, r2
 800947e:	d005      	beq.n	800948c <HAL_TIM_Base_Start_IT+0x74>
    __HAL_TIM_ENABLE(htim);
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	f042 0201 	orr.w	r2, r2, #1
 8009486:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009488:	2000      	movs	r0, #0
 800948a:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800948c:	6899      	ldr	r1, [r3, #8]
 800948e:	4a09      	ldr	r2, [pc, #36]	@ (80094b4 <HAL_TIM_Base_Start_IT+0x9c>)
 8009490:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009492:	2a06      	cmp	r2, #6
 8009494:	bf18      	it	ne
 8009496:	f5b2 3f80 	cmpne.w	r2, #65536	@ 0x10000
 800949a:	d007      	beq.n	80094ac <HAL_TIM_Base_Start_IT+0x94>
      __HAL_TIM_ENABLE(htim);
 800949c:	681a      	ldr	r2, [r3, #0]
 800949e:	f042 0201 	orr.w	r2, r2, #1
 80094a2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80094a4:	2000      	movs	r0, #0
 80094a6:	4770      	bx	lr
    return HAL_ERROR;
 80094a8:	2001      	movs	r0, #1
 80094aa:	4770      	bx	lr
  return HAL_OK;
 80094ac:	2000      	movs	r0, #0
}
 80094ae:	4770      	bx	lr
 80094b0:	40010000 	.word	0x40010000
 80094b4:	00010007 	.word	0x00010007

080094b8 <HAL_TIM_OC_DelayElapsedCallback>:
}
 80094b8:	4770      	bx	lr

080094ba <HAL_TIM_IC_CaptureCallback>:
}
 80094ba:	4770      	bx	lr

080094bc <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80094bc:	4770      	bx	lr

080094be <HAL_TIM_TriggerCallback>:
}
 80094be:	4770      	bx	lr

080094c0 <HAL_TIM_IRQHandler>:
{
 80094c0:	b570      	push	{r4, r5, r6, lr}
 80094c2:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 80094c4:	6803      	ldr	r3, [r0, #0]
 80094c6:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80094c8:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80094ca:	f015 0f02 	tst.w	r5, #2
 80094ce:	d010      	beq.n	80094f2 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80094d0:	f016 0f02 	tst.w	r6, #2
 80094d4:	d00d      	beq.n	80094f2 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80094d6:	f06f 0202 	mvn.w	r2, #2
 80094da:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80094dc:	2301      	movs	r3, #1
 80094de:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80094e0:	6803      	ldr	r3, [r0, #0]
 80094e2:	699b      	ldr	r3, [r3, #24]
 80094e4:	f013 0f03 	tst.w	r3, #3
 80094e8:	d064      	beq.n	80095b4 <HAL_TIM_IRQHandler+0xf4>
          HAL_TIM_IC_CaptureCallback(htim);
 80094ea:	f7ff ffe6 	bl	80094ba <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094ee:	2300      	movs	r3, #0
 80094f0:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80094f2:	f015 0f04 	tst.w	r5, #4
 80094f6:	d012      	beq.n	800951e <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80094f8:	f016 0f04 	tst.w	r6, #4
 80094fc:	d00f      	beq.n	800951e <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80094fe:	6823      	ldr	r3, [r4, #0]
 8009500:	f06f 0204 	mvn.w	r2, #4
 8009504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009506:	2302      	movs	r3, #2
 8009508:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800950a:	6823      	ldr	r3, [r4, #0]
 800950c:	699b      	ldr	r3, [r3, #24]
 800950e:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8009512:	d055      	beq.n	80095c0 <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 8009514:	4620      	mov	r0, r4
 8009516:	f7ff ffd0 	bl	80094ba <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800951a:	2300      	movs	r3, #0
 800951c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800951e:	f015 0f08 	tst.w	r5, #8
 8009522:	d012      	beq.n	800954a <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009524:	f016 0f08 	tst.w	r6, #8
 8009528:	d00f      	beq.n	800954a <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800952a:	6823      	ldr	r3, [r4, #0]
 800952c:	f06f 0208 	mvn.w	r2, #8
 8009530:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009532:	2304      	movs	r3, #4
 8009534:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009536:	6823      	ldr	r3, [r4, #0]
 8009538:	69db      	ldr	r3, [r3, #28]
 800953a:	f013 0f03 	tst.w	r3, #3
 800953e:	d046      	beq.n	80095ce <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 8009540:	4620      	mov	r0, r4
 8009542:	f7ff ffba 	bl	80094ba <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009546:	2300      	movs	r3, #0
 8009548:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800954a:	f015 0f10 	tst.w	r5, #16
 800954e:	d012      	beq.n	8009576 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009550:	f016 0f10 	tst.w	r6, #16
 8009554:	d00f      	beq.n	8009576 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009556:	6823      	ldr	r3, [r4, #0]
 8009558:	f06f 0210 	mvn.w	r2, #16
 800955c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800955e:	2308      	movs	r3, #8
 8009560:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009562:	6823      	ldr	r3, [r4, #0]
 8009564:	69db      	ldr	r3, [r3, #28]
 8009566:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800956a:	d037      	beq.n	80095dc <HAL_TIM_IRQHandler+0x11c>
        HAL_TIM_IC_CaptureCallback(htim);
 800956c:	4620      	mov	r0, r4
 800956e:	f7ff ffa4 	bl	80094ba <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009572:	2300      	movs	r3, #0
 8009574:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009576:	f015 0f01 	tst.w	r5, #1
 800957a:	d002      	beq.n	8009582 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800957c:	f016 0f01 	tst.w	r6, #1
 8009580:	d133      	bne.n	80095ea <HAL_TIM_IRQHandler+0x12a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009582:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 8009586:	d002      	beq.n	800958e <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009588:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800958c:	d135      	bne.n	80095fa <HAL_TIM_IRQHandler+0x13a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800958e:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8009592:	d002      	beq.n	800959a <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009594:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8009598:	d137      	bne.n	800960a <HAL_TIM_IRQHandler+0x14a>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800959a:	f015 0f40 	tst.w	r5, #64	@ 0x40
 800959e:	d002      	beq.n	80095a6 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80095a0:	f016 0f40 	tst.w	r6, #64	@ 0x40
 80095a4:	d139      	bne.n	800961a <HAL_TIM_IRQHandler+0x15a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80095a6:	f015 0f20 	tst.w	r5, #32
 80095aa:	d002      	beq.n	80095b2 <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80095ac:	f016 0f20 	tst.w	r6, #32
 80095b0:	d13b      	bne.n	800962a <HAL_TIM_IRQHandler+0x16a>
}
 80095b2:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80095b4:	f7ff ff80 	bl	80094b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095b8:	4620      	mov	r0, r4
 80095ba:	f7ff ff7f 	bl	80094bc <HAL_TIM_PWM_PulseFinishedCallback>
 80095be:	e796      	b.n	80094ee <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80095c0:	4620      	mov	r0, r4
 80095c2:	f7ff ff79 	bl	80094b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095c6:	4620      	mov	r0, r4
 80095c8:	f7ff ff78 	bl	80094bc <HAL_TIM_PWM_PulseFinishedCallback>
 80095cc:	e7a5      	b.n	800951a <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80095ce:	4620      	mov	r0, r4
 80095d0:	f7ff ff72 	bl	80094b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095d4:	4620      	mov	r0, r4
 80095d6:	f7ff ff71 	bl	80094bc <HAL_TIM_PWM_PulseFinishedCallback>
 80095da:	e7b4      	b.n	8009546 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80095dc:	4620      	mov	r0, r4
 80095de:	f7ff ff6b 	bl	80094b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095e2:	4620      	mov	r0, r4
 80095e4:	f7ff ff6a 	bl	80094bc <HAL_TIM_PWM_PulseFinishedCallback>
 80095e8:	e7c3      	b.n	8009572 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80095ea:	6823      	ldr	r3, [r4, #0]
 80095ec:	f06f 0201 	mvn.w	r2, #1
 80095f0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80095f2:	4620      	mov	r0, r4
 80095f4:	f7f7 fdb0 	bl	8001158 <HAL_TIM_PeriodElapsedCallback>
 80095f8:	e7c3      	b.n	8009582 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80095fa:	6823      	ldr	r3, [r4, #0]
 80095fc:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009600:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8009602:	4620      	mov	r0, r4
 8009604:	f000 fd43 	bl	800a08e <HAL_TIMEx_BreakCallback>
 8009608:	e7c1      	b.n	800958e <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800960a:	6823      	ldr	r3, [r4, #0]
 800960c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009610:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8009612:	4620      	mov	r0, r4
 8009614:	f000 fd3c 	bl	800a090 <HAL_TIMEx_Break2Callback>
 8009618:	e7bf      	b.n	800959a <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800961a:	6823      	ldr	r3, [r4, #0]
 800961c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009620:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8009622:	4620      	mov	r0, r4
 8009624:	f7ff ff4b 	bl	80094be <HAL_TIM_TriggerCallback>
 8009628:	e7bd      	b.n	80095a6 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800962a:	6823      	ldr	r3, [r4, #0]
 800962c:	f06f 0220 	mvn.w	r2, #32
 8009630:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8009632:	4620      	mov	r0, r4
 8009634:	f000 fd2a 	bl	800a08c <HAL_TIMEx_CommutCallback>
}
 8009638:	e7bb      	b.n	80095b2 <HAL_TIM_IRQHandler+0xf2>
	...

0800963c <TIM_Base_SetConfig>:
{
 800963c:	b470      	push	{r4, r5, r6}
  tmpcr1 = TIMx->CR1;
 800963e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009640:	4a3e      	ldr	r2, [pc, #248]	@ (800973c <TIM_Base_SetConfig+0x100>)
 8009642:	4290      	cmp	r0, r2
 8009644:	bf14      	ite	ne
 8009646:	2200      	movne	r2, #0
 8009648:	2201      	moveq	r2, #1
 800964a:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800964e:	bf14      	ite	ne
 8009650:	4614      	movne	r4, r2
 8009652:	f042 0401 	orreq.w	r4, r2, #1
 8009656:	b9ac      	cbnz	r4, 8009684 <TIM_Base_SetConfig+0x48>
 8009658:	4d39      	ldr	r5, [pc, #228]	@ (8009740 <TIM_Base_SetConfig+0x104>)
 800965a:	42a8      	cmp	r0, r5
 800965c:	bf14      	ite	ne
 800965e:	2500      	movne	r5, #0
 8009660:	2501      	moveq	r5, #1
 8009662:	4e38      	ldr	r6, [pc, #224]	@ (8009744 <TIM_Base_SetConfig+0x108>)
 8009664:	42b0      	cmp	r0, r6
 8009666:	d00d      	beq.n	8009684 <TIM_Base_SetConfig+0x48>
 8009668:	b965      	cbnz	r5, 8009684 <TIM_Base_SetConfig+0x48>
 800966a:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 800966e:	f505 3582 	add.w	r5, r5, #66560	@ 0x10400
 8009672:	42a8      	cmp	r0, r5
 8009674:	bf14      	ite	ne
 8009676:	2500      	movne	r5, #0
 8009678:	2501      	moveq	r5, #1
 800967a:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 800967e:	42b0      	cmp	r0, r6
 8009680:	d000      	beq.n	8009684 <TIM_Base_SetConfig+0x48>
 8009682:	b11d      	cbz	r5, 800968c <TIM_Base_SetConfig+0x50>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009684:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8009688:	684d      	ldr	r5, [r1, #4]
 800968a:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800968c:	bb64      	cbnz	r4, 80096e8 <TIM_Base_SetConfig+0xac>
 800968e:	4c2c      	ldr	r4, [pc, #176]	@ (8009740 <TIM_Base_SetConfig+0x104>)
 8009690:	42a0      	cmp	r0, r4
 8009692:	bf14      	ite	ne
 8009694:	2400      	movne	r4, #0
 8009696:	2401      	moveq	r4, #1
 8009698:	4d2a      	ldr	r5, [pc, #168]	@ (8009744 <TIM_Base_SetConfig+0x108>)
 800969a:	42a8      	cmp	r0, r5
 800969c:	d024      	beq.n	80096e8 <TIM_Base_SetConfig+0xac>
 800969e:	bb1c      	cbnz	r4, 80096e8 <TIM_Base_SetConfig+0xac>
 80096a0:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 80096a4:	f504 3482 	add.w	r4, r4, #66560	@ 0x10400
 80096a8:	42a0      	cmp	r0, r4
 80096aa:	bf14      	ite	ne
 80096ac:	2400      	movne	r4, #0
 80096ae:	2401      	moveq	r4, #1
 80096b0:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80096b4:	42a8      	cmp	r0, r5
 80096b6:	d017      	beq.n	80096e8 <TIM_Base_SetConfig+0xac>
 80096b8:	b9b4      	cbnz	r4, 80096e8 <TIM_Base_SetConfig+0xac>
 80096ba:	4c23      	ldr	r4, [pc, #140]	@ (8009748 <TIM_Base_SetConfig+0x10c>)
 80096bc:	42a0      	cmp	r0, r4
 80096be:	bf14      	ite	ne
 80096c0:	2400      	movne	r4, #0
 80096c2:	2401      	moveq	r4, #1
 80096c4:	f505 359a 	add.w	r5, r5, #78848	@ 0x13400
 80096c8:	42a8      	cmp	r0, r5
 80096ca:	d00d      	beq.n	80096e8 <TIM_Base_SetConfig+0xac>
 80096cc:	b964      	cbnz	r4, 80096e8 <TIM_Base_SetConfig+0xac>
 80096ce:	4c1f      	ldr	r4, [pc, #124]	@ (800974c <TIM_Base_SetConfig+0x110>)
 80096d0:	42a0      	cmp	r0, r4
 80096d2:	bf14      	ite	ne
 80096d4:	2400      	movne	r4, #0
 80096d6:	2401      	moveq	r4, #1
 80096d8:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80096dc:	42a8      	cmp	r0, r5
 80096de:	d003      	beq.n	80096e8 <TIM_Base_SetConfig+0xac>
 80096e0:	b914      	cbnz	r4, 80096e8 <TIM_Base_SetConfig+0xac>
 80096e2:	4c1b      	ldr	r4, [pc, #108]	@ (8009750 <TIM_Base_SetConfig+0x114>)
 80096e4:	42a0      	cmp	r0, r4
 80096e6:	d103      	bne.n	80096f0 <TIM_Base_SetConfig+0xb4>
    tmpcr1 &= ~TIM_CR1_CKD;
 80096e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096ec:	68cc      	ldr	r4, [r1, #12]
 80096ee:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80096f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096f4:	694c      	ldr	r4, [r1, #20]
 80096f6:	4323      	orrs	r3, r4
  TIMx->ARR = (uint32_t)Structure->Period ;
 80096f8:	688c      	ldr	r4, [r1, #8]
 80096fa:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80096fc:	680c      	ldr	r4, [r1, #0]
 80096fe:	6284      	str	r4, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009700:	4c14      	ldr	r4, [pc, #80]	@ (8009754 <TIM_Base_SetConfig+0x118>)
 8009702:	42a0      	cmp	r0, r4
 8009704:	bf08      	it	eq
 8009706:	f042 0201 	orreq.w	r2, r2, #1
 800970a:	b962      	cbnz	r2, 8009726 <TIM_Base_SetConfig+0xea>
 800970c:	4a0e      	ldr	r2, [pc, #56]	@ (8009748 <TIM_Base_SetConfig+0x10c>)
 800970e:	4290      	cmp	r0, r2
 8009710:	bf14      	ite	ne
 8009712:	2200      	movne	r2, #0
 8009714:	2201      	moveq	r2, #1
 8009716:	f504 5470 	add.w	r4, r4, #15360	@ 0x3c00
 800971a:	42a0      	cmp	r0, r4
 800971c:	d003      	beq.n	8009726 <TIM_Base_SetConfig+0xea>
 800971e:	b912      	cbnz	r2, 8009726 <TIM_Base_SetConfig+0xea>
 8009720:	4a0d      	ldr	r2, [pc, #52]	@ (8009758 <TIM_Base_SetConfig+0x11c>)
 8009722:	4290      	cmp	r0, r2
 8009724:	d101      	bne.n	800972a <TIM_Base_SetConfig+0xee>
    TIMx->RCR = Structure->RepetitionCounter;
 8009726:	690a      	ldr	r2, [r1, #16]
 8009728:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800972a:	6802      	ldr	r2, [r0, #0]
 800972c:	f042 0204 	orr.w	r2, r2, #4
 8009730:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8009732:	2201      	movs	r2, #1
 8009734:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8009736:	6003      	str	r3, [r0, #0]
}
 8009738:	bc70      	pop	{r4, r5, r6}
 800973a:	4770      	bx	lr
 800973c:	40010000 	.word	0x40010000
 8009740:	40000800 	.word	0x40000800
 8009744:	40000400 	.word	0x40000400
 8009748:	40014400 	.word	0x40014400
 800974c:	4000e000 	.word	0x4000e000
 8009750:	4000e400 	.word	0x4000e400
 8009754:	40010400 	.word	0x40010400
 8009758:	40014800 	.word	0x40014800

0800975c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800975c:	b360      	cbz	r0, 80097b8 <HAL_TIM_Base_Init+0x5c>
{
 800975e:	b510      	push	{r4, lr}
 8009760:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8009762:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8009766:	b313      	cbz	r3, 80097ae <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8009768:	2302      	movs	r3, #2
 800976a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800976e:	4621      	mov	r1, r4
 8009770:	f851 0b04 	ldr.w	r0, [r1], #4
 8009774:	f7ff ff62 	bl	800963c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009778:	2301      	movs	r3, #1
 800977a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800977e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8009782:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009786:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800978a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800978e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009792:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009796:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800979a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800979e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80097a2:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80097a6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80097aa:	2000      	movs	r0, #0
}
 80097ac:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80097ae:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80097b2:	f7f8 f84d 	bl	8001850 <HAL_TIM_Base_MspInit>
 80097b6:	e7d7      	b.n	8009768 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80097b8:	2001      	movs	r0, #1
}
 80097ba:	4770      	bx	lr

080097bc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80097bc:	b360      	cbz	r0, 8009818 <HAL_TIM_PWM_Init+0x5c>
{
 80097be:	b510      	push	{r4, lr}
 80097c0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80097c2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80097c6:	b313      	cbz	r3, 800980e <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80097c8:	2302      	movs	r3, #2
 80097ca:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097ce:	4621      	mov	r1, r4
 80097d0:	f851 0b04 	ldr.w	r0, [r1], #4
 80097d4:	f7ff ff32 	bl	800963c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097d8:	2301      	movs	r3, #1
 80097da:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097de:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80097e2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80097e6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80097ea:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80097ee:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80097f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097f6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80097fa:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80097fe:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8009802:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009806:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800980a:	2000      	movs	r0, #0
}
 800980c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800980e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8009812:	f7f7 ffdd 	bl	80017d0 <HAL_TIM_PWM_MspInit>
 8009816:	e7d7      	b.n	80097c8 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8009818:	2001      	movs	r0, #1
}
 800981a:	4770      	bx	lr

0800981c <TIM_OC2_SetConfig>:
{
 800981c:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 800981e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009820:	6a02      	ldr	r2, [r0, #32]
 8009822:	f022 0210 	bic.w	r2, r2, #16
 8009826:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8009828:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800982a:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800982c:	4e1a      	ldr	r6, [pc, #104]	@ (8009898 <TIM_OC2_SetConfig+0x7c>)
 800982e:	4026      	ands	r6, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009830:	680c      	ldr	r4, [r1, #0]
 8009832:	ea46 2604 	orr.w	r6, r6, r4, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8009836:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800983a:	688a      	ldr	r2, [r1, #8]
 800983c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009840:	4a16      	ldr	r2, [pc, #88]	@ (800989c <TIM_OC2_SetConfig+0x80>)
 8009842:	4c17      	ldr	r4, [pc, #92]	@ (80098a0 <TIM_OC2_SetConfig+0x84>)
 8009844:	42a0      	cmp	r0, r4
 8009846:	bf18      	it	ne
 8009848:	4290      	cmpne	r0, r2
 800984a:	bf0c      	ite	eq
 800984c:	2201      	moveq	r2, #1
 800984e:	2200      	movne	r2, #0
 8009850:	d106      	bne.n	8009860 <TIM_OC2_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC2NP;
 8009852:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009856:	68cc      	ldr	r4, [r1, #12]
 8009858:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800985c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009860:	b95a      	cbnz	r2, 800987a <TIM_OC2_SetConfig+0x5e>
 8009862:	4a10      	ldr	r2, [pc, #64]	@ (80098a4 <TIM_OC2_SetConfig+0x88>)
 8009864:	4290      	cmp	r0, r2
 8009866:	bf14      	ite	ne
 8009868:	2200      	movne	r2, #0
 800986a:	2201      	moveq	r2, #1
 800986c:	4c0e      	ldr	r4, [pc, #56]	@ (80098a8 <TIM_OC2_SetConfig+0x8c>)
 800986e:	42a0      	cmp	r0, r4
 8009870:	d003      	beq.n	800987a <TIM_OC2_SetConfig+0x5e>
 8009872:	b912      	cbnz	r2, 800987a <TIM_OC2_SetConfig+0x5e>
 8009874:	4a0d      	ldr	r2, [pc, #52]	@ (80098ac <TIM_OC2_SetConfig+0x90>)
 8009876:	4290      	cmp	r0, r2
 8009878:	d107      	bne.n	800988a <TIM_OC2_SetConfig+0x6e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800987a:	f425 6c40 	bic.w	ip, r5, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800987e:	694a      	ldr	r2, [r1, #20]
 8009880:	ea4c 0c82 	orr.w	ip, ip, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009884:	698a      	ldr	r2, [r1, #24]
 8009886:	ea4c 0582 	orr.w	r5, ip, r2, lsl #2
  TIMx->CR2 = tmpcr2;
 800988a:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800988c:	6186      	str	r6, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800988e:	684a      	ldr	r2, [r1, #4]
 8009890:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8009892:	6203      	str	r3, [r0, #32]
}
 8009894:	bc70      	pop	{r4, r5, r6}
 8009896:	4770      	bx	lr
 8009898:	feff8cff 	.word	0xfeff8cff
 800989c:	40010000 	.word	0x40010000
 80098a0:	40010400 	.word	0x40010400
 80098a4:	40014400 	.word	0x40014400
 80098a8:	40014000 	.word	0x40014000
 80098ac:	40014800 	.word	0x40014800

080098b0 <HAL_TIM_PWM_ConfigChannel>:
{
 80098b0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80098b2:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80098b6:	2b01      	cmp	r3, #1
 80098b8:	f000 8095 	beq.w	80099e6 <HAL_TIM_PWM_ConfigChannel+0x136>
 80098bc:	4604      	mov	r4, r0
 80098be:	460d      	mov	r5, r1
 80098c0:	2301      	movs	r3, #1
 80098c2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80098c6:	2a14      	cmp	r2, #20
 80098c8:	f200 8088 	bhi.w	80099dc <HAL_TIM_PWM_ConfigChannel+0x12c>
 80098cc:	e8df f002 	tbb	[pc, r2]
 80098d0:	8686860b 	.word	0x8686860b
 80098d4:	8686861f 	.word	0x8686861f
 80098d8:	86868634 	.word	0x86868634
 80098dc:	86868648 	.word	0x86868648
 80098e0:	8686865d 	.word	0x8686865d
 80098e4:	71          	.byte	0x71
 80098e5:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80098e6:	6800      	ldr	r0, [r0, #0]
 80098e8:	f7ff fc1a 	bl	8009120 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80098ec:	6822      	ldr	r2, [r4, #0]
 80098ee:	6993      	ldr	r3, [r2, #24]
 80098f0:	f043 0308 	orr.w	r3, r3, #8
 80098f4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80098f6:	6822      	ldr	r2, [r4, #0]
 80098f8:	6993      	ldr	r3, [r2, #24]
 80098fa:	f023 0304 	bic.w	r3, r3, #4
 80098fe:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009900:	6822      	ldr	r2, [r4, #0]
 8009902:	6993      	ldr	r3, [r2, #24]
 8009904:	6929      	ldr	r1, [r5, #16]
 8009906:	430b      	orrs	r3, r1
 8009908:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800990a:	2000      	movs	r0, #0
      break;
 800990c:	e067      	b.n	80099de <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800990e:	6800      	ldr	r0, [r0, #0]
 8009910:	f7ff ff84 	bl	800981c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009914:	6822      	ldr	r2, [r4, #0]
 8009916:	6993      	ldr	r3, [r2, #24]
 8009918:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800991c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800991e:	6822      	ldr	r2, [r4, #0]
 8009920:	6993      	ldr	r3, [r2, #24]
 8009922:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009926:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009928:	6822      	ldr	r2, [r4, #0]
 800992a:	6993      	ldr	r3, [r2, #24]
 800992c:	6929      	ldr	r1, [r5, #16]
 800992e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009932:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8009934:	2000      	movs	r0, #0
      break;
 8009936:	e052      	b.n	80099de <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009938:	6800      	ldr	r0, [r0, #0]
 800993a:	f7ff fc43 	bl	80091c4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800993e:	6822      	ldr	r2, [r4, #0]
 8009940:	69d3      	ldr	r3, [r2, #28]
 8009942:	f043 0308 	orr.w	r3, r3, #8
 8009946:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009948:	6822      	ldr	r2, [r4, #0]
 800994a:	69d3      	ldr	r3, [r2, #28]
 800994c:	f023 0304 	bic.w	r3, r3, #4
 8009950:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009952:	6822      	ldr	r2, [r4, #0]
 8009954:	69d3      	ldr	r3, [r2, #28]
 8009956:	6929      	ldr	r1, [r5, #16]
 8009958:	430b      	orrs	r3, r1
 800995a:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800995c:	2000      	movs	r0, #0
      break;
 800995e:	e03e      	b.n	80099de <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009960:	6800      	ldr	r0, [r0, #0]
 8009962:	f7ff fc79 	bl	8009258 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009966:	6822      	ldr	r2, [r4, #0]
 8009968:	69d3      	ldr	r3, [r2, #28]
 800996a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800996e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009970:	6822      	ldr	r2, [r4, #0]
 8009972:	69d3      	ldr	r3, [r2, #28]
 8009974:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009978:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800997a:	6822      	ldr	r2, [r4, #0]
 800997c:	69d3      	ldr	r3, [r2, #28]
 800997e:	6929      	ldr	r1, [r5, #16]
 8009980:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009984:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8009986:	2000      	movs	r0, #0
      break;
 8009988:	e029      	b.n	80099de <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800998a:	6800      	ldr	r0, [r0, #0]
 800998c:	f7ff fc9e 	bl	80092cc <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009990:	6822      	ldr	r2, [r4, #0]
 8009992:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8009994:	f043 0308 	orr.w	r3, r3, #8
 8009998:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800999a:	6822      	ldr	r2, [r4, #0]
 800999c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800999e:	f023 0304 	bic.w	r3, r3, #4
 80099a2:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80099a4:	6822      	ldr	r2, [r4, #0]
 80099a6:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80099a8:	6929      	ldr	r1, [r5, #16]
 80099aa:	430b      	orrs	r3, r1
 80099ac:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80099ae:	2000      	movs	r0, #0
      break;
 80099b0:	e015      	b.n	80099de <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80099b2:	6800      	ldr	r0, [r0, #0]
 80099b4:	f7ff fcc4 	bl	8009340 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80099b8:	6822      	ldr	r2, [r4, #0]
 80099ba:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80099bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80099c0:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80099c2:	6822      	ldr	r2, [r4, #0]
 80099c4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80099c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80099ca:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80099cc:	6822      	ldr	r2, [r4, #0]
 80099ce:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80099d0:	6929      	ldr	r1, [r5, #16]
 80099d2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80099d6:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80099d8:	2000      	movs	r0, #0
      break;
 80099da:	e000      	b.n	80099de <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 80099dc:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80099de:	2300      	movs	r3, #0
 80099e0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80099e4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80099e6:	2002      	movs	r0, #2
 80099e8:	e7fc      	b.n	80099e4 <HAL_TIM_PWM_ConfigChannel+0x134>

080099ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80099ea:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80099ec:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80099ee:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80099f2:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80099f6:	430a      	orrs	r2, r1
 80099f8:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80099fc:	6082      	str	r2, [r0, #8]
}
 80099fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a02:	4770      	bx	lr

08009a04 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8009a04:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8009a08:	2b01      	cmp	r3, #1
 8009a0a:	f000 808f 	beq.w	8009b2c <HAL_TIM_ConfigClockSource+0x128>
{
 8009a0e:	b510      	push	{r4, lr}
 8009a10:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8009a12:	2301      	movs	r3, #1
 8009a14:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8009a18:	2302      	movs	r3, #2
 8009a1a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8009a1e:	6802      	ldr	r2, [r0, #0]
 8009a20:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a22:	4b43      	ldr	r3, [pc, #268]	@ (8009b30 <HAL_TIM_ConfigClockSource+0x12c>)
 8009a24:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8009a26:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8009a28:	680b      	ldr	r3, [r1, #0]
 8009a2a:	2b70      	cmp	r3, #112	@ 0x70
 8009a2c:	d055      	beq.n	8009ada <HAL_TIM_ConfigClockSource+0xd6>
 8009a2e:	d831      	bhi.n	8009a94 <HAL_TIM_ConfigClockSource+0x90>
 8009a30:	2b50      	cmp	r3, #80	@ 0x50
 8009a32:	d06c      	beq.n	8009b0e <HAL_TIM_ConfigClockSource+0x10a>
 8009a34:	d81f      	bhi.n	8009a76 <HAL_TIM_ConfigClockSource+0x72>
 8009a36:	2b40      	cmp	r3, #64	@ 0x40
 8009a38:	d10a      	bne.n	8009a50 <HAL_TIM_ConfigClockSource+0x4c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a3a:	68ca      	ldr	r2, [r1, #12]
 8009a3c:	6849      	ldr	r1, [r1, #4]
 8009a3e:	6820      	ldr	r0, [r4, #0]
 8009a40:	f7ff fcb8 	bl	80093b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009a44:	2140      	movs	r1, #64	@ 0x40
 8009a46:	6820      	ldr	r0, [r4, #0]
 8009a48:	f7ff fcdc 	bl	8009404 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009a4c:	2000      	movs	r0, #0
      break;
 8009a4e:	e029      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8009a50:	d868      	bhi.n	8009b24 <HAL_TIM_ConfigClockSource+0x120>
 8009a52:	2b20      	cmp	r3, #32
 8009a54:	d003      	beq.n	8009a5e <HAL_TIM_ConfigClockSource+0x5a>
 8009a56:	d80a      	bhi.n	8009a6e <HAL_TIM_ConfigClockSource+0x6a>
 8009a58:	b10b      	cbz	r3, 8009a5e <HAL_TIM_ConfigClockSource+0x5a>
 8009a5a:	2b10      	cmp	r3, #16
 8009a5c:	d105      	bne.n	8009a6a <HAL_TIM_ConfigClockSource+0x66>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009a5e:	4619      	mov	r1, r3
 8009a60:	6820      	ldr	r0, [r4, #0]
 8009a62:	f7ff fccf 	bl	8009404 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009a66:	2000      	movs	r0, #0
      break;
 8009a68:	e01c      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
      status = HAL_ERROR;
 8009a6a:	2001      	movs	r0, #1
 8009a6c:	e01a      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8009a6e:	2b30      	cmp	r3, #48	@ 0x30
 8009a70:	d0f5      	beq.n	8009a5e <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8009a72:	2001      	movs	r0, #1
 8009a74:	e016      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8009a76:	2b60      	cmp	r3, #96	@ 0x60
 8009a78:	d10a      	bne.n	8009a90 <HAL_TIM_ConfigClockSource+0x8c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a7a:	68ca      	ldr	r2, [r1, #12]
 8009a7c:	6849      	ldr	r1, [r1, #4]
 8009a7e:	6820      	ldr	r0, [r4, #0]
 8009a80:	f7ff fcab 	bl	80093da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009a84:	2160      	movs	r1, #96	@ 0x60
 8009a86:	6820      	ldr	r0, [r4, #0]
 8009a88:	f7ff fcbc 	bl	8009404 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009a8c:	2000      	movs	r0, #0
      break;
 8009a8e:	e009      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
      status = HAL_ERROR;
 8009a90:	2001      	movs	r0, #1
 8009a92:	e007      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8009a94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009a98:	d02c      	beq.n	8009af4 <HAL_TIM_ConfigClockSource+0xf0>
 8009a9a:	d80a      	bhi.n	8009ab2 <HAL_TIM_ConfigClockSource+0xae>
 8009a9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009aa0:	d142      	bne.n	8009b28 <HAL_TIM_ConfigClockSource+0x124>
 8009aa2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8009aaa:	2300      	movs	r3, #0
 8009aac:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8009ab0:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8009ab2:	4a20      	ldr	r2, [pc, #128]	@ (8009b34 <HAL_TIM_ConfigClockSource+0x130>)
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d0d2      	beq.n	8009a5e <HAL_TIM_ConfigClockSource+0x5a>
 8009ab8:	d807      	bhi.n	8009aca <HAL_TIM_ConfigClockSource+0xc6>
 8009aba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009abe:	d0ce      	beq.n	8009a5e <HAL_TIM_ConfigClockSource+0x5a>
 8009ac0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009ac4:	d0cb      	beq.n	8009a5e <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8009ac6:	2001      	movs	r0, #1
 8009ac8:	e7ec      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8009aca:	4a1b      	ldr	r2, [pc, #108]	@ (8009b38 <HAL_TIM_ConfigClockSource+0x134>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d0c6      	beq.n	8009a5e <HAL_TIM_ConfigClockSource+0x5a>
 8009ad0:	3210      	adds	r2, #16
 8009ad2:	4293      	cmp	r3, r2
 8009ad4:	d0c3      	beq.n	8009a5e <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8009ad6:	2001      	movs	r0, #1
 8009ad8:	e7e4      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 8009ada:	68cb      	ldr	r3, [r1, #12]
 8009adc:	684a      	ldr	r2, [r1, #4]
 8009ade:	6889      	ldr	r1, [r1, #8]
 8009ae0:	6820      	ldr	r0, [r4, #0]
 8009ae2:	f7ff ff82 	bl	80099ea <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009ae6:	6822      	ldr	r2, [r4, #0]
 8009ae8:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009aea:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8009aee:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009af0:	2000      	movs	r0, #0
      break;
 8009af2:	e7d7      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 8009af4:	68cb      	ldr	r3, [r1, #12]
 8009af6:	684a      	ldr	r2, [r1, #4]
 8009af8:	6889      	ldr	r1, [r1, #8]
 8009afa:	6820      	ldr	r0, [r4, #0]
 8009afc:	f7ff ff75 	bl	80099ea <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009b00:	6822      	ldr	r2, [r4, #0]
 8009b02:	6893      	ldr	r3, [r2, #8]
 8009b04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009b08:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009b0a:	2000      	movs	r0, #0
      break;
 8009b0c:	e7ca      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b0e:	68ca      	ldr	r2, [r1, #12]
 8009b10:	6849      	ldr	r1, [r1, #4]
 8009b12:	6820      	ldr	r0, [r4, #0]
 8009b14:	f7ff fc4e 	bl	80093b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009b18:	2150      	movs	r1, #80	@ 0x50
 8009b1a:	6820      	ldr	r0, [r4, #0]
 8009b1c:	f7ff fc72 	bl	8009404 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009b20:	2000      	movs	r0, #0
      break;
 8009b22:	e7bf      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
      status = HAL_ERROR;
 8009b24:	2001      	movs	r0, #1
 8009b26:	e7bd      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
 8009b28:	2001      	movs	r0, #1
 8009b2a:	e7bb      	b.n	8009aa4 <HAL_TIM_ConfigClockSource+0xa0>
  __HAL_LOCK(htim);
 8009b2c:	2002      	movs	r0, #2
}
 8009b2e:	4770      	bx	lr
 8009b30:	ffce0088 	.word	0xffce0088
 8009b34:	00100020 	.word	0x00100020
 8009b38:	00100030 	.word	0x00100030

08009b3c <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009b3c:	f001 011f 	and.w	r1, r1, #31
 8009b40:	f04f 0c01 	mov.w	ip, #1
 8009b44:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009b48:	6a03      	ldr	r3, [r0, #32]
 8009b4a:	ea23 030c 	bic.w	r3, r3, ip
 8009b4e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009b50:	6a03      	ldr	r3, [r0, #32]
 8009b52:	408a      	lsls	r2, r1
 8009b54:	4313      	orrs	r3, r2
 8009b56:	6203      	str	r3, [r0, #32]
}
 8009b58:	4770      	bx	lr
	...

08009b5c <HAL_TIM_PWM_Start>:
{
 8009b5c:	b510      	push	{r4, lr}
 8009b5e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009b60:	2910      	cmp	r1, #16
 8009b62:	d83d      	bhi.n	8009be0 <HAL_TIM_PWM_Start+0x84>
 8009b64:	e8df f001 	tbb	[pc, r1]
 8009b68:	3c3c3c09 	.word	0x3c3c3c09
 8009b6c:	3c3c3c20 	.word	0x3c3c3c20
 8009b70:	3c3c3c27 	.word	0x3c3c3c27
 8009b74:	3c3c3c2e 	.word	0x3c3c3c2e
 8009b78:	35          	.byte	0x35
 8009b79:	00          	.byte	0x00
 8009b7a:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8009b7e:	b2db      	uxtb	r3, r3
 8009b80:	3b01      	subs	r3, #1
 8009b82:	bf18      	it	ne
 8009b84:	2301      	movne	r3, #1
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	f040 809e 	bne.w	8009cc8 <HAL_TIM_PWM_Start+0x16c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b8c:	2910      	cmp	r1, #16
 8009b8e:	f200 8089 	bhi.w	8009ca4 <HAL_TIM_PWM_Start+0x148>
 8009b92:	e8df f001 	tbb	[pc, r1]
 8009b96:	872c      	.short	0x872c
 8009b98:	87778787 	.word	0x87778787
 8009b9c:	877b8787 	.word	0x877b8787
 8009ba0:	877f8787 	.word	0x877f8787
 8009ba4:	8787      	.short	0x8787
 8009ba6:	83          	.byte	0x83
 8009ba7:	00          	.byte	0x00
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009ba8:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	3b01      	subs	r3, #1
 8009bb0:	bf18      	it	ne
 8009bb2:	2301      	movne	r3, #1
 8009bb4:	e7e7      	b.n	8009b86 <HAL_TIM_PWM_Start+0x2a>
 8009bb6:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8009bba:	b2db      	uxtb	r3, r3
 8009bbc:	3b01      	subs	r3, #1
 8009bbe:	bf18      	it	ne
 8009bc0:	2301      	movne	r3, #1
 8009bc2:	e7e0      	b.n	8009b86 <HAL_TIM_PWM_Start+0x2a>
 8009bc4:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	3b01      	subs	r3, #1
 8009bcc:	bf18      	it	ne
 8009bce:	2301      	movne	r3, #1
 8009bd0:	e7d9      	b.n	8009b86 <HAL_TIM_PWM_Start+0x2a>
 8009bd2:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8009bd6:	b2db      	uxtb	r3, r3
 8009bd8:	3b01      	subs	r3, #1
 8009bda:	bf18      	it	ne
 8009bdc:	2301      	movne	r3, #1
 8009bde:	e7d2      	b.n	8009b86 <HAL_TIM_PWM_Start+0x2a>
 8009be0:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 8009be4:	b2db      	uxtb	r3, r3
 8009be6:	3b01      	subs	r3, #1
 8009be8:	bf18      	it	ne
 8009bea:	2301      	movne	r3, #1
 8009bec:	e7cb      	b.n	8009b86 <HAL_TIM_PWM_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009bee:	2302      	movs	r3, #2
 8009bf0:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009bf4:	2201      	movs	r2, #1
 8009bf6:	6820      	ldr	r0, [r4, #0]
 8009bf8:	f7ff ffa0 	bl	8009b3c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009bfc:	6823      	ldr	r3, [r4, #0]
 8009bfe:	4934      	ldr	r1, [pc, #208]	@ (8009cd0 <HAL_TIM_PWM_Start+0x174>)
 8009c00:	4a34      	ldr	r2, [pc, #208]	@ (8009cd4 <HAL_TIM_PWM_Start+0x178>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	bf18      	it	ne
 8009c06:	428b      	cmpne	r3, r1
 8009c08:	d00b      	beq.n	8009c22 <HAL_TIM_PWM_Start+0xc6>
 8009c0a:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d007      	beq.n	8009c22 <HAL_TIM_PWM_Start+0xc6>
 8009c12:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d003      	beq.n	8009c22 <HAL_TIM_PWM_Start+0xc6>
 8009c1a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d103      	bne.n	8009c2a <HAL_TIM_PWM_Start+0xce>
    __HAL_TIM_MOE_ENABLE(htim);
 8009c22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c24:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009c28:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c2a:	6823      	ldr	r3, [r4, #0]
 8009c2c:	4a28      	ldr	r2, [pc, #160]	@ (8009cd0 <HAL_TIM_PWM_Start+0x174>)
 8009c2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c32:	bf18      	it	ne
 8009c34:	4293      	cmpne	r3, r2
 8009c36:	d039      	beq.n	8009cac <HAL_TIM_PWM_Start+0x150>
 8009c38:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d035      	beq.n	8009cac <HAL_TIM_PWM_Start+0x150>
 8009c40:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d031      	beq.n	8009cac <HAL_TIM_PWM_Start+0x150>
 8009c48:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d02d      	beq.n	8009cac <HAL_TIM_PWM_Start+0x150>
 8009c50:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d029      	beq.n	8009cac <HAL_TIM_PWM_Start+0x150>
 8009c58:	f5a2 426c 	sub.w	r2, r2, #60416	@ 0xec00
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d025      	beq.n	8009cac <HAL_TIM_PWM_Start+0x150>
 8009c60:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8009c64:	4293      	cmp	r3, r2
 8009c66:	d021      	beq.n	8009cac <HAL_TIM_PWM_Start+0x150>
 8009c68:	f5a2 42c0 	sub.w	r2, r2, #24576	@ 0x6000
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d01d      	beq.n	8009cac <HAL_TIM_PWM_Start+0x150>
 8009c70:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d019      	beq.n	8009cac <HAL_TIM_PWM_Start+0x150>
    __HAL_TIM_ENABLE(htim);
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	f042 0201 	orr.w	r2, r2, #1
 8009c7e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009c80:	2000      	movs	r0, #0
 8009c82:	e022      	b.n	8009cca <HAL_TIM_PWM_Start+0x16e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c84:	2302      	movs	r3, #2
 8009c86:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009c8a:	e7b3      	b.n	8009bf4 <HAL_TIM_PWM_Start+0x98>
 8009c8c:	2302      	movs	r3, #2
 8009c8e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009c92:	e7af      	b.n	8009bf4 <HAL_TIM_PWM_Start+0x98>
 8009c94:	2302      	movs	r3, #2
 8009c96:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8009c9a:	e7ab      	b.n	8009bf4 <HAL_TIM_PWM_Start+0x98>
 8009c9c:	2302      	movs	r3, #2
 8009c9e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ca2:	e7a7      	b.n	8009bf4 <HAL_TIM_PWM_Start+0x98>
 8009ca4:	2302      	movs	r3, #2
 8009ca6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009caa:	e7a3      	b.n	8009bf4 <HAL_TIM_PWM_Start+0x98>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009cac:	6899      	ldr	r1, [r3, #8]
 8009cae:	4a0a      	ldr	r2, [pc, #40]	@ (8009cd8 <HAL_TIM_PWM_Start+0x17c>)
 8009cb0:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cb2:	2a06      	cmp	r2, #6
 8009cb4:	bf18      	it	ne
 8009cb6:	f5b2 3f80 	cmpne.w	r2, #65536	@ 0x10000
 8009cba:	d007      	beq.n	8009ccc <HAL_TIM_PWM_Start+0x170>
      __HAL_TIM_ENABLE(htim);
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	f042 0201 	orr.w	r2, r2, #1
 8009cc2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009cc4:	2000      	movs	r0, #0
 8009cc6:	e000      	b.n	8009cca <HAL_TIM_PWM_Start+0x16e>
    return HAL_ERROR;
 8009cc8:	2001      	movs	r0, #1
}
 8009cca:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8009ccc:	2000      	movs	r0, #0
 8009cce:	e7fc      	b.n	8009cca <HAL_TIM_PWM_Start+0x16e>
 8009cd0:	40010000 	.word	0x40010000
 8009cd4:	40010400 	.word	0x40010400
 8009cd8:	00010007 	.word	0x00010007

08009cdc <HAL_TIM_PWM_Stop_DMA>:
{
 8009cdc:	b538      	push	{r3, r4, r5, lr}
 8009cde:	4604      	mov	r4, r0
 8009ce0:	460d      	mov	r5, r1
  switch (Channel)
 8009ce2:	290c      	cmp	r1, #12
 8009ce4:	f200 808c 	bhi.w	8009e00 <HAL_TIM_PWM_Stop_DMA+0x124>
 8009ce8:	e8df f001 	tbb	[pc, r1]
 8009cec:	8a8a8a07 	.word	0x8a8a8a07
 8009cf0:	8a8a8a51 	.word	0x8a8a8a51
 8009cf4:	8a8a8a5a 	.word	0x8a8a8a5a
 8009cf8:	63          	.byte	0x63
 8009cf9:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8009cfa:	6802      	ldr	r2, [r0, #0]
 8009cfc:	68d3      	ldr	r3, [r2, #12]
 8009cfe:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009d02:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8009d04:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8009d06:	f7fa faff 	bl	8004308 <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	4629      	mov	r1, r5
 8009d0e:	6820      	ldr	r0, [r4, #0]
 8009d10:	f7ff ff14 	bl	8009b3c <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009d14:	6823      	ldr	r3, [r4, #0]
 8009d16:	493b      	ldr	r1, [pc, #236]	@ (8009e04 <HAL_TIM_PWM_Stop_DMA+0x128>)
 8009d18:	4a3b      	ldr	r2, [pc, #236]	@ (8009e08 <HAL_TIM_PWM_Stop_DMA+0x12c>)
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	bf18      	it	ne
 8009d1e:	428b      	cmpne	r3, r1
 8009d20:	d00b      	beq.n	8009d3a <HAL_TIM_PWM_Stop_DMA+0x5e>
 8009d22:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d007      	beq.n	8009d3a <HAL_TIM_PWM_Stop_DMA+0x5e>
 8009d2a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d003      	beq.n	8009d3a <HAL_TIM_PWM_Stop_DMA+0x5e>
 8009d32:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d10d      	bne.n	8009d56 <HAL_TIM_PWM_Stop_DMA+0x7a>
      __HAL_TIM_MOE_DISABLE(htim);
 8009d3a:	6a19      	ldr	r1, [r3, #32]
 8009d3c:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009d40:	4211      	tst	r1, r2
 8009d42:	d108      	bne.n	8009d56 <HAL_TIM_PWM_Stop_DMA+0x7a>
 8009d44:	6a19      	ldr	r1, [r3, #32]
 8009d46:	f240 4244 	movw	r2, #1092	@ 0x444
 8009d4a:	4211      	tst	r1, r2
 8009d4c:	d103      	bne.n	8009d56 <HAL_TIM_PWM_Stop_DMA+0x7a>
 8009d4e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009d54:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 8009d56:	6823      	ldr	r3, [r4, #0]
 8009d58:	6a19      	ldr	r1, [r3, #32]
 8009d5a:	f241 1211 	movw	r2, #4369	@ 0x1111
 8009d5e:	4211      	tst	r1, r2
 8009d60:	d108      	bne.n	8009d74 <HAL_TIM_PWM_Stop_DMA+0x98>
 8009d62:	6a19      	ldr	r1, [r3, #32]
 8009d64:	f240 4244 	movw	r2, #1092	@ 0x444
 8009d68:	4211      	tst	r1, r2
 8009d6a:	d103      	bne.n	8009d74 <HAL_TIM_PWM_Stop_DMA+0x98>
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	f022 0201 	bic.w	r2, r2, #1
 8009d72:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009d74:	2d10      	cmp	r5, #16
 8009d76:	d83e      	bhi.n	8009df6 <HAL_TIM_PWM_Stop_DMA+0x11a>
 8009d78:	e8df f005 	tbb	[pc, r5]
 8009d7c:	3d3d3d24 	.word	0x3d3d3d24
 8009d80:	3d3d3d29 	.word	0x3d3d3d29
 8009d84:	3d3d3d2e 	.word	0x3d3d3d2e
 8009d88:	3d3d3d33 	.word	0x3d3d3d33
 8009d8c:	38          	.byte	0x38
 8009d8d:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8009d8e:	6802      	ldr	r2, [r0, #0]
 8009d90:	68d3      	ldr	r3, [r2, #12]
 8009d92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009d96:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8009d98:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8009d9a:	f7fa fab5 	bl	8004308 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8009d9e:	e7b4      	b.n	8009d0a <HAL_TIM_PWM_Stop_DMA+0x2e>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8009da0:	6802      	ldr	r2, [r0, #0]
 8009da2:	68d3      	ldr	r3, [r2, #12]
 8009da4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009da8:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8009daa:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8009dac:	f7fa faac 	bl	8004308 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8009db0:	e7ab      	b.n	8009d0a <HAL_TIM_PWM_Stop_DMA+0x2e>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8009db2:	6802      	ldr	r2, [r0, #0]
 8009db4:	68d3      	ldr	r3, [r2, #12]
 8009db6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009dba:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8009dbc:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8009dbe:	f7fa faa3 	bl	8004308 <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8009dc2:	e7a2      	b.n	8009d0a <HAL_TIM_PWM_Stop_DMA+0x2e>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8009dca:	2000      	movs	r0, #0
 8009dcc:	e019      	b.n	8009e02 <HAL_TIM_PWM_Stop_DMA+0x126>
 8009dce:	2301      	movs	r3, #1
 8009dd0:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8009dd4:	2000      	movs	r0, #0
 8009dd6:	e014      	b.n	8009e02 <HAL_TIM_PWM_Stop_DMA+0x126>
 8009dd8:	2301      	movs	r3, #1
 8009dda:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8009dde:	2000      	movs	r0, #0
 8009de0:	e00f      	b.n	8009e02 <HAL_TIM_PWM_Stop_DMA+0x126>
 8009de2:	2301      	movs	r3, #1
 8009de4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8009de8:	2000      	movs	r0, #0
 8009dea:	e00a      	b.n	8009e02 <HAL_TIM_PWM_Stop_DMA+0x126>
 8009dec:	2301      	movs	r3, #1
 8009dee:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009df2:	2000      	movs	r0, #0
 8009df4:	e005      	b.n	8009e02 <HAL_TIM_PWM_Stop_DMA+0x126>
 8009df6:	2301      	movs	r3, #1
 8009df8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009dfc:	2000      	movs	r0, #0
 8009dfe:	e000      	b.n	8009e02 <HAL_TIM_PWM_Stop_DMA+0x126>
  switch (Channel)
 8009e00:	2001      	movs	r0, #1
}
 8009e02:	bd38      	pop	{r3, r4, r5, pc}
 8009e04:	40010000 	.word	0x40010000
 8009e08:	40010400 	.word	0x40010400

08009e0c <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8009e0c:	f001 010f 	and.w	r1, r1, #15
 8009e10:	f04f 0c04 	mov.w	ip, #4
 8009e14:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8009e18:	6a03      	ldr	r3, [r0, #32]
 8009e1a:	ea23 030c 	bic.w	r3, r3, ip
 8009e1e:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8009e20:	6a03      	ldr	r3, [r0, #32]
 8009e22:	408a      	lsls	r2, r1
 8009e24:	4313      	orrs	r3, r2
 8009e26:	6203      	str	r3, [r0, #32]
}
 8009e28:	4770      	bx	lr
	...

08009e2c <HAL_TIMEx_PWMN_Start>:
{
 8009e2c:	b510      	push	{r4, lr}
 8009e2e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009e30:	4608      	mov	r0, r1
 8009e32:	2900      	cmp	r1, #0
 8009e34:	d143      	bne.n	8009ebe <HAL_TIMEx_PWMN_Start+0x92>
 8009e36:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8009e3a:	b2db      	uxtb	r3, r3
 8009e3c:	3b01      	subs	r3, #1
 8009e3e:	bf18      	it	ne
 8009e40:	2301      	movne	r3, #1
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d172      	bne.n	8009f2c <HAL_TIMEx_PWMN_Start+0x100>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e46:	2800      	cmp	r0, #0
 8009e48:	d152      	bne.n	8009ef0 <HAL_TIMEx_PWMN_Start+0xc4>
 8009e4a:	2302      	movs	r3, #2
 8009e4c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009e50:	2204      	movs	r2, #4
 8009e52:	4601      	mov	r1, r0
 8009e54:	6820      	ldr	r0, [r4, #0]
 8009e56:	f7ff ffd9 	bl	8009e0c <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 8009e5a:	6822      	ldr	r2, [r4, #0]
 8009e5c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8009e5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e62:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e64:	6823      	ldr	r3, [r4, #0]
 8009e66:	4a33      	ldr	r2, [pc, #204]	@ (8009f34 <HAL_TIMEx_PWMN_Start+0x108>)
 8009e68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e6c:	bf18      	it	ne
 8009e6e:	4293      	cmpne	r3, r2
 8009e70:	d04e      	beq.n	8009f10 <HAL_TIMEx_PWMN_Start+0xe4>
 8009e72:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8009e76:	4293      	cmp	r3, r2
 8009e78:	d04a      	beq.n	8009f10 <HAL_TIMEx_PWMN_Start+0xe4>
 8009e7a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d046      	beq.n	8009f10 <HAL_TIMEx_PWMN_Start+0xe4>
 8009e82:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009e86:	4293      	cmp	r3, r2
 8009e88:	d042      	beq.n	8009f10 <HAL_TIMEx_PWMN_Start+0xe4>
 8009e8a:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	d03e      	beq.n	8009f10 <HAL_TIMEx_PWMN_Start+0xe4>
 8009e92:	f5a2 426c 	sub.w	r2, r2, #60416	@ 0xec00
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d03a      	beq.n	8009f10 <HAL_TIMEx_PWMN_Start+0xe4>
 8009e9a:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8009e9e:	4293      	cmp	r3, r2
 8009ea0:	d036      	beq.n	8009f10 <HAL_TIMEx_PWMN_Start+0xe4>
 8009ea2:	f5a2 42c0 	sub.w	r2, r2, #24576	@ 0x6000
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d032      	beq.n	8009f10 <HAL_TIMEx_PWMN_Start+0xe4>
 8009eaa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d02e      	beq.n	8009f10 <HAL_TIMEx_PWMN_Start+0xe4>
    __HAL_TIM_ENABLE(htim);
 8009eb2:	681a      	ldr	r2, [r3, #0]
 8009eb4:	f042 0201 	orr.w	r2, r2, #1
 8009eb8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009eba:	2000      	movs	r0, #0
 8009ebc:	e037      	b.n	8009f2e <HAL_TIMEx_PWMN_Start+0x102>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009ebe:	2904      	cmp	r1, #4
 8009ec0:	d008      	beq.n	8009ed4 <HAL_TIMEx_PWMN_Start+0xa8>
 8009ec2:	2908      	cmp	r1, #8
 8009ec4:	d00d      	beq.n	8009ee2 <HAL_TIMEx_PWMN_Start+0xb6>
 8009ec6:	f894 3047 	ldrb.w	r3, [r4, #71]	@ 0x47
 8009eca:	b2db      	uxtb	r3, r3
 8009ecc:	3b01      	subs	r3, #1
 8009ece:	bf18      	it	ne
 8009ed0:	2301      	movne	r3, #1
 8009ed2:	e7b6      	b.n	8009e42 <HAL_TIMEx_PWMN_Start+0x16>
 8009ed4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8009ed8:	b2db      	uxtb	r3, r3
 8009eda:	3b01      	subs	r3, #1
 8009edc:	bf18      	it	ne
 8009ede:	2301      	movne	r3, #1
 8009ee0:	e7af      	b.n	8009e42 <HAL_TIMEx_PWMN_Start+0x16>
 8009ee2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	3b01      	subs	r3, #1
 8009eea:	bf18      	it	ne
 8009eec:	2301      	movne	r3, #1
 8009eee:	e7a8      	b.n	8009e42 <HAL_TIMEx_PWMN_Start+0x16>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ef0:	2804      	cmp	r0, #4
 8009ef2:	d005      	beq.n	8009f00 <HAL_TIMEx_PWMN_Start+0xd4>
 8009ef4:	2808      	cmp	r0, #8
 8009ef6:	d007      	beq.n	8009f08 <HAL_TIMEx_PWMN_Start+0xdc>
 8009ef8:	2302      	movs	r3, #2
 8009efa:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
 8009efe:	e7a7      	b.n	8009e50 <HAL_TIMEx_PWMN_Start+0x24>
 8009f00:	2302      	movs	r3, #2
 8009f02:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8009f06:	e7a3      	b.n	8009e50 <HAL_TIMEx_PWMN_Start+0x24>
 8009f08:	2302      	movs	r3, #2
 8009f0a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8009f0e:	e79f      	b.n	8009e50 <HAL_TIMEx_PWMN_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f10:	6899      	ldr	r1, [r3, #8]
 8009f12:	4a09      	ldr	r2, [pc, #36]	@ (8009f38 <HAL_TIMEx_PWMN_Start+0x10c>)
 8009f14:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f16:	2a06      	cmp	r2, #6
 8009f18:	bf18      	it	ne
 8009f1a:	f5b2 3f80 	cmpne.w	r2, #65536	@ 0x10000
 8009f1e:	d007      	beq.n	8009f30 <HAL_TIMEx_PWMN_Start+0x104>
      __HAL_TIM_ENABLE(htim);
 8009f20:	681a      	ldr	r2, [r3, #0]
 8009f22:	f042 0201 	orr.w	r2, r2, #1
 8009f26:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8009f28:	2000      	movs	r0, #0
 8009f2a:	e000      	b.n	8009f2e <HAL_TIMEx_PWMN_Start+0x102>
    return HAL_ERROR;
 8009f2c:	2001      	movs	r0, #1
}
 8009f2e:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8009f30:	2000      	movs	r0, #0
 8009f32:	e7fc      	b.n	8009f2e <HAL_TIMEx_PWMN_Start+0x102>
 8009f34:	40010000 	.word	0x40010000
 8009f38:	00010007 	.word	0x00010007

08009f3c <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8009f3c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8009f40:	2a01      	cmp	r2, #1
 8009f42:	d04d      	beq.n	8009fe0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
{
 8009f44:	b470      	push	{r4, r5, r6}
 8009f46:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8009f48:	2201      	movs	r2, #1
 8009f4a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8009f4e:	2202      	movs	r2, #2
 8009f50:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 8009f54:	6802      	ldr	r2, [r0, #0]
 8009f56:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8009f58:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009f5a:	4e22      	ldr	r6, [pc, #136]	@ (8009fe4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8009f5c:	4d22      	ldr	r5, [pc, #136]	@ (8009fe8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8009f5e:	42aa      	cmp	r2, r5
 8009f60:	bf18      	it	ne
 8009f62:	42b2      	cmpne	r2, r6
 8009f64:	d103      	bne.n	8009f6e <HAL_TIMEx_MasterConfigSynchronization+0x32>
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009f66:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009f6a:	684d      	ldr	r5, [r1, #4]
 8009f6c:	4328      	orrs	r0, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8009f6e:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009f72:	680d      	ldr	r5, [r1, #0]
 8009f74:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 8009f76:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f78:	681a      	ldr	r2, [r3, #0]
 8009f7a:	481a      	ldr	r0, [pc, #104]	@ (8009fe4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8009f7c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8009f80:	bf18      	it	ne
 8009f82:	4282      	cmpne	r2, r0
 8009f84:	d01f      	beq.n	8009fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8009f86:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8009f8a:	4282      	cmp	r2, r0
 8009f8c:	d01b      	beq.n	8009fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8009f8e:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8009f92:	4282      	cmp	r2, r0
 8009f94:	d017      	beq.n	8009fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8009f96:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8009f9a:	4282      	cmp	r2, r0
 8009f9c:	d013      	beq.n	8009fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8009f9e:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8009fa2:	4282      	cmp	r2, r0
 8009fa4:	d00f      	beq.n	8009fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8009fa6:	f5a0 406c 	sub.w	r0, r0, #60416	@ 0xec00
 8009faa:	4282      	cmp	r2, r0
 8009fac:	d00b      	beq.n	8009fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8009fae:	f500 3094 	add.w	r0, r0, #75776	@ 0x12800
 8009fb2:	4282      	cmp	r2, r0
 8009fb4:	d007      	beq.n	8009fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8009fb6:	f5a0 40c0 	sub.w	r0, r0, #24576	@ 0x6000
 8009fba:	4282      	cmp	r2, r0
 8009fbc:	d003      	beq.n	8009fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8009fbe:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8009fc2:	4282      	cmp	r2, r0
 8009fc4:	d104      	bne.n	8009fd0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009fc6:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009fca:	6889      	ldr	r1, [r1, #8]
 8009fcc:	4321      	orrs	r1, r4
    htim->Instance->SMCR = tmpsmcr;
 8009fce:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8009fd0:	2201      	movs	r2, #1
 8009fd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8009fd6:	2000      	movs	r0, #0
 8009fd8:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 8009fdc:	bc70      	pop	{r4, r5, r6}
 8009fde:	4770      	bx	lr
  __HAL_LOCK(htim);
 8009fe0:	2002      	movs	r0, #2
}
 8009fe2:	4770      	bx	lr
 8009fe4:	40010000 	.word	0x40010000
 8009fe8:	40010400 	.word	0x40010400

08009fec <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 8009fec:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8009ff0:	2b01      	cmp	r3, #1
 8009ff2:	d044      	beq.n	800a07e <HAL_TIMEx_ConfigBreakDeadTime+0x92>
{
 8009ff4:	b430      	push	{r4, r5}
 8009ff6:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009ffe:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a000:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a004:	6888      	ldr	r0, [r1, #8]
 800a006:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a008:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a00c:	6848      	ldr	r0, [r1, #4]
 800a00e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a010:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a014:	6808      	ldr	r0, [r1, #0]
 800a016:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a018:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a01c:	6908      	ldr	r0, [r1, #16]
 800a01e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a020:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a024:	6948      	ldr	r0, [r1, #20]
 800a026:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a028:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a02c:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 800a02e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a030:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 800a034:	6988      	ldr	r0, [r1, #24]
 800a036:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a03a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a03e:	69c8      	ldr	r0, [r1, #28]
 800a040:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a042:	6810      	ldr	r0, [r2, #0]
 800a044:	4d0f      	ldr	r5, [pc, #60]	@ (800a084 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 800a046:	4c10      	ldr	r4, [pc, #64]	@ (800a088 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 800a048:	42a0      	cmp	r0, r4
 800a04a:	bf18      	it	ne
 800a04c:	42a8      	cmpne	r0, r5
 800a04e:	d110      	bne.n	800a072 <HAL_TIMEx_ConfigBreakDeadTime+0x86>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a050:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a054:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 800a056:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a05a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a05e:	6a0c      	ldr	r4, [r1, #32]
 800a060:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a062:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a066:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 800a068:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a06a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a06e:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 800a070:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 800a072:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 800a074:	2000      	movs	r0, #0
 800a076:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
}
 800a07a:	bc30      	pop	{r4, r5}
 800a07c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800a07e:	2002      	movs	r0, #2
}
 800a080:	4770      	bx	lr
 800a082:	bf00      	nop
 800a084:	40010000 	.word	0x40010000
 800a088:	40010400 	.word	0x40010400

0800a08c <HAL_TIMEx_CommutCallback>:
}
 800a08c:	4770      	bx	lr

0800a08e <HAL_TIMEx_BreakCallback>:
}
 800a08e:	4770      	bx	lr

0800a090 <HAL_TIMEx_Break2Callback>:
}
 800a090:	4770      	bx	lr
	...

0800a094 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a094:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a096:	e852 3f00 	ldrex	r3, [r2]
 800a09a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a09e:	e842 3100 	strex	r1, r3, [r2]
 800a0a2:	2900      	cmp	r1, #0
 800a0a4:	d1f6      	bne.n	800a094 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a0a6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0a8:	f102 0308 	add.w	r3, r2, #8
 800a0ac:	e853 1f00 	ldrex	r1, [r3]
 800a0b0:	4b0d      	ldr	r3, [pc, #52]	@ (800a0e8 <UART_EndRxTransfer+0x54>)
 800a0b2:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b4:	3208      	adds	r2, #8
 800a0b6:	e842 3100 	strex	r1, r3, [r2]
 800a0ba:	2900      	cmp	r1, #0
 800a0bc:	d1f3      	bne.n	800a0a6 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0be:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800a0c0:	2b01      	cmp	r3, #1
 800a0c2:	d006      	beq.n	800a0d2 <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a0c4:	2320      	movs	r3, #32
 800a0c6:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a0ce:	6743      	str	r3, [r0, #116]	@ 0x74
}
 800a0d0:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0d2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0d4:	e852 3f00 	ldrex	r3, [r2]
 800a0d8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0dc:	e842 3100 	strex	r1, r3, [r2]
 800a0e0:	2900      	cmp	r1, #0
 800a0e2:	d1f6      	bne.n	800a0d2 <UART_EndRxTransfer+0x3e>
 800a0e4:	e7ee      	b.n	800a0c4 <UART_EndRxTransfer+0x30>
 800a0e6:	bf00      	nop
 800a0e8:	effffffe 	.word	0xeffffffe

0800a0ec <HAL_UART_TxCpltCallback>:
}
 800a0ec:	4770      	bx	lr

0800a0ee <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a0ee:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a0f0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0f2:	e852 3f00 	ldrex	r3, [r2]
 800a0f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0fa:	e842 3100 	strex	r1, r3, [r2]
 800a0fe:	2900      	cmp	r1, #0
 800a100:	d1f6      	bne.n	800a0f0 <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a102:	2320      	movs	r3, #32
 800a104:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a108:	2300      	movs	r3, #0
 800a10a:	6783      	str	r3, [r0, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a10c:	f7ff ffee 	bl	800a0ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a110:	bd08      	pop	{r3, pc}

0800a112 <HAL_UART_ErrorCallback>:
}
 800a112:	4770      	bx	lr

0800a114 <UART_DMAAbortOnError>:
{
 800a114:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a116:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 800a118:	2300      	movs	r3, #0
 800a11a:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  HAL_UART_ErrorCallback(huart);
 800a11e:	f7ff fff8 	bl	800a112 <HAL_UART_ErrorCallback>
}
 800a122:	bd08      	pop	{r3, pc}

0800a124 <HAL_UARTEx_RxEventCallback>:
}
 800a124:	4770      	bx	lr
	...

0800a128 <HAL_UART_IRQHandler>:
{
 800a128:	b570      	push	{r4, r5, r6, lr}
 800a12a:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a12c:	6802      	ldr	r2, [r0, #0]
 800a12e:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a130:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a132:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 800a134:	f640 0c0f 	movw	ip, #2063	@ 0x80f
 800a138:	ea13 0f0c 	tst.w	r3, ip
 800a13c:	d10d      	bne.n	800a15a <HAL_UART_IRQHandler+0x32>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a13e:	f013 0f20 	tst.w	r3, #32
 800a142:	d010      	beq.n	800a166 <HAL_UART_IRQHandler+0x3e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a144:	f010 0f20 	tst.w	r0, #32
 800a148:	d102      	bne.n	800a150 <HAL_UART_IRQHandler+0x28>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a14a:	f011 5f80 	tst.w	r1, #268435456	@ 0x10000000
 800a14e:	d00a      	beq.n	800a166 <HAL_UART_IRQHandler+0x3e>
      if (huart->RxISR != NULL)
 800a150:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800a152:	b393      	cbz	r3, 800a1ba <HAL_UART_IRQHandler+0x92>
        huart->RxISR(huart);
 800a154:	4620      	mov	r0, r4
 800a156:	4798      	blx	r3
      return;
 800a158:	e02f      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a15a:	4d88      	ldr	r5, [pc, #544]	@ (800a37c <HAL_UART_IRQHandler+0x254>)
 800a15c:	400d      	ands	r5, r1
 800a15e:	d12d      	bne.n	800a1bc <HAL_UART_IRQHandler+0x94>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a160:	4e87      	ldr	r6, [pc, #540]	@ (800a380 <HAL_UART_IRQHandler+0x258>)
 800a162:	4230      	tst	r0, r6
 800a164:	d12a      	bne.n	800a1bc <HAL_UART_IRQHandler+0x94>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a166:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 800a168:	2d01      	cmp	r5, #1
 800a16a:	f000 80c0 	beq.w	800a2ee <HAL_UART_IRQHandler+0x1c6>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a16e:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800a172:	d003      	beq.n	800a17c <HAL_UART_IRQHandler+0x54>
 800a174:	f411 0f80 	tst.w	r1, #4194304	@ 0x400000
 800a178:	f040 81a2 	bne.w	800a4c0 <HAL_UART_IRQHandler+0x398>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a17c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a180:	d007      	beq.n	800a192 <HAL_UART_IRQHandler+0x6a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a182:	f010 0f80 	tst.w	r0, #128	@ 0x80
 800a186:	f040 81a2 	bne.w	800a4ce <HAL_UART_IRQHandler+0x3a6>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a18a:	f411 0f00 	tst.w	r1, #8388608	@ 0x800000
 800a18e:	f040 819e 	bne.w	800a4ce <HAL_UART_IRQHandler+0x3a6>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a192:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800a196:	d003      	beq.n	800a1a0 <HAL_UART_IRQHandler+0x78>
 800a198:	f010 0f40 	tst.w	r0, #64	@ 0x40
 800a19c:	f040 819e 	bne.w	800a4dc <HAL_UART_IRQHandler+0x3b4>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a1a0:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800a1a4:	d003      	beq.n	800a1ae <HAL_UART_IRQHandler+0x86>
 800a1a6:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 800a1aa:	f040 819b 	bne.w	800a4e4 <HAL_UART_IRQHandler+0x3bc>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a1ae:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800a1b2:	d002      	beq.n	800a1ba <HAL_UART_IRQHandler+0x92>
 800a1b4:	2800      	cmp	r0, #0
 800a1b6:	f2c0 8199 	blt.w	800a4ec <HAL_UART_IRQHandler+0x3c4>
}
 800a1ba:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a1bc:	f013 0f01 	tst.w	r3, #1
 800a1c0:	d009      	beq.n	800a1d6 <HAL_UART_IRQHandler+0xae>
 800a1c2:	f410 7f80 	tst.w	r0, #256	@ 0x100
 800a1c6:	d006      	beq.n	800a1d6 <HAL_UART_IRQHandler+0xae>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a1c8:	2601      	movs	r6, #1
 800a1ca:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a1cc:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800a1d0:	4332      	orrs	r2, r6
 800a1d2:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1d6:	f013 0f02 	tst.w	r3, #2
 800a1da:	d00b      	beq.n	800a1f4 <HAL_UART_IRQHandler+0xcc>
 800a1dc:	f011 0f01 	tst.w	r1, #1
 800a1e0:	d008      	beq.n	800a1f4 <HAL_UART_IRQHandler+0xcc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a1e2:	6822      	ldr	r2, [r4, #0]
 800a1e4:	2602      	movs	r6, #2
 800a1e6:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a1e8:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800a1ec:	f042 0204 	orr.w	r2, r2, #4
 800a1f0:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a1f4:	f013 0f04 	tst.w	r3, #4
 800a1f8:	d00b      	beq.n	800a212 <HAL_UART_IRQHandler+0xea>
 800a1fa:	f011 0f01 	tst.w	r1, #1
 800a1fe:	d008      	beq.n	800a212 <HAL_UART_IRQHandler+0xea>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a200:	6822      	ldr	r2, [r4, #0]
 800a202:	2604      	movs	r6, #4
 800a204:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a206:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800a20a:	f042 0202 	orr.w	r2, r2, #2
 800a20e:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a212:	f013 0f08 	tst.w	r3, #8
 800a216:	d00b      	beq.n	800a230 <HAL_UART_IRQHandler+0x108>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a218:	f010 0f20 	tst.w	r0, #32
 800a21c:	d100      	bne.n	800a220 <HAL_UART_IRQHandler+0xf8>
 800a21e:	b13d      	cbz	r5, 800a230 <HAL_UART_IRQHandler+0x108>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a220:	6822      	ldr	r2, [r4, #0]
 800a222:	2508      	movs	r5, #8
 800a224:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a226:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800a22a:	432a      	orrs	r2, r5
 800a22c:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a230:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 800a234:	d00c      	beq.n	800a250 <HAL_UART_IRQHandler+0x128>
 800a236:	f010 6f80 	tst.w	r0, #67108864	@ 0x4000000
 800a23a:	d009      	beq.n	800a250 <HAL_UART_IRQHandler+0x128>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a23c:	6822      	ldr	r2, [r4, #0]
 800a23e:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 800a242:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a244:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800a248:	f042 0220 	orr.w	r2, r2, #32
 800a24c:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a250:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 800a254:	2a00      	cmp	r2, #0
 800a256:	d0b0      	beq.n	800a1ba <HAL_UART_IRQHandler+0x92>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a258:	f013 0f20 	tst.w	r3, #32
 800a25c:	d009      	beq.n	800a272 <HAL_UART_IRQHandler+0x14a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a25e:	f010 0f20 	tst.w	r0, #32
 800a262:	d102      	bne.n	800a26a <HAL_UART_IRQHandler+0x142>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a264:	f011 5f80 	tst.w	r1, #268435456	@ 0x10000000
 800a268:	d003      	beq.n	800a272 <HAL_UART_IRQHandler+0x14a>
        if (huart->RxISR != NULL)
 800a26a:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800a26c:	b10b      	cbz	r3, 800a272 <HAL_UART_IRQHandler+0x14a>
          huart->RxISR(huart);
 800a26e:	4620      	mov	r0, r4
 800a270:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 800a272:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a276:	6823      	ldr	r3, [r4, #0]
 800a278:	689b      	ldr	r3, [r3, #8]
 800a27a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800a27e:	d102      	bne.n	800a286 <HAL_UART_IRQHandler+0x15e>
 800a280:	f012 0f28 	tst.w	r2, #40	@ 0x28
 800a284:	d02c      	beq.n	800a2e0 <HAL_UART_IRQHandler+0x1b8>
        UART_EndRxTransfer(huart);
 800a286:	4620      	mov	r0, r4
 800a288:	f7ff ff04 	bl	800a094 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a28c:	6823      	ldr	r3, [r4, #0]
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800a294:	d020      	beq.n	800a2d8 <HAL_UART_IRQHandler+0x1b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a296:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a298:	f102 0308 	add.w	r3, r2, #8
 800a29c:	e853 3f00 	ldrex	r3, [r3]
 800a2a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2a4:	3208      	adds	r2, #8
 800a2a6:	e842 3100 	strex	r1, r3, [r2]
 800a2aa:	2900      	cmp	r1, #0
 800a2ac:	d1f3      	bne.n	800a296 <HAL_UART_IRQHandler+0x16e>
          if (huart->hdmarx != NULL)
 800a2ae:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800a2b2:	b16b      	cbz	r3, 800a2d0 <HAL_UART_IRQHandler+0x1a8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a2b4:	4a33      	ldr	r2, [pc, #204]	@ (800a384 <HAL_UART_IRQHandler+0x25c>)
 800a2b6:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a2b8:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800a2bc:	f7fa f824 	bl	8004308 <HAL_DMA_Abort_IT>
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	f43f af7a 	beq.w	800a1ba <HAL_UART_IRQHandler+0x92>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a2c6:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800a2ca:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800a2cc:	4798      	blx	r3
 800a2ce:	e774      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
            HAL_UART_ErrorCallback(huart);
 800a2d0:	4620      	mov	r0, r4
 800a2d2:	f7ff ff1e 	bl	800a112 <HAL_UART_ErrorCallback>
 800a2d6:	e770      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
          HAL_UART_ErrorCallback(huart);
 800a2d8:	4620      	mov	r0, r4
 800a2da:	f7ff ff1a 	bl	800a112 <HAL_UART_ErrorCallback>
 800a2de:	e76c      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
        HAL_UART_ErrorCallback(huart);
 800a2e0:	4620      	mov	r0, r4
 800a2e2:	f7ff ff16 	bl	800a112 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    return;
 800a2ec:	e765      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a2ee:	f013 0f10 	tst.w	r3, #16
 800a2f2:	f43f af3c 	beq.w	800a16e <HAL_UART_IRQHandler+0x46>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a2f6:	f010 0f10 	tst.w	r0, #16
 800a2fa:	f43f af38 	beq.w	800a16e <HAL_UART_IRQHandler+0x46>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a2fe:	2310      	movs	r3, #16
 800a300:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a302:	6823      	ldr	r3, [r4, #0]
 800a304:	689b      	ldr	r3, [r3, #8]
 800a306:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800a30a:	f000 809f 	beq.w	800a44c <HAL_UART_IRQHandler+0x324>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a30e:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800a312:	6813      	ldr	r3, [r2, #0]
 800a314:	481c      	ldr	r0, [pc, #112]	@ (800a388 <HAL_UART_IRQHandler+0x260>)
 800a316:	491d      	ldr	r1, [pc, #116]	@ (800a38c <HAL_UART_IRQHandler+0x264>)
 800a318:	428b      	cmp	r3, r1
 800a31a:	bf18      	it	ne
 800a31c:	4283      	cmpne	r3, r0
 800a31e:	d037      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a320:	3118      	adds	r1, #24
 800a322:	428b      	cmp	r3, r1
 800a324:	d034      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a326:	3118      	adds	r1, #24
 800a328:	428b      	cmp	r3, r1
 800a32a:	d031      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a32c:	3118      	adds	r1, #24
 800a32e:	428b      	cmp	r3, r1
 800a330:	d02e      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a332:	3118      	adds	r1, #24
 800a334:	428b      	cmp	r3, r1
 800a336:	d02b      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a338:	3118      	adds	r1, #24
 800a33a:	428b      	cmp	r3, r1
 800a33c:	d028      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a33e:	3118      	adds	r1, #24
 800a340:	428b      	cmp	r3, r1
 800a342:	d025      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a344:	f501 7156 	add.w	r1, r1, #856	@ 0x358
 800a348:	428b      	cmp	r3, r1
 800a34a:	d021      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a34c:	3118      	adds	r1, #24
 800a34e:	428b      	cmp	r3, r1
 800a350:	d01e      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a352:	3118      	adds	r1, #24
 800a354:	428b      	cmp	r3, r1
 800a356:	d01b      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a358:	3118      	adds	r1, #24
 800a35a:	428b      	cmp	r3, r1
 800a35c:	d018      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a35e:	3118      	adds	r1, #24
 800a360:	428b      	cmp	r3, r1
 800a362:	d015      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a364:	3118      	adds	r1, #24
 800a366:	428b      	cmp	r3, r1
 800a368:	d012      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a36a:	3118      	adds	r1, #24
 800a36c:	428b      	cmp	r3, r1
 800a36e:	d00f      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a370:	3118      	adds	r1, #24
 800a372:	428b      	cmp	r3, r1
 800a374:	d00c      	beq.n	800a390 <HAL_UART_IRQHandler+0x268>
 800a376:	685b      	ldr	r3, [r3, #4]
 800a378:	b29b      	uxth	r3, r3
 800a37a:	e00b      	b.n	800a394 <HAL_UART_IRQHandler+0x26c>
 800a37c:	10000001 	.word	0x10000001
 800a380:	04000120 	.word	0x04000120
 800a384:	0800a115 	.word	0x0800a115
 800a388:	40020010 	.word	0x40020010
 800a38c:	40020028 	.word	0x40020028
 800a390:	685b      	ldr	r3, [r3, #4]
 800a392:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 800a394:	2b00      	cmp	r3, #0
 800a396:	d049      	beq.n	800a42c <HAL_UART_IRQHandler+0x304>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a398:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800a39c:	4299      	cmp	r1, r3
 800a39e:	d945      	bls.n	800a42c <HAL_UART_IRQHandler+0x304>
        huart->RxXferCount = nb_remaining_rx_data;
 800a3a0:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a3a4:	69d3      	ldr	r3, [r2, #28]
 800a3a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3aa:	d032      	beq.n	800a412 <HAL_UART_IRQHandler+0x2ea>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a3ac:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ae:	e852 3f00 	ldrex	r3, [r2]
 800a3b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3b6:	e842 3100 	strex	r1, r3, [r2]
 800a3ba:	2900      	cmp	r1, #0
 800a3bc:	d1f6      	bne.n	800a3ac <HAL_UART_IRQHandler+0x284>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3be:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c0:	f102 0308 	add.w	r3, r2, #8
 800a3c4:	e853 3f00 	ldrex	r3, [r3]
 800a3c8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3cc:	3208      	adds	r2, #8
 800a3ce:	e842 3100 	strex	r1, r3, [r2]
 800a3d2:	2900      	cmp	r1, #0
 800a3d4:	d1f3      	bne.n	800a3be <HAL_UART_IRQHandler+0x296>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a3d6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3d8:	f102 0308 	add.w	r3, r2, #8
 800a3dc:	e853 3f00 	ldrex	r3, [r3]
 800a3e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e4:	3208      	adds	r2, #8
 800a3e6:	e842 3100 	strex	r1, r3, [r2]
 800a3ea:	2900      	cmp	r1, #0
 800a3ec:	d1f3      	bne.n	800a3d6 <HAL_UART_IRQHandler+0x2ae>
          huart->RxState = HAL_UART_STATE_READY;
 800a3ee:	2320      	movs	r3, #32
 800a3f0:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3f8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3fa:	e852 3f00 	ldrex	r3, [r2]
 800a3fe:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a402:	e842 3100 	strex	r1, r3, [r2]
 800a406:	2900      	cmp	r1, #0
 800a408:	d1f6      	bne.n	800a3f8 <HAL_UART_IRQHandler+0x2d0>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a40a:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800a40e:	f7f9 fddb 	bl	8003fc8 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a412:	2302      	movs	r3, #2
 800a414:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a416:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800a41a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800a41e:	b29b      	uxth	r3, r3
 800a420:	1ac9      	subs	r1, r1, r3
 800a422:	b289      	uxth	r1, r1
 800a424:	4620      	mov	r0, r4
 800a426:	f7ff fe7d 	bl	800a124 <HAL_UARTEx_RxEventCallback>
 800a42a:	e6c6      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800a42c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800a430:	4299      	cmp	r1, r3
 800a432:	f47f aec2 	bne.w	800a1ba <HAL_UART_IRQHandler+0x92>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800a436:	69d3      	ldr	r3, [r2, #28]
 800a438:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a43c:	f47f aebd 	bne.w	800a1ba <HAL_UART_IRQHandler+0x92>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a440:	2302      	movs	r3, #2
 800a442:	6723      	str	r3, [r4, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a444:	4620      	mov	r0, r4
 800a446:	f7ff fe6d 	bl	800a124 <HAL_UARTEx_RxEventCallback>
      return;
 800a44a:	e6b6      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a44c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800a450:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800a454:	b29b      	uxth	r3, r3
 800a456:	1ac9      	subs	r1, r1, r3
 800a458:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800a45a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800a45e:	b29b      	uxth	r3, r3
 800a460:	2b00      	cmp	r3, #0
 800a462:	f43f aeaa 	beq.w	800a1ba <HAL_UART_IRQHandler+0x92>
          && (nb_rx_data > 0U))
 800a466:	2900      	cmp	r1, #0
 800a468:	f43f aea7 	beq.w	800a1ba <HAL_UART_IRQHandler+0x92>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a46c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a46e:	e852 3f00 	ldrex	r3, [r2]
 800a472:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a476:	e842 3000 	strex	r0, r3, [r2]
 800a47a:	2800      	cmp	r0, #0
 800a47c:	d1f6      	bne.n	800a46c <HAL_UART_IRQHandler+0x344>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a47e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a480:	f102 0308 	add.w	r3, r2, #8
 800a484:	e853 0f00 	ldrex	r0, [r3]
 800a488:	4b1a      	ldr	r3, [pc, #104]	@ (800a4f4 <HAL_UART_IRQHandler+0x3cc>)
 800a48a:	4003      	ands	r3, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a48c:	3208      	adds	r2, #8
 800a48e:	e842 3000 	strex	r0, r3, [r2]
 800a492:	2800      	cmp	r0, #0
 800a494:	d1f3      	bne.n	800a47e <HAL_UART_IRQHandler+0x356>
        huart->RxState = HAL_UART_STATE_READY;
 800a496:	2320      	movs	r3, #32
 800a498:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a49c:	2300      	movs	r3, #0
 800a49e:	66e3      	str	r3, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 800a4a0:	6763      	str	r3, [r4, #116]	@ 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4a2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4a4:	e852 3f00 	ldrex	r3, [r2]
 800a4a8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ac:	e842 3000 	strex	r0, r3, [r2]
 800a4b0:	2800      	cmp	r0, #0
 800a4b2:	d1f6      	bne.n	800a4a2 <HAL_UART_IRQHandler+0x37a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a4b4:	2302      	movs	r3, #2
 800a4b6:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a4b8:	4620      	mov	r0, r4
 800a4ba:	f7ff fe33 	bl	800a124 <HAL_UARTEx_RxEventCallback>
      return;
 800a4be:	e67c      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a4c0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a4c4:	6213      	str	r3, [r2, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800a4c6:	4620      	mov	r0, r4
 800a4c8:	f001 f989 	bl	800b7de <HAL_UARTEx_WakeupCallback>
    return;
 800a4cc:	e675      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
    if (huart->TxISR != NULL)
 800a4ce:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	f43f ae72 	beq.w	800a1ba <HAL_UART_IRQHandler+0x92>
      huart->TxISR(huart);
 800a4d6:	4620      	mov	r0, r4
 800a4d8:	4798      	blx	r3
    return;
 800a4da:	e66e      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
    UART_EndTransmit_IT(huart);
 800a4dc:	4620      	mov	r0, r4
 800a4de:	f7ff fe06 	bl	800a0ee <UART_EndTransmit_IT>
    return;
 800a4e2:	e66a      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a4e4:	4620      	mov	r0, r4
 800a4e6:	f001 f97c 	bl	800b7e2 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 800a4ea:	e666      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a4ec:	4620      	mov	r0, r4
 800a4ee:	f001 f977 	bl	800b7e0 <HAL_UARTEx_RxFifoFullCallback>
    return;
 800a4f2:	e662      	b.n	800a1ba <HAL_UART_IRQHandler+0x92>
 800a4f4:	effffffe 	.word	0xeffffffe

0800a4f8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a4f8:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 800a4fa:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a4fe:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 800a502:	2a22      	cmp	r2, #34	@ 0x22
 800a504:	d005      	beq.n	800a512 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a506:	6802      	ldr	r2, [r0, #0]
 800a508:	6993      	ldr	r3, [r2, #24]
 800a50a:	f043 0308 	orr.w	r3, r3, #8
 800a50e:	6193      	str	r3, [r2, #24]
  }
}
 800a510:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a512:	6802      	ldr	r2, [r0, #0]
 800a514:	6a51      	ldr	r1, [r2, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a516:	b2db      	uxtb	r3, r3
 800a518:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 800a51a:	400b      	ands	r3, r1
 800a51c:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 800a51e:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800a520:	3301      	adds	r3, #1
 800a522:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 800a524:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800a528:	b29b      	uxth	r3, r3
 800a52a:	3b01      	subs	r3, #1
 800a52c:	b29b      	uxth	r3, r3
 800a52e:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 800a532:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800a536:	b29b      	uxth	r3, r3
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d1e9      	bne.n	800a510 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a53c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a53e:	e852 3f00 	ldrex	r3, [r2]
 800a542:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a546:	e842 3100 	strex	r1, r3, [r2]
 800a54a:	2900      	cmp	r1, #0
 800a54c:	d1f6      	bne.n	800a53c <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a54e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a550:	f102 0308 	add.w	r3, r2, #8
 800a554:	e853 3f00 	ldrex	r3, [r3]
 800a558:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a55c:	3208      	adds	r2, #8
 800a55e:	e842 3100 	strex	r1, r3, [r2]
 800a562:	2900      	cmp	r1, #0
 800a564:	d1f3      	bne.n	800a54e <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 800a566:	2320      	movs	r3, #32
 800a568:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;
 800a56c:	2300      	movs	r3, #0
 800a56e:	6743      	str	r3, [r0, #116]	@ 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a570:	6703      	str	r3, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a572:	6803      	ldr	r3, [r0, #0]
 800a574:	4a16      	ldr	r2, [pc, #88]	@ (800a5d0 <UART_RxISR_8BIT+0xd8>)
 800a576:	4293      	cmp	r3, r2
 800a578:	d00c      	beq.n	800a594 <UART_RxISR_8BIT+0x9c>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a57a:	685b      	ldr	r3, [r3, #4]
 800a57c:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800a580:	d008      	beq.n	800a594 <UART_RxISR_8BIT+0x9c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a582:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a584:	e852 3f00 	ldrex	r3, [r2]
 800a588:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a58c:	e842 3100 	strex	r1, r3, [r2]
 800a590:	2900      	cmp	r1, #0
 800a592:	d1f6      	bne.n	800a582 <UART_RxISR_8BIT+0x8a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a594:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800a596:	2b01      	cmp	r3, #1
 800a598:	d116      	bne.n	800a5c8 <UART_RxISR_8BIT+0xd0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a59a:	2300      	movs	r3, #0
 800a59c:	66c3      	str	r3, [r0, #108]	@ 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a59e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5a0:	e852 3f00 	ldrex	r3, [r2]
 800a5a4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5a8:	e842 3100 	strex	r1, r3, [r2]
 800a5ac:	2900      	cmp	r1, #0
 800a5ae:	d1f6      	bne.n	800a59e <UART_RxISR_8BIT+0xa6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a5b0:	6803      	ldr	r3, [r0, #0]
 800a5b2:	69da      	ldr	r2, [r3, #28]
 800a5b4:	f012 0f10 	tst.w	r2, #16
 800a5b8:	d001      	beq.n	800a5be <UART_RxISR_8BIT+0xc6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a5ba:	2210      	movs	r2, #16
 800a5bc:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a5be:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 800a5c2:	f7ff fdaf 	bl	800a124 <HAL_UARTEx_RxEventCallback>
 800a5c6:	e7a3      	b.n	800a510 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 800a5c8:	f7f7 fedc 	bl	8002384 <HAL_UART_RxCpltCallback>
 800a5cc:	e7a0      	b.n	800a510 <UART_RxISR_8BIT+0x18>
 800a5ce:	bf00      	nop
 800a5d0:	58000c00 	.word	0x58000c00

0800a5d4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a5d4:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a5d6:	f8b0 2060 	ldrh.w	r2, [r0, #96]	@ 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a5da:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 800a5de:	2b22      	cmp	r3, #34	@ 0x22
 800a5e0:	d005      	beq.n	800a5ee <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a5e2:	6802      	ldr	r2, [r0, #0]
 800a5e4:	6993      	ldr	r3, [r2, #24]
 800a5e6:	f043 0308 	orr.w	r3, r3, #8
 800a5ea:	6193      	str	r3, [r2, #24]
  }
}
 800a5ec:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a5ee:	6803      	ldr	r3, [r0, #0]
 800a5f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a5f2:	6d81      	ldr	r1, [r0, #88]	@ 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 800a5f4:	4013      	ands	r3, r2
 800a5f6:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 800a5f8:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800a5fa:	3302      	adds	r3, #2
 800a5fc:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 800a5fe:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800a602:	b29b      	uxth	r3, r3
 800a604:	3b01      	subs	r3, #1
 800a606:	b29b      	uxth	r3, r3
 800a608:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    if (huart->RxXferCount == 0U)
 800a60c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 800a610:	b29b      	uxth	r3, r3
 800a612:	2b00      	cmp	r3, #0
 800a614:	d1ea      	bne.n	800a5ec <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a616:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a618:	e852 3f00 	ldrex	r3, [r2]
 800a61c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a620:	e842 3100 	strex	r1, r3, [r2]
 800a624:	2900      	cmp	r1, #0
 800a626:	d1f6      	bne.n	800a616 <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a628:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a62a:	f102 0308 	add.w	r3, r2, #8
 800a62e:	e853 3f00 	ldrex	r3, [r3]
 800a632:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a636:	3208      	adds	r2, #8
 800a638:	e842 3100 	strex	r1, r3, [r2]
 800a63c:	2900      	cmp	r1, #0
 800a63e:	d1f3      	bne.n	800a628 <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 800a640:	2320      	movs	r3, #32
 800a642:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;
 800a646:	2300      	movs	r3, #0
 800a648:	6743      	str	r3, [r0, #116]	@ 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a64a:	6703      	str	r3, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a64c:	6803      	ldr	r3, [r0, #0]
 800a64e:	4a16      	ldr	r2, [pc, #88]	@ (800a6a8 <UART_RxISR_16BIT+0xd4>)
 800a650:	4293      	cmp	r3, r2
 800a652:	d00c      	beq.n	800a66e <UART_RxISR_16BIT+0x9a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a654:	685b      	ldr	r3, [r3, #4]
 800a656:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800a65a:	d008      	beq.n	800a66e <UART_RxISR_16BIT+0x9a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a65c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a65e:	e852 3f00 	ldrex	r3, [r2]
 800a662:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a666:	e842 3100 	strex	r1, r3, [r2]
 800a66a:	2900      	cmp	r1, #0
 800a66c:	d1f6      	bne.n	800a65c <UART_RxISR_16BIT+0x88>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a66e:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800a670:	2b01      	cmp	r3, #1
 800a672:	d116      	bne.n	800a6a2 <UART_RxISR_16BIT+0xce>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a674:	2300      	movs	r3, #0
 800a676:	66c3      	str	r3, [r0, #108]	@ 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a678:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a67a:	e852 3f00 	ldrex	r3, [r2]
 800a67e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a682:	e842 3100 	strex	r1, r3, [r2]
 800a686:	2900      	cmp	r1, #0
 800a688:	d1f6      	bne.n	800a678 <UART_RxISR_16BIT+0xa4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a68a:	6803      	ldr	r3, [r0, #0]
 800a68c:	69da      	ldr	r2, [r3, #28]
 800a68e:	f012 0f10 	tst.w	r2, #16
 800a692:	d001      	beq.n	800a698 <UART_RxISR_16BIT+0xc4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a694:	2210      	movs	r2, #16
 800a696:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a698:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 800a69c:	f7ff fd42 	bl	800a124 <HAL_UARTEx_RxEventCallback>
 800a6a0:	e7a4      	b.n	800a5ec <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 800a6a2:	f7f7 fe6f 	bl	8002384 <HAL_UART_RxCpltCallback>
 800a6a6:	e7a1      	b.n	800a5ec <UART_RxISR_16BIT+0x18>
 800a6a8:	58000c00 	.word	0x58000c00

0800a6ac <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a6ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t  uhMask = huart->Mask;
 800a6b0:	f8b0 5060 	ldrh.w	r5, [r0, #96]	@ 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a6b4:	6803      	ldr	r3, [r0, #0]
 800a6b6:	f8d3 901c 	ldr.w	r9, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a6ba:	f8d3 8000 	ldr.w	r8, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a6be:	689f      	ldr	r7, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a6c0:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 800a6c4:	2a22      	cmp	r2, #34	@ 0x22
 800a6c6:	d005      	beq.n	800a6d4 <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a6c8:	699a      	ldr	r2, [r3, #24]
 800a6ca:	f042 0208 	orr.w	r2, r2, #8
 800a6ce:	619a      	str	r2, [r3, #24]
  }
}
 800a6d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6d4:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 800a6d6:	f8b0 6068 	ldrh.w	r6, [r0, #104]	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a6da:	e008      	b.n	800a6ee <UART_RxISR_8BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a6dc:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d14d      	bne.n	800a780 <UART_RxISR_8BIT_FIFOEN+0xd4>
      if (huart->RxXferCount == 0U)
 800a6e4:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800a6e8:	b29b      	uxth	r3, r3
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d04f      	beq.n	800a78e <UART_RxISR_8BIT_FIFOEN+0xe2>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a6ee:	2e00      	cmp	r6, #0
 800a6f0:	f000 8093 	beq.w	800a81a <UART_RxISR_8BIT_FIFOEN+0x16e>
 800a6f4:	f019 0f20 	tst.w	r9, #32
 800a6f8:	f000 808f 	beq.w	800a81a <UART_RxISR_8BIT_FIFOEN+0x16e>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a6fc:	6823      	ldr	r3, [r4, #0]
 800a6fe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a700:	b2eb      	uxtb	r3, r5
 800a702:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800a704:	400b      	ands	r3, r1
 800a706:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 800a708:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a70a:	3301      	adds	r3, #1
 800a70c:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 800a70e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800a712:	b29b      	uxth	r3, r3
 800a714:	3b01      	subs	r3, #1
 800a716:	b29b      	uxth	r3, r3
 800a718:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a71c:	6823      	ldr	r3, [r4, #0]
 800a71e:	f8d3 901c 	ldr.w	r9, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a722:	f019 0f07 	tst.w	r9, #7
 800a726:	d0dd      	beq.n	800a6e4 <UART_RxISR_8BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a728:	f019 0f01 	tst.w	r9, #1
 800a72c:	d009      	beq.n	800a742 <UART_RxISR_8BIT_FIFOEN+0x96>
 800a72e:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800a732:	d006      	beq.n	800a742 <UART_RxISR_8BIT_FIFOEN+0x96>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a734:	2201      	movs	r2, #1
 800a736:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a738:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800a73c:	4313      	orrs	r3, r2
 800a73e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a742:	f019 0f02 	tst.w	r9, #2
 800a746:	d00b      	beq.n	800a760 <UART_RxISR_8BIT_FIFOEN+0xb4>
 800a748:	f017 0f01 	tst.w	r7, #1
 800a74c:	d008      	beq.n	800a760 <UART_RxISR_8BIT_FIFOEN+0xb4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a74e:	6823      	ldr	r3, [r4, #0]
 800a750:	2202      	movs	r2, #2
 800a752:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a754:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800a758:	f043 0304 	orr.w	r3, r3, #4
 800a75c:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a760:	f019 0f04 	tst.w	r9, #4
 800a764:	d0ba      	beq.n	800a6dc <UART_RxISR_8BIT_FIFOEN+0x30>
 800a766:	f017 0f01 	tst.w	r7, #1
 800a76a:	d0b7      	beq.n	800a6dc <UART_RxISR_8BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a76c:	6823      	ldr	r3, [r4, #0]
 800a76e:	2204      	movs	r2, #4
 800a770:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a772:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800a776:	f043 0302 	orr.w	r3, r3, #2
 800a77a:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 800a77e:	e7ad      	b.n	800a6dc <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 800a780:	4620      	mov	r0, r4
 800a782:	f7ff fcc6 	bl	800a112 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a786:	2300      	movs	r3, #0
 800a788:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 800a78c:	e7aa      	b.n	800a6e4 <UART_RxISR_8BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a78e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a790:	e852 3f00 	ldrex	r3, [r2]
 800a794:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a798:	e842 3100 	strex	r1, r3, [r2]
 800a79c:	2900      	cmp	r1, #0
 800a79e:	d1f6      	bne.n	800a78e <UART_RxISR_8BIT_FIFOEN+0xe2>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a7a0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7a2:	f102 0308 	add.w	r3, r2, #8
 800a7a6:	e853 1f00 	ldrex	r1, [r3]
 800a7aa:	4b2f      	ldr	r3, [pc, #188]	@ (800a868 <UART_RxISR_8BIT_FIFOEN+0x1bc>)
 800a7ac:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7ae:	3208      	adds	r2, #8
 800a7b0:	e842 3100 	strex	r1, r3, [r2]
 800a7b4:	2900      	cmp	r1, #0
 800a7b6:	d1f3      	bne.n	800a7a0 <UART_RxISR_8BIT_FIFOEN+0xf4>
        huart->RxState = HAL_UART_STATE_READY;
 800a7b8:	2320      	movs	r3, #32
 800a7ba:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	6763      	str	r3, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a7c2:	6723      	str	r3, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a7c4:	6823      	ldr	r3, [r4, #0]
 800a7c6:	4a29      	ldr	r2, [pc, #164]	@ (800a86c <UART_RxISR_8BIT_FIFOEN+0x1c0>)
 800a7c8:	4293      	cmp	r3, r2
 800a7ca:	d00c      	beq.n	800a7e6 <UART_RxISR_8BIT_FIFOEN+0x13a>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a7cc:	685b      	ldr	r3, [r3, #4]
 800a7ce:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800a7d2:	d008      	beq.n	800a7e6 <UART_RxISR_8BIT_FIFOEN+0x13a>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a7d4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7d6:	e852 3f00 	ldrex	r3, [r2]
 800a7da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7de:	e842 3100 	strex	r1, r3, [r2]
 800a7e2:	2900      	cmp	r1, #0
 800a7e4:	d1f6      	bne.n	800a7d4 <UART_RxISR_8BIT_FIFOEN+0x128>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7e6:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800a7e8:	2b01      	cmp	r3, #1
 800a7ea:	d139      	bne.n	800a860 <UART_RxISR_8BIT_FIFOEN+0x1b4>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7f0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7f2:	e852 3f00 	ldrex	r3, [r2]
 800a7f6:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7fa:	e842 3100 	strex	r1, r3, [r2]
 800a7fe:	2900      	cmp	r1, #0
 800a800:	d1f6      	bne.n	800a7f0 <UART_RxISR_8BIT_FIFOEN+0x144>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a802:	6823      	ldr	r3, [r4, #0]
 800a804:	69da      	ldr	r2, [r3, #28]
 800a806:	f012 0f10 	tst.w	r2, #16
 800a80a:	d001      	beq.n	800a810 <UART_RxISR_8BIT_FIFOEN+0x164>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a80c:	2210      	movs	r2, #16
 800a80e:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a810:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800a814:	4620      	mov	r0, r4
 800a816:	f7ff fc85 	bl	800a124 <HAL_UARTEx_RxEventCallback>
    rxdatacount = huart->RxXferCount;
 800a81a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800a81e:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a820:	2b00      	cmp	r3, #0
 800a822:	f43f af55 	beq.w	800a6d0 <UART_RxISR_8BIT_FIFOEN+0x24>
 800a826:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 800a82a:	429a      	cmp	r2, r3
 800a82c:	f67f af50 	bls.w	800a6d0 <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a830:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a832:	f102 0308 	add.w	r3, r2, #8
 800a836:	e853 3f00 	ldrex	r3, [r3]
 800a83a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a83e:	3208      	adds	r2, #8
 800a840:	e842 3100 	strex	r1, r3, [r2]
 800a844:	2900      	cmp	r1, #0
 800a846:	d1f3      	bne.n	800a830 <UART_RxISR_8BIT_FIFOEN+0x184>
      huart->RxISR = UART_RxISR_8BIT;
 800a848:	4b09      	ldr	r3, [pc, #36]	@ (800a870 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 800a84a:	6763      	str	r3, [r4, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a84c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a84e:	e852 3f00 	ldrex	r3, [r2]
 800a852:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a856:	e842 3100 	strex	r1, r3, [r2]
 800a85a:	2900      	cmp	r1, #0
 800a85c:	d1f6      	bne.n	800a84c <UART_RxISR_8BIT_FIFOEN+0x1a0>
 800a85e:	e737      	b.n	800a6d0 <UART_RxISR_8BIT_FIFOEN+0x24>
          HAL_UART_RxCpltCallback(huart);
 800a860:	4620      	mov	r0, r4
 800a862:	f7f7 fd8f 	bl	8002384 <HAL_UART_RxCpltCallback>
 800a866:	e7d8      	b.n	800a81a <UART_RxISR_8BIT_FIFOEN+0x16e>
 800a868:	effffffe 	.word	0xeffffffe
 800a86c:	58000c00 	.word	0x58000c00
 800a870:	0800a4f9 	.word	0x0800a4f9

0800a874 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a878:	f8b0 5060 	ldrh.w	r5, [r0, #96]	@ 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a87c:	6803      	ldr	r3, [r0, #0]
 800a87e:	f8d3 901c 	ldr.w	r9, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a882:	f8d3 8000 	ldr.w	r8, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a886:	689f      	ldr	r7, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a888:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
 800a88c:	2a22      	cmp	r2, #34	@ 0x22
 800a88e:	d005      	beq.n	800a89c <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a890:	699a      	ldr	r2, [r3, #24]
 800a892:	f042 0208 	orr.w	r2, r2, #8
 800a896:	619a      	str	r2, [r3, #24]
  }
}
 800a898:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a89c:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 800a89e:	f8b0 6068 	ldrh.w	r6, [r0, #104]	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a8a2:	e008      	b.n	800a8b6 <UART_RxISR_16BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a8a4:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d14c      	bne.n	800a946 <UART_RxISR_16BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 800a8ac:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800a8b0:	b29b      	uxth	r3, r3
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d04e      	beq.n	800a954 <UART_RxISR_16BIT_FIFOEN+0xe0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a8b6:	2e00      	cmp	r6, #0
 800a8b8:	f000 8092 	beq.w	800a9e0 <UART_RxISR_16BIT_FIFOEN+0x16c>
 800a8bc:	f019 0f20 	tst.w	r9, #32
 800a8c0:	f000 808e 	beq.w	800a9e0 <UART_RxISR_16BIT_FIFOEN+0x16c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a8c4:	6823      	ldr	r3, [r4, #0]
 800a8c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a8c8:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 800a8ca:	402b      	ands	r3, r5
 800a8cc:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 800a8ce:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a8d0:	3302      	adds	r3, #2
 800a8d2:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 800a8d4:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800a8d8:	b29b      	uxth	r3, r3
 800a8da:	3b01      	subs	r3, #1
 800a8dc:	b29b      	uxth	r3, r3
 800a8de:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a8e2:	6823      	ldr	r3, [r4, #0]
 800a8e4:	f8d3 901c 	ldr.w	r9, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a8e8:	f019 0f07 	tst.w	r9, #7
 800a8ec:	d0de      	beq.n	800a8ac <UART_RxISR_16BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a8ee:	f019 0f01 	tst.w	r9, #1
 800a8f2:	d009      	beq.n	800a908 <UART_RxISR_16BIT_FIFOEN+0x94>
 800a8f4:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800a8f8:	d006      	beq.n	800a908 <UART_RxISR_16BIT_FIFOEN+0x94>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a8fa:	2201      	movs	r2, #1
 800a8fc:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a8fe:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800a902:	4313      	orrs	r3, r2
 800a904:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a908:	f019 0f02 	tst.w	r9, #2
 800a90c:	d00b      	beq.n	800a926 <UART_RxISR_16BIT_FIFOEN+0xb2>
 800a90e:	f017 0f01 	tst.w	r7, #1
 800a912:	d008      	beq.n	800a926 <UART_RxISR_16BIT_FIFOEN+0xb2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a914:	6823      	ldr	r3, [r4, #0]
 800a916:	2202      	movs	r2, #2
 800a918:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a91a:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800a91e:	f043 0304 	orr.w	r3, r3, #4
 800a922:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a926:	f019 0f04 	tst.w	r9, #4
 800a92a:	d0bb      	beq.n	800a8a4 <UART_RxISR_16BIT_FIFOEN+0x30>
 800a92c:	f017 0f01 	tst.w	r7, #1
 800a930:	d0b8      	beq.n	800a8a4 <UART_RxISR_16BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a932:	6823      	ldr	r3, [r4, #0]
 800a934:	2204      	movs	r2, #4
 800a936:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a938:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 800a93c:	f043 0302 	orr.w	r3, r3, #2
 800a940:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 800a944:	e7ae      	b.n	800a8a4 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 800a946:	4620      	mov	r0, r4
 800a948:	f7ff fbe3 	bl	800a112 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a94c:	2300      	movs	r3, #0
 800a94e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 800a952:	e7ab      	b.n	800a8ac <UART_RxISR_16BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a954:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a956:	e852 3f00 	ldrex	r3, [r2]
 800a95a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a95e:	e842 3100 	strex	r1, r3, [r2]
 800a962:	2900      	cmp	r1, #0
 800a964:	d1f6      	bne.n	800a954 <UART_RxISR_16BIT_FIFOEN+0xe0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a966:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a968:	f102 0308 	add.w	r3, r2, #8
 800a96c:	e853 1f00 	ldrex	r1, [r3]
 800a970:	4b2f      	ldr	r3, [pc, #188]	@ (800aa30 <UART_RxISR_16BIT_FIFOEN+0x1bc>)
 800a972:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a974:	3208      	adds	r2, #8
 800a976:	e842 3100 	strex	r1, r3, [r2]
 800a97a:	2900      	cmp	r1, #0
 800a97c:	d1f3      	bne.n	800a966 <UART_RxISR_16BIT_FIFOEN+0xf2>
        huart->RxState = HAL_UART_STATE_READY;
 800a97e:	2320      	movs	r3, #32
 800a980:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 800a984:	2300      	movs	r3, #0
 800a986:	6763      	str	r3, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a988:	6723      	str	r3, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a98a:	6823      	ldr	r3, [r4, #0]
 800a98c:	4a29      	ldr	r2, [pc, #164]	@ (800aa34 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d00c      	beq.n	800a9ac <UART_RxISR_16BIT_FIFOEN+0x138>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a992:	685b      	ldr	r3, [r3, #4]
 800a994:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800a998:	d008      	beq.n	800a9ac <UART_RxISR_16BIT_FIFOEN+0x138>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a99a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a99c:	e852 3f00 	ldrex	r3, [r2]
 800a9a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a4:	e842 3100 	strex	r1, r3, [r2]
 800a9a8:	2900      	cmp	r1, #0
 800a9aa:	d1f6      	bne.n	800a99a <UART_RxISR_16BIT_FIFOEN+0x126>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9ac:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800a9ae:	2b01      	cmp	r3, #1
 800a9b0:	d139      	bne.n	800aa26 <UART_RxISR_16BIT_FIFOEN+0x1b2>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	66e3      	str	r3, [r4, #108]	@ 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9b6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9b8:	e852 3f00 	ldrex	r3, [r2]
 800a9bc:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9c0:	e842 3100 	strex	r1, r3, [r2]
 800a9c4:	2900      	cmp	r1, #0
 800a9c6:	d1f6      	bne.n	800a9b6 <UART_RxISR_16BIT_FIFOEN+0x142>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a9c8:	6823      	ldr	r3, [r4, #0]
 800a9ca:	69da      	ldr	r2, [r3, #28]
 800a9cc:	f012 0f10 	tst.w	r2, #16
 800a9d0:	d001      	beq.n	800a9d6 <UART_RxISR_16BIT_FIFOEN+0x162>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a9d2:	2210      	movs	r2, #16
 800a9d4:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a9d6:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 800a9da:	4620      	mov	r0, r4
 800a9dc:	f7ff fba2 	bl	800a124 <HAL_UARTEx_RxEventCallback>
    rxdatacount = huart->RxXferCount;
 800a9e0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800a9e4:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	f43f af56 	beq.w	800a898 <UART_RxISR_16BIT_FIFOEN+0x24>
 800a9ec:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 800a9f0:	429a      	cmp	r2, r3
 800a9f2:	f67f af51 	bls.w	800a898 <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a9f6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9f8:	f102 0308 	add.w	r3, r2, #8
 800a9fc:	e853 3f00 	ldrex	r3, [r3]
 800aa00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa04:	3208      	adds	r2, #8
 800aa06:	e842 3100 	strex	r1, r3, [r2]
 800aa0a:	2900      	cmp	r1, #0
 800aa0c:	d1f3      	bne.n	800a9f6 <UART_RxISR_16BIT_FIFOEN+0x182>
      huart->RxISR = UART_RxISR_16BIT;
 800aa0e:	4b0a      	ldr	r3, [pc, #40]	@ (800aa38 <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 800aa10:	6763      	str	r3, [r4, #116]	@ 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800aa12:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa14:	e852 3f00 	ldrex	r3, [r2]
 800aa18:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa1c:	e842 3100 	strex	r1, r3, [r2]
 800aa20:	2900      	cmp	r1, #0
 800aa22:	d1f6      	bne.n	800aa12 <UART_RxISR_16BIT_FIFOEN+0x19e>
 800aa24:	e738      	b.n	800a898 <UART_RxISR_16BIT_FIFOEN+0x24>
          HAL_UART_RxCpltCallback(huart);
 800aa26:	4620      	mov	r0, r4
 800aa28:	f7f7 fcac 	bl	8002384 <HAL_UART_RxCpltCallback>
 800aa2c:	e7d8      	b.n	800a9e0 <UART_RxISR_16BIT_FIFOEN+0x16c>
 800aa2e:	bf00      	nop
 800aa30:	effffffe 	.word	0xeffffffe
 800aa34:	58000c00 	.word	0x58000c00
 800aa38:	0800a5d5 	.word	0x0800a5d5

0800aa3c <UART_SetConfig>:
{
 800aa3c:	b570      	push	{r4, r5, r6, lr}
 800aa3e:	b086      	sub	sp, #24
 800aa40:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800aa42:	6883      	ldr	r3, [r0, #8]
 800aa44:	6902      	ldr	r2, [r0, #16]
 800aa46:	4313      	orrs	r3, r2
 800aa48:	6942      	ldr	r2, [r0, #20]
 800aa4a:	4313      	orrs	r3, r2
 800aa4c:	69c2      	ldr	r2, [r0, #28]
 800aa4e:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800aa50:	6801      	ldr	r1, [r0, #0]
 800aa52:	6808      	ldr	r0, [r1, #0]
 800aa54:	4a90      	ldr	r2, [pc, #576]	@ (800ac98 <UART_SetConfig+0x25c>)
 800aa56:	4002      	ands	r2, r0
 800aa58:	431a      	orrs	r2, r3
 800aa5a:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aa5c:	6822      	ldr	r2, [r4, #0]
 800aa5e:	6853      	ldr	r3, [r2, #4]
 800aa60:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800aa64:	68e1      	ldr	r1, [r4, #12]
 800aa66:	430b      	orrs	r3, r1
 800aa68:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800aa6a:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800aa6c:	6822      	ldr	r2, [r4, #0]
 800aa6e:	4b8b      	ldr	r3, [pc, #556]	@ (800ac9c <UART_SetConfig+0x260>)
 800aa70:	429a      	cmp	r2, r3
 800aa72:	d001      	beq.n	800aa78 <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 800aa74:	6a23      	ldr	r3, [r4, #32]
 800aa76:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aa78:	6890      	ldr	r0, [r2, #8]
 800aa7a:	4b89      	ldr	r3, [pc, #548]	@ (800aca0 <UART_SetConfig+0x264>)
 800aa7c:	4003      	ands	r3, r0
 800aa7e:	430b      	orrs	r3, r1
 800aa80:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aa82:	6822      	ldr	r2, [r4, #0]
 800aa84:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800aa86:	f023 030f 	bic.w	r3, r3, #15
 800aa8a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800aa8c:	430b      	orrs	r3, r1
 800aa8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aa90:	6823      	ldr	r3, [r4, #0]
 800aa92:	4a84      	ldr	r2, [pc, #528]	@ (800aca4 <UART_SetConfig+0x268>)
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d029      	beq.n	800aaec <UART_SetConfig+0xb0>
 800aa98:	4a83      	ldr	r2, [pc, #524]	@ (800aca8 <UART_SetConfig+0x26c>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	f000 8094 	beq.w	800abc8 <UART_SetConfig+0x18c>
 800aaa0:	4a82      	ldr	r2, [pc, #520]	@ (800acac <UART_SetConfig+0x270>)
 800aaa2:	4293      	cmp	r3, r2
 800aaa4:	f000 80aa 	beq.w	800abfc <UART_SetConfig+0x1c0>
 800aaa8:	4a81      	ldr	r2, [pc, #516]	@ (800acb0 <UART_SetConfig+0x274>)
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	f000 80c0 	beq.w	800ac30 <UART_SetConfig+0x1f4>
 800aab0:	4a80      	ldr	r2, [pc, #512]	@ (800acb4 <UART_SetConfig+0x278>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	f000 80d6 	beq.w	800ac64 <UART_SetConfig+0x228>
 800aab8:	4a7f      	ldr	r2, [pc, #508]	@ (800acb8 <UART_SetConfig+0x27c>)
 800aaba:	4293      	cmp	r3, r2
 800aabc:	f000 8108 	beq.w	800acd0 <UART_SetConfig+0x294>
 800aac0:	4a7e      	ldr	r2, [pc, #504]	@ (800acbc <UART_SetConfig+0x280>)
 800aac2:	4293      	cmp	r3, r2
 800aac4:	f000 812d 	beq.w	800ad22 <UART_SetConfig+0x2e6>
 800aac8:	4a7d      	ldr	r2, [pc, #500]	@ (800acc0 <UART_SetConfig+0x284>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	f000 8140 	beq.w	800ad50 <UART_SetConfig+0x314>
 800aad0:	4a7c      	ldr	r2, [pc, #496]	@ (800acc4 <UART_SetConfig+0x288>)
 800aad2:	4293      	cmp	r3, r2
 800aad4:	f000 8153 	beq.w	800ad7e <UART_SetConfig+0x342>
 800aad8:	4a7b      	ldr	r2, [pc, #492]	@ (800acc8 <UART_SetConfig+0x28c>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	f000 8178 	beq.w	800add0 <UART_SetConfig+0x394>
 800aae0:	4a6e      	ldr	r2, [pc, #440]	@ (800ac9c <UART_SetConfig+0x260>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	f000 819d 	beq.w	800ae22 <UART_SetConfig+0x3e6>
 800aae8:	2280      	movs	r2, #128	@ 0x80
 800aaea:	e033      	b.n	800ab54 <UART_SetConfig+0x118>
 800aaec:	4a77      	ldr	r2, [pc, #476]	@ (800accc <UART_SetConfig+0x290>)
 800aaee:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800aaf0:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800aaf4:	2a28      	cmp	r2, #40	@ 0x28
 800aaf6:	d865      	bhi.n	800abc4 <UART_SetConfig+0x188>
 800aaf8:	e8df f012 	tbh	[pc, r2, lsl #1]
 800aafc:	00640029 	.word	0x00640029
 800ab00:	00640064 	.word	0x00640064
 800ab04:	00640064 	.word	0x00640064
 800ab08:	00640064 	.word	0x00640064
 800ab0c:	006401ab 	.word	0x006401ab
 800ab10:	00640064 	.word	0x00640064
 800ab14:	00640064 	.word	0x00640064
 800ab18:	00640064 	.word	0x00640064
 800ab1c:	0064002b 	.word	0x0064002b
 800ab20:	00640064 	.word	0x00640064
 800ab24:	00640064 	.word	0x00640064
 800ab28:	00640064 	.word	0x00640064
 800ab2c:	0064005e 	.word	0x0064005e
 800ab30:	00640064 	.word	0x00640064
 800ab34:	00640064 	.word	0x00640064
 800ab38:	00640064 	.word	0x00640064
 800ab3c:	00640060 	.word	0x00640060
 800ab40:	00640064 	.word	0x00640064
 800ab44:	00640064 	.word	0x00640064
 800ab48:	00640064 	.word	0x00640064
 800ab4c:	0062      	.short	0x0062
 800ab4e:	2201      	movs	r2, #1
 800ab50:	e000      	b.n	800ab54 <UART_SetConfig+0x118>
 800ab52:	2208      	movs	r2, #8
  if (UART_INSTANCE_LOWPOWER(huart))
 800ab54:	4951      	ldr	r1, [pc, #324]	@ (800ac9c <UART_SetConfig+0x260>)
 800ab56:	428b      	cmp	r3, r1
 800ab58:	f000 8194 	beq.w	800ae84 <UART_SetConfig+0x448>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ab5c:	69e0      	ldr	r0, [r4, #28]
 800ab5e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800ab62:	f000 820a 	beq.w	800af7a <UART_SetConfig+0x53e>
    switch (clocksource)
 800ab66:	2a20      	cmp	r2, #32
 800ab68:	f200 8261 	bhi.w	800b02e <UART_SetConfig+0x5f2>
 800ab6c:	2a20      	cmp	r2, #32
 800ab6e:	f200 82ae 	bhi.w	800b0ce <UART_SetConfig+0x692>
 800ab72:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ab76:	0263      	.short	0x0263
 800ab78:	02ac027d 	.word	0x02ac027d
 800ab7c:	028002ac 	.word	0x028002ac
 800ab80:	02ac02ac 	.word	0x02ac02ac
 800ab84:	028502ac 	.word	0x028502ac
 800ab88:	02ac02ac 	.word	0x02ac02ac
 800ab8c:	02ac02ac 	.word	0x02ac02ac
 800ab90:	02ac02ac 	.word	0x02ac02ac
 800ab94:	028a02ac 	.word	0x028a02ac
 800ab98:	02ac02ac 	.word	0x02ac02ac
 800ab9c:	02ac02ac 	.word	0x02ac02ac
 800aba0:	02ac02ac 	.word	0x02ac02ac
 800aba4:	02ac02ac 	.word	0x02ac02ac
 800aba8:	02ac02ac 	.word	0x02ac02ac
 800abac:	02ac02ac 	.word	0x02ac02ac
 800abb0:	02ac02ac 	.word	0x02ac02ac
 800abb4:	029602ac 	.word	0x029602ac
  UART_GETCLOCKSOURCE(huart, clocksource);
 800abb8:	2210      	movs	r2, #16
 800abba:	e7cb      	b.n	800ab54 <UART_SetConfig+0x118>
 800abbc:	2220      	movs	r2, #32
 800abbe:	e7c9      	b.n	800ab54 <UART_SetConfig+0x118>
 800abc0:	2240      	movs	r2, #64	@ 0x40
 800abc2:	e7c7      	b.n	800ab54 <UART_SetConfig+0x118>
 800abc4:	2280      	movs	r2, #128	@ 0x80
 800abc6:	e7c5      	b.n	800ab54 <UART_SetConfig+0x118>
 800abc8:	4a40      	ldr	r2, [pc, #256]	@ (800accc <UART_SetConfig+0x290>)
 800abca:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800abcc:	f002 0207 	and.w	r2, r2, #7
 800abd0:	2a05      	cmp	r2, #5
 800abd2:	d811      	bhi.n	800abf8 <UART_SetConfig+0x1bc>
 800abd4:	e8df f012 	tbh	[pc, r2, lsl #1]
 800abd8:	013f0006 	.word	0x013f0006
 800abdc:	000a0008 	.word	0x000a0008
 800abe0:	000e000c 	.word	0x000e000c
 800abe4:	2200      	movs	r2, #0
 800abe6:	e7b5      	b.n	800ab54 <UART_SetConfig+0x118>
 800abe8:	2208      	movs	r2, #8
 800abea:	e7b3      	b.n	800ab54 <UART_SetConfig+0x118>
 800abec:	2210      	movs	r2, #16
 800abee:	e7b1      	b.n	800ab54 <UART_SetConfig+0x118>
 800abf0:	2220      	movs	r2, #32
 800abf2:	e7af      	b.n	800ab54 <UART_SetConfig+0x118>
 800abf4:	2240      	movs	r2, #64	@ 0x40
 800abf6:	e7ad      	b.n	800ab54 <UART_SetConfig+0x118>
 800abf8:	2280      	movs	r2, #128	@ 0x80
 800abfa:	e7ab      	b.n	800ab54 <UART_SetConfig+0x118>
 800abfc:	4a33      	ldr	r2, [pc, #204]	@ (800accc <UART_SetConfig+0x290>)
 800abfe:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800ac00:	f002 0207 	and.w	r2, r2, #7
 800ac04:	2a05      	cmp	r2, #5
 800ac06:	d811      	bhi.n	800ac2c <UART_SetConfig+0x1f0>
 800ac08:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ac0c:	01270006 	.word	0x01270006
 800ac10:	000a0008 	.word	0x000a0008
 800ac14:	000e000c 	.word	0x000e000c
 800ac18:	2200      	movs	r2, #0
 800ac1a:	e79b      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac1c:	2208      	movs	r2, #8
 800ac1e:	e799      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac20:	2210      	movs	r2, #16
 800ac22:	e797      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac24:	2220      	movs	r2, #32
 800ac26:	e795      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac28:	2240      	movs	r2, #64	@ 0x40
 800ac2a:	e793      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac2c:	2280      	movs	r2, #128	@ 0x80
 800ac2e:	e791      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac30:	4a26      	ldr	r2, [pc, #152]	@ (800accc <UART_SetConfig+0x290>)
 800ac32:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800ac34:	f002 0207 	and.w	r2, r2, #7
 800ac38:	2a05      	cmp	r2, #5
 800ac3a:	d811      	bhi.n	800ac60 <UART_SetConfig+0x224>
 800ac3c:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ac40:	010f0006 	.word	0x010f0006
 800ac44:	000a0008 	.word	0x000a0008
 800ac48:	000e000c 	.word	0x000e000c
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	e781      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac50:	2208      	movs	r2, #8
 800ac52:	e77f      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac54:	2210      	movs	r2, #16
 800ac56:	e77d      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac58:	2220      	movs	r2, #32
 800ac5a:	e77b      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac5c:	2240      	movs	r2, #64	@ 0x40
 800ac5e:	e779      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac60:	2280      	movs	r2, #128	@ 0x80
 800ac62:	e777      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac64:	4a19      	ldr	r2, [pc, #100]	@ (800accc <UART_SetConfig+0x290>)
 800ac66:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800ac68:	f002 0207 	and.w	r2, r2, #7
 800ac6c:	2a05      	cmp	r2, #5
 800ac6e:	d811      	bhi.n	800ac94 <UART_SetConfig+0x258>
 800ac70:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ac74:	00f70006 	.word	0x00f70006
 800ac78:	000a0008 	.word	0x000a0008
 800ac7c:	000e000c 	.word	0x000e000c
 800ac80:	2200      	movs	r2, #0
 800ac82:	e767      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac84:	2208      	movs	r2, #8
 800ac86:	e765      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac88:	2210      	movs	r2, #16
 800ac8a:	e763      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac8c:	2220      	movs	r2, #32
 800ac8e:	e761      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac90:	2240      	movs	r2, #64	@ 0x40
 800ac92:	e75f      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac94:	2280      	movs	r2, #128	@ 0x80
 800ac96:	e75d      	b.n	800ab54 <UART_SetConfig+0x118>
 800ac98:	cfff69f3 	.word	0xcfff69f3
 800ac9c:	58000c00 	.word	0x58000c00
 800aca0:	11fff4ff 	.word	0x11fff4ff
 800aca4:	40011000 	.word	0x40011000
 800aca8:	40004400 	.word	0x40004400
 800acac:	40004800 	.word	0x40004800
 800acb0:	40004c00 	.word	0x40004c00
 800acb4:	40005000 	.word	0x40005000
 800acb8:	40011400 	.word	0x40011400
 800acbc:	40007800 	.word	0x40007800
 800acc0:	40007c00 	.word	0x40007c00
 800acc4:	40011800 	.word	0x40011800
 800acc8:	40011c00 	.word	0x40011c00
 800accc:	58024400 	.word	0x58024400
 800acd0:	4a69      	ldr	r2, [pc, #420]	@ (800ae78 <UART_SetConfig+0x43c>)
 800acd2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800acd4:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800acd8:	2a28      	cmp	r2, #40	@ 0x28
 800acda:	d820      	bhi.n	800ad1e <UART_SetConfig+0x2e2>
 800acdc:	e8df f002 	tbb	[pc, r2]
 800ace0:	1f1f1f15 	.word	0x1f1f1f15
 800ace4:	1f1f1f1f 	.word	0x1f1f1f1f
 800ace8:	1f1f1fc3 	.word	0x1f1f1fc3
 800acec:	1f1f1f1f 	.word	0x1f1f1f1f
 800acf0:	1f1f1f17 	.word	0x1f1f1f17
 800acf4:	1f1f1f1f 	.word	0x1f1f1f1f
 800acf8:	1f1f1f19 	.word	0x1f1f1f19
 800acfc:	1f1f1f1f 	.word	0x1f1f1f1f
 800ad00:	1f1f1f1b 	.word	0x1f1f1f1b
 800ad04:	1f1f1f1f 	.word	0x1f1f1f1f
 800ad08:	1d          	.byte	0x1d
 800ad09:	00          	.byte	0x00
 800ad0a:	2201      	movs	r2, #1
 800ad0c:	e722      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad0e:	2208      	movs	r2, #8
 800ad10:	e720      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad12:	2210      	movs	r2, #16
 800ad14:	e71e      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad16:	2220      	movs	r2, #32
 800ad18:	e71c      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad1a:	2240      	movs	r2, #64	@ 0x40
 800ad1c:	e71a      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad1e:	2280      	movs	r2, #128	@ 0x80
 800ad20:	e718      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad22:	4a55      	ldr	r2, [pc, #340]	@ (800ae78 <UART_SetConfig+0x43c>)
 800ad24:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800ad26:	f002 0207 	and.w	r2, r2, #7
 800ad2a:	2a05      	cmp	r2, #5
 800ad2c:	d80e      	bhi.n	800ad4c <UART_SetConfig+0x310>
 800ad2e:	e8df f002 	tbb	[pc, r2]
 800ad32:	9c03      	.short	0x9c03
 800ad34:	0b090705 	.word	0x0b090705
 800ad38:	2200      	movs	r2, #0
 800ad3a:	e70b      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad3c:	2208      	movs	r2, #8
 800ad3e:	e709      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad40:	2210      	movs	r2, #16
 800ad42:	e707      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad44:	2220      	movs	r2, #32
 800ad46:	e705      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad48:	2240      	movs	r2, #64	@ 0x40
 800ad4a:	e703      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad4c:	2280      	movs	r2, #128	@ 0x80
 800ad4e:	e701      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad50:	4a49      	ldr	r2, [pc, #292]	@ (800ae78 <UART_SetConfig+0x43c>)
 800ad52:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800ad54:	f002 0207 	and.w	r2, r2, #7
 800ad58:	2a05      	cmp	r2, #5
 800ad5a:	d80e      	bhi.n	800ad7a <UART_SetConfig+0x33e>
 800ad5c:	e8df f002 	tbb	[pc, r2]
 800ad60:	07058703 	.word	0x07058703
 800ad64:	0b09      	.short	0x0b09
 800ad66:	2200      	movs	r2, #0
 800ad68:	e6f4      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad6a:	2208      	movs	r2, #8
 800ad6c:	e6f2      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad6e:	2210      	movs	r2, #16
 800ad70:	e6f0      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad72:	2220      	movs	r2, #32
 800ad74:	e6ee      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad76:	2240      	movs	r2, #64	@ 0x40
 800ad78:	e6ec      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad7a:	2280      	movs	r2, #128	@ 0x80
 800ad7c:	e6ea      	b.n	800ab54 <UART_SetConfig+0x118>
 800ad7e:	4a3e      	ldr	r2, [pc, #248]	@ (800ae78 <UART_SetConfig+0x43c>)
 800ad80:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800ad82:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800ad86:	2a28      	cmp	r2, #40	@ 0x28
 800ad88:	d820      	bhi.n	800adcc <UART_SetConfig+0x390>
 800ad8a:	e8df f002 	tbb	[pc, r2]
 800ad8e:	1f15      	.short	0x1f15
 800ad90:	1f1f1f1f 	.word	0x1f1f1f1f
 800ad94:	1f721f1f 	.word	0x1f721f1f
 800ad98:	1f1f1f1f 	.word	0x1f1f1f1f
 800ad9c:	1f171f1f 	.word	0x1f171f1f
 800ada0:	1f1f1f1f 	.word	0x1f1f1f1f
 800ada4:	1f191f1f 	.word	0x1f191f1f
 800ada8:	1f1f1f1f 	.word	0x1f1f1f1f
 800adac:	1f1b1f1f 	.word	0x1f1b1f1f
 800adb0:	1f1f1f1f 	.word	0x1f1f1f1f
 800adb4:	1f1f      	.short	0x1f1f
 800adb6:	1d          	.byte	0x1d
 800adb7:	00          	.byte	0x00
 800adb8:	2201      	movs	r2, #1
 800adba:	e6cb      	b.n	800ab54 <UART_SetConfig+0x118>
 800adbc:	2208      	movs	r2, #8
 800adbe:	e6c9      	b.n	800ab54 <UART_SetConfig+0x118>
 800adc0:	2210      	movs	r2, #16
 800adc2:	e6c7      	b.n	800ab54 <UART_SetConfig+0x118>
 800adc4:	2220      	movs	r2, #32
 800adc6:	e6c5      	b.n	800ab54 <UART_SetConfig+0x118>
 800adc8:	2240      	movs	r2, #64	@ 0x40
 800adca:	e6c3      	b.n	800ab54 <UART_SetConfig+0x118>
 800adcc:	2280      	movs	r2, #128	@ 0x80
 800adce:	e6c1      	b.n	800ab54 <UART_SetConfig+0x118>
 800add0:	4a29      	ldr	r2, [pc, #164]	@ (800ae78 <UART_SetConfig+0x43c>)
 800add2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800add4:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800add8:	2a28      	cmp	r2, #40	@ 0x28
 800adda:	d820      	bhi.n	800ae1e <UART_SetConfig+0x3e2>
 800addc:	e8df f002 	tbb	[pc, r2]
 800ade0:	1f1f1f15 	.word	0x1f1f1f15
 800ade4:	1f1f1f1f 	.word	0x1f1f1f1f
 800ade8:	1f1f1f4e 	.word	0x1f1f1f4e
 800adec:	1f1f1f1f 	.word	0x1f1f1f1f
 800adf0:	1f1f1f17 	.word	0x1f1f1f17
 800adf4:	1f1f1f1f 	.word	0x1f1f1f1f
 800adf8:	1f1f1f19 	.word	0x1f1f1f19
 800adfc:	1f1f1f1f 	.word	0x1f1f1f1f
 800ae00:	1f1f1f1b 	.word	0x1f1f1f1b
 800ae04:	1f1f1f1f 	.word	0x1f1f1f1f
 800ae08:	1d          	.byte	0x1d
 800ae09:	00          	.byte	0x00
 800ae0a:	2201      	movs	r2, #1
 800ae0c:	e6a2      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae0e:	2208      	movs	r2, #8
 800ae10:	e6a0      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae12:	2210      	movs	r2, #16
 800ae14:	e69e      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae16:	2220      	movs	r2, #32
 800ae18:	e69c      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae1a:	2240      	movs	r2, #64	@ 0x40
 800ae1c:	e69a      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae1e:	2280      	movs	r2, #128	@ 0x80
 800ae20:	e698      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae22:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 800ae26:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800ae28:	f002 0207 	and.w	r2, r2, #7
 800ae2c:	2a05      	cmp	r2, #5
 800ae2e:	d80e      	bhi.n	800ae4e <UART_SetConfig+0x412>
 800ae30:	e8df f002 	tbb	[pc, r2]
 800ae34:	07052603 	.word	0x07052603
 800ae38:	0b09      	.short	0x0b09
 800ae3a:	2202      	movs	r2, #2
 800ae3c:	e68a      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae3e:	2208      	movs	r2, #8
 800ae40:	e688      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae42:	2210      	movs	r2, #16
 800ae44:	e686      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae46:	2220      	movs	r2, #32
 800ae48:	e684      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae4a:	2240      	movs	r2, #64	@ 0x40
 800ae4c:	e682      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae4e:	2280      	movs	r2, #128	@ 0x80
 800ae50:	e680      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae52:	2204      	movs	r2, #4
 800ae54:	e67e      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae56:	2204      	movs	r2, #4
 800ae58:	e67c      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae5a:	2204      	movs	r2, #4
 800ae5c:	e67a      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae5e:	2204      	movs	r2, #4
 800ae60:	e678      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae62:	2204      	movs	r2, #4
 800ae64:	e676      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae66:	2204      	movs	r2, #4
 800ae68:	e674      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae6a:	2204      	movs	r2, #4
 800ae6c:	e672      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae6e:	2204      	movs	r2, #4
 800ae70:	e670      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae72:	2204      	movs	r2, #4
 800ae74:	e66e      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae76:	bf00      	nop
 800ae78:	58024400 	.word	0x58024400
 800ae7c:	2204      	movs	r2, #4
 800ae7e:	e669      	b.n	800ab54 <UART_SetConfig+0x118>
 800ae80:	2204      	movs	r2, #4
 800ae82:	e667      	b.n	800ab54 <UART_SetConfig+0x118>
    switch (clocksource)
 800ae84:	2a20      	cmp	r2, #32
 800ae86:	d827      	bhi.n	800aed8 <UART_SetConfig+0x49c>
 800ae88:	2a02      	cmp	r2, #2
 800ae8a:	f0c0 810e 	bcc.w	800b0aa <UART_SetConfig+0x66e>
 800ae8e:	3a02      	subs	r2, #2
 800ae90:	2a1e      	cmp	r2, #30
 800ae92:	f200 810c 	bhi.w	800b0ae <UART_SetConfig+0x672>
 800ae96:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ae9a:	0026      	.short	0x0026
 800ae9c:	0056010a 	.word	0x0056010a
 800aea0:	010a010a 	.word	0x010a010a
 800aea4:	005b010a 	.word	0x005b010a
 800aea8:	010a010a 	.word	0x010a010a
 800aeac:	010a010a 	.word	0x010a010a
 800aeb0:	010a010a 	.word	0x010a010a
 800aeb4:	0060010a 	.word	0x0060010a
 800aeb8:	010a010a 	.word	0x010a010a
 800aebc:	010a010a 	.word	0x010a010a
 800aec0:	010a010a 	.word	0x010a010a
 800aec4:	010a010a 	.word	0x010a010a
 800aec8:	010a010a 	.word	0x010a010a
 800aecc:	010a010a 	.word	0x010a010a
 800aed0:	010a010a 	.word	0x010a010a
 800aed4:	006c010a 	.word	0x006c010a
 800aed8:	2a40      	cmp	r2, #64	@ 0x40
 800aeda:	d102      	bne.n	800aee2 <UART_SetConfig+0x4a6>
        pclk = (uint32_t) LSE_VALUE;
 800aedc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800aee0:	e006      	b.n	800aef0 <UART_SetConfig+0x4b4>
    switch (clocksource)
 800aee2:	2001      	movs	r0, #1
 800aee4:	e0f4      	b.n	800b0d0 <UART_SetConfig+0x694>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800aee6:	f7fc fe2f 	bl	8007b48 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 800aeea:	2800      	cmp	r0, #0
 800aeec:	f000 80e1 	beq.w	800b0b2 <UART_SetConfig+0x676>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800aef0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800aef2:	4b7e      	ldr	r3, [pc, #504]	@ (800b0ec <UART_SetConfig+0x6b0>)
 800aef4:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800aef8:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800aefc:	6865      	ldr	r5, [r4, #4]
 800aefe:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800af02:	4299      	cmp	r1, r3
 800af04:	f200 80d7 	bhi.w	800b0b6 <UART_SetConfig+0x67a>
 800af08:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800af0c:	f200 80d5 	bhi.w	800b0ba <UART_SetConfig+0x67e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af10:	2600      	movs	r6, #0
 800af12:	4633      	mov	r3, r6
 800af14:	4631      	mov	r1, r6
 800af16:	f7f5 fa53 	bl	80003c0 <__aeabi_uldivmod>
 800af1a:	0209      	lsls	r1, r1, #8
 800af1c:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800af20:	0200      	lsls	r0, r0, #8
 800af22:	086b      	lsrs	r3, r5, #1
 800af24:	18c0      	adds	r0, r0, r3
 800af26:	462a      	mov	r2, r5
 800af28:	4633      	mov	r3, r6
 800af2a:	f141 0100 	adc.w	r1, r1, #0
 800af2e:	f7f5 fa47 	bl	80003c0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800af32:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 800af36:	4b6e      	ldr	r3, [pc, #440]	@ (800b0f0 <UART_SetConfig+0x6b4>)
 800af38:	429a      	cmp	r2, r3
 800af3a:	f200 80c0 	bhi.w	800b0be <UART_SetConfig+0x682>
          huart->Instance->BRR = usartdiv;
 800af3e:	6823      	ldr	r3, [r4, #0]
 800af40:	60d8      	str	r0, [r3, #12]
 800af42:	4630      	mov	r0, r6
 800af44:	e0c4      	b.n	800b0d0 <UART_SetConfig+0x694>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af46:	a803      	add	r0, sp, #12
 800af48:	f7fc fe10 	bl	8007b6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800af4c:	9804      	ldr	r0, [sp, #16]
        break;
 800af4e:	e7cc      	b.n	800aeea <UART_SetConfig+0x4ae>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af50:	4668      	mov	r0, sp
 800af52:	f7fc ff0b 	bl	8007d6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800af56:	9801      	ldr	r0, [sp, #4]
        break;
 800af58:	e7c7      	b.n	800aeea <UART_SetConfig+0x4ae>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af5a:	4b66      	ldr	r3, [pc, #408]	@ (800b0f4 <UART_SetConfig+0x6b8>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f013 0f20 	tst.w	r3, #32
 800af62:	d008      	beq.n	800af76 <UART_SetConfig+0x53a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800af64:	4b63      	ldr	r3, [pc, #396]	@ (800b0f4 <UART_SetConfig+0x6b8>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800af6c:	4862      	ldr	r0, [pc, #392]	@ (800b0f8 <UART_SetConfig+0x6bc>)
 800af6e:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800af70:	e7be      	b.n	800aef0 <UART_SetConfig+0x4b4>
    switch (clocksource)
 800af72:	4862      	ldr	r0, [pc, #392]	@ (800b0fc <UART_SetConfig+0x6c0>)
 800af74:	e7bc      	b.n	800aef0 <UART_SetConfig+0x4b4>
          pclk = (uint32_t) HSI_VALUE;
 800af76:	4860      	ldr	r0, [pc, #384]	@ (800b0f8 <UART_SetConfig+0x6bc>)
 800af78:	e7ba      	b.n	800aef0 <UART_SetConfig+0x4b4>
    switch (clocksource)
 800af7a:	2a20      	cmp	r2, #32
 800af7c:	d815      	bhi.n	800afaa <UART_SetConfig+0x56e>
 800af7e:	2a20      	cmp	r2, #32
 800af80:	f200 809f 	bhi.w	800b0c2 <UART_SetConfig+0x686>
 800af84:	e8df f002 	tbb	[pc, r2]
 800af88:	9d9d3615 	.word	0x9d9d3615
 800af8c:	9d9d9d39 	.word	0x9d9d9d39
 800af90:	9d9d9d3e 	.word	0x9d9d9d3e
 800af94:	9d9d9d9d 	.word	0x9d9d9d9d
 800af98:	9d9d9d43 	.word	0x9d9d9d43
 800af9c:	9d9d9d9d 	.word	0x9d9d9d9d
 800afa0:	9d9d9d9d 	.word	0x9d9d9d9d
 800afa4:	9d9d9d9d 	.word	0x9d9d9d9d
 800afa8:	4f          	.byte	0x4f
 800afa9:	00          	.byte	0x00
 800afaa:	2a40      	cmp	r2, #64	@ 0x40
 800afac:	d006      	beq.n	800afbc <UART_SetConfig+0x580>
 800afae:	2001      	movs	r0, #1
 800afb0:	e08e      	b.n	800b0d0 <UART_SetConfig+0x694>
        pclk = HAL_RCC_GetPCLK1Freq();
 800afb2:	f7fb ff5d 	bl	8006e70 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800afb6:	2800      	cmp	r0, #0
 800afb8:	f000 8085 	beq.w	800b0c6 <UART_SetConfig+0x68a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800afbc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800afbe:	4b4b      	ldr	r3, [pc, #300]	@ (800b0ec <UART_SetConfig+0x6b0>)
 800afc0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800afc4:	fbb0 f0f3 	udiv	r0, r0, r3
 800afc8:	6862      	ldr	r2, [r4, #4]
 800afca:	0853      	lsrs	r3, r2, #1
 800afcc:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800afd0:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800afd4:	f1a3 0110 	sub.w	r1, r3, #16
 800afd8:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 800afdc:	4291      	cmp	r1, r2
 800afde:	d874      	bhi.n	800b0ca <UART_SetConfig+0x68e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800afe0:	b29a      	uxth	r2, r3
 800afe2:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800afe6:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800afea:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 800afec:	6822      	ldr	r2, [r4, #0]
 800afee:	60d3      	str	r3, [r2, #12]
 800aff0:	2000      	movs	r0, #0
 800aff2:	e06d      	b.n	800b0d0 <UART_SetConfig+0x694>
        pclk = HAL_RCC_GetPCLK2Freq();
 800aff4:	f7fb ff4e 	bl	8006e94 <HAL_RCC_GetPCLK2Freq>
        break;
 800aff8:	e7dd      	b.n	800afb6 <UART_SetConfig+0x57a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800affa:	a803      	add	r0, sp, #12
 800affc:	f7fc fdb6 	bl	8007b6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b000:	9804      	ldr	r0, [sp, #16]
        break;
 800b002:	e7d8      	b.n	800afb6 <UART_SetConfig+0x57a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b004:	4668      	mov	r0, sp
 800b006:	f7fc feb1 	bl	8007d6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b00a:	9801      	ldr	r0, [sp, #4]
        break;
 800b00c:	e7d3      	b.n	800afb6 <UART_SetConfig+0x57a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b00e:	4b39      	ldr	r3, [pc, #228]	@ (800b0f4 <UART_SetConfig+0x6b8>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f013 0f20 	tst.w	r3, #32
 800b016:	d008      	beq.n	800b02a <UART_SetConfig+0x5ee>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b018:	4b36      	ldr	r3, [pc, #216]	@ (800b0f4 <UART_SetConfig+0x6b8>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b020:	4835      	ldr	r0, [pc, #212]	@ (800b0f8 <UART_SetConfig+0x6bc>)
 800b022:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800b024:	e7ca      	b.n	800afbc <UART_SetConfig+0x580>
    switch (clocksource)
 800b026:	4835      	ldr	r0, [pc, #212]	@ (800b0fc <UART_SetConfig+0x6c0>)
 800b028:	e7c8      	b.n	800afbc <UART_SetConfig+0x580>
          pclk = (uint32_t) HSI_VALUE;
 800b02a:	4833      	ldr	r0, [pc, #204]	@ (800b0f8 <UART_SetConfig+0x6bc>)
 800b02c:	e7c6      	b.n	800afbc <UART_SetConfig+0x580>
    switch (clocksource)
 800b02e:	2a40      	cmp	r2, #64	@ 0x40
 800b030:	d102      	bne.n	800b038 <UART_SetConfig+0x5fc>
        pclk = (uint32_t) LSE_VALUE;
 800b032:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800b036:	e005      	b.n	800b044 <UART_SetConfig+0x608>
    switch (clocksource)
 800b038:	2001      	movs	r0, #1
 800b03a:	e049      	b.n	800b0d0 <UART_SetConfig+0x694>
        pclk = HAL_RCC_GetPCLK1Freq();
 800b03c:	f7fb ff18 	bl	8006e70 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800b040:	2800      	cmp	r0, #0
 800b042:	d04f      	beq.n	800b0e4 <UART_SetConfig+0x6a8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b044:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800b046:	4b29      	ldr	r3, [pc, #164]	@ (800b0ec <UART_SetConfig+0x6b0>)
 800b048:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800b04c:	fbb0 f0f3 	udiv	r0, r0, r3
 800b050:	6863      	ldr	r3, [r4, #4]
 800b052:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800b056:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b05a:	f1a0 0210 	sub.w	r2, r0, #16
 800b05e:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 800b062:	429a      	cmp	r2, r3
 800b064:	d840      	bhi.n	800b0e8 <UART_SetConfig+0x6ac>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b066:	6823      	ldr	r3, [r4, #0]
 800b068:	b280      	uxth	r0, r0
 800b06a:	60d8      	str	r0, [r3, #12]
 800b06c:	2000      	movs	r0, #0
 800b06e:	e02f      	b.n	800b0d0 <UART_SetConfig+0x694>
        pclk = HAL_RCC_GetPCLK2Freq();
 800b070:	f7fb ff10 	bl	8006e94 <HAL_RCC_GetPCLK2Freq>
        break;
 800b074:	e7e4      	b.n	800b040 <UART_SetConfig+0x604>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b076:	a803      	add	r0, sp, #12
 800b078:	f7fc fd78 	bl	8007b6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b07c:	9804      	ldr	r0, [sp, #16]
        break;
 800b07e:	e7df      	b.n	800b040 <UART_SetConfig+0x604>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b080:	4668      	mov	r0, sp
 800b082:	f7fc fe73 	bl	8007d6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b086:	9801      	ldr	r0, [sp, #4]
        break;
 800b088:	e7da      	b.n	800b040 <UART_SetConfig+0x604>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b08a:	4b1a      	ldr	r3, [pc, #104]	@ (800b0f4 <UART_SetConfig+0x6b8>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	f013 0f20 	tst.w	r3, #32
 800b092:	d008      	beq.n	800b0a6 <UART_SetConfig+0x66a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b094:	4b17      	ldr	r3, [pc, #92]	@ (800b0f4 <UART_SetConfig+0x6b8>)
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b09c:	4816      	ldr	r0, [pc, #88]	@ (800b0f8 <UART_SetConfig+0x6bc>)
 800b09e:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800b0a0:	e7d0      	b.n	800b044 <UART_SetConfig+0x608>
    switch (clocksource)
 800b0a2:	4816      	ldr	r0, [pc, #88]	@ (800b0fc <UART_SetConfig+0x6c0>)
 800b0a4:	e7ce      	b.n	800b044 <UART_SetConfig+0x608>
          pclk = (uint32_t) HSI_VALUE;
 800b0a6:	4814      	ldr	r0, [pc, #80]	@ (800b0f8 <UART_SetConfig+0x6bc>)
 800b0a8:	e7cc      	b.n	800b044 <UART_SetConfig+0x608>
    switch (clocksource)
 800b0aa:	2001      	movs	r0, #1
 800b0ac:	e010      	b.n	800b0d0 <UART_SetConfig+0x694>
 800b0ae:	2001      	movs	r0, #1
 800b0b0:	e00e      	b.n	800b0d0 <UART_SetConfig+0x694>
 800b0b2:	2000      	movs	r0, #0
 800b0b4:	e00c      	b.n	800b0d0 <UART_SetConfig+0x694>
        ret = HAL_ERROR;
 800b0b6:	2001      	movs	r0, #1
 800b0b8:	e00a      	b.n	800b0d0 <UART_SetConfig+0x694>
 800b0ba:	2001      	movs	r0, #1
 800b0bc:	e008      	b.n	800b0d0 <UART_SetConfig+0x694>
          ret = HAL_ERROR;
 800b0be:	2001      	movs	r0, #1
 800b0c0:	e006      	b.n	800b0d0 <UART_SetConfig+0x694>
    switch (clocksource)
 800b0c2:	2001      	movs	r0, #1
 800b0c4:	e004      	b.n	800b0d0 <UART_SetConfig+0x694>
 800b0c6:	2000      	movs	r0, #0
 800b0c8:	e002      	b.n	800b0d0 <UART_SetConfig+0x694>
        ret = HAL_ERROR;
 800b0ca:	2001      	movs	r0, #1
 800b0cc:	e000      	b.n	800b0d0 <UART_SetConfig+0x694>
    switch (clocksource)
 800b0ce:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b0d6:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 800b0de:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 800b0e0:	b006      	add	sp, #24
 800b0e2:	bd70      	pop	{r4, r5, r6, pc}
 800b0e4:	2000      	movs	r0, #0
 800b0e6:	e7f3      	b.n	800b0d0 <UART_SetConfig+0x694>
        ret = HAL_ERROR;
 800b0e8:	2001      	movs	r0, #1
 800b0ea:	e7f1      	b.n	800b0d0 <UART_SetConfig+0x694>
 800b0ec:	08017000 	.word	0x08017000
 800b0f0:	000ffcff 	.word	0x000ffcff
 800b0f4:	58024400 	.word	0x58024400
 800b0f8:	03d09000 	.word	0x03d09000
 800b0fc:	003d0900 	.word	0x003d0900

0800b100 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b100:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800b102:	f013 0f08 	tst.w	r3, #8
 800b106:	d006      	beq.n	800b116 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b108:	6802      	ldr	r2, [r0, #0]
 800b10a:	6853      	ldr	r3, [r2, #4]
 800b10c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b110:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800b112:	430b      	orrs	r3, r1
 800b114:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b116:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800b118:	f013 0f01 	tst.w	r3, #1
 800b11c:	d006      	beq.n	800b12c <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b11e:	6802      	ldr	r2, [r0, #0]
 800b120:	6853      	ldr	r3, [r2, #4]
 800b122:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b126:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800b128:	430b      	orrs	r3, r1
 800b12a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b12c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800b12e:	f013 0f02 	tst.w	r3, #2
 800b132:	d006      	beq.n	800b142 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b134:	6802      	ldr	r2, [r0, #0]
 800b136:	6853      	ldr	r3, [r2, #4]
 800b138:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b13c:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 800b13e:	430b      	orrs	r3, r1
 800b140:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b142:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800b144:	f013 0f04 	tst.w	r3, #4
 800b148:	d006      	beq.n	800b158 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b14a:	6802      	ldr	r2, [r0, #0]
 800b14c:	6853      	ldr	r3, [r2, #4]
 800b14e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b152:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800b154:	430b      	orrs	r3, r1
 800b156:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b158:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800b15a:	f013 0f10 	tst.w	r3, #16
 800b15e:	d006      	beq.n	800b16e <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b160:	6802      	ldr	r2, [r0, #0]
 800b162:	6893      	ldr	r3, [r2, #8]
 800b164:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b168:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800b16a:	430b      	orrs	r3, r1
 800b16c:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b16e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800b170:	f013 0f20 	tst.w	r3, #32
 800b174:	d006      	beq.n	800b184 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b176:	6802      	ldr	r2, [r0, #0]
 800b178:	6893      	ldr	r3, [r2, #8]
 800b17a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b17e:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800b180:	430b      	orrs	r3, r1
 800b182:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b184:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800b186:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800b18a:	d00a      	beq.n	800b1a2 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b18c:	6802      	ldr	r2, [r0, #0]
 800b18e:	6853      	ldr	r3, [r2, #4]
 800b190:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b194:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800b196:	430b      	orrs	r3, r1
 800b198:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b19a:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800b19c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b1a0:	d00b      	beq.n	800b1ba <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b1a2:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800b1a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b1a8:	d006      	beq.n	800b1b8 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b1aa:	6802      	ldr	r2, [r0, #0]
 800b1ac:	6853      	ldr	r3, [r2, #4]
 800b1ae:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800b1b2:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800b1b4:	430b      	orrs	r3, r1
 800b1b6:	6053      	str	r3, [r2, #4]
}
 800b1b8:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b1ba:	6802      	ldr	r2, [r0, #0]
 800b1bc:	6853      	ldr	r3, [r2, #4]
 800b1be:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800b1c2:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800b1c4:	430b      	orrs	r3, r1
 800b1c6:	6053      	str	r3, [r2, #4]
 800b1c8:	e7eb      	b.n	800b1a2 <UART_AdvFeatureConfig+0xa2>

0800b1ca <UART_WaitOnFlagUntilTimeout>:
{
 800b1ca:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1ce:	4605      	mov	r5, r0
 800b1d0:	460e      	mov	r6, r1
 800b1d2:	4617      	mov	r7, r2
 800b1d4:	4699      	mov	r9, r3
 800b1d6:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b1da:	682b      	ldr	r3, [r5, #0]
 800b1dc:	69dc      	ldr	r4, [r3, #28]
 800b1de:	ea36 0404 	bics.w	r4, r6, r4
 800b1e2:	bf0c      	ite	eq
 800b1e4:	2401      	moveq	r4, #1
 800b1e6:	2400      	movne	r4, #0
 800b1e8:	42bc      	cmp	r4, r7
 800b1ea:	d13a      	bne.n	800b262 <UART_WaitOnFlagUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 800b1ec:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b1f0:	d0f3      	beq.n	800b1da <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b1f2:	f7f7 f987 	bl	8002504 <HAL_GetTick>
 800b1f6:	eba0 0009 	sub.w	r0, r0, r9
 800b1fa:	4540      	cmp	r0, r8
 800b1fc:	d834      	bhi.n	800b268 <UART_WaitOnFlagUntilTimeout+0x9e>
 800b1fe:	f1b8 0f00 	cmp.w	r8, #0
 800b202:	d033      	beq.n	800b26c <UART_WaitOnFlagUntilTimeout+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b204:	682b      	ldr	r3, [r5, #0]
 800b206:	681a      	ldr	r2, [r3, #0]
 800b208:	f012 0f04 	tst.w	r2, #4
 800b20c:	d0e5      	beq.n	800b1da <UART_WaitOnFlagUntilTimeout+0x10>
 800b20e:	f1b6 0240 	subs.w	r2, r6, #64	@ 0x40
 800b212:	bf18      	it	ne
 800b214:	2201      	movne	r2, #1
 800b216:	2e80      	cmp	r6, #128	@ 0x80
 800b218:	d0df      	beq.n	800b1da <UART_WaitOnFlagUntilTimeout+0x10>
 800b21a:	2a00      	cmp	r2, #0
 800b21c:	d0dd      	beq.n	800b1da <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b21e:	69da      	ldr	r2, [r3, #28]
 800b220:	f012 0f08 	tst.w	r2, #8
 800b224:	d111      	bne.n	800b24a <UART_WaitOnFlagUntilTimeout+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b226:	69da      	ldr	r2, [r3, #28]
 800b228:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 800b22c:	d0d5      	beq.n	800b1da <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b22e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b232:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800b234:	4628      	mov	r0, r5
 800b236:	f7fe ff2d 	bl	800a094 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b23a:	2320      	movs	r3, #32
 800b23c:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 800b240:	2300      	movs	r3, #0
 800b242:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 800b246:	2003      	movs	r0, #3
 800b248:	e00c      	b.n	800b264 <UART_WaitOnFlagUntilTimeout+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b24a:	2408      	movs	r4, #8
 800b24c:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 800b24e:	4628      	mov	r0, r5
 800b250:	f7fe ff20 	bl	800a094 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b254:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 800b258:	2300      	movs	r3, #0
 800b25a:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 800b25e:	2001      	movs	r0, #1
 800b260:	e000      	b.n	800b264 <UART_WaitOnFlagUntilTimeout+0x9a>
  return HAL_OK;
 800b262:	2000      	movs	r0, #0
}
 800b264:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800b268:	2003      	movs	r0, #3
 800b26a:	e7fb      	b.n	800b264 <UART_WaitOnFlagUntilTimeout+0x9a>
 800b26c:	2003      	movs	r0, #3
 800b26e:	e7f9      	b.n	800b264 <UART_WaitOnFlagUntilTimeout+0x9a>

0800b270 <HAL_UART_Transmit>:
{
 800b270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b274:	b082      	sub	sp, #8
 800b276:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800b278:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800b27c:	2b20      	cmp	r3, #32
 800b27e:	d15b      	bne.n	800b338 <HAL_UART_Transmit+0xc8>
 800b280:	4604      	mov	r4, r0
 800b282:	460d      	mov	r5, r1
 800b284:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800b286:	2a00      	cmp	r2, #0
 800b288:	bf18      	it	ne
 800b28a:	2900      	cmpne	r1, #0
 800b28c:	d101      	bne.n	800b292 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 800b28e:	2001      	movs	r0, #1
 800b290:	e053      	b.n	800b33a <HAL_UART_Transmit+0xca>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b292:	2300      	movs	r3, #0
 800b294:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b298:	2321      	movs	r3, #33	@ 0x21
 800b29a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 800b29e:	f7f7 f931 	bl	8002504 <HAL_GetTick>
 800b2a2:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 800b2a4:	f8a4 8054 	strh.w	r8, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b2a8:	f8a4 8056 	strh.w	r8, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b2ac:	68a3      	ldr	r3, [r4, #8]
 800b2ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b2b2:	d002      	beq.n	800b2ba <HAL_UART_Transmit+0x4a>
      pdata16bits = NULL;
 800b2b4:	f04f 0800 	mov.w	r8, #0
 800b2b8:	e016      	b.n	800b2e8 <HAL_UART_Transmit+0x78>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b2ba:	6923      	ldr	r3, [r4, #16]
 800b2bc:	b343      	cbz	r3, 800b310 <HAL_UART_Transmit+0xa0>
      pdata16bits = NULL;
 800b2be:	f04f 0800 	mov.w	r8, #0
 800b2c2:	e011      	b.n	800b2e8 <HAL_UART_Transmit+0x78>
        huart->gState = HAL_UART_STATE_READY;
 800b2c4:	2320      	movs	r3, #32
 800b2c6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 800b2ca:	2003      	movs	r0, #3
 800b2cc:	e035      	b.n	800b33a <HAL_UART_Transmit+0xca>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b2ce:	f838 3b02 	ldrh.w	r3, [r8], #2
 800b2d2:	6822      	ldr	r2, [r4, #0]
 800b2d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2d8:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800b2da:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 800b2de:	b292      	uxth	r2, r2
 800b2e0:	3a01      	subs	r2, #1
 800b2e2:	b292      	uxth	r2, r2
 800b2e4:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b2e8:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 800b2ec:	b29b      	uxth	r3, r3
 800b2ee:	b193      	cbz	r3, 800b316 <HAL_UART_Transmit+0xa6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b2f0:	9600      	str	r6, [sp, #0]
 800b2f2:	463b      	mov	r3, r7
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	2180      	movs	r1, #128	@ 0x80
 800b2f8:	4620      	mov	r0, r4
 800b2fa:	f7ff ff66 	bl	800b1ca <UART_WaitOnFlagUntilTimeout>
 800b2fe:	2800      	cmp	r0, #0
 800b300:	d1e0      	bne.n	800b2c4 <HAL_UART_Transmit+0x54>
      if (pdata8bits == NULL)
 800b302:	2d00      	cmp	r5, #0
 800b304:	d0e3      	beq.n	800b2ce <HAL_UART_Transmit+0x5e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b306:	f815 2b01 	ldrb.w	r2, [r5], #1
 800b30a:	6823      	ldr	r3, [r4, #0]
 800b30c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b30e:	e7e4      	b.n	800b2da <HAL_UART_Transmit+0x6a>
      pdata16bits = (const uint16_t *) pData;
 800b310:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 800b312:	2500      	movs	r5, #0
 800b314:	e7e8      	b.n	800b2e8 <HAL_UART_Transmit+0x78>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b316:	9600      	str	r6, [sp, #0]
 800b318:	463b      	mov	r3, r7
 800b31a:	2200      	movs	r2, #0
 800b31c:	2140      	movs	r1, #64	@ 0x40
 800b31e:	4620      	mov	r0, r4
 800b320:	f7ff ff53 	bl	800b1ca <UART_WaitOnFlagUntilTimeout>
 800b324:	b918      	cbnz	r0, 800b32e <HAL_UART_Transmit+0xbe>
    huart->gState = HAL_UART_STATE_READY;
 800b326:	2320      	movs	r3, #32
 800b328:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 800b32c:	e005      	b.n	800b33a <HAL_UART_Transmit+0xca>
      huart->gState = HAL_UART_STATE_READY;
 800b32e:	2320      	movs	r3, #32
 800b330:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 800b334:	2003      	movs	r0, #3
 800b336:	e000      	b.n	800b33a <HAL_UART_Transmit+0xca>
    return HAL_BUSY;
 800b338:	2002      	movs	r0, #2
}
 800b33a:	b002      	add	sp, #8
 800b33c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b340 <HAL_UART_Receive>:
{
 800b340:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b344:	b083      	sub	sp, #12
 800b346:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 800b348:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 800b34c:	2b20      	cmp	r3, #32
 800b34e:	d17e      	bne.n	800b44e <HAL_UART_Receive+0x10e>
 800b350:	4604      	mov	r4, r0
 800b352:	460d      	mov	r5, r1
 800b354:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800b356:	2a00      	cmp	r2, #0
 800b358:	bf18      	it	ne
 800b35a:	2900      	cmpne	r1, #0
 800b35c:	d101      	bne.n	800b362 <HAL_UART_Receive+0x22>
      return  HAL_ERROR;
 800b35e:	2001      	movs	r0, #1
 800b360:	e076      	b.n	800b450 <HAL_UART_Receive+0x110>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b362:	2300      	movs	r3, #0
 800b364:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b368:	2222      	movs	r2, #34	@ 0x22
 800b36a:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b36e:	66c3      	str	r3, [r0, #108]	@ 0x6c
    tickstart = HAL_GetTick();
 800b370:	f7f7 f8c8 	bl	8002504 <HAL_GetTick>
 800b374:	4607      	mov	r7, r0
    huart->RxXferSize  = Size;
 800b376:	f8a4 805c 	strh.w	r8, [r4, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800b37a:	f8a4 805e 	strh.w	r8, [r4, #94]	@ 0x5e
    UART_MASK_COMPUTATION(huart);
 800b37e:	68a3      	ldr	r3, [r4, #8]
 800b380:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b384:	d006      	beq.n	800b394 <HAL_UART_Receive+0x54>
 800b386:	b9a3      	cbnz	r3, 800b3b2 <HAL_UART_Receive+0x72>
 800b388:	6922      	ldr	r2, [r4, #16]
 800b38a:	b972      	cbnz	r2, 800b3aa <HAL_UART_Receive+0x6a>
 800b38c:	22ff      	movs	r2, #255	@ 0xff
 800b38e:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
 800b392:	e014      	b.n	800b3be <HAL_UART_Receive+0x7e>
 800b394:	6922      	ldr	r2, [r4, #16]
 800b396:	b922      	cbnz	r2, 800b3a2 <HAL_UART_Receive+0x62>
 800b398:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b39c:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
 800b3a0:	e00d      	b.n	800b3be <HAL_UART_Receive+0x7e>
 800b3a2:	22ff      	movs	r2, #255	@ 0xff
 800b3a4:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
 800b3a8:	e009      	b.n	800b3be <HAL_UART_Receive+0x7e>
 800b3aa:	227f      	movs	r2, #127	@ 0x7f
 800b3ac:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
 800b3b0:	e005      	b.n	800b3be <HAL_UART_Receive+0x7e>
 800b3b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b3b6:	d00a      	beq.n	800b3ce <HAL_UART_Receive+0x8e>
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
    uhMask = huart->Mask;
 800b3be:	f8b4 8060 	ldrh.w	r8, [r4, #96]	@ 0x60
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b3c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b3c6:	d00c      	beq.n	800b3e2 <HAL_UART_Receive+0xa2>
      pdata16bits = NULL;
 800b3c8:	f04f 0900 	mov.w	r9, #0
 800b3cc:	e024      	b.n	800b418 <HAL_UART_Receive+0xd8>
    UART_MASK_COMPUTATION(huart);
 800b3ce:	6922      	ldr	r2, [r4, #16]
 800b3d0:	b91a      	cbnz	r2, 800b3da <HAL_UART_Receive+0x9a>
 800b3d2:	227f      	movs	r2, #127	@ 0x7f
 800b3d4:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
 800b3d8:	e7f1      	b.n	800b3be <HAL_UART_Receive+0x7e>
 800b3da:	223f      	movs	r2, #63	@ 0x3f
 800b3dc:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
 800b3e0:	e7ed      	b.n	800b3be <HAL_UART_Receive+0x7e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b3e2:	6923      	ldr	r3, [r4, #16]
 800b3e4:	b113      	cbz	r3, 800b3ec <HAL_UART_Receive+0xac>
      pdata16bits = NULL;
 800b3e6:	f04f 0900 	mov.w	r9, #0
 800b3ea:	e015      	b.n	800b418 <HAL_UART_Receive+0xd8>
      pdata16bits = (uint16_t *) pData;
 800b3ec:	46a9      	mov	r9, r5
      pdata8bits  = NULL;
 800b3ee:	2500      	movs	r5, #0
 800b3f0:	e012      	b.n	800b418 <HAL_UART_Receive+0xd8>
        huart->RxState = HAL_UART_STATE_READY;
 800b3f2:	2320      	movs	r3, #32
 800b3f4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
        return HAL_TIMEOUT;
 800b3f8:	2003      	movs	r0, #3
 800b3fa:	e029      	b.n	800b450 <HAL_UART_Receive+0x110>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800b3fc:	6823      	ldr	r3, [r4, #0]
 800b3fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b400:	fa5f f388 	uxtb.w	r3, r8
 800b404:	4013      	ands	r3, r2
 800b406:	f805 3b01 	strb.w	r3, [r5], #1
      huart->RxXferCount--;
 800b40a:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 800b40e:	b292      	uxth	r2, r2
 800b410:	3a01      	subs	r2, #1
 800b412:	b292      	uxth	r2, r2
 800b414:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800b418:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800b41c:	b29b      	uxth	r3, r3
 800b41e:	b18b      	cbz	r3, 800b444 <HAL_UART_Receive+0x104>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800b420:	9600      	str	r6, [sp, #0]
 800b422:	463b      	mov	r3, r7
 800b424:	2200      	movs	r2, #0
 800b426:	2120      	movs	r1, #32
 800b428:	4620      	mov	r0, r4
 800b42a:	f7ff fece 	bl	800b1ca <UART_WaitOnFlagUntilTimeout>
 800b42e:	2800      	cmp	r0, #0
 800b430:	d1df      	bne.n	800b3f2 <HAL_UART_Receive+0xb2>
      if (pdata8bits == NULL)
 800b432:	2d00      	cmp	r5, #0
 800b434:	d1e2      	bne.n	800b3fc <HAL_UART_Receive+0xbc>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800b436:	6823      	ldr	r3, [r4, #0]
 800b438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b43a:	ea08 0303 	and.w	r3, r8, r3
 800b43e:	f829 3b02 	strh.w	r3, [r9], #2
        pdata16bits++;
 800b442:	e7e2      	b.n	800b40a <HAL_UART_Receive+0xca>
    huart->RxState = HAL_UART_STATE_READY;
 800b444:	2320      	movs	r3, #32
 800b446:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    return HAL_OK;
 800b44a:	2000      	movs	r0, #0
 800b44c:	e000      	b.n	800b450 <HAL_UART_Receive+0x110>
    return HAL_BUSY;
 800b44e:	2002      	movs	r0, #2
}
 800b450:	b003      	add	sp, #12
 800b452:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800b456 <UART_CheckIdleState>:
{
 800b456:	b530      	push	{r4, r5, lr}
 800b458:	b083      	sub	sp, #12
 800b45a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b45c:	2300      	movs	r3, #0
 800b45e:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 800b462:	f7f7 f84f 	bl	8002504 <HAL_GetTick>
 800b466:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b468:	6822      	ldr	r2, [r4, #0]
 800b46a:	6812      	ldr	r2, [r2, #0]
 800b46c:	f012 0f08 	tst.w	r2, #8
 800b470:	d110      	bne.n	800b494 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b472:	6823      	ldr	r3, [r4, #0]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f013 0f04 	tst.w	r3, #4
 800b47a:	d128      	bne.n	800b4ce <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 800b47c:	2320      	movs	r3, #32
 800b47e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b482:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b486:	2000      	movs	r0, #0
 800b488:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b48a:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 800b48c:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800b490:	b003      	add	sp, #12
 800b492:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b494:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b498:	9300      	str	r3, [sp, #0]
 800b49a:	4603      	mov	r3, r0
 800b49c:	2200      	movs	r2, #0
 800b49e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b4a2:	4620      	mov	r0, r4
 800b4a4:	f7ff fe91 	bl	800b1ca <UART_WaitOnFlagUntilTimeout>
 800b4a8:	2800      	cmp	r0, #0
 800b4aa:	d0e2      	beq.n	800b472 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b4ac:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4ae:	e852 3f00 	ldrex	r3, [r2]
 800b4b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4b6:	e842 3100 	strex	r1, r3, [r2]
 800b4ba:	2900      	cmp	r1, #0
 800b4bc:	d1f6      	bne.n	800b4ac <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 800b4be:	2320      	movs	r3, #32
 800b4c0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800b4ca:	2003      	movs	r0, #3
 800b4cc:	e7e0      	b.n	800b490 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b4ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b4d2:	9300      	str	r3, [sp, #0]
 800b4d4:	462b      	mov	r3, r5
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b4dc:	4620      	mov	r0, r4
 800b4de:	f7ff fe74 	bl	800b1ca <UART_WaitOnFlagUntilTimeout>
 800b4e2:	2800      	cmp	r0, #0
 800b4e4:	d0ca      	beq.n	800b47c <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b4e6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4e8:	e852 3f00 	ldrex	r3, [r2]
 800b4ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4f0:	e842 3100 	strex	r1, r3, [r2]
 800b4f4:	2900      	cmp	r1, #0
 800b4f6:	d1f6      	bne.n	800b4e6 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b4f8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4fa:	f102 0308 	add.w	r3, r2, #8
 800b4fe:	e853 3f00 	ldrex	r3, [r3]
 800b502:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b506:	3208      	adds	r2, #8
 800b508:	e842 3100 	strex	r1, r3, [r2]
 800b50c:	2900      	cmp	r1, #0
 800b50e:	d1f3      	bne.n	800b4f8 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 800b510:	2320      	movs	r3, #32
 800b512:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 800b516:	2300      	movs	r3, #0
 800b518:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800b51c:	2003      	movs	r0, #3
 800b51e:	e7b7      	b.n	800b490 <UART_CheckIdleState+0x3a>

0800b520 <HAL_UART_Init>:
  if (huart == NULL)
 800b520:	b378      	cbz	r0, 800b582 <HAL_UART_Init+0x62>
{
 800b522:	b510      	push	{r4, lr}
 800b524:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800b526:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800b52a:	b30b      	cbz	r3, 800b570 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800b52c:	2324      	movs	r3, #36	@ 0x24
 800b52e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800b532:	6822      	ldr	r2, [r4, #0]
 800b534:	6813      	ldr	r3, [r2, #0]
 800b536:	f023 0301 	bic.w	r3, r3, #1
 800b53a:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b53c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b53e:	b9e3      	cbnz	r3, 800b57a <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b540:	4620      	mov	r0, r4
 800b542:	f7ff fa7b 	bl	800aa3c <UART_SetConfig>
 800b546:	2801      	cmp	r0, #1
 800b548:	d011      	beq.n	800b56e <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b54a:	6822      	ldr	r2, [r4, #0]
 800b54c:	6853      	ldr	r3, [r2, #4]
 800b54e:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800b552:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b554:	6822      	ldr	r2, [r4, #0]
 800b556:	6893      	ldr	r3, [r2, #8]
 800b558:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800b55c:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800b55e:	6822      	ldr	r2, [r4, #0]
 800b560:	6813      	ldr	r3, [r2, #0]
 800b562:	f043 0301 	orr.w	r3, r3, #1
 800b566:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800b568:	4620      	mov	r0, r4
 800b56a:	f7ff ff74 	bl	800b456 <UART_CheckIdleState>
}
 800b56e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800b570:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 800b574:	f7f6 fc7c 	bl	8001e70 <HAL_UART_MspInit>
 800b578:	e7d8      	b.n	800b52c <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 800b57a:	4620      	mov	r0, r4
 800b57c:	f7ff fdc0 	bl	800b100 <UART_AdvFeatureConfig>
 800b580:	e7de      	b.n	800b540 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 800b582:	2001      	movs	r0, #1
}
 800b584:	4770      	bx	lr
	...

0800b588 <UART_Start_Receive_IT>:
{
 800b588:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 800b58a:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b58c:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b590:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b594:	2300      	movs	r3, #0
 800b596:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 800b598:	6883      	ldr	r3, [r0, #8]
 800b59a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b59e:	d006      	beq.n	800b5ae <UART_Start_Receive_IT+0x26>
 800b5a0:	b9a3      	cbnz	r3, 800b5cc <UART_Start_Receive_IT+0x44>
 800b5a2:	6903      	ldr	r3, [r0, #16]
 800b5a4:	b973      	cbnz	r3, 800b5c4 <UART_Start_Receive_IT+0x3c>
 800b5a6:	23ff      	movs	r3, #255	@ 0xff
 800b5a8:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800b5ac:	e014      	b.n	800b5d8 <UART_Start_Receive_IT+0x50>
 800b5ae:	6903      	ldr	r3, [r0, #16]
 800b5b0:	b923      	cbnz	r3, 800b5bc <UART_Start_Receive_IT+0x34>
 800b5b2:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800b5b6:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800b5ba:	e00d      	b.n	800b5d8 <UART_Start_Receive_IT+0x50>
 800b5bc:	23ff      	movs	r3, #255	@ 0xff
 800b5be:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800b5c2:	e009      	b.n	800b5d8 <UART_Start_Receive_IT+0x50>
 800b5c4:	237f      	movs	r3, #127	@ 0x7f
 800b5c6:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800b5ca:	e005      	b.n	800b5d8 <UART_Start_Receive_IT+0x50>
 800b5cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b5d0:	d02e      	beq.n	800b630 <UART_Start_Receive_IT+0xa8>
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5d8:	2300      	movs	r3, #0
 800b5da:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b5de:	2322      	movs	r3, #34	@ 0x22
 800b5e0:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5e4:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5e6:	f101 0308 	add.w	r3, r1, #8
 800b5ea:	e853 3f00 	ldrex	r3, [r3]
 800b5ee:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5f2:	3108      	adds	r1, #8
 800b5f4:	e841 3400 	strex	r4, r3, [r1]
 800b5f8:	2c00      	cmp	r4, #0
 800b5fa:	d1f3      	bne.n	800b5e4 <UART_Start_Receive_IT+0x5c>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b5fc:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800b5fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b602:	d01f      	beq.n	800b644 <UART_Start_Receive_IT+0xbc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b604:	6883      	ldr	r3, [r0, #8]
 800b606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b60a:	d043      	beq.n	800b694 <UART_Start_Receive_IT+0x10c>
      huart->RxISR = UART_RxISR_8BIT;
 800b60c:	4b29      	ldr	r3, [pc, #164]	@ (800b6b4 <UART_Start_Receive_IT+0x12c>)
 800b60e:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b610:	6903      	ldr	r3, [r0, #16]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d044      	beq.n	800b6a0 <UART_Start_Receive_IT+0x118>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800b616:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b618:	e852 3f00 	ldrex	r3, [r2]
 800b61c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b620:	e842 3100 	strex	r1, r3, [r2]
 800b624:	2900      	cmp	r1, #0
 800b626:	d1f6      	bne.n	800b616 <UART_Start_Receive_IT+0x8e>
}
 800b628:	2000      	movs	r0, #0
 800b62a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b62e:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 800b630:	6903      	ldr	r3, [r0, #16]
 800b632:	b91b      	cbnz	r3, 800b63c <UART_Start_Receive_IT+0xb4>
 800b634:	237f      	movs	r3, #127	@ 0x7f
 800b636:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800b63a:	e7cd      	b.n	800b5d8 <UART_Start_Receive_IT+0x50>
 800b63c:	233f      	movs	r3, #63	@ 0x3f
 800b63e:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
 800b642:	e7c9      	b.n	800b5d8 <UART_Start_Receive_IT+0x50>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800b644:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 800b648:	4293      	cmp	r3, r2
 800b64a:	d8db      	bhi.n	800b604 <UART_Start_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b64c:	6883      	ldr	r3, [r0, #8]
 800b64e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b652:	d019      	beq.n	800b688 <UART_Start_Receive_IT+0x100>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800b654:	4b18      	ldr	r3, [pc, #96]	@ (800b6b8 <UART_Start_Receive_IT+0x130>)
 800b656:	6743      	str	r3, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 800b658:	6903      	ldr	r3, [r0, #16]
 800b65a:	b143      	cbz	r3, 800b66e <UART_Start_Receive_IT+0xe6>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b65c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b65e:	e852 3f00 	ldrex	r3, [r2]
 800b662:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b666:	e842 3100 	strex	r1, r3, [r2]
 800b66a:	2900      	cmp	r1, #0
 800b66c:	d1f6      	bne.n	800b65c <UART_Start_Receive_IT+0xd4>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b66e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b670:	f102 0308 	add.w	r3, r2, #8
 800b674:	e853 3f00 	ldrex	r3, [r3]
 800b678:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b67c:	3208      	adds	r2, #8
 800b67e:	e842 3100 	strex	r1, r3, [r2]
 800b682:	2900      	cmp	r1, #0
 800b684:	d1f3      	bne.n	800b66e <UART_Start_Receive_IT+0xe6>
 800b686:	e7cf      	b.n	800b628 <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b688:	6903      	ldr	r3, [r0, #16]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d1e2      	bne.n	800b654 <UART_Start_Receive_IT+0xcc>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800b68e:	4b0b      	ldr	r3, [pc, #44]	@ (800b6bc <UART_Start_Receive_IT+0x134>)
 800b690:	6743      	str	r3, [r0, #116]	@ 0x74
 800b692:	e7e1      	b.n	800b658 <UART_Start_Receive_IT+0xd0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b694:	6903      	ldr	r3, [r0, #16]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d1b8      	bne.n	800b60c <UART_Start_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 800b69a:	4b09      	ldr	r3, [pc, #36]	@ (800b6c0 <UART_Start_Receive_IT+0x138>)
 800b69c:	6743      	str	r3, [r0, #116]	@ 0x74
 800b69e:	e7b7      	b.n	800b610 <UART_Start_Receive_IT+0x88>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b6a0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6a2:	e852 3f00 	ldrex	r3, [r2]
 800b6a6:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6aa:	e842 3100 	strex	r1, r3, [r2]
 800b6ae:	2900      	cmp	r1, #0
 800b6b0:	d1f6      	bne.n	800b6a0 <UART_Start_Receive_IT+0x118>
 800b6b2:	e7b9      	b.n	800b628 <UART_Start_Receive_IT+0xa0>
 800b6b4:	0800a4f9 	.word	0x0800a4f9
 800b6b8:	0800a6ad 	.word	0x0800a6ad
 800b6bc:	0800a875 	.word	0x0800a875
 800b6c0:	0800a5d5 	.word	0x0800a5d5

0800b6c4 <HAL_UART_Receive_IT>:
{
 800b6c4:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 800b6c6:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 800b6ca:	2b20      	cmp	r3, #32
 800b6cc:	d119      	bne.n	800b702 <HAL_UART_Receive_IT+0x3e>
    if ((pData == NULL) || (Size == 0U))
 800b6ce:	2a00      	cmp	r2, #0
 800b6d0:	bf18      	it	ne
 800b6d2:	2900      	cmpne	r1, #0
 800b6d4:	d017      	beq.n	800b706 <HAL_UART_Receive_IT+0x42>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b6da:	6803      	ldr	r3, [r0, #0]
 800b6dc:	4c0b      	ldr	r4, [pc, #44]	@ (800b70c <HAL_UART_Receive_IT+0x48>)
 800b6de:	42a3      	cmp	r3, r4
 800b6e0:	d00c      	beq.n	800b6fc <HAL_UART_Receive_IT+0x38>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b6e2:	685b      	ldr	r3, [r3, #4]
 800b6e4:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800b6e8:	d008      	beq.n	800b6fc <HAL_UART_Receive_IT+0x38>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b6ea:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6ec:	e854 3f00 	ldrex	r3, [r4]
 800b6f0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6f4:	e844 3500 	strex	r5, r3, [r4]
 800b6f8:	2d00      	cmp	r5, #0
 800b6fa:	d1f6      	bne.n	800b6ea <HAL_UART_Receive_IT+0x26>
    return (UART_Start_Receive_IT(huart, pData, Size));
 800b6fc:	f7ff ff44 	bl	800b588 <UART_Start_Receive_IT>
 800b700:	e000      	b.n	800b704 <HAL_UART_Receive_IT+0x40>
    return HAL_BUSY;
 800b702:	2002      	movs	r0, #2
}
 800b704:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800b706:	2001      	movs	r0, #1
 800b708:	e7fc      	b.n	800b704 <HAL_UART_Receive_IT+0x40>
 800b70a:	bf00      	nop
 800b70c:	58000c00 	.word	0x58000c00

0800b710 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b710:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800b712:	b92b      	cbnz	r3, 800b720 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 800b714:	2301      	movs	r3, #1
 800b716:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b71a:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 800b71e:	4770      	bx	lr
{
 800b720:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b722:	6803      	ldr	r3, [r0, #0]
 800b724:	689a      	ldr	r2, [r3, #8]
 800b726:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b72a:	6899      	ldr	r1, [r3, #8]
 800b72c:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b72e:	4d09      	ldr	r5, [pc, #36]	@ (800b754 <UARTEx_SetNbDataToProcess+0x44>)
 800b730:	5c6b      	ldrb	r3, [r5, r1]
 800b732:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800b734:	4c08      	ldr	r4, [pc, #32]	@ (800b758 <UARTEx_SetNbDataToProcess+0x48>)
 800b736:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b738:	fb93 f3f1 	sdiv	r3, r3, r1
 800b73c:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b740:	5cab      	ldrb	r3, [r5, r2]
 800b742:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800b744:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b746:	fb93 f3f2 	sdiv	r3, r3, r2
 800b74a:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 800b74e:	bc30      	pop	{r4, r5}
 800b750:	4770      	bx	lr
 800b752:	bf00      	nop
 800b754:	08017020 	.word	0x08017020
 800b758:	08017018 	.word	0x08017018

0800b75c <HAL_RS485Ex_Init>:
  if (huart == NULL)
 800b75c:	2800      	cmp	r0, #0
 800b75e:	d03c      	beq.n	800b7da <HAL_RS485Ex_Init+0x7e>
{
 800b760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b762:	460f      	mov	r7, r1
 800b764:	4616      	mov	r6, r2
 800b766:	461d      	mov	r5, r3
 800b768:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800b76a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800b76e:	b35b      	cbz	r3, 800b7c8 <HAL_RS485Ex_Init+0x6c>
  huart->gState = HAL_UART_STATE_BUSY;
 800b770:	2324      	movs	r3, #36	@ 0x24
 800b772:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800b776:	6822      	ldr	r2, [r4, #0]
 800b778:	6813      	ldr	r3, [r2, #0]
 800b77a:	f023 0301 	bic.w	r3, r3, #1
 800b77e:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b780:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b782:	bb33      	cbnz	r3, 800b7d2 <HAL_RS485Ex_Init+0x76>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b784:	4620      	mov	r0, r4
 800b786:	f7ff f959 	bl	800aa3c <UART_SetConfig>
 800b78a:	2801      	cmp	r0, #1
 800b78c:	d01b      	beq.n	800b7c6 <HAL_RS485Ex_Init+0x6a>
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800b78e:	6822      	ldr	r2, [r4, #0]
 800b790:	6893      	ldr	r3, [r2, #8]
 800b792:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b796:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800b798:	6822      	ldr	r2, [r4, #0]
 800b79a:	6893      	ldr	r3, [r2, #8]
 800b79c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b7a0:	433b      	orrs	r3, r7
 800b7a2:	6093      	str	r3, [r2, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 800b7a4:	042d      	lsls	r5, r5, #16
 800b7a6:	ea45 5246 	orr.w	r2, r5, r6, lsl #21
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800b7aa:	6821      	ldr	r1, [r4, #0]
 800b7ac:	680b      	ldr	r3, [r1, #0]
 800b7ae:	f36f 4319 	bfc	r3, #16, #10
 800b7b2:	4313      	orrs	r3, r2
 800b7b4:	600b      	str	r3, [r1, #0]
  __HAL_UART_ENABLE(huart);
 800b7b6:	6822      	ldr	r2, [r4, #0]
 800b7b8:	6813      	ldr	r3, [r2, #0]
 800b7ba:	f043 0301 	orr.w	r3, r3, #1
 800b7be:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800b7c0:	4620      	mov	r0, r4
 800b7c2:	f7ff fe48 	bl	800b456 <UART_CheckIdleState>
}
 800b7c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 800b7c8:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 800b7cc:	f7f6 fb50 	bl	8001e70 <HAL_UART_MspInit>
 800b7d0:	e7ce      	b.n	800b770 <HAL_RS485Ex_Init+0x14>
    UART_AdvFeatureConfig(huart);
 800b7d2:	4620      	mov	r0, r4
 800b7d4:	f7ff fc94 	bl	800b100 <UART_AdvFeatureConfig>
 800b7d8:	e7d4      	b.n	800b784 <HAL_RS485Ex_Init+0x28>
    return HAL_ERROR;
 800b7da:	2001      	movs	r0, #1
}
 800b7dc:	4770      	bx	lr

0800b7de <HAL_UARTEx_WakeupCallback>:
}
 800b7de:	4770      	bx	lr

0800b7e0 <HAL_UARTEx_RxFifoFullCallback>:
}
 800b7e0:	4770      	bx	lr

0800b7e2 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 800b7e2:	4770      	bx	lr

0800b7e4 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800b7e4:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800b7e8:	2b01      	cmp	r3, #1
 800b7ea:	d018      	beq.n	800b81e <HAL_UARTEx_DisableFifoMode+0x3a>
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800b7f2:	2324      	movs	r3, #36	@ 0x24
 800b7f4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b7f8:	6803      	ldr	r3, [r0, #0]
 800b7fa:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800b7fc:	6819      	ldr	r1, [r3, #0]
 800b7fe:	f021 0101 	bic.w	r1, r1, #1
 800b802:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b804:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b808:	2300      	movs	r3, #0
 800b80a:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b80c:	6801      	ldr	r1, [r0, #0]
 800b80e:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 800b810:	2220      	movs	r2, #32
 800b812:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800b816:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 800b81a:	4618      	mov	r0, r3
 800b81c:	4770      	bx	lr
  __HAL_LOCK(huart);
 800b81e:	2002      	movs	r0, #2
}
 800b820:	4770      	bx	lr

0800b822 <HAL_UARTEx_SetTxFifoThreshold>:
{
 800b822:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800b824:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800b828:	2b01      	cmp	r3, #1
 800b82a:	d01d      	beq.n	800b868 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 800b82c:	4604      	mov	r4, r0
 800b82e:	2301      	movs	r3, #1
 800b830:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800b834:	2324      	movs	r3, #36	@ 0x24
 800b836:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b83a:	6803      	ldr	r3, [r0, #0]
 800b83c:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800b83e:	681a      	ldr	r2, [r3, #0]
 800b840:	f022 0201 	bic.w	r2, r2, #1
 800b844:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b846:	6802      	ldr	r2, [r0, #0]
 800b848:	6893      	ldr	r3, [r2, #8]
 800b84a:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 800b84e:	4319      	orrs	r1, r3
 800b850:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800b852:	f7ff ff5d 	bl	800b710 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b856:	6823      	ldr	r3, [r4, #0]
 800b858:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800b85a:	2320      	movs	r3, #32
 800b85c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800b860:	2000      	movs	r0, #0
 800b862:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800b866:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800b868:	2002      	movs	r0, #2
 800b86a:	e7fc      	b.n	800b866 <HAL_UARTEx_SetTxFifoThreshold+0x44>

0800b86c <HAL_UARTEx_SetRxFifoThreshold>:
{
 800b86c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800b86e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 800b872:	2b01      	cmp	r3, #1
 800b874:	d01d      	beq.n	800b8b2 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 800b876:	4604      	mov	r4, r0
 800b878:	2301      	movs	r3, #1
 800b87a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800b87e:	2324      	movs	r3, #36	@ 0x24
 800b880:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b884:	6803      	ldr	r3, [r0, #0]
 800b886:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800b888:	681a      	ldr	r2, [r3, #0]
 800b88a:	f022 0201 	bic.w	r2, r2, #1
 800b88e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b890:	6802      	ldr	r2, [r0, #0]
 800b892:	6893      	ldr	r3, [r2, #8]
 800b894:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 800b898:	4319      	orrs	r1, r3
 800b89a:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800b89c:	f7ff ff38 	bl	800b710 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8a0:	6823      	ldr	r3, [r4, #0]
 800b8a2:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800b8a4:	2320      	movs	r3, #32
 800b8a6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800b8aa:	2000      	movs	r0, #0
 800b8ac:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800b8b0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800b8b2:	2002      	movs	r0, #2
 800b8b4:	e7fc      	b.n	800b8b0 <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

0800b8b8 <imu_bmi_init>:
AHRS_Param ahrs_param;
pid_type_def temp_pid;


void imu_bmi_init(void)
{
 800b8b8:	b500      	push	{lr}
 800b8ba:	b085      	sub	sp, #20
	// 初始化BMI088传感器
	while(BMI088_init())
 800b8bc:	e005      	b.n	800b8ca <imu_bmi_init+0x12>
	{
		  printf("[INFO] IMU: BMI088 initialized.\r\n");
 800b8be:	4817      	ldr	r0, [pc, #92]	@ (800b91c <imu_bmi_init+0x64>)
 800b8c0:	f008 fa3a 	bl	8013d38 <puts>
		  osDelay(100);
 800b8c4:	2064      	movs	r0, #100	@ 0x64
 800b8c6:	f004 f893 	bl	800f9f0 <osDelay>
	while(BMI088_init())
 800b8ca:	f001 fb87 	bl	800cfdc <BMI088_init>
 800b8ce:	2800      	cmp	r0, #0
 800b8d0:	d1f5      	bne.n	800b8be <imu_bmi_init+0x6>
	}
	g_device_status.bmi088_pcb_devicestatus = true;
 800b8d2:	4b13      	ldr	r3, [pc, #76]	@ (800b920 <imu_bmi_init+0x68>)
 800b8d4:	2201      	movs	r2, #1
 800b8d6:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206

	// 初始化AHRS参数
	ahrs_param_deinit(&ahrs_param);
 800b8da:	4812      	ldr	r0, [pc, #72]	@ (800b924 <imu_bmi_init+0x6c>)
 800b8dc:	f000 f99c 	bl	800bc18 <ahrs_param_deinit>
//	printf("[INFO] IMU: AHRS sample frequency: %d Hz\r\n", ahrs_param.sample_freq);
//	printf("[INFO] IMU: AHRS proportional gain: %.2f\r\n", ahrs_param.k_p);
//	printf("[INFO] IMU: AHRS integral gain: %.2f\r\n", ahrs_param.k_i);

	// 初始化PID控制器
	PID_init(&temp_pid, PID_POSITION, (fp32[]){160.0f, 5.0f, 4.0f}, 400.0f, 100.0f);
 800b8e0:	4a11      	ldr	r2, [pc, #68]	@ (800b928 <imu_bmi_init+0x70>)
 800b8e2:	ab01      	add	r3, sp, #4
 800b8e4:	ca07      	ldmia	r2, {r0, r1, r2}
 800b8e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b8ea:	eddf 0a10 	vldr	s1, [pc, #64]	@ 800b92c <imu_bmi_init+0x74>
 800b8ee:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 800b930 <imu_bmi_init+0x78>
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	2100      	movs	r1, #0
 800b8f6:	480f      	ldr	r0, [pc, #60]	@ (800b934 <imu_bmi_init+0x7c>)
 800b8f8:	f000 fca8 	bl	800c24c <PID_init>

	// 开启温控PWM输出
	if(TIM3_PWM_START())
 800b8fc:	210c      	movs	r1, #12
 800b8fe:	480e      	ldr	r0, [pc, #56]	@ (800b938 <imu_bmi_init+0x80>)
 800b900:	f7fe f92c 	bl	8009b5c <HAL_TIM_PWM_Start>
 800b904:	b930      	cbnz	r0, 800b914 <imu_bmi_init+0x5c>
	{
		Error_Handler();
	}
	TIM3_PWM_SET_PULSE(0);
 800b906:	4b0c      	ldr	r3, [pc, #48]	@ (800b938 <imu_bmi_init+0x80>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	2200      	movs	r2, #0
 800b90c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800b90e:	b005      	add	sp, #20
 800b910:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 800b914:	f7f5 fc2c 	bl	8001170 <Error_Handler>
 800b918:	e7f5      	b.n	800b906 <imu_bmi_init+0x4e>
 800b91a:	bf00      	nop
 800b91c:	08016a04 	.word	0x08016a04
 800b920:	24001efc 	.word	0x24001efc
 800b924:	24001b10 	.word	0x24001b10
 800b928:	08016844 	.word	0x08016844
 800b92c:	42c80000 	.word	0x42c80000
 800b930:	43c80000 	.word	0x43c80000
 800b934:	24001ac8 	.word	0x24001ac8
 800b938:	24000774 	.word	0x24000774
 800b93c:	00000000 	.word	0x00000000

0800b940 <imu_bmi_loop>:


void imu_bmi_loop(void)
{
	if(g_system_state.bmi088_imu_data.dataReady){
 800b940:	4b33      	ldr	r3, [pc, #204]	@ (800ba10 <imu_bmi_loop+0xd0>)
 800b942:	f893 3170 	ldrb.w	r3, [r3, #368]	@ 0x170
 800b946:	b903      	cbnz	r3, 800b94a <imu_bmi_loop+0xa>
 800b948:	4770      	bx	lr
{
 800b94a:	b530      	push	{r4, r5, lr}
 800b94c:	b087      	sub	sp, #28
		float gyro[3], accel[3], temp;

		gyro[0] = g_system_state.bmi088_imu_data.gyro.x;
 800b94e:	4c30      	ldr	r4, [pc, #192]	@ (800ba10 <imu_bmi_loop+0xd0>)
 800b950:	f8d4 3140 	ldr.w	r3, [r4, #320]	@ 0x140
 800b954:	9300      	str	r3, [sp, #0]
		gyro[1] = g_system_state.bmi088_imu_data.gyro.y;
 800b956:	f8d4 3144 	ldr.w	r3, [r4, #324]	@ 0x144
 800b95a:	9301      	str	r3, [sp, #4]
		gyro[2] = g_system_state.bmi088_imu_data.gyro.z;
 800b95c:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
 800b960:	9302      	str	r3, [sp, #8]
		accel[0] = g_system_state.bmi088_imu_data.acc.x;
 800b962:	f8d4 3134 	ldr.w	r3, [r4, #308]	@ 0x134
 800b966:	9303      	str	r3, [sp, #12]
		accel[1] = g_system_state.bmi088_imu_data.acc.y;
 800b968:	f8d4 3138 	ldr.w	r3, [r4, #312]	@ 0x138
 800b96c:	9304      	str	r3, [sp, #16]
		accel[2] = g_system_state.bmi088_imu_data.acc.z;
 800b96e:	f8d4 313c 	ldr.w	r3, [r4, #316]	@ 0x13c
 800b972:	9305      	str	r3, [sp, #20]
		temp = g_system_state.bmi088_imu_data.temp;

		g_system_state.bmi088_imu_data.dataReady = false;
 800b974:	2300      	movs	r3, #0
 800b976:	f884 3170 	strb.w	r3, [r4, #368]	@ 0x170
//				gyro[0],gyro[1],gyro[2],
//				accel[0],accel[1],accel[2]);
//		printf("imu_temp:%.2f\r\n", temp);

		// PID Control
		PID_calc(&temp_pid, temp, 37.0f);		// 30.0f is the target temperature
 800b97a:	4d26      	ldr	r5, [pc, #152]	@ (800ba14 <imu_bmi_loop+0xd4>)
 800b97c:	eddf 0a26 	vldr	s1, [pc, #152]	@ 800ba18 <imu_bmi_loop+0xd8>
 800b980:	ed94 0a56 	vldr	s0, [r4, #344]	@ 0x158
 800b984:	4628      	mov	r0, r5
 800b986:	f000 fc7f 	bl	800c288 <PID_calc>
		TIM3_PWM_SET_PULSE(temp_pid.out + 500);	// Set PWM pulse width (0.5*1000 + PID output)
 800b98a:	edd5 7a08 	vldr	s15, [r5, #32]
 800b98e:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 800ba1c <imu_bmi_loop+0xdc>
 800b992:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b996:	4b22      	ldr	r3, [pc, #136]	@ (800ba20 <imu_bmi_loop+0xe0>)
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b99e:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
		// Update system state

		// Mahony AHRS
		ahrs_update(gyro, accel, &ahrs_param);
 800b9a2:	4d20      	ldr	r5, [pc, #128]	@ (800ba24 <imu_bmi_loop+0xe4>)
 800b9a4:	462a      	mov	r2, r5
 800b9a6:	a903      	add	r1, sp, #12
 800b9a8:	4668      	mov	r0, sp
 800b9aa:	f000 fa8b 	bl	800bec4 <ahrs_update>

		// load to g_systemstate
		g_system_state.bmi088_imu_data.quat.w = ahrs_param.ori.quaternion[0];
 800b9ae:	edd5 7a09 	vldr	s15, [r5, #36]	@ 0x24
 800b9b2:	edc4 7a58 	vstr	s15, [r4, #352]	@ 0x160
		g_system_state.bmi088_imu_data.quat.x = ahrs_param.ori.quaternion[1];
 800b9b6:	ed95 0a0a 	vldr	s0, [r5, #40]	@ 0x28
 800b9ba:	ed84 0a59 	vstr	s0, [r4, #356]	@ 0x164
		g_system_state.bmi088_imu_data.quat.y = ahrs_param.ori.quaternion[2];
 800b9be:	ed95 7a0b 	vldr	s14, [r5, #44]	@ 0x2c
 800b9c2:	ed84 7a5a 	vstr	s14, [r4, #360]	@ 0x168
		g_system_state.bmi088_imu_data.quat.z = ahrs_param.ori.quaternion[3];
 800b9c6:	edd5 6a0c 	vldr	s13, [r5, #48]	@ 0x30
 800b9ca:	edc4 6a5b 	vstr	s13, [r4, #364]	@ 0x16c

		uint8_t axis = 0; // 0: x  1: y  2: z
		float inc_ang;
		switch(axis){
			case 0:
				inc_ang = acos(2*(x*z-w*y));
 800b9ce:	ee20 0a26 	vmul.f32	s0, s0, s13
 800b9d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b9d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b9da:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b9de:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 800b9e2:	f006 f9c9 	bl	8011d78 <acos>
 800b9e6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
				break;
			case 2:
				inc_ang = acos(1-2*(x*x-y*y));
				break;
		}
		inc_ang *= 57.29578;		// rad to deg
 800b9ea:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 800b9ee:	ed9f 7b06 	vldr	d7, [pc, #24]	@ 800ba08 <imu_bmi_loop+0xc8>
 800b9f2:	ee20 0b07 	vmul.f64	d0, d0, d7
 800b9f6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
		g_system_state.bmi088_imu_data.inc_angle = inc_ang;		// load to g_system_state
 800b9fa:	ed84 0a57 	vstr	s0, [r4, #348]	@ 0x15c
//				ahrs_param.ori.quaternion[0],
//				ahrs_param.ori.quaternion[1],
//				ahrs_param.ori.quaternion[2],
//				ahrs_param.ori.quaternion[3]);
	}
}
 800b9fe:	b007      	add	sp, #28
 800ba00:	bd30      	pop	{r4, r5, pc}
 800ba02:	bf00      	nop
 800ba04:	f3af 8000 	nop.w
 800ba08:	1e7967cb 	.word	0x1e7967cb
 800ba0c:	404ca5dc 	.word	0x404ca5dc
 800ba10:	24001d44 	.word	0x24001d44
 800ba14:	24001ac8 	.word	0x24001ac8
 800ba18:	42140000 	.word	0x42140000
 800ba1c:	43fa0000 	.word	0x43fa0000
 800ba20:	24000774 	.word	0x24000774
 800ba24:	24001b10 	.word	0x24001b10

0800ba28 <imu_bmi_time>:


void imu_bmi_time(void)
{
 800ba28:	b500      	push	{lr}
 800ba2a:	b089      	sub	sp, #36	@ 0x24
	// 读取BMI088传感器数据
	float gyro[3], accel[3], temp;
	BMI088_read(gyro, accel, &temp);
 800ba2c:	aa01      	add	r2, sp, #4
 800ba2e:	a902      	add	r1, sp, #8
 800ba30:	a805      	add	r0, sp, #20
 800ba32:	f001 fae1 	bl	800cff8 <BMI088_read>

	g_system_state.bmi088_imu_data.acc.x = accel[0];
 800ba36:	4b0e      	ldr	r3, [pc, #56]	@ (800ba70 <imu_bmi_time+0x48>)
 800ba38:	9a02      	ldr	r2, [sp, #8]
 800ba3a:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
	g_system_state.bmi088_imu_data.acc.y = accel[1];
 800ba3e:	9a03      	ldr	r2, [sp, #12]
 800ba40:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
	g_system_state.bmi088_imu_data.acc.z = accel[2];
 800ba44:	9a04      	ldr	r2, [sp, #16]
 800ba46:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
	g_system_state.bmi088_imu_data.gyro.x = gyro[0];
 800ba4a:	9a05      	ldr	r2, [sp, #20]
 800ba4c:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
	g_system_state.bmi088_imu_data.gyro.y = gyro[1];
 800ba50:	9a06      	ldr	r2, [sp, #24]
 800ba52:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
	g_system_state.bmi088_imu_data.gyro.z = gyro[2];
 800ba56:	9a07      	ldr	r2, [sp, #28]
 800ba58:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
	g_system_state.bmi088_imu_data.temp = temp;
 800ba5c:	9a01      	ldr	r2, [sp, #4]
 800ba5e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
	g_system_state.bmi088_imu_data.dataReady = true;
 800ba62:	2201      	movs	r2, #1
 800ba64:	f883 2170 	strb.w	r2, [r3, #368]	@ 0x170
}
 800ba68:	b009      	add	sp, #36	@ 0x24
 800ba6a:	f85d fb04 	ldr.w	pc, [sp], #4
 800ba6e:	bf00      	nop
 800ba70:	24001d44 	.word	0x24001d44

0800ba74 <_ZN11sensor_data3imuC1Ev>:
    float mag_calib_soft[3][3];

    bool data_ready;
    bool use_mag;		// use magnetometer data

    imu(){
 800ba74:	b510      	push	{r4, lr}
 800ba76:	b088      	sub	sp, #32
 800ba78:	4604      	mov	r4, r0
	:w(&data[0]),x(&data[1]),y(&data[2]),z(&data[3]){
 800ba7a:	6100      	str	r0, [r0, #16]
 800ba7c:	1d03      	adds	r3, r0, #4
 800ba7e:	6143      	str	r3, [r0, #20]
 800ba80:	f100 0308 	add.w	r3, r0, #8
 800ba84:	6183      	str	r3, [r0, #24]
 800ba86:	f100 030c 	add.w	r3, r0, #12
 800ba8a:	61c3      	str	r3, [r0, #28]
		*w = 1.0f;
 800ba8c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800ba90:	6002      	str	r2, [r0, #0]
		*x = 0.0f;
 800ba92:	2300      	movs	r3, #0
 800ba94:	6043      	str	r3, [r0, #4]
		*y = 0.0f;
 800ba96:	6083      	str	r3, [r0, #8]
		*z = 0.0f;
 800ba98:	60c3      	str	r3, [r0, #12]
	:w(&data[0]),x(&data[1]),y(&data[2]),z(&data[3]){
 800ba9a:	f8cd d010 	str.w	sp, [sp, #16]
 800ba9e:	a901      	add	r1, sp, #4
 800baa0:	9105      	str	r1, [sp, #20]
 800baa2:	a902      	add	r1, sp, #8
 800baa4:	9106      	str	r1, [sp, #24]
 800baa6:	a903      	add	r1, sp, #12
 800baa8:	9107      	str	r1, [sp, #28]
		*w = 1.0f;
 800baaa:	9200      	str	r2, [sp, #0]
		*x = 0.0f;
 800baac:	9301      	str	r3, [sp, #4]
		*y = 0.0f;
 800baae:	9302      	str	r3, [sp, #8]
		*z = 0.0f;
 800bab0:	9303      	str	r3, [sp, #12]
		quat = pose::quat_f();
 800bab2:	4686      	mov	lr, r0
 800bab4:	46ec      	mov	ip, sp
 800bab6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800baba:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800babe:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800bac2:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
        for (int i = 0; i < 3; ++i) {
 800bac6:	2300      	movs	r3, #0
 800bac8:	e010      	b.n	800baec <_ZN11sensor_data3imuC1Ev+0x78>
            acc[i] = 0.0f;
 800baca:	f103 0208 	add.w	r2, r3, #8
 800bace:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800bad2:	2100      	movs	r1, #0
 800bad4:	6011      	str	r1, [r2, #0]
            gyro[i] = 0.0f;
 800bad6:	f103 020a 	add.w	r2, r3, #10
 800bada:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800bade:	6051      	str	r1, [r2, #4]
            mag[i] = 0.0f;
 800bae0:	f103 020e 	add.w	r2, r3, #14
 800bae4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800bae8:	6011      	str	r1, [r2, #0]
        for (int i = 0; i < 3; ++i) {
 800baea:	3301      	adds	r3, #1
 800baec:	2b02      	cmp	r3, #2
 800baee:	ddec      	ble.n	800baca <_ZN11sensor_data3imuC1Ev+0x56>
        }
        temp = 0.0f;
 800baf0:	2300      	movs	r3, #0
 800baf2:	6463      	str	r3, [r4, #68]	@ 0x44
        data_ready = false;
 800baf4:	2300      	movs	r3, #0
 800baf6:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
        use_mag = true;			// default use magnetometer data
 800bafa:	2301      	movs	r3, #1
 800bafc:	f884 30b5 	strb.w	r3, [r4, #181]	@ 0xb5
    }
 800bb00:	4620      	mov	r0, r4
 800bb02:	b008      	add	sp, #32
 800bb04:	bd10      	pop	{r4, pc}

0800bb06 <_ZN6filter3lpf7mov_ave5resetEv>:

        return m_current_sum / m_window_size;
    }

    void reset() {
        for (size_t i = 0; i < m_window_size; ++i) {
 800bb06:	2300      	movs	r3, #0
 800bb08:	e005      	b.n	800bb16 <_ZN6filter3lpf7mov_ave5resetEv+0x10>
            m_window[i] = 0.0f;
 800bb0a:	6842      	ldr	r2, [r0, #4]
 800bb0c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800bb10:	2100      	movs	r1, #0
 800bb12:	6011      	str	r1, [r2, #0]
        for (size_t i = 0; i < m_window_size; ++i) {
 800bb14:	3301      	adds	r3, #1
 800bb16:	6802      	ldr	r2, [r0, #0]
 800bb18:	429a      	cmp	r2, r3
 800bb1a:	d8f6      	bhi.n	800bb0a <_ZN6filter3lpf7mov_ave5resetEv+0x4>
        }
        m_current_sum = 0.0f;
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	6083      	str	r3, [r0, #8]
        m_current_index = 0;
 800bb20:	2300      	movs	r3, #0
 800bb22:	60c3      	str	r3, [r0, #12]
        m_is_initialized = false;
 800bb24:	7403      	strb	r3, [r0, #16]
    }
 800bb26:	4770      	bx	lr

0800bb28 <_ZN6filter3lpf7mov_aveC1Ej>:
    explicit mov_ave(size_t window_size)
 800bb28:	b510      	push	{r4, lr}
 800bb2a:	4604      	mov	r4, r0
        : m_window_size(window_size > 0 ? window_size : 1), // 确保窗口大小至少为1
 800bb2c:	4608      	mov	r0, r1
 800bb2e:	b901      	cbnz	r1, 800bb32 <_ZN6filter3lpf7mov_aveC1Ej+0xa>
 800bb30:	2001      	movs	r0, #1
 800bb32:	6020      	str	r0, [r4, #0]
          m_window(nullptr)
 800bb34:	2300      	movs	r3, #0
 800bb36:	6063      	str	r3, [r4, #4]
        m_window = new float[m_window_size];
 800bb38:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 800bb3c:	4298      	cmp	r0, r3
 800bb3e:	d208      	bcs.n	800bb52 <_ZN6filter3lpf7mov_aveC1Ej+0x2a>
 800bb40:	0080      	lsls	r0, r0, #2
 800bb42:	f006 f8fb 	bl	8011d3c <_Znaj>
 800bb46:	6060      	str	r0, [r4, #4]
        reset();
 800bb48:	4620      	mov	r0, r4
 800bb4a:	f7ff ffdc 	bl	800bb06 <_ZN6filter3lpf7mov_ave5resetEv>
    }
 800bb4e:	4620      	mov	r0, r4
 800bb50:	bd10      	pop	{r4, pc}
        m_window = new float[m_window_size];
 800bb52:	f04f 30ff 	mov.w	r0, #4294967295
 800bb56:	e7f4      	b.n	800bb42 <_ZN6filter3lpf7mov_aveC1Ej+0x1a>

0800bb58 <_ZN12icm20948_appC1Ehhh>:
// Board includes
#include "main.h"
#include "usart.h"

// constructor
icm20948_app::icm20948_app(uint8_t id, uint8_t bus, uint8_t addr):
 800bb58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb5c:	4604      	mov	r4, r0
 800bb5e:	4688      	mov	r8, r1
 800bb60:	4617      	mov	r7, r2
 800bb62:	461e      	mov	r6, r3
	lpf_gyro_x_(ICM_20948_LPF_CFREQ, ICM_20948_SAMPLE_FREQ),
	lpf_gyro_y_(ICM_20948_LPF_CFREQ, ICM_20948_SAMPLE_FREQ),
	lpf_gyro_z_(ICM_20948_LPF_CFREQ, ICM_20948_SAMPLE_FREQ),
	maf_mag_x_(ICM_20948_MAF_WINDOW_SIZE),
	maf_mag_y_(ICM_20948_MAF_WINDOW_SIZE),
	maf_mag_z_(ICM_20948_MAF_WINDOW_SIZE){
 800bb64:	2500      	movs	r5, #0
 800bb66:	7005      	strb	r5, [r0, #0]
 800bb68:	7045      	strb	r5, [r0, #1]
 800bb6a:	7085      	strb	r5, [r0, #2]
 800bb6c:	70c5      	strb	r5, [r0, #3]
 800bb6e:	7105      	strb	r5, [r0, #4]
 800bb70:	7145      	strb	r5, [r0, #5]
 800bb72:	7185      	strb	r5, [r0, #6]
 800bb74:	71c5      	strb	r5, [r0, #7]
 800bb76:	3008      	adds	r0, #8
 800bb78:	f001 fbb8 	bl	800d2ec <_ZN13ICM_20948_I2CC1Ev>
 800bb7c:	f104 006c 	add.w	r0, r4, #108	@ 0x6c
 800bb80:	f7ff ff78 	bl	800ba74 <_ZN11sensor_data3imuC1Ev>
        m_alpha = dt / (rc + dt);
 800bb84:	4a15      	ldr	r2, [pc, #84]	@ (800bbdc <_ZN12icm20948_appC1Ehhh+0x84>)
 800bb86:	f8c4 2178 	str.w	r2, [r4, #376]	@ 0x178
        m_last_out = 0.0f;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	f8c4 317c 	str.w	r3, [r4, #380]	@ 0x17c
        m_is_initial = false;
 800bb90:	f884 5180 	strb.w	r5, [r4, #384]	@ 0x180
        m_alpha = dt / (rc + dt);
 800bb94:	f8c4 2184 	str.w	r2, [r4, #388]	@ 0x184
        m_last_out = 0.0f;
 800bb98:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
        m_is_initial = false;
 800bb9c:	f884 518c 	strb.w	r5, [r4, #396]	@ 0x18c
        m_alpha = dt / (rc + dt);
 800bba0:	f8c4 2190 	str.w	r2, [r4, #400]	@ 0x190
        m_last_out = 0.0f;
 800bba4:	f8c4 3194 	str.w	r3, [r4, #404]	@ 0x194
        m_is_initial = false;
 800bba8:	f884 5198 	strb.w	r5, [r4, #408]	@ 0x198
	maf_mag_x_(ICM_20948_MAF_WINDOW_SIZE),
 800bbac:	210a      	movs	r1, #10
 800bbae:	f504 70ce 	add.w	r0, r4, #412	@ 0x19c
 800bbb2:	f7ff ffb9 	bl	800bb28 <_ZN6filter3lpf7mov_aveC1Ej>
	maf_mag_y_(ICM_20948_MAF_WINDOW_SIZE),
 800bbb6:	210a      	movs	r1, #10
 800bbb8:	f504 70d8 	add.w	r0, r4, #432	@ 0x1b0
 800bbbc:	f7ff ffb4 	bl	800bb28 <_ZN6filter3lpf7mov_aveC1Ej>
	maf_mag_z_(ICM_20948_MAF_WINDOW_SIZE){
 800bbc0:	210a      	movs	r1, #10
 800bbc2:	f504 70e2 	add.w	r0, r4, #452	@ 0x1c4
 800bbc6:	f7ff ffaf 	bl	800bb28 <_ZN6filter3lpf7mov_aveC1Ej>

private:
    using imu_handle = ICM_20948_I2C;

    void set_i2c(uint8_t id, uint8_t bus, uint8_t addr) {
    			imu_handle_._id = id;
 800bbca:	f884 8068 	strb.w	r8, [r4, #104]	@ 0x68
    			imu_handle_._i2c_bus = bus;
 800bbce:	f884 7055 	strb.w	r7, [r4, #85]	@ 0x55
    			imu_handle_._addr = addr;
 800bbd2:	f884 6056 	strb.w	r6, [r4, #86]	@ 0x56
	set_i2c(id, bus, addr);
}
 800bbd6:	4620      	mov	r0, r4
 800bbd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbdc:	3ef86b4c 	.word	0x3ef86b4c

0800bbe0 <_ZN12icm20948_appD1Ev>:

// destructor
icm20948_app::~icm20948_app(){
 800bbe0:	b510      	push	{r4, lr}
 800bbe2:	4604      	mov	r4, r0
        delete[] m_window;
 800bbe4:	f8d0 01c8 	ldr.w	r0, [r0, #456]	@ 0x1c8
 800bbe8:	b108      	cbz	r0, 800bbee <_ZN12icm20948_appD1Ev+0xe>
 800bbea:	f006 f8a5 	bl	8011d38 <_ZdaPv>
        m_window = nullptr;
 800bbee:	2300      	movs	r3, #0
 800bbf0:	f8c4 31c8 	str.w	r3, [r4, #456]	@ 0x1c8
        delete[] m_window;
 800bbf4:	f8d4 01b4 	ldr.w	r0, [r4, #436]	@ 0x1b4
 800bbf8:	b108      	cbz	r0, 800bbfe <_ZN12icm20948_appD1Ev+0x1e>
 800bbfa:	f006 f89d 	bl	8011d38 <_ZdaPv>
        m_window = nullptr;
 800bbfe:	2300      	movs	r3, #0
 800bc00:	f8c4 31b4 	str.w	r3, [r4, #436]	@ 0x1b4
        delete[] m_window;
 800bc04:	f8d4 01a0 	ldr.w	r0, [r4, #416]	@ 0x1a0
 800bc08:	b108      	cbz	r0, 800bc0e <_ZN12icm20948_appD1Ev+0x2e>
 800bc0a:	f006 f895 	bl	8011d38 <_ZdaPv>
        m_window = nullptr;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	f8c4 31a0 	str.w	r3, [r4, #416]	@ 0x1a0
}
 800bc14:	4620      	mov	r0, r4
 800bc16:	bd10      	pop	{r4, pc}

0800bc18 <ahrs_param_deinit>:
    quat_2_rpy(param->ori.quaternion, param->ori.rpy);
}

// clear AHRS parameters to default values
void ahrs_param_deinit(AHRS_Param *param){
	param -> is_init = 0;			// set initialized flag
 800bc18:	2300      	movs	r3, #0
 800bc1a:	7003      	strb	r3, [r0, #0]
	param -> sample_freq = AHRS_SAMPLE_FREQ_DEFAULT;
 800bc1c:	2332      	movs	r3, #50	@ 0x32
 800bc1e:	8043      	strh	r3, [r0, #2]
	param -> inv_sampfreq = 1.0f/AHRS_SAMPLE_FREQ_DEFAULT;
 800bc20:	4b0d      	ldr	r3, [pc, #52]	@ (800bc58 <ahrs_param_deinit+0x40>)
 800bc22:	6043      	str	r3, [r0, #4]
	param -> k_p = AHRS_KP_DEFAULT; 			// default proportional gain
 800bc24:	4b0d      	ldr	r3, [pc, #52]	@ (800bc5c <ahrs_param_deinit+0x44>)
 800bc26:	6083      	str	r3, [r0, #8]
	param -> k_i = AHRS_KI_DEFAULT; 			// default integral gain
 800bc28:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800bc2c:	60c3      	str	r3, [r0, #12]

	// clear orientation
	param -> ori.rpy[0] = 0.0;
 800bc2e:	2300      	movs	r3, #0
 800bc30:	6183      	str	r3, [r0, #24]
	param -> ori.rpy[1] = 0.0;
 800bc32:	61c3      	str	r3, [r0, #28]
	param -> ori.rpy[2] = 0.0;
 800bc34:	6203      	str	r3, [r0, #32]

	param -> ori.quaternion[0] = 1.0; // w
 800bc36:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800bc3a:	6241      	str	r1, [r0, #36]	@ 0x24
	param -> ori.quaternion[1] = 0.0; // x
 800bc3c:	6283      	str	r3, [r0, #40]	@ 0x28
	param -> ori.quaternion[2] = 0.0; // y
 800bc3e:	62c3      	str	r3, [r0, #44]	@ 0x2c
	param -> ori.quaternion[3] = 0.0; // z
 800bc40:	6303      	str	r3, [r0, #48]	@ 0x30

	// clear integral error
	param -> integral[0] = 0.0;
 800bc42:	2200      	movs	r2, #0
 800bc44:	2300      	movs	r3, #0
 800bc46:	e9c0 230e 	strd	r2, r3, [r0, #56]	@ 0x38
	param -> integral[1] = 0.0;
 800bc4a:	e9c0 2310 	strd	r2, r3, [r0, #64]	@ 0x40
	param -> integral[2] = 0.0;
 800bc4e:	e9c0 2312 	strd	r2, r3, [r0, #72]	@ 0x48

	param -> mag_norm_t = 1.0;
 800bc52:	6141      	str	r1, [r0, #20]
}
 800bc54:	4770      	bx	lr
 800bc56:	bf00      	nop
 800bc58:	3ca3d70a 	.word	0x3ca3d70a
 800bc5c:	41400000 	.word	0x41400000

0800bc60 <quat_2_rpy>:

// Convert quaternion to roll, pitch, yaw (RPY) angles(in degree)
void quat_2_rpy(float quat[4],float rpy[3]) {
 800bc60:	b510      	push	{r4, lr}
 800bc62:	ed2d 8b06 	vpush	{d8-d10}
 800bc66:	460c      	mov	r4, r1
	const float q0 = quat[0];
 800bc68:	ed90 9a00 	vldr	s18, [r0]
	const float q1 = quat[1];
 800bc6c:	ed90 8a01 	vldr	s16, [r0, #4]
	const float q2 = quat[2];
 800bc70:	edd0 9a02 	vldr	s19, [r0, #8]
	const float q3 = quat[3];
 800bc74:	edd0 8a03 	vldr	s17, [r0, #12]

	arm_atan2_f32(q0*q1 + q2*q3,0.5f - (q1*q1 + q2*q2),&rpy[0]); 	// Roll
 800bc78:	ee29 0a08 	vmul.f32	s0, s18, s16
 800bc7c:	ee29 7aa8 	vmul.f32	s14, s19, s17
 800bc80:	ee68 7a08 	vmul.f32	s15, s16, s16
 800bc84:	ee29 aaa9 	vmul.f32	s20, s19, s19
 800bc88:	ee77 7a8a 	vadd.f32	s15, s15, s20
 800bc8c:	4608      	mov	r0, r1
 800bc8e:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800bc92:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800bc96:	ee30 0a07 	vadd.f32	s0, s0, s14
 800bc9a:	f005 fea3 	bl	80119e4 <arm_atan2_f32>

	float temp = q0*q2 - q3*q1;
 800bc9e:	ee29 0a29 	vmul.f32	s0, s18, s19
 800bca2:	ee68 7a28 	vmul.f32	s15, s16, s17
 800bca6:	ee30 0a67 	vsub.f32	s0, s0, s15
	if(fabsf(temp)> 1.0f){
 800bcaa:	eeb0 7ac0 	vabs.f32	s14, s0
 800bcae:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bcb2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bcb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcba:	dd2f      	ble.n	800bd1c <quat_2_rpy+0xbc>
		rpy[1] = copysignf(M_PI / 2, temp);
 800bcbc:	4b1a      	ldr	r3, [pc, #104]	@ (800bd28 <quat_2_rpy+0xc8>)
 800bcbe:	ee10 2a10 	vmov	r2, s0
 800bcc2:	2a00      	cmp	r2, #0
 800bcc4:	da00      	bge.n	800bcc8 <quat_2_rpy+0x68>
 800bcc6:	4b19      	ldr	r3, [pc, #100]	@ (800bd2c <quat_2_rpy+0xcc>)
 800bcc8:	6063      	str	r3, [r4, #4]
	}
	else{
		rpy[1] = asinf(temp); 										// Pitch
	}

	arm_atan2_f32(q0*q3 + q1*q2,0.5f - (q2*q2 + q3*q3),&rpy[2]); 	// Yaw
 800bcca:	ee29 0a28 	vmul.f32	s0, s18, s17
 800bcce:	ee28 8a29 	vmul.f32	s16, s16, s19
 800bcd2:	ee68 8aa8 	vmul.f32	s17, s17, s17
 800bcd6:	ee3a aa28 	vadd.f32	s20, s20, s17
 800bcda:	f104 0008 	add.w	r0, r4, #8
 800bcde:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800bce2:	ee70 0aca 	vsub.f32	s1, s1, s20
 800bce6:	ee30 0a08 	vadd.f32	s0, s0, s16
 800bcea:	f005 fe7b 	bl	80119e4 <arm_atan2_f32>

	// Convert rad to degree
	rpy[0] *= 57.29578f;
 800bcee:	edd4 7a00 	vldr	s15, [r4]
 800bcf2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800bd30 <quat_2_rpy+0xd0>
 800bcf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bcfa:	edc4 7a00 	vstr	s15, [r4]
	rpy[1] *= 57.29578f;
 800bcfe:	edd4 7a01 	vldr	s15, [r4, #4]
 800bd02:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bd06:	edc4 7a01 	vstr	s15, [r4, #4]
	rpy[2] *= 57.29578f;
 800bd0a:	edd4 7a02 	vldr	s15, [r4, #8]
 800bd0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bd12:	edc4 7a02 	vstr	s15, [r4, #8]
}
 800bd16:	ecbd 8b06 	vpop	{d8-d10}
 800bd1a:	bd10      	pop	{r4, pc}
		rpy[1] = asinf(temp); 										// Pitch
 800bd1c:	f006 f924 	bl	8011f68 <asinf>
 800bd20:	ed84 0a01 	vstr	s0, [r4, #4]
 800bd24:	e7d1      	b.n	800bcca <quat_2_rpy+0x6a>
 800bd26:	bf00      	nop
 800bd28:	3fc90fdb 	.word	0x3fc90fdb
 800bd2c:	bfc90fdb 	.word	0xbfc90fdb
 800bd30:	42652ee1 	.word	0x42652ee1

0800bd34 <inv_sqrt_f32>:
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  const float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 800bd34:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800bd38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd3c:	db06      	blt.n	800bd4c <inv_sqrt_f32+0x18>
      *pOut = _sqrtf(in);
#elif defined(__GNUC_PYTHON__)
      *pOut = sqrtf(in);
#elif defined ( __GNUC__ )
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
 800bd3e:	eeb1 0ac0 	vsqrt.f32	s0, s0
// Fast inverse square root: DSP
float inv_sqrt_f32(float x) {
	float temp;
	arm_sqrt_f32(x,&temp);
	return 1/temp;
}
 800bd42:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bd46:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800bd4a:	4770      	bx	lr

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 800bd4c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bd54 <inv_sqrt_f32+0x20>
 800bd50:	e7f7      	b.n	800bd42 <inv_sqrt_f32+0xe>
 800bd52:	bf00      	nop
 800bd54:	00000000 	.word	0x00000000

0800bd58 <ahrs_init>:
void ahrs_init(float accel[3], AHRS_Param *param){
 800bd58:	b510      	push	{r4, lr}
 800bd5a:	ed2d 8b0a 	vpush	{d8-d12}
 800bd5e:	b082      	sub	sp, #8
 800bd60:	460c      	mov	r4, r1
	ax = accel[0];
 800bd62:	ed90 9a00 	vldr	s18, [r0]
	ay = accel[1];
 800bd66:	edd0 8a01 	vldr	s17, [r0, #4]
	az = accel[2];
 800bd6a:	ed90 8a02 	vldr	s16, [r0, #8]
	recipNorm = inv_sqrt_f32(ax*ax + ay*ay + az*az);
 800bd6e:	ee69 7a09 	vmul.f32	s15, s18, s18
 800bd72:	ee28 7aa8 	vmul.f32	s14, s17, s17
 800bd76:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bd7a:	ee28 0a08 	vmul.f32	s0, s16, s16
 800bd7e:	ee37 0a80 	vadd.f32	s0, s15, s0
 800bd82:	f7ff ffd7 	bl	800bd34 <inv_sqrt_f32>
 800bd86:	eef0 7a40 	vmov.f32	s15, s0
	ax *= recipNorm;
 800bd8a:	ee29 9a00 	vmul.f32	s18, s18, s0
	ay *= recipNorm;
 800bd8e:	ee28 0a80 	vmul.f32	s0, s17, s0
	az *= recipNorm;
 800bd92:	ee28 8a27 	vmul.f32	s16, s16, s15
	arm_sqrt_f32(ay*ay + az*az, &norm);
 800bd96:	ee60 7a00 	vmul.f32	s15, s0, s0
 800bd9a:	ee28 7a08 	vmul.f32	s14, s16, s16
 800bd9e:	ee77 7a87 	vadd.f32	s15, s15, s14
    if (in >= 0.0f)
 800bda2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bda6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdaa:	f2c0 8086 	blt.w	800beba <ahrs_init+0x162>
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
 800bdae:	eef1 7ae7 	vsqrt.f32	s15, s15
 800bdb2:	edcd 7a00 	vstr	s15, [sp]
	arm_atan2_f32(ay, az, &roll);		// roll = atan2(ay, az)
 800bdb6:	a801      	add	r0, sp, #4
 800bdb8:	eef0 0a48 	vmov.f32	s1, s16
 800bdbc:	f005 fe12 	bl	80119e4 <arm_atan2_f32>
	arm_atan2_f32(-ax, az, &norm);	    // pitch = atan2(-ax, az)
 800bdc0:	4668      	mov	r0, sp
 800bdc2:	eef0 0a48 	vmov.f32	s1, s16
 800bdc6:	eeb1 0a49 	vneg.f32	s0, s18
 800bdca:	f005 fe0b 	bl	80119e4 <arm_atan2_f32>
	cr2 = arm_cos_f32(roll * 0.5f);
 800bdce:	eef6 8a00 	vmov.f32	s17, #96	@ 0x3f000000  0.5
 800bdd2:	ed9d 0a01 	vldr	s0, [sp, #4]
 800bdd6:	ee20 0a28 	vmul.f32	s0, s0, s17
 800bdda:	f005 fd75 	bl	80118c8 <arm_cos_f32>
 800bdde:	eef0 ba40 	vmov.f32	s23, s0
	cp2 = arm_cos_f32(pitch* 0.5f);
 800bde2:	ed9f aa37 	vldr	s20, [pc, #220]	@ 800bec0 <ahrs_init+0x168>
 800bde6:	ee6a aa28 	vmul.f32	s21, s20, s17
 800bdea:	eeb0 0a6a 	vmov.f32	s0, s21
 800bdee:	f005 fd6b 	bl	80118c8 <arm_cos_f32>
 800bdf2:	eeb0 8a40 	vmov.f32	s16, s0
	cy2 = arm_cos_f32(yaw  * 0.5f);
 800bdf6:	eeb0 0a4a 	vmov.f32	s0, s20
 800bdfa:	f005 fd65 	bl	80118c8 <arm_cos_f32>
 800bdfe:	eeb0 ba40 	vmov.f32	s22, s0
	sr2 = arm_sin_f32(roll * 0.5f);
 800be02:	ed9d 0a01 	vldr	s0, [sp, #4]
 800be06:	ee20 0a28 	vmul.f32	s0, s0, s17
 800be0a:	f005 fda5 	bl	8011958 <arm_sin_f32>
 800be0e:	eeb0 9a40 	vmov.f32	s18, s0
	sp2 = arm_sin_f32(pitch* 0.5f);
 800be12:	eeb0 0a6a 	vmov.f32	s0, s21
 800be16:	f005 fd9f 	bl	8011958 <arm_sin_f32>
 800be1a:	eeb0 ca40 	vmov.f32	s24, s0
	sy2 = arm_sin_f32(yaw  * 0.5f);
 800be1e:	eeb0 0a4a 	vmov.f32	s0, s20
 800be22:	f005 fd99 	bl	8011958 <arm_sin_f32>
	q0 = cr2 * cp2 * cy2 + sr2 * sp2 * sy2;
 800be26:	ee6b 8a88 	vmul.f32	s17, s23, s16
 800be2a:	ee68 aa8b 	vmul.f32	s21, s17, s22
 800be2e:	ee69 6a0c 	vmul.f32	s13, s18, s24
 800be32:	ee66 7a80 	vmul.f32	s15, s13, s0
 800be36:	ee7a aaa7 	vadd.f32	s21, s21, s15
	q1 = sr2 * cp2 * cy2 - cr2 * sp2 * sy2;
 800be3a:	ee68 7a09 	vmul.f32	s15, s16, s18
 800be3e:	ee27 9a8b 	vmul.f32	s18, s15, s22
 800be42:	ee2b 8a8c 	vmul.f32	s16, s23, s24
 800be46:	ee28 6a00 	vmul.f32	s12, s16, s0
 800be4a:	ee39 9a46 	vsub.f32	s18, s18, s12
	q2 = cr2 * sp2 * cy2 + sr2 * cp2 * sy2;
 800be4e:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800be52:	ee67 7a80 	vmul.f32	s15, s15, s0
 800be56:	ee38 8a27 	vadd.f32	s16, s16, s15
	q3 = cr2 * cp2 * sy2 - sr2 * sp2 * cy2;
 800be5a:	ee68 8a80 	vmul.f32	s17, s17, s0
 800be5e:	ee66 6a8b 	vmul.f32	s13, s13, s22
 800be62:	ee78 8ae6 	vsub.f32	s17, s17, s13
	recipNorm = inv_sqrt_f32(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 800be66:	ee6a 7aaa 	vmul.f32	s15, s21, s21
 800be6a:	ee29 7a09 	vmul.f32	s14, s18, s18
 800be6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800be72:	ee28 7a08 	vmul.f32	s14, s16, s16
 800be76:	ee77 7a87 	vadd.f32	s15, s15, s14
 800be7a:	ee28 0aa8 	vmul.f32	s0, s17, s17
 800be7e:	ee37 0a80 	vadd.f32	s0, s15, s0
 800be82:	f7ff ff57 	bl	800bd34 <inv_sqrt_f32>
	param -> ori.quaternion[0] = q0 * recipNorm;
 800be86:	ee6a aa80 	vmul.f32	s21, s21, s0
 800be8a:	edc4 aa09 	vstr	s21, [r4, #36]	@ 0x24
	param -> ori.quaternion[1] = q1 * recipNorm;
 800be8e:	ee29 9a00 	vmul.f32	s18, s18, s0
 800be92:	ed84 9a0a 	vstr	s18, [r4, #40]	@ 0x28
	param -> ori.quaternion[2] = q2 * recipNorm;
 800be96:	ee28 8a00 	vmul.f32	s16, s16, s0
 800be9a:	ed84 8a0b 	vstr	s16, [r4, #44]	@ 0x2c
	param -> ori.quaternion[3] = q3 * recipNorm;
 800be9e:	ee68 8a80 	vmul.f32	s17, s17, s0
 800bea2:	edc4 8a0c 	vstr	s17, [r4, #48]	@ 0x30
	param -> ori.rpy[0] = roll;
 800bea6:	9b01      	ldr	r3, [sp, #4]
 800bea8:	61a3      	str	r3, [r4, #24]
	param -> ori.rpy[1] = pitch;
 800beaa:	ed84 aa07 	vstr	s20, [r4, #28]
	param -> ori.rpy[2] = yaw;
 800beae:	ed84 aa08 	vstr	s20, [r4, #32]
}
 800beb2:	b002      	add	sp, #8
 800beb4:	ecbd 8b0a 	vpop	{d8-d12}
 800beb8:	bd10      	pop	{r4, pc}
      *pOut = 0.0f;
 800beba:	2300      	movs	r3, #0
 800bebc:	9300      	str	r3, [sp, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 800bebe:	e77a      	b.n	800bdb6 <ahrs_init+0x5e>
 800bec0:	00000000 	.word	0x00000000

0800bec4 <ahrs_update>:
void ahrs_update(float gyro[3], float accel[3], AHRS_Param *param){
 800bec4:	b510      	push	{r4, lr}
 800bec6:	ed2d 8b0a 	vpush	{d8-d12}
 800beca:	460b      	mov	r3, r1
 800becc:	4614      	mov	r4, r2
	if(!param->is_init) {
 800bece:	7812      	ldrb	r2, [r2, #0]
 800bed0:	2a00      	cmp	r2, #0
 800bed2:	f000 8116 	beq.w	800c102 <ahrs_update+0x23e>
	q0 = param->ori.quaternion[0];
 800bed6:	ed94 8a09 	vldr	s16, [r4, #36]	@ 0x24
	q1 = param->ori.quaternion[1];
 800beda:	ed94 ba0a 	vldr	s22, [r4, #40]	@ 0x28
	q2 = param->ori.quaternion[2];
 800bede:	ed94 aa0b 	vldr	s20, [r4, #44]	@ 0x2c
	q3 = param->ori.quaternion[3];
 800bee2:	edd4 aa0c 	vldr	s21, [r4, #48]	@ 0x30
	ax = accel[0];
 800bee6:	edd1 9a00 	vldr	s19, [r1]
	ay = accel[1];
 800beea:	ed91 ca01 	vldr	s24, [r1, #4]
	az = accel[2];
 800beee:	edd1 ca02 	vldr	s25, [r1, #8]
	gx = gyro[0];
 800bef2:	edd0 8a00 	vldr	s17, [r0]
	gy = gyro[1];
 800bef6:	ed90 9a01 	vldr	s18, [r0, #4]
	gz = gyro[2];
 800befa:	edd0 ba02 	vldr	s23, [r0, #8]
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 800befe:	eef5 9a40 	vcmp.f32	s19, #0.0
 800bf02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf06:	bf14      	ite	ne
 800bf08:	2301      	movne	r3, #1
 800bf0a:	2300      	moveq	r3, #0
 800bf0c:	eeb5 ca40 	vcmp.f32	s24, #0.0
 800bf10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf14:	bf18      	it	ne
 800bf16:	f043 0301 	orrne.w	r3, r3, #1
 800bf1a:	b92b      	cbnz	r3, 800bf28 <ahrs_update+0x64>
 800bf1c:	eef5 ca40 	vcmp.f32	s25, #0.0
 800bf20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf24:	f000 8088 	beq.w	800c038 <ahrs_update+0x174>
		recipNorm = inv_sqrt_f32(ax * ax + ay * ay + az * az);
 800bf28:	ee69 7aa9 	vmul.f32	s15, s19, s19
 800bf2c:	ee2c 7a0c 	vmul.f32	s14, s24, s24
 800bf30:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bf34:	ee2c 0aac 	vmul.f32	s0, s25, s25
 800bf38:	ee37 0a80 	vadd.f32	s0, s15, s0
 800bf3c:	f7ff fefa 	bl	800bd34 <inv_sqrt_f32>
		ax *= recipNorm;
 800bf40:	ee69 9a80 	vmul.f32	s19, s19, s0
		ay *= recipNorm;
 800bf44:	ee6c 7a00 	vmul.f32	s15, s24, s0
		az *= recipNorm;
 800bf48:	ee2c 0a80 	vmul.f32	s0, s25, s0
		halfvx = q1 * q3 - q0 * q2;
 800bf4c:	ee6b 6a2a 	vmul.f32	s13, s22, s21
 800bf50:	ee28 7a0a 	vmul.f32	s14, s16, s20
 800bf54:	ee76 6ac7 	vsub.f32	s13, s13, s14
		halfvy = q0 * q1 + q2 * q3;
 800bf58:	ee28 6a0b 	vmul.f32	s12, s16, s22
 800bf5c:	ee2a 7a2a 	vmul.f32	s14, s20, s21
 800bf60:	ee36 6a07 	vadd.f32	s12, s12, s14
		halfvz = q0 * q0 - 0.5f + q3 * q3;
 800bf64:	ee28 7a08 	vmul.f32	s14, s16, s16
 800bf68:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 800bf6c:	ee37 7a65 	vsub.f32	s14, s14, s11
 800bf70:	ee6a 5aaa 	vmul.f32	s11, s21, s21
 800bf74:	ee37 7a25 	vadd.f32	s14, s14, s11
		halfex = (ay * halfvz - az * halfvy);
 800bf78:	ee67 5a87 	vmul.f32	s11, s15, s14
 800bf7c:	ee20 5a06 	vmul.f32	s10, s0, s12
 800bf80:	ee75 5ac5 	vsub.f32	s11, s11, s10
		halfey = (az * halfvx - ax * halfvz);
 800bf84:	ee20 0a26 	vmul.f32	s0, s0, s13
 800bf88:	ee29 7a87 	vmul.f32	s14, s19, s14
 800bf8c:	ee30 0a47 	vsub.f32	s0, s0, s14
		halfez = (ax * halfvy - ay * halfvx);
 800bf90:	ee69 9a86 	vmul.f32	s19, s19, s12
 800bf94:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bf98:	ee79 9ae7 	vsub.f32	s19, s19, s15
		if(param->k_i > 0.0f) {
 800bf9c:	ed94 5a03 	vldr	s10, [r4, #12]
 800bfa0:	eeb5 5ac0 	vcmpe.f32	s10, #0.0
 800bfa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfa8:	f340 80b2 	ble.w	800c110 <ahrs_update+0x24c>
			param->integral[0] += param->k_i * halfex * param->inv_sampfreq;
 800bfac:	ed94 7b0e 	vldr	d7, [r4, #56]	@ 0x38
 800bfb0:	ee25 3a25 	vmul.f32	s6, s10, s11
 800bfb4:	edd4 2a01 	vldr	s5, [r4, #4]
 800bfb8:	ee23 3a22 	vmul.f32	s6, s6, s5
 800bfbc:	eeb7 3ac3 	vcvt.f64.f32	d3, s6
 800bfc0:	ee37 3b03 	vadd.f64	d3, d7, d3
 800bfc4:	ed84 3b0e 	vstr	d3, [r4, #56]	@ 0x38
			param->integral[1] += param->k_i * halfey * param->inv_sampfreq;
 800bfc8:	ed94 6b10 	vldr	d6, [r4, #64]	@ 0x40
 800bfcc:	ee25 4a00 	vmul.f32	s8, s10, s0
 800bfd0:	ee22 4a84 	vmul.f32	s8, s5, s8
 800bfd4:	eeb7 4ac4 	vcvt.f64.f32	d4, s8
 800bfd8:	ee36 4b04 	vadd.f64	d4, d6, d4
 800bfdc:	ed84 4b10 	vstr	d4, [r4, #64]	@ 0x40
			param->integral[2] += param->k_i * halfez * param->inv_sampfreq;
 800bfe0:	ed94 6b12 	vldr	d6, [r4, #72]	@ 0x48
 800bfe4:	ee25 5a29 	vmul.f32	s10, s10, s19
 800bfe8:	ee22 7a85 	vmul.f32	s14, s5, s10
 800bfec:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800bff0:	ee36 6b07 	vadd.f64	d6, d6, d7
 800bff4:	ed84 6b12 	vstr	d6, [r4, #72]	@ 0x48
			gx += param->integral[0];
 800bff8:	eeb7 7ae8 	vcvt.f64.f32	d7, s17
 800bffc:	ee37 7b03 	vadd.f64	d7, d7, d3
 800c000:	eef7 8bc7 	vcvt.f32.f64	s17, d7
			gy += param->integral[1];
 800c004:	eeb7 7ac9 	vcvt.f64.f32	d7, s18
 800c008:	ee37 7b04 	vadd.f64	d7, d7, d4
 800c00c:	eeb7 9bc7 	vcvt.f32.f64	s18, d7
			gz += param->integral[2];
 800c010:	eeb7 7aeb 	vcvt.f64.f32	d7, s23
 800c014:	ee37 7b06 	vadd.f64	d7, d7, d6
 800c018:	eef7 bbc7 	vcvt.f32.f64	s23, d7
		gx += param->k_p * halfex;
 800c01c:	edd4 7a02 	vldr	s15, [r4, #8]
 800c020:	ee67 5aa5 	vmul.f32	s11, s15, s11
 800c024:	ee78 8aa5 	vadd.f32	s17, s17, s11
		gy += param->k_p * halfey;
 800c028:	ee27 0a80 	vmul.f32	s0, s15, s0
 800c02c:	ee39 9a00 	vadd.f32	s18, s18, s0
		gz += param->k_p * halfez;
 800c030:	ee67 7aa9 	vmul.f32	s15, s15, s19
 800c034:	ee7b baa7 	vadd.f32	s23, s23, s15
	gx *= (0.5f * param->inv_sampfreq);
 800c038:	edd4 7a01 	vldr	s15, [r4, #4]
 800c03c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800c040:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c044:	ee27 7aa8 	vmul.f32	s14, s15, s17
	gy *= (0.5f * param->inv_sampfreq);
 800c048:	ee67 6a89 	vmul.f32	s13, s15, s18
	gz *= (0.5f * param->inv_sampfreq);
 800c04c:	ee67 7aab 	vmul.f32	s15, s15, s23
	q0 += (-qb * gx - qc * gy - q3 * gz);
 800c050:	ee6b 9a47 	vnmul.f32	s19, s22, s14
 800c054:	ee2a 6a26 	vmul.f32	s12, s20, s13
 800c058:	ee79 9ac6 	vsub.f32	s19, s19, s12
 800c05c:	ee2a 6aa7 	vmul.f32	s12, s21, s15
 800c060:	ee79 9ac6 	vsub.f32	s19, s19, s12
 800c064:	ee79 9a88 	vadd.f32	s19, s19, s16
	q1 += ( qa * gx + qc * gz - q3 * gy);
 800c068:	ee28 9a07 	vmul.f32	s18, s16, s14
 800c06c:	ee2a 6a27 	vmul.f32	s12, s20, s15
 800c070:	ee39 9a06 	vadd.f32	s18, s18, s12
 800c074:	ee2a 6aa6 	vmul.f32	s12, s21, s13
 800c078:	ee39 9a46 	vsub.f32	s18, s18, s12
 800c07c:	ee39 9a0b 	vadd.f32	s18, s18, s22
	q2 += ( qa * gy - qb * gz + q3 * gx);
 800c080:	ee68 8a26 	vmul.f32	s17, s16, s13
 800c084:	ee2b 6a27 	vmul.f32	s12, s22, s15
 800c088:	ee78 8ac6 	vsub.f32	s17, s17, s12
 800c08c:	ee2a 6a87 	vmul.f32	s12, s21, s14
 800c090:	ee78 8a86 	vadd.f32	s17, s17, s12
 800c094:	ee78 8a8a 	vadd.f32	s17, s17, s20
	q3 += ( qa * gz + qb * gy - qc * gx);
 800c098:	ee28 8a27 	vmul.f32	s16, s16, s15
 800c09c:	ee2b ba26 	vmul.f32	s22, s22, s13
 800c0a0:	ee38 8a0b 	vadd.f32	s16, s16, s22
 800c0a4:	ee2a aa07 	vmul.f32	s20, s20, s14
 800c0a8:	ee38 8a4a 	vsub.f32	s16, s16, s20
 800c0ac:	ee38 8a2a 	vadd.f32	s16, s16, s21
	recipNorm = inv_sqrt_f32(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 800c0b0:	ee69 7aa9 	vmul.f32	s15, s19, s19
 800c0b4:	ee29 7a09 	vmul.f32	s14, s18, s18
 800c0b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c0bc:	ee28 7aa8 	vmul.f32	s14, s17, s17
 800c0c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c0c4:	ee28 0a08 	vmul.f32	s0, s16, s16
 800c0c8:	ee37 0a80 	vadd.f32	s0, s15, s0
 800c0cc:	f7ff fe32 	bl	800bd34 <inv_sqrt_f32>
	q0 *= recipNorm;
 800c0d0:	ee69 9a80 	vmul.f32	s19, s19, s0
	q1 *= recipNorm;
 800c0d4:	ee29 9a00 	vmul.f32	s18, s18, s0
	q2 *= recipNorm;
 800c0d8:	ee68 8a80 	vmul.f32	s17, s17, s0
	q3 *= recipNorm;
 800c0dc:	ee28 8a00 	vmul.f32	s16, s16, s0
	param -> ori.quaternion[0] = q0;
 800c0e0:	edc4 9a09 	vstr	s19, [r4, #36]	@ 0x24
	param -> ori.quaternion[1] = q1;
 800c0e4:	ed84 9a0a 	vstr	s18, [r4, #40]	@ 0x28
	param -> ori.quaternion[2] = q2;
 800c0e8:	edc4 8a0b 	vstr	s17, [r4, #44]	@ 0x2c
	param -> ori.quaternion[3] = q3;
 800c0ec:	ed84 8a0c 	vstr	s16, [r4, #48]	@ 0x30
	quat_2_rpy(param -> ori.quaternion,param -> ori.rpy);
 800c0f0:	f104 0118 	add.w	r1, r4, #24
 800c0f4:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800c0f8:	f7ff fdb2 	bl	800bc60 <quat_2_rpy>
}
 800c0fc:	ecbd 8b0a 	vpop	{d8-d12}
 800c100:	bd10      	pop	{r4, pc}
		param->is_init = 1; // set initialized flag
 800c102:	2201      	movs	r2, #1
 800c104:	7022      	strb	r2, [r4, #0]
		ahrs_init(accel,param);
 800c106:	4621      	mov	r1, r4
 800c108:	4618      	mov	r0, r3
 800c10a:	f7ff fe25 	bl	800bd58 <ahrs_init>
		return;
 800c10e:	e7f5      	b.n	800c0fc <ahrs_update+0x238>
			param->integral[0] = 0.0f;
 800c110:	2200      	movs	r2, #0
 800c112:	2300      	movs	r3, #0
 800c114:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
			param->integral[1] = 0.0f;
 800c118:	e9c4 2310 	strd	r2, r3, [r4, #64]	@ 0x40
			param->integral[2] = 0.0f;
 800c11c:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800c120:	e77c      	b.n	800c01c <ahrs_update+0x158>

0800c122 <_Z13imu_cbk_timerPv>:
		printf("[INFO] IMU Timer Started Successfully!\r\n");
	}
}


void imu_cbk_timer(void *argument){
 800c122:	b508      	push	{r3, lr}
	imu_bmi_time();		// BMI088 IMU数据处理定时器回调
 800c124:	f7ff fc80 	bl	800ba28 <imu_bmi_time>
//	imu_icm_time();
//	imu_main.timer_cbk();
}
 800c128:	bd08      	pop	{r3, pc}
	...

0800c12c <_Z41__static_initialization_and_destruction_0v>:
	}

	inc_ang *= 57.29578;		// rad to deg

	return inc_ang;
}
 800c12c:	b508      	push	{r3, lr}
icm20948_app imu_main(0,I2C_1,ICM_ADDR_AD1);
 800c12e:	2369      	movs	r3, #105	@ 0x69
 800c130:	2201      	movs	r2, #1
 800c132:	2100      	movs	r1, #0
 800c134:	4801      	ldr	r0, [pc, #4]	@ (800c13c <_Z41__static_initialization_and_destruction_0v+0x10>)
 800c136:	f7ff fd0f 	bl	800bb58 <_ZN12icm20948_appC1Ehhh>
}
 800c13a:	bd08      	pop	{r3, pc}
 800c13c:	24001b68 	.word	0x24001b68

0800c140 <_Z41__static_initialization_and_destruction_1v>:
 800c140:	b508      	push	{r3, lr}
icm20948_app imu_main(0,I2C_1,ICM_ADDR_AD1);
 800c142:	4802      	ldr	r0, [pc, #8]	@ (800c14c <_Z41__static_initialization_and_destruction_1v+0xc>)
 800c144:	f7ff fd4c 	bl	800bbe0 <_ZN12icm20948_appD1Ev>
}
 800c148:	bd08      	pop	{r3, pc}
 800c14a:	bf00      	nop
 800c14c:	24001b68 	.word	0x24001b68

0800c150 <imu_task_loop>:
void imu_task_loop(void){
 800c150:	b508      	push	{r3, lr}
	imu_bmi_loop();		// BMI088 IMU数据处理循环
 800c152:	f7ff fbf5 	bl	800b940 <imu_bmi_loop>
}
 800c156:	bd08      	pop	{r3, pc}

0800c158 <_Z11timer_startPPvPFvS_Em>:
{
 800c158:	b538      	push	{r3, r4, r5, lr}
 800c15a:	4604      	mov	r4, r0
 800c15c:	4608      	mov	r0, r1
 800c15e:	4615      	mov	r5, r2
	*timerId = osTimerNew(callback_timer, osTimerPeriodic, NULL, NULL);
 800c160:	2300      	movs	r3, #0
 800c162:	461a      	mov	r2, r3
 800c164:	2101      	movs	r1, #1
 800c166:	f003 fc51 	bl	800fa0c <osTimerNew>
 800c16a:	6020      	str	r0, [r4, #0]
    if (*timerId == NULL) {
 800c16c:	b118      	cbz	r0, 800c176 <_Z11timer_startPPvPFvS_Em+0x1e>
    osStatus_t status = osTimerStart(*timerId, ticks); 	// T = 20Ticks
 800c16e:	4629      	mov	r1, r5
 800c170:	f003 fca0 	bl	800fab4 <osTimerStart>
}
 800c174:	bd38      	pop	{r3, r4, r5, pc}
        return osError;
 800c176:	f04f 30ff 	mov.w	r0, #4294967295
 800c17a:	e7fb      	b.n	800c174 <_Z11timer_startPPvPFvS_Em+0x1c>

0800c17c <imu_task_init>:
void imu_task_init(void){
 800c17c:	b508      	push	{r3, lr}
	imu_bmi_init();
 800c17e:	f7ff fb9b 	bl	800b8b8 <imu_bmi_init>
	if(timer_start(&imu_timerID,&imu_cbk_timer,IMU_TIMER_TICKS) != osOK) {
 800c182:	220a      	movs	r2, #10
 800c184:	4906      	ldr	r1, [pc, #24]	@ (800c1a0 <imu_task_init+0x24>)
 800c186:	4807      	ldr	r0, [pc, #28]	@ (800c1a4 <imu_task_init+0x28>)
 800c188:	f7ff ffe6 	bl	800c158 <_Z11timer_startPPvPFvS_Em>
 800c18c:	b118      	cbz	r0, 800c196 <imu_task_init+0x1a>
		printf("[ERROR] IMU Timer Start Failed!\r\n");
 800c18e:	4806      	ldr	r0, [pc, #24]	@ (800c1a8 <imu_task_init+0x2c>)
 800c190:	f007 fdd2 	bl	8013d38 <puts>
}
 800c194:	bd08      	pop	{r3, pc}
		printf("[INFO] IMU Timer Started Successfully!\r\n");
 800c196:	4805      	ldr	r0, [pc, #20]	@ (800c1ac <imu_task_init+0x30>)
 800c198:	f007 fdce 	bl	8013d38 <puts>
}
 800c19c:	e7fa      	b.n	800c194 <imu_task_init+0x18>
 800c19e:	bf00      	nop
 800c1a0:	0800c123 	.word	0x0800c123
 800c1a4:	24001b60 	.word	0x24001b60
 800c1a8:	08016a28 	.word	0x08016a28
 800c1ac:	08016a4c 	.word	0x08016a4c

0800c1b0 <quat_to_incangle>:
float quat_to_incangle(float q[4], int axis){
 800c1b0:	b508      	push	{r3, lr}
	float w = q[0];
 800c1b2:	ed90 7a00 	vldr	s14, [r0]
	float x = q[1];
 800c1b6:	edd0 7a01 	vldr	s15, [r0, #4]
	float y = q[2];
 800c1ba:	ed90 0a02 	vldr	s0, [r0, #8]
	float z = q[3];
 800c1be:	edd0 6a03 	vldr	s13, [r0, #12]
	switch(axis){
 800c1c2:	2901      	cmp	r1, #1
 800c1c4:	d015      	beq.n	800c1f2 <quat_to_incangle+0x42>
 800c1c6:	2902      	cmp	r1, #2
 800c1c8:	d01e      	beq.n	800c208 <quat_to_incangle+0x58>
 800c1ca:	bb61      	cbnz	r1, 800c226 <quat_to_incangle+0x76>
			inc_ang = acos(2*(x*z-w*y));
 800c1cc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c1d0:	ee27 7a00 	vmul.f32	s14, s14, s0
 800c1d4:	ee37 0ac7 	vsub.f32	s0, s15, s14
  using ::acos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  acos(float __x)
  { return __builtin_acosf(__x); }
 800c1d8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c1dc:	f005 fe98 	bl	8011f10 <acosf>
	inc_ang *= 57.29578;		// rad to deg
 800c1e0:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 800c1e4:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 800c230 <quat_to_incangle+0x80>
 800c1e8:	ee20 0b07 	vmul.f64	d0, d0, d7
}
 800c1ec:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800c1f0:	bd08      	pop	{r3, pc}
			inc_ang = acos(2*(y*z+w*x));
 800c1f2:	ee20 0a26 	vmul.f32	s0, s0, s13
 800c1f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c1fa:	ee30 0a07 	vadd.f32	s0, s0, s14
 800c1fe:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c202:	f005 fe85 	bl	8011f10 <acosf>
			break;
 800c206:	e7eb      	b.n	800c1e0 <quat_to_incangle+0x30>
			inc_ang = acos(1-2*(x*x-y*y));
 800c208:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c20c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c210:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800c214:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c218:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c21c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800c220:	f005 fe76 	bl	8011f10 <acosf>
			break;
 800c224:	e7dc      	b.n	800c1e0 <quat_to_incangle+0x30>
	switch(axis){
 800c226:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 800c238 <quat_to_incangle+0x88>
 800c22a:	e7d9      	b.n	800c1e0 <quat_to_incangle+0x30>
 800c22c:	f3af 8000 	nop.w
 800c230:	1e7967cb 	.word	0x1e7967cb
 800c234:	404ca5dc 	.word	0x404ca5dc
 800c238:	00000000 	.word	0x00000000

0800c23c <_GLOBAL__sub_I_imu_main>:
}
 800c23c:	b508      	push	{r3, lr}
 800c23e:	f7ff ff75 	bl	800c12c <_Z41__static_initialization_and_destruction_0v>
 800c242:	bd08      	pop	{r3, pc}

0800c244 <_GLOBAL__sub_D_imu_main>:
 800c244:	b508      	push	{r3, lr}
 800c246:	f7ff ff7b 	bl	800c140 <_Z41__static_initialization_and_destruction_1v>
 800c24a:	bd08      	pop	{r3, pc}

0800c24c <PID_init>:
  * @param[in]      max_iout: pid最大积分输出
  * @retval         none
  */
void PID_init(pid_type_def *pid, uint8_t mode, const fp32 PID[3], fp32 max_out, fp32 max_iout)
{
    if (pid == NULL || PID == NULL)
 800c24c:	4694      	mov	ip, r2
 800c24e:	2a00      	cmp	r2, #0
 800c250:	bf18      	it	ne
 800c252:	2800      	cmpne	r0, #0
 800c254:	d017      	beq.n	800c286 <PID_init+0x3a>
    {
        return;
    }
    pid->mode = mode;
 800c256:	7001      	strb	r1, [r0, #0]
    pid->Kp = PID[0];
 800c258:	6812      	ldr	r2, [r2, #0]
 800c25a:	6042      	str	r2, [r0, #4]
    pid->Ki = PID[1];
 800c25c:	f8dc 2004 	ldr.w	r2, [ip, #4]
 800c260:	6082      	str	r2, [r0, #8]
    pid->Kd = PID[2];
 800c262:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800c266:	60c2      	str	r2, [r0, #12]
    pid->max_out = max_out;
 800c268:	ed80 0a04 	vstr	s0, [r0, #16]
    pid->max_iout = max_iout;
 800c26c:	edc0 0a05 	vstr	s1, [r0, #20]
    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 800c270:	2200      	movs	r2, #0
 800c272:	6382      	str	r2, [r0, #56]	@ 0x38
 800c274:	6342      	str	r2, [r0, #52]	@ 0x34
 800c276:	6302      	str	r2, [r0, #48]	@ 0x30
    pid->error[0] = pid->error[1] = pid->error[2] = pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 800c278:	6202      	str	r2, [r0, #32]
 800c27a:	62c2      	str	r2, [r0, #44]	@ 0x2c
 800c27c:	6282      	str	r2, [r0, #40]	@ 0x28
 800c27e:	6242      	str	r2, [r0, #36]	@ 0x24
 800c280:	6442      	str	r2, [r0, #68]	@ 0x44
 800c282:	6402      	str	r2, [r0, #64]	@ 0x40
 800c284:	63c2      	str	r2, [r0, #60]	@ 0x3c
}
 800c286:	4770      	bx	lr

0800c288 <PID_calc>:
  * @param[in]      set: 设定值
  * @retval         pid输出
  */
fp32 PID_calc(pid_type_def *pid, fp32 ref, fp32 set)
{
    if (pid == NULL)
 800c288:	4603      	mov	r3, r0
 800c28a:	2800      	cmp	r0, #0
 800c28c:	f000 80a3 	beq.w	800c3d6 <PID_calc+0x14e>
    {
        return 0.0f;
    }

    pid->error[2] = pid->error[1];
 800c290:	edd0 7a10 	vldr	s15, [r0, #64]	@ 0x40
 800c294:	edc0 7a11 	vstr	s15, [r0, #68]	@ 0x44
    pid->error[1] = pid->error[0];
 800c298:	ed90 7a0f 	vldr	s14, [r0, #60]	@ 0x3c
 800c29c:	ed80 7a10 	vstr	s14, [r0, #64]	@ 0x40
    pid->set = set;
 800c2a0:	edc0 0a06 	vstr	s1, [r0, #24]
    pid->fdb = ref;
 800c2a4:	ed80 0a07 	vstr	s0, [r0, #28]
    pid->error[0] = set - ref;
 800c2a8:	ee70 0ac0 	vsub.f32	s1, s1, s0
 800c2ac:	edc0 0a0f 	vstr	s1, [r0, #60]	@ 0x3c
    if (pid->mode == PID_POSITION)
 800c2b0:	7802      	ldrb	r2, [r0, #0]
 800c2b2:	2a00      	cmp	r2, #0
 800c2b4:	d14c      	bne.n	800c350 <PID_calc+0xc8>
    {
        pid->Pout = pid->Kp * pid->error[0];
 800c2b6:	edd0 7a01 	vldr	s15, [r0, #4]
 800c2ba:	ee60 7aa7 	vmul.f32	s15, s1, s15
 800c2be:	edc0 7a09 	vstr	s15, [r0, #36]	@ 0x24
        pid->Iout += pid->Ki * pid->error[0];
 800c2c2:	edd0 6a0a 	vldr	s13, [r0, #40]	@ 0x28
 800c2c6:	ed90 6a02 	vldr	s12, [r0, #8]
 800c2ca:	ee20 6a86 	vmul.f32	s12, s1, s12
 800c2ce:	ee76 6a86 	vadd.f32	s13, s13, s12
 800c2d2:	edc0 6a0a 	vstr	s13, [r0, #40]	@ 0x28
        pid->Dbuf[2] = pid->Dbuf[1];
 800c2d6:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c2d8:	6382      	str	r2, [r0, #56]	@ 0x38
        pid->Dbuf[1] = pid->Dbuf[0];
 800c2da:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800c2dc:	6342      	str	r2, [r0, #52]	@ 0x34
        pid->Dbuf[0] = (pid->error[0] - pid->error[1]);
 800c2de:	ee70 0ac7 	vsub.f32	s1, s1, s14
 800c2e2:	edc0 0a0c 	vstr	s1, [r0, #48]	@ 0x30
        pid->Dout = pid->Kd * pid->Dbuf[0];
 800c2e6:	ed90 7a03 	vldr	s14, [r0, #12]
 800c2ea:	ee60 0a87 	vmul.f32	s1, s1, s14
 800c2ee:	edc0 0a0b 	vstr	s1, [r0, #44]	@ 0x2c
        LimitMax(pid->Iout, pid->max_iout);
 800c2f2:	ed90 7a05 	vldr	s14, [r0, #20]
 800c2f6:	eef4 6ac7 	vcmpe.f32	s13, s14
 800c2fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2fe:	dd13      	ble.n	800c328 <PID_calc+0xa0>
 800c300:	ed80 7a0a 	vstr	s14, [r0, #40]	@ 0x28
        pid->out = pid->Pout + pid->Iout + pid->Dout;
 800c304:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800c308:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c30c:	ee70 0aa7 	vadd.f32	s1, s1, s15
 800c310:	edc3 0a08 	vstr	s1, [r3, #32]
        LimitMax(pid->out, pid->max_out);
 800c314:	edd3 7a04 	vldr	s15, [r3, #16]
 800c318:	eef4 0ae7 	vcmpe.f32	s1, s15
 800c31c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c320:	dd0c      	ble.n	800c33c <PID_calc+0xb4>
 800c322:	edc3 7a08 	vstr	s15, [r3, #32]
 800c326:	e015      	b.n	800c354 <PID_calc+0xcc>
        LimitMax(pid->Iout, pid->max_iout);
 800c328:	eeb1 7a47 	vneg.f32	s14, s14
 800c32c:	eef4 6ac7 	vcmpe.f32	s13, s14
 800c330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c334:	d5e6      	bpl.n	800c304 <PID_calc+0x7c>
 800c336:	ed80 7a0a 	vstr	s14, [r0, #40]	@ 0x28
 800c33a:	e7e3      	b.n	800c304 <PID_calc+0x7c>
        LimitMax(pid->out, pid->max_out);
 800c33c:	eef1 7a67 	vneg.f32	s15, s15
 800c340:	eef4 0ae7 	vcmpe.f32	s1, s15
 800c344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c348:	d504      	bpl.n	800c354 <PID_calc+0xcc>
 800c34a:	edc3 7a08 	vstr	s15, [r3, #32]
 800c34e:	e001      	b.n	800c354 <PID_calc+0xcc>
    }
    else if (pid->mode == PID_DELTA)
 800c350:	2a01      	cmp	r2, #1
 800c352:	d002      	beq.n	800c35a <PID_calc+0xd2>
        pid->Dbuf[0] = (pid->error[0] - 2.0f * pid->error[1] + pid->error[2]);
        pid->Dout = pid->Kd * pid->Dbuf[0];
        pid->out += pid->Pout + pid->Iout + pid->Dout;
        LimitMax(pid->out, pid->max_out);
    }
    return pid->out;
 800c354:	ed93 0a08 	vldr	s0, [r3, #32]
 800c358:	4770      	bx	lr
        pid->Pout = pid->Kp * (pid->error[0] - pid->error[1]);
 800c35a:	edd0 6a01 	vldr	s13, [r0, #4]
 800c35e:	ee30 6ac7 	vsub.f32	s12, s1, s14
 800c362:	ee66 6a86 	vmul.f32	s13, s13, s12
 800c366:	edc0 6a09 	vstr	s13, [r0, #36]	@ 0x24
        pid->Iout = pid->Ki * pid->error[0];
 800c36a:	ed90 6a02 	vldr	s12, [r0, #8]
 800c36e:	ee20 6a86 	vmul.f32	s12, s1, s12
 800c372:	ed80 6a0a 	vstr	s12, [r0, #40]	@ 0x28
        pid->Dbuf[2] = pid->Dbuf[1];
 800c376:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c378:	6382      	str	r2, [r0, #56]	@ 0x38
        pid->Dbuf[1] = pid->Dbuf[0];
 800c37a:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800c37c:	6342      	str	r2, [r0, #52]	@ 0x34
        pid->Dbuf[0] = (pid->error[0] - 2.0f * pid->error[1] + pid->error[2]);
 800c37e:	ee37 7a07 	vadd.f32	s14, s14, s14
 800c382:	ee70 0ac7 	vsub.f32	s1, s1, s14
 800c386:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800c38a:	edc0 7a0c 	vstr	s15, [r0, #48]	@ 0x30
        pid->Dout = pid->Kd * pid->Dbuf[0];
 800c38e:	ed90 7a03 	vldr	s14, [r0, #12]
 800c392:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c396:	edc0 7a0b 	vstr	s15, [r0, #44]	@ 0x2c
        pid->out += pid->Pout + pid->Iout + pid->Dout;
 800c39a:	ed90 7a08 	vldr	s14, [r0, #32]
 800c39e:	ee76 6a86 	vadd.f32	s13, s13, s12
 800c3a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c3a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c3aa:	edc0 7a08 	vstr	s15, [r0, #32]
        LimitMax(pid->out, pid->max_out);
 800c3ae:	ed90 7a04 	vldr	s14, [r0, #16]
 800c3b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c3b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3ba:	dd02      	ble.n	800c3c2 <PID_calc+0x13a>
 800c3bc:	ed80 7a08 	vstr	s14, [r0, #32]
 800c3c0:	e7c8      	b.n	800c354 <PID_calc+0xcc>
 800c3c2:	eeb1 7a47 	vneg.f32	s14, s14
 800c3c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c3ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3ce:	d5c1      	bpl.n	800c354 <PID_calc+0xcc>
 800c3d0:	ed80 7a08 	vstr	s14, [r0, #32]
 800c3d4:	e7be      	b.n	800c354 <PID_calc+0xcc>
        return 0.0f;
 800c3d6:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c3dc <PID_calc+0x154>
}
 800c3da:	4770      	bx	lr
 800c3dc:	00000000 	.word	0x00000000

0800c3e0 <lock_system_state>:
// Lock the system state mutex
void lock_system_state(void) {
//    if (system_state_mutex_id != NULL) {
//    	osMutexAcquire(system_state_mutex_id, osWaitForever);
//    }
}
 800c3e0:	4770      	bx	lr
	...

0800c3e4 <unlock_system_state>:

// Unlock the system state mutex
void unlock_system_state(void) {
 800c3e4:	b508      	push	{r3, lr}
    if (system_state_mutex_id != NULL) {
 800c3e6:	4b03      	ldr	r3, [pc, #12]	@ (800c3f4 <unlock_system_state+0x10>)
 800c3e8:	6818      	ldr	r0, [r3, #0]
 800c3ea:	b108      	cbz	r0, 800c3f0 <unlock_system_state+0xc>
        osMutexRelease(system_state_mutex_id);
 800c3ec:	f003 fb7c 	bl	800fae8 <osMutexRelease>
    }
}
 800c3f0:	bd08      	pop	{r3, pc}
 800c3f2:	bf00      	nop
 800c3f4:	24001d40 	.word	0x24001d40

0800c3f8 <motor_send_command>:
}


// 发送电机命令（通过消息队列）
bool motor_send_command(MotorCommand_t* cmd) {
    if (cmd == NULL || cmd->motor_idx > 1) return false;
 800c3f8:	b180      	cbz	r0, 800c41c <motor_send_command+0x24>
bool motor_send_command(MotorCommand_t* cmd) {
 800c3fa:	b508      	push	{r3, lr}
 800c3fc:	4601      	mov	r1, r0
    if (cmd == NULL || cmd->motor_idx > 1) return false;
 800c3fe:	7843      	ldrb	r3, [r0, #1]
 800c400:	2b01      	cmp	r3, #1
 800c402:	d901      	bls.n	800c408 <motor_send_command+0x10>
 800c404:	2000      	movs	r0, #0

    // 发送命令到队列
    osStatus_t status = osMessageQueuePut(motorCommandQueue, cmd, 0, 0);
    return (status == osOK);
}
 800c406:	bd08      	pop	{r3, pc}
    osStatus_t status = osMessageQueuePut(motorCommandQueue, cmd, 0, 0);
 800c408:	2300      	movs	r3, #0
 800c40a:	461a      	mov	r2, r3
 800c40c:	4804      	ldr	r0, [pc, #16]	@ (800c420 <motor_send_command+0x28>)
 800c40e:	6800      	ldr	r0, [r0, #0]
 800c410:	f003 fb91 	bl	800fb36 <osMessageQueuePut>
    return (status == osOK);
 800c414:	fab0 f080 	clz	r0, r0
 800c418:	0940      	lsrs	r0, r0, #5
 800c41a:	e7f4      	b.n	800c406 <motor_send_command+0xe>
    if (cmd == NULL || cmd->motor_idx > 1) return false;
 800c41c:	2000      	movs	r0, #0
}
 800c41e:	4770      	bx	lr
 800c420:	24002208 	.word	0x24002208

0800c424 <UART6_SendData>:
volatile uint16_t ble_rxIndex = 0;


// (根据前缀和数据发送给 NRF52832)
void UART6_SendData(const char *prefix, const char *data)
{
 800c424:	b530      	push	{r4, r5, lr}
 800c426:	b0c3      	sub	sp, #268	@ 0x10c
 800c428:	4604      	mov	r4, r0
 800c42a:	460d      	mov	r5, r1
    if (strncmp(prefix, "TX", 2) == 0)
 800c42c:	2202      	movs	r2, #2
 800c42e:	4910      	ldr	r1, [pc, #64]	@ (800c470 <UART6_SendData+0x4c>)
 800c430:	f007 fde8 	bl	8014004 <strncmp>
 800c434:	b918      	cbnz	r0, 800c43e <UART6_SendData+0x1a>
    {
        if (current_ble_status != BLE_NOTIFICATION_ENABLED)
 800c436:	4b0f      	ldr	r3, [pc, #60]	@ (800c474 <UART6_SendData+0x50>)
 800c438:	781b      	ldrb	r3, [r3, #0]
 800c43a:	2b02      	cmp	r3, #2
 800c43c:	d113      	bne.n	800c466 <UART6_SendData+0x42>
            printf("BLE not connected or notification not enabled, TX data not sent.\r\n");
            return;
        }
    }
    uint8_t buffer[BLE_TX_BUFFER_SIZE];
    snprintf((char *)buffer, BLE_TX_BUFFER_SIZE, "%s%s\r\n", prefix, data);
 800c43e:	9500      	str	r5, [sp, #0]
 800c440:	4623      	mov	r3, r4
 800c442:	4a0d      	ldr	r2, [pc, #52]	@ (800c478 <UART6_SendData+0x54>)
 800c444:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c448:	a802      	add	r0, sp, #8
 800c44a:	f007 fc7d 	bl	8013d48 <sniprintf>
    HAL_UART_Transmit(&huart6, buffer, strlen((char *)buffer), HAL_MAX_DELAY);
 800c44e:	a802      	add	r0, sp, #8
 800c450:	f7f3 ffae 	bl	80003b0 <strlen>
 800c454:	f04f 33ff 	mov.w	r3, #4294967295
 800c458:	b282      	uxth	r2, r0
 800c45a:	a902      	add	r1, sp, #8
 800c45c:	4807      	ldr	r0, [pc, #28]	@ (800c47c <UART6_SendData+0x58>)
 800c45e:	f7fe ff07 	bl	800b270 <HAL_UART_Transmit>
}
 800c462:	b043      	add	sp, #268	@ 0x10c
 800c464:	bd30      	pop	{r4, r5, pc}
            printf("BLE not connected or notification not enabled, TX data not sent.\r\n");
 800c466:	4806      	ldr	r0, [pc, #24]	@ (800c480 <UART6_SendData+0x5c>)
 800c468:	f007 fc66 	bl	8013d38 <puts>
            return;
 800c46c:	e7f9      	b.n	800c462 <UART6_SendData+0x3e>
 800c46e:	bf00      	nop
 800c470:	08016a74 	.word	0x08016a74
 800c474:	2400220e 	.word	0x2400220e
 800c478:	08016abc 	.word	0x08016abc
 800c47c:	24000854 	.word	0x24000854
 800c480:	08016a78 	.word	0x08016a78

0800c484 <handle_motor_acceleration_command>:
        }
    }
}

// 处理电机加速度命令 (MA)
static void handle_motor_acceleration_command(const char* cmd_ptr) {
 800c484:	b500      	push	{lr}
 800c486:	b085      	sub	sp, #20
    int motor_idx, value;
    MotorCommand_t motor_cmd;

    // 查找MA命令后的数字
    char* num_ptr = cmd_ptr + 2;
 800c488:	3002      	adds	r0, #2
    while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 800c48a:	e000      	b.n	800c48e <handle_motor_acceleration_command+0xa>
 800c48c:	3001      	adds	r0, #1
 800c48e:	7803      	ldrb	r3, [r0, #0]
 800c490:	b123      	cbz	r3, 800c49c <handle_motor_acceleration_command+0x18>
 800c492:	4a14      	ldr	r2, [pc, #80]	@ (800c4e4 <handle_motor_acceleration_command+0x60>)
 800c494:	5cd3      	ldrb	r3, [r2, r3]
 800c496:	f013 0f04 	tst.w	r3, #4
 800c49a:	d0f7      	beq.n	800c48c <handle_motor_acceleration_command+0x8>

    if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 800c49c:	ab02      	add	r3, sp, #8
 800c49e:	aa03      	add	r2, sp, #12
 800c4a0:	4911      	ldr	r1, [pc, #68]	@ (800c4e8 <handle_motor_acceleration_command+0x64>)
 800c4a2:	f007 fc87 	bl	8013db4 <siscanf>
 800c4a6:	2802      	cmp	r0, #2
 800c4a8:	d002      	beq.n	800c4b0 <handle_motor_acceleration_command+0x2c>

            printf("Motor %d acceleration set command sent: %d\r\n", motor_idx + 1, value);
            UART6_SendData("TX", "MA");
        }
    }
}
 800c4aa:	b005      	add	sp, #20
 800c4ac:	f85d fb04 	ldr.w	pc, [sp], #4
        motor_idx--; // 转换为0基索引
 800c4b0:	9b03      	ldr	r3, [sp, #12]
 800c4b2:	3b01      	subs	r3, #1
 800c4b4:	9303      	str	r3, [sp, #12]
        if (motor_idx >= 0 && motor_idx < 2) {
 800c4b6:	2b01      	cmp	r3, #1
 800c4b8:	d8f7      	bhi.n	800c4aa <handle_motor_acceleration_command+0x26>
            motor_cmd.cmd_type = MOTOR_CMD_SET_ACCELERATION;
 800c4ba:	2206      	movs	r2, #6
 800c4bc:	f88d 2000 	strb.w	r2, [sp]
            motor_cmd.motor_idx = motor_idx;
 800c4c0:	f88d 3001 	strb.w	r3, [sp, #1]
            motor_cmd.params.acceleration = value;
 800c4c4:	9b02      	ldr	r3, [sp, #8]
 800c4c6:	9301      	str	r3, [sp, #4]
            motor_send_command(&motor_cmd);
 800c4c8:	4668      	mov	r0, sp
 800c4ca:	f7ff ff95 	bl	800c3f8 <motor_send_command>
            printf("Motor %d acceleration set command sent: %d\r\n", motor_idx + 1, value);
 800c4ce:	9a02      	ldr	r2, [sp, #8]
 800c4d0:	9903      	ldr	r1, [sp, #12]
 800c4d2:	3101      	adds	r1, #1
 800c4d4:	4805      	ldr	r0, [pc, #20]	@ (800c4ec <handle_motor_acceleration_command+0x68>)
 800c4d6:	f007 fbc7 	bl	8013c68 <iprintf>
            UART6_SendData("TX", "MA");
 800c4da:	4905      	ldr	r1, [pc, #20]	@ (800c4f0 <handle_motor_acceleration_command+0x6c>)
 800c4dc:	4805      	ldr	r0, [pc, #20]	@ (800c4f4 <handle_motor_acceleration_command+0x70>)
 800c4de:	f7ff ffa1 	bl	800c424 <UART6_SendData>
}
 800c4e2:	e7e2      	b.n	800c4aa <handle_motor_acceleration_command+0x26>
 800c4e4:	08017bd1 	.word	0x08017bd1
 800c4e8:	08016ac4 	.word	0x08016ac4
 800c4ec:	08016acc 	.word	0x08016acc
 800c4f0:	08016afc 	.word	0x08016afc
 800c4f4:	08016a74 	.word	0x08016a74

0800c4f8 <handle_motor_deceleration_command>:

// 处理电机减速度命令 (MD)
static void handle_motor_deceleration_command(const char* cmd_ptr) {
 800c4f8:	b500      	push	{lr}
 800c4fa:	b085      	sub	sp, #20
    int motor_idx, value;
    MotorCommand_t motor_cmd;

    // 查找MD命令后的数字
    char* num_ptr = cmd_ptr + 2;
 800c4fc:	3002      	adds	r0, #2
    while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 800c4fe:	e000      	b.n	800c502 <handle_motor_deceleration_command+0xa>
 800c500:	3001      	adds	r0, #1
 800c502:	7803      	ldrb	r3, [r0, #0]
 800c504:	b123      	cbz	r3, 800c510 <handle_motor_deceleration_command+0x18>
 800c506:	4a14      	ldr	r2, [pc, #80]	@ (800c558 <handle_motor_deceleration_command+0x60>)
 800c508:	5cd3      	ldrb	r3, [r2, r3]
 800c50a:	f013 0f04 	tst.w	r3, #4
 800c50e:	d0f7      	beq.n	800c500 <handle_motor_deceleration_command+0x8>

    if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 800c510:	ab02      	add	r3, sp, #8
 800c512:	aa03      	add	r2, sp, #12
 800c514:	4911      	ldr	r1, [pc, #68]	@ (800c55c <handle_motor_deceleration_command+0x64>)
 800c516:	f007 fc4d 	bl	8013db4 <siscanf>
 800c51a:	2802      	cmp	r0, #2
 800c51c:	d002      	beq.n	800c524 <handle_motor_deceleration_command+0x2c>

            printf("Motor %d deceleration set command sent: %d\r\n", motor_idx + 1, value);
            UART6_SendData("TX", "MD");
        }
    }
}
 800c51e:	b005      	add	sp, #20
 800c520:	f85d fb04 	ldr.w	pc, [sp], #4
        motor_idx--; // 转换为0基索引
 800c524:	9b03      	ldr	r3, [sp, #12]
 800c526:	3b01      	subs	r3, #1
 800c528:	9303      	str	r3, [sp, #12]
        if (motor_idx >= 0 && motor_idx < 2) {
 800c52a:	2b01      	cmp	r3, #1
 800c52c:	d8f7      	bhi.n	800c51e <handle_motor_deceleration_command+0x26>
            motor_cmd.cmd_type = MOTOR_CMD_SET_DECELERATION;
 800c52e:	2207      	movs	r2, #7
 800c530:	f88d 2000 	strb.w	r2, [sp]
            motor_cmd.motor_idx = motor_idx;
 800c534:	f88d 3001 	strb.w	r3, [sp, #1]
            motor_cmd.params.deceleration = value;
 800c538:	9b02      	ldr	r3, [sp, #8]
 800c53a:	9301      	str	r3, [sp, #4]
            motor_send_command(&motor_cmd);
 800c53c:	4668      	mov	r0, sp
 800c53e:	f7ff ff5b 	bl	800c3f8 <motor_send_command>
            printf("Motor %d deceleration set command sent: %d\r\n", motor_idx + 1, value);
 800c542:	9a02      	ldr	r2, [sp, #8]
 800c544:	9903      	ldr	r1, [sp, #12]
 800c546:	3101      	adds	r1, #1
 800c548:	4805      	ldr	r0, [pc, #20]	@ (800c560 <handle_motor_deceleration_command+0x68>)
 800c54a:	f007 fb8d 	bl	8013c68 <iprintf>
            UART6_SendData("TX", "MD");
 800c54e:	4905      	ldr	r1, [pc, #20]	@ (800c564 <handle_motor_deceleration_command+0x6c>)
 800c550:	4805      	ldr	r0, [pc, #20]	@ (800c568 <handle_motor_deceleration_command+0x70>)
 800c552:	f7ff ff67 	bl	800c424 <UART6_SendData>
}
 800c556:	e7e2      	b.n	800c51e <handle_motor_deceleration_command+0x26>
 800c558:	08017bd1 	.word	0x08017bd1
 800c55c:	08016ac4 	.word	0x08016ac4
 800c560:	08016b00 	.word	0x08016b00
 800c564:	08016b30 	.word	0x08016b30
 800c568:	08016a74 	.word	0x08016a74

0800c56c <handle_data_transmission_command>:
        }
    }
}

// 处理数据回传控制命令 (D)
static void handle_data_transmission_command(const char* cmd_ptr) {
 800c56c:	b508      	push	{r3, lr}
    char sub_cmd = cmd_ptr[1];
 800c56e:	7841      	ldrb	r1, [r0, #1]
    int enable;

    // 寻找启用/禁用状态
    char* status_ptr = cmd_ptr + 2;
 800c570:	3002      	adds	r0, #2
    while (*status_ptr && !isdigit(*status_ptr)) status_ptr++;
 800c572:	e000      	b.n	800c576 <handle_data_transmission_command+0xa>
 800c574:	3001      	adds	r0, #1
 800c576:	7803      	ldrb	r3, [r0, #0]
 800c578:	b123      	cbz	r3, 800c584 <handle_data_transmission_command+0x18>
 800c57a:	4a22      	ldr	r2, [pc, #136]	@ (800c604 <handle_data_transmission_command+0x98>)
 800c57c:	5cd2      	ldrb	r2, [r2, r3]
 800c57e:	f012 0f04 	tst.w	r2, #4
 800c582:	d0f7      	beq.n	800c574 <handle_data_transmission_command+0x8>

    if (*status_ptr) {
 800c584:	b133      	cbz	r3, 800c594 <handle_data_transmission_command+0x28>
        enable = *status_ptr - '0';
 800c586:	3b30      	subs	r3, #48	@ 0x30

        switch(sub_cmd) {
 800c588:	2949      	cmp	r1, #73	@ 0x49
 800c58a:	d004      	beq.n	800c596 <handle_data_transmission_command+0x2a>
 800c58c:	294d      	cmp	r1, #77	@ 0x4d
 800c58e:	d026      	beq.n	800c5de <handle_data_transmission_command+0x72>
 800c590:	2945      	cmp	r1, #69	@ 0x45
 800c592:	d012      	beq.n	800c5ba <handle_data_transmission_command+0x4e>
                printf("Motor data transmission %s\r\n", enable ? "enabled" : "disabled");
                UART6_SendData("TX", "DM");
                break;
        }
    }
}
 800c594:	bd08      	pop	{r3, pc}
                g_system_state.usb_settings.imu_data_enabled = enable;
 800c596:	2b00      	cmp	r3, #0
 800c598:	bf14      	ite	ne
 800c59a:	2201      	movne	r2, #1
 800c59c:	2200      	moveq	r2, #0
 800c59e:	4b1a      	ldr	r3, [pc, #104]	@ (800c608 <handle_data_transmission_command+0x9c>)
 800c5a0:	701a      	strb	r2, [r3, #0]
                printf("IMU data transmission %s\r\n", enable ? "enabled" : "disabled");
 800c5a2:	d008      	beq.n	800c5b6 <handle_data_transmission_command+0x4a>
 800c5a4:	4919      	ldr	r1, [pc, #100]	@ (800c60c <handle_data_transmission_command+0xa0>)
 800c5a6:	481a      	ldr	r0, [pc, #104]	@ (800c610 <handle_data_transmission_command+0xa4>)
 800c5a8:	f007 fb5e 	bl	8013c68 <iprintf>
                UART6_SendData("TX", "DI");
 800c5ac:	4919      	ldr	r1, [pc, #100]	@ (800c614 <handle_data_transmission_command+0xa8>)
 800c5ae:	481a      	ldr	r0, [pc, #104]	@ (800c618 <handle_data_transmission_command+0xac>)
 800c5b0:	f7ff ff38 	bl	800c424 <UART6_SendData>
                break;
 800c5b4:	e7ee      	b.n	800c594 <handle_data_transmission_command+0x28>
                printf("IMU data transmission %s\r\n", enable ? "enabled" : "disabled");
 800c5b6:	4919      	ldr	r1, [pc, #100]	@ (800c61c <handle_data_transmission_command+0xb0>)
 800c5b8:	e7f5      	b.n	800c5a6 <handle_data_transmission_command+0x3a>
                g_system_state.usb_settings.encoder_data_enabled = enable;
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	bf14      	ite	ne
 800c5be:	2201      	movne	r2, #1
 800c5c0:	2200      	moveq	r2, #0
 800c5c2:	4b11      	ldr	r3, [pc, #68]	@ (800c608 <handle_data_transmission_command+0x9c>)
 800c5c4:	705a      	strb	r2, [r3, #1]
                printf("Encoder data transmission %s\r\n", enable ? "enabled" : "disabled");
 800c5c6:	d008      	beq.n	800c5da <handle_data_transmission_command+0x6e>
 800c5c8:	4910      	ldr	r1, [pc, #64]	@ (800c60c <handle_data_transmission_command+0xa0>)
 800c5ca:	4815      	ldr	r0, [pc, #84]	@ (800c620 <handle_data_transmission_command+0xb4>)
 800c5cc:	f007 fb4c 	bl	8013c68 <iprintf>
                UART6_SendData("TX", "DE");
 800c5d0:	4914      	ldr	r1, [pc, #80]	@ (800c624 <handle_data_transmission_command+0xb8>)
 800c5d2:	4811      	ldr	r0, [pc, #68]	@ (800c618 <handle_data_transmission_command+0xac>)
 800c5d4:	f7ff ff26 	bl	800c424 <UART6_SendData>
                break;
 800c5d8:	e7dc      	b.n	800c594 <handle_data_transmission_command+0x28>
                printf("Encoder data transmission %s\r\n", enable ? "enabled" : "disabled");
 800c5da:	4910      	ldr	r1, [pc, #64]	@ (800c61c <handle_data_transmission_command+0xb0>)
 800c5dc:	e7f5      	b.n	800c5ca <handle_data_transmission_command+0x5e>
                g_system_state.usb_settings.motor_data_enabled = enable;
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	bf14      	ite	ne
 800c5e2:	2201      	movne	r2, #1
 800c5e4:	2200      	moveq	r2, #0
 800c5e6:	4b08      	ldr	r3, [pc, #32]	@ (800c608 <handle_data_transmission_command+0x9c>)
 800c5e8:	709a      	strb	r2, [r3, #2]
                printf("Motor data transmission %s\r\n", enable ? "enabled" : "disabled");
 800c5ea:	d008      	beq.n	800c5fe <handle_data_transmission_command+0x92>
 800c5ec:	4907      	ldr	r1, [pc, #28]	@ (800c60c <handle_data_transmission_command+0xa0>)
 800c5ee:	480e      	ldr	r0, [pc, #56]	@ (800c628 <handle_data_transmission_command+0xbc>)
 800c5f0:	f007 fb3a 	bl	8013c68 <iprintf>
                UART6_SendData("TX", "DM");
 800c5f4:	490d      	ldr	r1, [pc, #52]	@ (800c62c <handle_data_transmission_command+0xc0>)
 800c5f6:	4808      	ldr	r0, [pc, #32]	@ (800c618 <handle_data_transmission_command+0xac>)
 800c5f8:	f7ff ff14 	bl	800c424 <UART6_SendData>
}
 800c5fc:	e7ca      	b.n	800c594 <handle_data_transmission_command+0x28>
                printf("Motor data transmission %s\r\n", enable ? "enabled" : "disabled");
 800c5fe:	4907      	ldr	r1, [pc, #28]	@ (800c61c <handle_data_transmission_command+0xb0>)
 800c600:	e7f5      	b.n	800c5ee <handle_data_transmission_command+0x82>
 800c602:	bf00      	nop
 800c604:	08017bd1 	.word	0x08017bd1
 800c608:	24001d44 	.word	0x24001d44
 800c60c:	08016b34 	.word	0x08016b34
 800c610:	08016b48 	.word	0x08016b48
 800c614:	08016b64 	.word	0x08016b64
 800c618:	08016a74 	.word	0x08016a74
 800c61c:	08016b3c 	.word	0x08016b3c
 800c620:	08016b68 	.word	0x08016b68
 800c624:	08016b88 	.word	0x08016b88
 800c628:	08016b8c 	.word	0x08016b8c
 800c62c:	08016bac 	.word	0x08016bac

0800c630 <UART6_StartReceive>:
{
 800c630:	b508      	push	{r3, lr}
    HAL_UART_Receive_IT(&huart6, &ble_rxData, 1);  // ??启接收中??
 800c632:	2201      	movs	r2, #1
 800c634:	4902      	ldr	r1, [pc, #8]	@ (800c640 <UART6_StartReceive+0x10>)
 800c636:	4803      	ldr	r0, [pc, #12]	@ (800c644 <UART6_StartReceive+0x14>)
 800c638:	f7ff f844 	bl	800b6c4 <HAL_UART_Receive_IT>
}
 800c63c:	bd08      	pop	{r3, pc}
 800c63e:	bf00      	nop
 800c640:	2400220f 	.word	0x2400220f
 800c644:	24000854 	.word	0x24000854

0800c648 <findCommand>:
char* findCommand(const char* buffer, const char* cmd) {
 800c648:	b508      	push	{r3, lr}
    return strstr(buffer, cmd);
 800c64a:	f007 fced 	bl	8014028 <strstr>
}
 800c64e:	bd08      	pop	{r3, pc}

0800c650 <handle_ble_status_command>:
//            break;
//    }
//}

// 处理蓝牙状态命令
static void handle_ble_status_command(const char* command) {
 800c650:	b510      	push	{r4, lr}
 800c652:	4604      	mov	r4, r0
    if (findCommand(command, "BLCONNECT") != NULL) {
 800c654:	4917      	ldr	r1, [pc, #92]	@ (800c6b4 <handle_ble_status_command+0x64>)
 800c656:	f7ff fff7 	bl	800c648 <findCommand>
 800c65a:	b130      	cbz	r0, 800c66a <handle_ble_status_command+0x1a>
        current_ble_status = BLE_CONNECTED;
 800c65c:	4b16      	ldr	r3, [pc, #88]	@ (800c6b8 <handle_ble_status_command+0x68>)
 800c65e:	2201      	movs	r2, #1
 800c660:	701a      	strb	r2, [r3, #0]
        printf("BLE Status: Connected\r\n");
 800c662:	4816      	ldr	r0, [pc, #88]	@ (800c6bc <handle_ble_status_command+0x6c>)
 800c664:	f007 fb68 	bl	8013d38 <puts>
    }
    else if (findCommand(command, "BLNUSDIS") != NULL) {
        current_ble_status = BLE_NOTIFICATION_DISABLED;
        printf("BLE Status: Notification Disabled\r\n");
    }
}
 800c668:	bd10      	pop	{r4, pc}
    else if (findCommand(command, "BLDISCONNECT") != NULL) {
 800c66a:	4915      	ldr	r1, [pc, #84]	@ (800c6c0 <handle_ble_status_command+0x70>)
 800c66c:	4620      	mov	r0, r4
 800c66e:	f7ff ffeb 	bl	800c648 <findCommand>
 800c672:	b130      	cbz	r0, 800c682 <handle_ble_status_command+0x32>
        current_ble_status = BLE_DISCONNECTED;
 800c674:	4b10      	ldr	r3, [pc, #64]	@ (800c6b8 <handle_ble_status_command+0x68>)
 800c676:	2200      	movs	r2, #0
 800c678:	701a      	strb	r2, [r3, #0]
        printf("BLE Status: Disconnected\r\n");
 800c67a:	4812      	ldr	r0, [pc, #72]	@ (800c6c4 <handle_ble_status_command+0x74>)
 800c67c:	f007 fb5c 	bl	8013d38 <puts>
 800c680:	e7f2      	b.n	800c668 <handle_ble_status_command+0x18>
    else if (findCommand(command, "BLNUSEN") != NULL) {
 800c682:	4911      	ldr	r1, [pc, #68]	@ (800c6c8 <handle_ble_status_command+0x78>)
 800c684:	4620      	mov	r0, r4
 800c686:	f7ff ffdf 	bl	800c648 <findCommand>
 800c68a:	b130      	cbz	r0, 800c69a <handle_ble_status_command+0x4a>
        current_ble_status = BLE_NOTIFICATION_ENABLED;
 800c68c:	4b0a      	ldr	r3, [pc, #40]	@ (800c6b8 <handle_ble_status_command+0x68>)
 800c68e:	2202      	movs	r2, #2
 800c690:	701a      	strb	r2, [r3, #0]
        printf("BLE Status: Notification Enabled\r\n");
 800c692:	480e      	ldr	r0, [pc, #56]	@ (800c6cc <handle_ble_status_command+0x7c>)
 800c694:	f007 fb50 	bl	8013d38 <puts>
 800c698:	e7e6      	b.n	800c668 <handle_ble_status_command+0x18>
    else if (findCommand(command, "BLNUSDIS") != NULL) {
 800c69a:	490d      	ldr	r1, [pc, #52]	@ (800c6d0 <handle_ble_status_command+0x80>)
 800c69c:	4620      	mov	r0, r4
 800c69e:	f7ff ffd3 	bl	800c648 <findCommand>
 800c6a2:	2800      	cmp	r0, #0
 800c6a4:	d0e0      	beq.n	800c668 <handle_ble_status_command+0x18>
        current_ble_status = BLE_NOTIFICATION_DISABLED;
 800c6a6:	4b04      	ldr	r3, [pc, #16]	@ (800c6b8 <handle_ble_status_command+0x68>)
 800c6a8:	2203      	movs	r2, #3
 800c6aa:	701a      	strb	r2, [r3, #0]
        printf("BLE Status: Notification Disabled\r\n");
 800c6ac:	4809      	ldr	r0, [pc, #36]	@ (800c6d4 <handle_ble_status_command+0x84>)
 800c6ae:	f007 fb43 	bl	8013d38 <puts>
}
 800c6b2:	e7d9      	b.n	800c668 <handle_ble_status_command+0x18>
 800c6b4:	08016bb0 	.word	0x08016bb0
 800c6b8:	2400220e 	.word	0x2400220e
 800c6bc:	08016bbc 	.word	0x08016bbc
 800c6c0:	08016bd4 	.word	0x08016bd4
 800c6c4:	08016be4 	.word	0x08016be4
 800c6c8:	08016c00 	.word	0x08016c00
 800c6cc:	08016c08 	.word	0x08016c08
 800c6d0:	08016c2c 	.word	0x08016c2c
 800c6d4:	08016c38 	.word	0x08016c38

0800c6d8 <handle_motor_velocity_command>:
static void handle_motor_velocity_command(const char* cmd_ptr) {
 800c6d8:	b530      	push	{r4, r5, lr}
 800c6da:	b085      	sub	sp, #20
 800c6dc:	4604      	mov	r4, r0
    if (findCommand(cmd_ptr + 2, "S") != NULL) {
 800c6de:	1c85      	adds	r5, r0, #2
 800c6e0:	4947      	ldr	r1, [pc, #284]	@ (800c800 <handle_motor_velocity_command+0x128>)
 800c6e2:	4628      	mov	r0, r5
 800c6e4:	f7ff ffb0 	bl	800c648 <findCommand>
 800c6e8:	b390      	cbz	r0, 800c750 <handle_motor_velocity_command+0x78>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 800c6ea:	3403      	adds	r4, #3
 800c6ec:	4945      	ldr	r1, [pc, #276]	@ (800c804 <handle_motor_velocity_command+0x12c>)
 800c6ee:	4620      	mov	r0, r4
 800c6f0:	f7ff ffaa 	bl	800c648 <findCommand>
 800c6f4:	b140      	cbz	r0, 800c708 <handle_motor_velocity_command+0x30>
 800c6f6:	4b43      	ldr	r3, [pc, #268]	@ (800c804 <handle_motor_velocity_command+0x12c>)
            motor_idx = *motor_id_ptr - '1';
 800c6f8:	781a      	ldrb	r2, [r3, #0]
 800c6fa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c6fe:	9303      	str	r3, [sp, #12]
            if (motor_idx >= 0 && motor_idx < 2) {
 800c700:	2b01      	cmp	r3, #1
 800c702:	d909      	bls.n	800c718 <handle_motor_velocity_command+0x40>
}
 800c704:	b005      	add	sp, #20
 800c706:	bd30      	pop	{r4, r5, pc}
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 800c708:	493f      	ldr	r1, [pc, #252]	@ (800c808 <handle_motor_velocity_command+0x130>)
 800c70a:	4620      	mov	r0, r4
 800c70c:	f7ff ff9c 	bl	800c648 <findCommand>
 800c710:	2800      	cmp	r0, #0
 800c712:	d0f7      	beq.n	800c704 <handle_motor_velocity_command+0x2c>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 800c714:	4b3c      	ldr	r3, [pc, #240]	@ (800c808 <handle_motor_velocity_command+0x130>)
 800c716:	e7ef      	b.n	800c6f8 <handle_motor_velocity_command+0x20>
                motor_cmd.cmd_type = MOTOR_CMD_SET_MODE;
 800c718:	2300      	movs	r3, #0
 800c71a:	f88d 3000 	strb.w	r3, [sp]
                motor_cmd.motor_idx = motor_idx;
 800c71e:	3a31      	subs	r2, #49	@ 0x31
 800c720:	f88d 2001 	strb.w	r2, [sp, #1]
                motor_cmd.params.mode = MOTOR_MODE_SPEED;
 800c724:	2302      	movs	r3, #2
 800c726:	f88d 3004 	strb.w	r3, [sp, #4]
                motor_send_command(&motor_cmd);
 800c72a:	4668      	mov	r0, sp
 800c72c:	f7ff fe64 	bl	800c3f8 <motor_send_command>
                motor_cmd.cmd_type = MOTOR_CMD_START;
 800c730:	2301      	movs	r3, #1
 800c732:	f88d 3000 	strb.w	r3, [sp]
                motor_send_command(&motor_cmd);
 800c736:	4668      	mov	r0, sp
 800c738:	f7ff fe5e 	bl	800c3f8 <motor_send_command>
                printf("Motor %d speed mode command sent\r\n", motor_idx + 1);
 800c73c:	9903      	ldr	r1, [sp, #12]
 800c73e:	3101      	adds	r1, #1
 800c740:	4832      	ldr	r0, [pc, #200]	@ (800c80c <handle_motor_velocity_command+0x134>)
 800c742:	f007 fa91 	bl	8013c68 <iprintf>
                UART6_SendData("TX", "MVS");
 800c746:	4932      	ldr	r1, [pc, #200]	@ (800c810 <handle_motor_velocity_command+0x138>)
 800c748:	4832      	ldr	r0, [pc, #200]	@ (800c814 <handle_motor_velocity_command+0x13c>)
 800c74a:	f7ff fe6b 	bl	800c424 <UART6_SendData>
 800c74e:	e7d9      	b.n	800c704 <handle_motor_velocity_command+0x2c>
    else if (findCommand(cmd_ptr + 2, "P") != NULL) {
 800c750:	4931      	ldr	r1, [pc, #196]	@ (800c818 <handle_motor_velocity_command+0x140>)
 800c752:	4628      	mov	r0, r5
 800c754:	f7ff ff78 	bl	800c648 <findCommand>
 800c758:	b340      	cbz	r0, 800c7ac <handle_motor_velocity_command+0xd4>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 800c75a:	3403      	adds	r4, #3
 800c75c:	4929      	ldr	r1, [pc, #164]	@ (800c804 <handle_motor_velocity_command+0x12c>)
 800c75e:	4620      	mov	r0, r4
 800c760:	f7ff ff72 	bl	800c648 <findCommand>
 800c764:	b1c8      	cbz	r0, 800c79a <handle_motor_velocity_command+0xc2>
 800c766:	4b27      	ldr	r3, [pc, #156]	@ (800c804 <handle_motor_velocity_command+0x12c>)
            motor_idx = *motor_id_ptr - '1';
 800c768:	781a      	ldrb	r2, [r3, #0]
 800c76a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c76e:	9303      	str	r3, [sp, #12]
            if (motor_idx >= 0 && motor_idx < 2) {
 800c770:	2b01      	cmp	r3, #1
 800c772:	d8c7      	bhi.n	800c704 <handle_motor_velocity_command+0x2c>
                motor_cmd.cmd_type = MOTOR_CMD_STOP;
 800c774:	2302      	movs	r3, #2
 800c776:	f88d 3000 	strb.w	r3, [sp]
                motor_cmd.motor_idx = motor_idx;
 800c77a:	3a31      	subs	r2, #49	@ 0x31
 800c77c:	f88d 2001 	strb.w	r2, [sp, #1]
                motor_send_command(&motor_cmd);
 800c780:	4668      	mov	r0, sp
 800c782:	f7ff fe39 	bl	800c3f8 <motor_send_command>
                printf("Motor %d stop command sent\r\n", motor_idx + 1);
 800c786:	9903      	ldr	r1, [sp, #12]
 800c788:	3101      	adds	r1, #1
 800c78a:	4824      	ldr	r0, [pc, #144]	@ (800c81c <handle_motor_velocity_command+0x144>)
 800c78c:	f007 fa6c 	bl	8013c68 <iprintf>
                UART6_SendData("TX", "MVP");
 800c790:	4923      	ldr	r1, [pc, #140]	@ (800c820 <handle_motor_velocity_command+0x148>)
 800c792:	4820      	ldr	r0, [pc, #128]	@ (800c814 <handle_motor_velocity_command+0x13c>)
 800c794:	f7ff fe46 	bl	800c424 <UART6_SendData>
 800c798:	e7b4      	b.n	800c704 <handle_motor_velocity_command+0x2c>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 800c79a:	491b      	ldr	r1, [pc, #108]	@ (800c808 <handle_motor_velocity_command+0x130>)
 800c79c:	4620      	mov	r0, r4
 800c79e:	f7ff ff53 	bl	800c648 <findCommand>
 800c7a2:	2800      	cmp	r0, #0
 800c7a4:	d0ae      	beq.n	800c704 <handle_motor_velocity_command+0x2c>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 800c7a6:	4b18      	ldr	r3, [pc, #96]	@ (800c808 <handle_motor_velocity_command+0x130>)
 800c7a8:	e7de      	b.n	800c768 <handle_motor_velocity_command+0x90>
        while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 800c7aa:	3501      	adds	r5, #1
 800c7ac:	782b      	ldrb	r3, [r5, #0]
 800c7ae:	b123      	cbz	r3, 800c7ba <handle_motor_velocity_command+0xe2>
 800c7b0:	4a1c      	ldr	r2, [pc, #112]	@ (800c824 <handle_motor_velocity_command+0x14c>)
 800c7b2:	5cd3      	ldrb	r3, [r2, r3]
 800c7b4:	f013 0f04 	tst.w	r3, #4
 800c7b8:	d0f7      	beq.n	800c7aa <handle_motor_velocity_command+0xd2>
        if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 800c7ba:	ab02      	add	r3, sp, #8
 800c7bc:	aa03      	add	r2, sp, #12
 800c7be:	491a      	ldr	r1, [pc, #104]	@ (800c828 <handle_motor_velocity_command+0x150>)
 800c7c0:	4628      	mov	r0, r5
 800c7c2:	f007 faf7 	bl	8013db4 <siscanf>
 800c7c6:	2802      	cmp	r0, #2
 800c7c8:	d19c      	bne.n	800c704 <handle_motor_velocity_command+0x2c>
            motor_idx--; // 转换为0基索引
 800c7ca:	9b03      	ldr	r3, [sp, #12]
 800c7cc:	3b01      	subs	r3, #1
 800c7ce:	9303      	str	r3, [sp, #12]
            if (motor_idx >= 0 && motor_idx < 2) {
 800c7d0:	2b01      	cmp	r3, #1
 800c7d2:	d897      	bhi.n	800c704 <handle_motor_velocity_command+0x2c>
                motor_cmd.cmd_type = MOTOR_CMD_SET_SPEED;
 800c7d4:	2204      	movs	r2, #4
 800c7d6:	f88d 2000 	strb.w	r2, [sp]
                motor_cmd.motor_idx = motor_idx;
 800c7da:	f88d 3001 	strb.w	r3, [sp, #1]
                motor_cmd.params.speed = value;
 800c7de:	9b02      	ldr	r3, [sp, #8]
 800c7e0:	9301      	str	r3, [sp, #4]
                motor_send_command(&motor_cmd);
 800c7e2:	4668      	mov	r0, sp
 800c7e4:	f7ff fe08 	bl	800c3f8 <motor_send_command>
                printf("Motor %d speed set command sent: %d\r\n", motor_idx + 1, value);
 800c7e8:	9a02      	ldr	r2, [sp, #8]
 800c7ea:	9903      	ldr	r1, [sp, #12]
 800c7ec:	3101      	adds	r1, #1
 800c7ee:	480f      	ldr	r0, [pc, #60]	@ (800c82c <handle_motor_velocity_command+0x154>)
 800c7f0:	f007 fa3a 	bl	8013c68 <iprintf>
                UART6_SendData("TX", "MV");
 800c7f4:	490e      	ldr	r1, [pc, #56]	@ (800c830 <handle_motor_velocity_command+0x158>)
 800c7f6:	4807      	ldr	r0, [pc, #28]	@ (800c814 <handle_motor_velocity_command+0x13c>)
 800c7f8:	f7ff fe14 	bl	800c424 <UART6_SendData>
}
 800c7fc:	e782      	b.n	800c704 <handle_motor_velocity_command+0x2c>
 800c7fe:	bf00      	nop
 800c800:	08016c64 	.word	0x08016c64
 800c804:	08016c5c 	.word	0x08016c5c
 800c808:	08016c60 	.word	0x08016c60
 800c80c:	08016c68 	.word	0x08016c68
 800c810:	08016c8c 	.word	0x08016c8c
 800c814:	08016a74 	.word	0x08016a74
 800c818:	08016c90 	.word	0x08016c90
 800c81c:	08016c94 	.word	0x08016c94
 800c820:	08016cb4 	.word	0x08016cb4
 800c824:	08017bd1 	.word	0x08017bd1
 800c828:	08016ac4 	.word	0x08016ac4
 800c82c:	08016cb8 	.word	0x08016cb8
 800c830:	08016ce0 	.word	0x08016ce0

0800c834 <handle_motor_position_command>:
static void handle_motor_position_command(const char* cmd_ptr) {
 800c834:	b530      	push	{r4, r5, lr}
 800c836:	b085      	sub	sp, #20
 800c838:	4604      	mov	r4, r0
    if (findCommand(cmd_ptr + 2, "S") != NULL) {
 800c83a:	1c85      	adds	r5, r0, #2
 800c83c:	4946      	ldr	r1, [pc, #280]	@ (800c958 <handle_motor_position_command+0x124>)
 800c83e:	4628      	mov	r0, r5
 800c840:	f7ff ff02 	bl	800c648 <findCommand>
 800c844:	b388      	cbz	r0, 800c8aa <handle_motor_position_command+0x76>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 800c846:	3403      	adds	r4, #3
 800c848:	4944      	ldr	r1, [pc, #272]	@ (800c95c <handle_motor_position_command+0x128>)
 800c84a:	4620      	mov	r0, r4
 800c84c:	f7ff fefc 	bl	800c648 <findCommand>
 800c850:	b140      	cbz	r0, 800c864 <handle_motor_position_command+0x30>
 800c852:	4b42      	ldr	r3, [pc, #264]	@ (800c95c <handle_motor_position_command+0x128>)
            motor_idx = *motor_id_ptr - '1';
 800c854:	781a      	ldrb	r2, [r3, #0]
 800c856:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c85a:	9303      	str	r3, [sp, #12]
            if (motor_idx >= 0 && motor_idx < 2) {
 800c85c:	2b01      	cmp	r3, #1
 800c85e:	d909      	bls.n	800c874 <handle_motor_position_command+0x40>
}
 800c860:	b005      	add	sp, #20
 800c862:	bd30      	pop	{r4, r5, pc}
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 800c864:	493e      	ldr	r1, [pc, #248]	@ (800c960 <handle_motor_position_command+0x12c>)
 800c866:	4620      	mov	r0, r4
 800c868:	f7ff feee 	bl	800c648 <findCommand>
 800c86c:	2800      	cmp	r0, #0
 800c86e:	d0f7      	beq.n	800c860 <handle_motor_position_command+0x2c>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 800c870:	4b3b      	ldr	r3, [pc, #236]	@ (800c960 <handle_motor_position_command+0x12c>)
 800c872:	e7ef      	b.n	800c854 <handle_motor_position_command+0x20>
                motor_cmd.cmd_type = MOTOR_CMD_SET_MODE;
 800c874:	2300      	movs	r3, #0
 800c876:	f88d 3000 	strb.w	r3, [sp]
                motor_cmd.motor_idx = motor_idx;
 800c87a:	3a31      	subs	r2, #49	@ 0x31
 800c87c:	f88d 2001 	strb.w	r2, [sp, #1]
                motor_cmd.params.mode = MOTOR_MODE_POSITION;
 800c880:	2401      	movs	r4, #1
 800c882:	f88d 4004 	strb.w	r4, [sp, #4]
                motor_send_command(&motor_cmd);
 800c886:	4668      	mov	r0, sp
 800c888:	f7ff fdb6 	bl	800c3f8 <motor_send_command>
                motor_cmd.cmd_type = MOTOR_CMD_START;
 800c88c:	f88d 4000 	strb.w	r4, [sp]
                motor_send_command(&motor_cmd);
 800c890:	4668      	mov	r0, sp
 800c892:	f7ff fdb1 	bl	800c3f8 <motor_send_command>
                printf("Motor %d position mode command sent\r\n", motor_idx + 1);
 800c896:	9903      	ldr	r1, [sp, #12]
 800c898:	4421      	add	r1, r4
 800c89a:	4832      	ldr	r0, [pc, #200]	@ (800c964 <handle_motor_position_command+0x130>)
 800c89c:	f007 f9e4 	bl	8013c68 <iprintf>
                UART6_SendData("TX", "MPS");
 800c8a0:	4931      	ldr	r1, [pc, #196]	@ (800c968 <handle_motor_position_command+0x134>)
 800c8a2:	4832      	ldr	r0, [pc, #200]	@ (800c96c <handle_motor_position_command+0x138>)
 800c8a4:	f7ff fdbe 	bl	800c424 <UART6_SendData>
 800c8a8:	e7da      	b.n	800c860 <handle_motor_position_command+0x2c>
    else if (findCommand(cmd_ptr + 2, "P") != NULL) {
 800c8aa:	4931      	ldr	r1, [pc, #196]	@ (800c970 <handle_motor_position_command+0x13c>)
 800c8ac:	4628      	mov	r0, r5
 800c8ae:	f7ff fecb 	bl	800c648 <findCommand>
 800c8b2:	b340      	cbz	r0, 800c906 <handle_motor_position_command+0xd2>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 800c8b4:	3403      	adds	r4, #3
 800c8b6:	4929      	ldr	r1, [pc, #164]	@ (800c95c <handle_motor_position_command+0x128>)
 800c8b8:	4620      	mov	r0, r4
 800c8ba:	f7ff fec5 	bl	800c648 <findCommand>
 800c8be:	b1c8      	cbz	r0, 800c8f4 <handle_motor_position_command+0xc0>
 800c8c0:	4b26      	ldr	r3, [pc, #152]	@ (800c95c <handle_motor_position_command+0x128>)
            motor_idx = *motor_id_ptr - '1';
 800c8c2:	781a      	ldrb	r2, [r3, #0]
 800c8c4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c8c8:	9303      	str	r3, [sp, #12]
            if (motor_idx >= 0 && motor_idx < 2) {
 800c8ca:	2b01      	cmp	r3, #1
 800c8cc:	d8c8      	bhi.n	800c860 <handle_motor_position_command+0x2c>
                motor_cmd.cmd_type = MOTOR_CMD_STOP;
 800c8ce:	2302      	movs	r3, #2
 800c8d0:	f88d 3000 	strb.w	r3, [sp]
                motor_cmd.motor_idx = motor_idx;
 800c8d4:	3a31      	subs	r2, #49	@ 0x31
 800c8d6:	f88d 2001 	strb.w	r2, [sp, #1]
                motor_send_command(&motor_cmd);
 800c8da:	4668      	mov	r0, sp
 800c8dc:	f7ff fd8c 	bl	800c3f8 <motor_send_command>
                printf("Motor %d stop command sent\r\n", motor_idx + 1);
 800c8e0:	9903      	ldr	r1, [sp, #12]
 800c8e2:	3101      	adds	r1, #1
 800c8e4:	4823      	ldr	r0, [pc, #140]	@ (800c974 <handle_motor_position_command+0x140>)
 800c8e6:	f007 f9bf 	bl	8013c68 <iprintf>
                UART6_SendData("TX", "MPP");
 800c8ea:	4923      	ldr	r1, [pc, #140]	@ (800c978 <handle_motor_position_command+0x144>)
 800c8ec:	481f      	ldr	r0, [pc, #124]	@ (800c96c <handle_motor_position_command+0x138>)
 800c8ee:	f7ff fd99 	bl	800c424 <UART6_SendData>
 800c8f2:	e7b5      	b.n	800c860 <handle_motor_position_command+0x2c>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 800c8f4:	491a      	ldr	r1, [pc, #104]	@ (800c960 <handle_motor_position_command+0x12c>)
 800c8f6:	4620      	mov	r0, r4
 800c8f8:	f7ff fea6 	bl	800c648 <findCommand>
 800c8fc:	2800      	cmp	r0, #0
 800c8fe:	d0af      	beq.n	800c860 <handle_motor_position_command+0x2c>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 800c900:	4b17      	ldr	r3, [pc, #92]	@ (800c960 <handle_motor_position_command+0x12c>)
 800c902:	e7de      	b.n	800c8c2 <handle_motor_position_command+0x8e>
        while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 800c904:	3501      	adds	r5, #1
 800c906:	782b      	ldrb	r3, [r5, #0]
 800c908:	b123      	cbz	r3, 800c914 <handle_motor_position_command+0xe0>
 800c90a:	4a1c      	ldr	r2, [pc, #112]	@ (800c97c <handle_motor_position_command+0x148>)
 800c90c:	5cd3      	ldrb	r3, [r2, r3]
 800c90e:	f013 0f04 	tst.w	r3, #4
 800c912:	d0f7      	beq.n	800c904 <handle_motor_position_command+0xd0>
        if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 800c914:	ab02      	add	r3, sp, #8
 800c916:	aa03      	add	r2, sp, #12
 800c918:	4919      	ldr	r1, [pc, #100]	@ (800c980 <handle_motor_position_command+0x14c>)
 800c91a:	4628      	mov	r0, r5
 800c91c:	f007 fa4a 	bl	8013db4 <siscanf>
 800c920:	2802      	cmp	r0, #2
 800c922:	d19d      	bne.n	800c860 <handle_motor_position_command+0x2c>
            motor_idx--; // 转换为0基索引
 800c924:	9b03      	ldr	r3, [sp, #12]
 800c926:	3b01      	subs	r3, #1
 800c928:	9303      	str	r3, [sp, #12]
            if (motor_idx >= 0 && motor_idx < 2) {
 800c92a:	2b01      	cmp	r3, #1
 800c92c:	d898      	bhi.n	800c860 <handle_motor_position_command+0x2c>
                motor_cmd.cmd_type = MOTOR_CMD_SET_POSITION;
 800c92e:	2203      	movs	r2, #3
 800c930:	f88d 2000 	strb.w	r2, [sp]
                motor_cmd.motor_idx = motor_idx;
 800c934:	f88d 3001 	strb.w	r3, [sp, #1]
                motor_cmd.params.position = value;
 800c938:	9b02      	ldr	r3, [sp, #8]
 800c93a:	9301      	str	r3, [sp, #4]
                motor_send_command(&motor_cmd);
 800c93c:	4668      	mov	r0, sp
 800c93e:	f7ff fd5b 	bl	800c3f8 <motor_send_command>
                printf("Motor %d position set command sent: %d\r\n", motor_idx + 1, value);
 800c942:	9a02      	ldr	r2, [sp, #8]
 800c944:	9903      	ldr	r1, [sp, #12]
 800c946:	3101      	adds	r1, #1
 800c948:	480e      	ldr	r0, [pc, #56]	@ (800c984 <handle_motor_position_command+0x150>)
 800c94a:	f007 f98d 	bl	8013c68 <iprintf>
                UART6_SendData("TX", "MP");
 800c94e:	490e      	ldr	r1, [pc, #56]	@ (800c988 <handle_motor_position_command+0x154>)
 800c950:	4806      	ldr	r0, [pc, #24]	@ (800c96c <handle_motor_position_command+0x138>)
 800c952:	f7ff fd67 	bl	800c424 <UART6_SendData>
}
 800c956:	e783      	b.n	800c860 <handle_motor_position_command+0x2c>
 800c958:	08016c64 	.word	0x08016c64
 800c95c:	08016c5c 	.word	0x08016c5c
 800c960:	08016c60 	.word	0x08016c60
 800c964:	08016ce4 	.word	0x08016ce4
 800c968:	08016d0c 	.word	0x08016d0c
 800c96c:	08016a74 	.word	0x08016a74
 800c970:	08016c90 	.word	0x08016c90
 800c974:	08016c94 	.word	0x08016c94
 800c978:	08016d10 	.word	0x08016d10
 800c97c:	08017bd1 	.word	0x08017bd1
 800c980:	08016ac4 	.word	0x08016ac4
 800c984:	08016d14 	.word	0x08016d14
 800c988:	08016d40 	.word	0x08016d40

0800c98c <handle_motor_torque_command>:
static void handle_motor_torque_command(const char* cmd_ptr) {
 800c98c:	b530      	push	{r4, r5, lr}
 800c98e:	b085      	sub	sp, #20
 800c990:	4604      	mov	r4, r0
    if (findCommand(cmd_ptr + 2, "S") != NULL) {
 800c992:	1c85      	adds	r5, r0, #2
 800c994:	4947      	ldr	r1, [pc, #284]	@ (800cab4 <handle_motor_torque_command+0x128>)
 800c996:	4628      	mov	r0, r5
 800c998:	f7ff fe56 	bl	800c648 <findCommand>
 800c99c:	b390      	cbz	r0, 800ca04 <handle_motor_torque_command+0x78>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 800c99e:	3403      	adds	r4, #3
 800c9a0:	4945      	ldr	r1, [pc, #276]	@ (800cab8 <handle_motor_torque_command+0x12c>)
 800c9a2:	4620      	mov	r0, r4
 800c9a4:	f7ff fe50 	bl	800c648 <findCommand>
 800c9a8:	b140      	cbz	r0, 800c9bc <handle_motor_torque_command+0x30>
 800c9aa:	4b43      	ldr	r3, [pc, #268]	@ (800cab8 <handle_motor_torque_command+0x12c>)
            motor_idx = *motor_id_ptr - '1';
 800c9ac:	781a      	ldrb	r2, [r3, #0]
 800c9ae:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c9b2:	9303      	str	r3, [sp, #12]
            if (motor_idx >= 0 && motor_idx < 2) {
 800c9b4:	2b01      	cmp	r3, #1
 800c9b6:	d909      	bls.n	800c9cc <handle_motor_torque_command+0x40>
}
 800c9b8:	b005      	add	sp, #20
 800c9ba:	bd30      	pop	{r4, r5, pc}
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 800c9bc:	493f      	ldr	r1, [pc, #252]	@ (800cabc <handle_motor_torque_command+0x130>)
 800c9be:	4620      	mov	r0, r4
 800c9c0:	f7ff fe42 	bl	800c648 <findCommand>
 800c9c4:	2800      	cmp	r0, #0
 800c9c6:	d0f7      	beq.n	800c9b8 <handle_motor_torque_command+0x2c>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 800c9c8:	4b3c      	ldr	r3, [pc, #240]	@ (800cabc <handle_motor_torque_command+0x130>)
 800c9ca:	e7ef      	b.n	800c9ac <handle_motor_torque_command+0x20>
                motor_cmd.cmd_type = MOTOR_CMD_SET_MODE;
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	f88d 3000 	strb.w	r3, [sp]
                motor_cmd.motor_idx = motor_idx;
 800c9d2:	3a31      	subs	r2, #49	@ 0x31
 800c9d4:	f88d 2001 	strb.w	r2, [sp, #1]
                motor_cmd.params.mode = MOTOR_MODE_TORQUE;
 800c9d8:	2303      	movs	r3, #3
 800c9da:	f88d 3004 	strb.w	r3, [sp, #4]
                motor_send_command(&motor_cmd);
 800c9de:	4668      	mov	r0, sp
 800c9e0:	f7ff fd0a 	bl	800c3f8 <motor_send_command>
                motor_cmd.cmd_type = MOTOR_CMD_START;
 800c9e4:	2301      	movs	r3, #1
 800c9e6:	f88d 3000 	strb.w	r3, [sp]
                motor_send_command(&motor_cmd);
 800c9ea:	4668      	mov	r0, sp
 800c9ec:	f7ff fd04 	bl	800c3f8 <motor_send_command>
                printf("Motor %d torque mode command sent\r\n", motor_idx + 1);
 800c9f0:	9903      	ldr	r1, [sp, #12]
 800c9f2:	3101      	adds	r1, #1
 800c9f4:	4832      	ldr	r0, [pc, #200]	@ (800cac0 <handle_motor_torque_command+0x134>)
 800c9f6:	f007 f937 	bl	8013c68 <iprintf>
                UART6_SendData("TX", "MTS");
 800c9fa:	4932      	ldr	r1, [pc, #200]	@ (800cac4 <handle_motor_torque_command+0x138>)
 800c9fc:	4832      	ldr	r0, [pc, #200]	@ (800cac8 <handle_motor_torque_command+0x13c>)
 800c9fe:	f7ff fd11 	bl	800c424 <UART6_SendData>
 800ca02:	e7d9      	b.n	800c9b8 <handle_motor_torque_command+0x2c>
    else if (findCommand(cmd_ptr + 2, "P") != NULL) {
 800ca04:	4931      	ldr	r1, [pc, #196]	@ (800cacc <handle_motor_torque_command+0x140>)
 800ca06:	4628      	mov	r0, r5
 800ca08:	f7ff fe1e 	bl	800c648 <findCommand>
 800ca0c:	b340      	cbz	r0, 800ca60 <handle_motor_torque_command+0xd4>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 800ca0e:	3403      	adds	r4, #3
 800ca10:	4929      	ldr	r1, [pc, #164]	@ (800cab8 <handle_motor_torque_command+0x12c>)
 800ca12:	4620      	mov	r0, r4
 800ca14:	f7ff fe18 	bl	800c648 <findCommand>
 800ca18:	b1c8      	cbz	r0, 800ca4e <handle_motor_torque_command+0xc2>
 800ca1a:	4b27      	ldr	r3, [pc, #156]	@ (800cab8 <handle_motor_torque_command+0x12c>)
            motor_idx = *motor_id_ptr - '1';
 800ca1c:	781a      	ldrb	r2, [r3, #0]
 800ca1e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ca22:	9303      	str	r3, [sp, #12]
            if (motor_idx >= 0 && motor_idx < 2) {
 800ca24:	2b01      	cmp	r3, #1
 800ca26:	d8c7      	bhi.n	800c9b8 <handle_motor_torque_command+0x2c>
                motor_cmd.cmd_type = MOTOR_CMD_STOP;
 800ca28:	2302      	movs	r3, #2
 800ca2a:	f88d 3000 	strb.w	r3, [sp]
                motor_cmd.motor_idx = motor_idx;
 800ca2e:	3a31      	subs	r2, #49	@ 0x31
 800ca30:	f88d 2001 	strb.w	r2, [sp, #1]
                motor_send_command(&motor_cmd);
 800ca34:	4668      	mov	r0, sp
 800ca36:	f7ff fcdf 	bl	800c3f8 <motor_send_command>
                printf("Motor %d stop command sent\r\n", motor_idx + 1);
 800ca3a:	9903      	ldr	r1, [sp, #12]
 800ca3c:	3101      	adds	r1, #1
 800ca3e:	4824      	ldr	r0, [pc, #144]	@ (800cad0 <handle_motor_torque_command+0x144>)
 800ca40:	f007 f912 	bl	8013c68 <iprintf>
                UART6_SendData("TX", "MTP");
 800ca44:	4923      	ldr	r1, [pc, #140]	@ (800cad4 <handle_motor_torque_command+0x148>)
 800ca46:	4820      	ldr	r0, [pc, #128]	@ (800cac8 <handle_motor_torque_command+0x13c>)
 800ca48:	f7ff fcec 	bl	800c424 <UART6_SendData>
 800ca4c:	e7b4      	b.n	800c9b8 <handle_motor_torque_command+0x2c>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 800ca4e:	491b      	ldr	r1, [pc, #108]	@ (800cabc <handle_motor_torque_command+0x130>)
 800ca50:	4620      	mov	r0, r4
 800ca52:	f7ff fdf9 	bl	800c648 <findCommand>
 800ca56:	2800      	cmp	r0, #0
 800ca58:	d0ae      	beq.n	800c9b8 <handle_motor_torque_command+0x2c>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 800ca5a:	4b18      	ldr	r3, [pc, #96]	@ (800cabc <handle_motor_torque_command+0x130>)
 800ca5c:	e7de      	b.n	800ca1c <handle_motor_torque_command+0x90>
        while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 800ca5e:	3501      	adds	r5, #1
 800ca60:	782b      	ldrb	r3, [r5, #0]
 800ca62:	b123      	cbz	r3, 800ca6e <handle_motor_torque_command+0xe2>
 800ca64:	4a1c      	ldr	r2, [pc, #112]	@ (800cad8 <handle_motor_torque_command+0x14c>)
 800ca66:	5cd3      	ldrb	r3, [r2, r3]
 800ca68:	f013 0f04 	tst.w	r3, #4
 800ca6c:	d0f7      	beq.n	800ca5e <handle_motor_torque_command+0xd2>
        if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 800ca6e:	ab02      	add	r3, sp, #8
 800ca70:	aa03      	add	r2, sp, #12
 800ca72:	491a      	ldr	r1, [pc, #104]	@ (800cadc <handle_motor_torque_command+0x150>)
 800ca74:	4628      	mov	r0, r5
 800ca76:	f007 f99d 	bl	8013db4 <siscanf>
 800ca7a:	2802      	cmp	r0, #2
 800ca7c:	d19c      	bne.n	800c9b8 <handle_motor_torque_command+0x2c>
            motor_idx--; // 转换为0基索引
 800ca7e:	9b03      	ldr	r3, [sp, #12]
 800ca80:	3b01      	subs	r3, #1
 800ca82:	9303      	str	r3, [sp, #12]
            if (motor_idx >= 0 && motor_idx < 2) {
 800ca84:	2b01      	cmp	r3, #1
 800ca86:	d897      	bhi.n	800c9b8 <handle_motor_torque_command+0x2c>
                motor_cmd.cmd_type = MOTOR_CMD_SET_TORQUE;
 800ca88:	2205      	movs	r2, #5
 800ca8a:	f88d 2000 	strb.w	r2, [sp]
                motor_cmd.motor_idx = motor_idx;
 800ca8e:	f88d 3001 	strb.w	r3, [sp, #1]
                motor_cmd.params.torque = value;
 800ca92:	9b02      	ldr	r3, [sp, #8]
 800ca94:	f8ad 3004 	strh.w	r3, [sp, #4]
                motor_send_command(&motor_cmd);
 800ca98:	4668      	mov	r0, sp
 800ca9a:	f7ff fcad 	bl	800c3f8 <motor_send_command>
                printf("Motor %d torque set command sent: %d\r\n", motor_idx + 1, value);
 800ca9e:	9a02      	ldr	r2, [sp, #8]
 800caa0:	9903      	ldr	r1, [sp, #12]
 800caa2:	3101      	adds	r1, #1
 800caa4:	480e      	ldr	r0, [pc, #56]	@ (800cae0 <handle_motor_torque_command+0x154>)
 800caa6:	f007 f8df 	bl	8013c68 <iprintf>
                UART6_SendData("TX", "MT");
 800caaa:	490e      	ldr	r1, [pc, #56]	@ (800cae4 <handle_motor_torque_command+0x158>)
 800caac:	4806      	ldr	r0, [pc, #24]	@ (800cac8 <handle_motor_torque_command+0x13c>)
 800caae:	f7ff fcb9 	bl	800c424 <UART6_SendData>
}
 800cab2:	e781      	b.n	800c9b8 <handle_motor_torque_command+0x2c>
 800cab4:	08016c64 	.word	0x08016c64
 800cab8:	08016c5c 	.word	0x08016c5c
 800cabc:	08016c60 	.word	0x08016c60
 800cac0:	08016d44 	.word	0x08016d44
 800cac4:	08016d68 	.word	0x08016d68
 800cac8:	08016a74 	.word	0x08016a74
 800cacc:	08016c90 	.word	0x08016c90
 800cad0:	08016c94 	.word	0x08016c94
 800cad4:	08016d6c 	.word	0x08016d6c
 800cad8:	08017bd1 	.word	0x08017bd1
 800cadc:	08016ac4 	.word	0x08016ac4
 800cae0:	08016d70 	.word	0x08016d70
 800cae4:	08016d98 	.word	0x08016d98

0800cae8 <handle_motor_zero_command>:
static void handle_motor_zero_command(const char* cmd_ptr) {
 800cae8:	b510      	push	{r4, lr}
 800caea:	b082      	sub	sp, #8
    char* motor_id_ptr = findCommand(cmd_ptr + 2, "1") ? "1" :
 800caec:	1c84      	adds	r4, r0, #2
 800caee:	4914      	ldr	r1, [pc, #80]	@ (800cb40 <handle_motor_zero_command+0x58>)
 800caf0:	4620      	mov	r0, r4
 800caf2:	f7ff fda9 	bl	800c648 <findCommand>
 800caf6:	b138      	cbz	r0, 800cb08 <handle_motor_zero_command+0x20>
 800caf8:	4b11      	ldr	r3, [pc, #68]	@ (800cb40 <handle_motor_zero_command+0x58>)
        motor_idx = *motor_id_ptr - '1';
 800cafa:	781c      	ldrb	r4, [r3, #0]
 800cafc:	f1a4 0331 	sub.w	r3, r4, #49	@ 0x31
        if (motor_idx >= 0 && motor_idx < 2) {
 800cb00:	2b01      	cmp	r3, #1
 800cb02:	d909      	bls.n	800cb18 <handle_motor_zero_command+0x30>
}
 800cb04:	b002      	add	sp, #8
 800cb06:	bd10      	pop	{r4, pc}
    		findCommand(cmd_ptr + 2, "2") ? "2" : NULL;
 800cb08:	490e      	ldr	r1, [pc, #56]	@ (800cb44 <handle_motor_zero_command+0x5c>)
 800cb0a:	4620      	mov	r0, r4
 800cb0c:	f7ff fd9c 	bl	800c648 <findCommand>
 800cb10:	2800      	cmp	r0, #0
 800cb12:	d0f7      	beq.n	800cb04 <handle_motor_zero_command+0x1c>
    char* motor_id_ptr = findCommand(cmd_ptr + 2, "1") ? "1" :
 800cb14:	4b0b      	ldr	r3, [pc, #44]	@ (800cb44 <handle_motor_zero_command+0x5c>)
 800cb16:	e7f0      	b.n	800cafa <handle_motor_zero_command+0x12>
            motor_cmd.cmd_type = MOTOR_CMD_SET_ZERO;
 800cb18:	2308      	movs	r3, #8
 800cb1a:	f88d 3000 	strb.w	r3, [sp]
            motor_cmd.motor_idx = motor_idx;
 800cb1e:	f1a4 0331 	sub.w	r3, r4, #49	@ 0x31
 800cb22:	f88d 3001 	strb.w	r3, [sp, #1]
            motor_send_command(&motor_cmd);
 800cb26:	4668      	mov	r0, sp
 800cb28:	f7ff fc66 	bl	800c3f8 <motor_send_command>
            printf("Motor %d zero position command sent\r\n", motor_idx + 1);
 800cb2c:	f1a4 0130 	sub.w	r1, r4, #48	@ 0x30
 800cb30:	4805      	ldr	r0, [pc, #20]	@ (800cb48 <handle_motor_zero_command+0x60>)
 800cb32:	f007 f899 	bl	8013c68 <iprintf>
            UART6_SendData("TX", "MZ");
 800cb36:	4905      	ldr	r1, [pc, #20]	@ (800cb4c <handle_motor_zero_command+0x64>)
 800cb38:	4805      	ldr	r0, [pc, #20]	@ (800cb50 <handle_motor_zero_command+0x68>)
 800cb3a:	f7ff fc73 	bl	800c424 <UART6_SendData>
}
 800cb3e:	e7e1      	b.n	800cb04 <handle_motor_zero_command+0x1c>
 800cb40:	08016c5c 	.word	0x08016c5c
 800cb44:	08016c60 	.word	0x08016c60
 800cb48:	08016d9c 	.word	0x08016d9c
 800cb4c:	08016dc4 	.word	0x08016dc4
 800cb50:	08016a74 	.word	0x08016a74

0800cb54 <ble_handle_command>:

// 处理蓝牙命令
void ble_handle_command(const char* command) {
 800cb54:	b570      	push	{r4, r5, r6, lr}
 800cb56:	4604      	mov	r4, r0
    // 处理蓝牙状态命令
    if (findCommand(command, "BLCONNECT") != NULL ||
 800cb58:	4936      	ldr	r1, [pc, #216]	@ (800cc34 <ble_handle_command+0xe0>)
 800cb5a:	f7ff fd75 	bl	800c648 <findCommand>
 800cb5e:	b920      	cbnz	r0, 800cb6a <ble_handle_command+0x16>
        findCommand(command, "BLDISCONNECT") != NULL ||
 800cb60:	4935      	ldr	r1, [pc, #212]	@ (800cc38 <ble_handle_command+0xe4>)
 800cb62:	4620      	mov	r0, r4
 800cb64:	f7ff fd70 	bl	800c648 <findCommand>
    if (findCommand(command, "BLCONNECT") != NULL ||
 800cb68:	b118      	cbz	r0, 800cb72 <ble_handle_command+0x1e>
        findCommand(command, "BLNUSEN") != NULL ||
        findCommand(command, "BLNUSDIS") != NULL) {
        handle_ble_status_command(command);
 800cb6a:	4620      	mov	r0, r4
 800cb6c:	f7ff fd70 	bl	800c650 <handle_ble_status_command>
        }
    }
    else {
        printf("Unknown Command: %s\r\n", command);
    }
}
 800cb70:	bd70      	pop	{r4, r5, r6, pc}
        findCommand(command, "BLNUSEN") != NULL ||
 800cb72:	4932      	ldr	r1, [pc, #200]	@ (800cc3c <ble_handle_command+0xe8>)
 800cb74:	4620      	mov	r0, r4
 800cb76:	f7ff fd67 	bl	800c648 <findCommand>
        findCommand(command, "BLDISCONNECT") != NULL ||
 800cb7a:	2800      	cmp	r0, #0
 800cb7c:	d1f5      	bne.n	800cb6a <ble_handle_command+0x16>
        findCommand(command, "BLNUSDIS") != NULL) {
 800cb7e:	4930      	ldr	r1, [pc, #192]	@ (800cc40 <ble_handle_command+0xec>)
 800cb80:	4620      	mov	r0, r4
 800cb82:	f7ff fd61 	bl	800c648 <findCommand>
        findCommand(command, "BLNUSEN") != NULL ||
 800cb86:	2800      	cmp	r0, #0
 800cb88:	d1ef      	bne.n	800cb6a <ble_handle_command+0x16>
    if ((cmdPtr = findCommand((char *)ble_rxBuffer, "RX")) != NULL) {
 800cb8a:	492e      	ldr	r1, [pc, #184]	@ (800cc44 <ble_handle_command+0xf0>)
 800cb8c:	482e      	ldr	r0, [pc, #184]	@ (800cc48 <ble_handle_command+0xf4>)
 800cb8e:	f7ff fd5b 	bl	800c648 <findCommand>
 800cb92:	4605      	mov	r5, r0
 800cb94:	2800      	cmp	r0, #0
 800cb96:	d048      	beq.n	800cc2a <ble_handle_command+0xd6>
        const char* data_ptr = cmdPtr + 2;
 800cb98:	1c84      	adds	r4, r0, #2
        printf("Transparent Data Received: %s\r\n", data_ptr);
 800cb9a:	4621      	mov	r1, r4
 800cb9c:	482b      	ldr	r0, [pc, #172]	@ (800cc4c <ble_handle_command+0xf8>)
 800cb9e:	f007 f863 	bl	8013c68 <iprintf>
        char* m_cmd_ptr = findCommand(data_ptr, "M");
 800cba2:	492b      	ldr	r1, [pc, #172]	@ (800cc50 <ble_handle_command+0xfc>)
 800cba4:	4620      	mov	r0, r4
 800cba6:	f7ff fd4f 	bl	800c648 <findCommand>
        if (m_cmd_ptr != NULL && m_cmd_ptr < data_ptr + 10) {
 800cbaa:	4606      	mov	r6, r0
 800cbac:	b1e8      	cbz	r0, 800cbea <ble_handle_command+0x96>
 800cbae:	f105 030c 	add.w	r3, r5, #12
 800cbb2:	4283      	cmp	r3, r0
 800cbb4:	d919      	bls.n	800cbea <ble_handle_command+0x96>
            if (strlen(m_cmd_ptr) > 1) {
 800cbb6:	f7f3 fbfb 	bl	80003b0 <strlen>
 800cbba:	2801      	cmp	r0, #1
 800cbbc:	d915      	bls.n	800cbea <ble_handle_command+0x96>
                sub_cmd = m_cmd_ptr[1];
 800cbbe:	7873      	ldrb	r3, [r6, #1]
            switch (sub_cmd) {
 800cbc0:	3b41      	subs	r3, #65	@ 0x41
 800cbc2:	2b19      	cmp	r3, #25
 800cbc4:	d811      	bhi.n	800cbea <ble_handle_command+0x96>
 800cbc6:	e8df f003 	tbb	[pc, r3]
 800cbca:	1024      	.short	0x1024
 800cbcc:	10102810 	.word	0x10102810
 800cbd0:	10101010 	.word	0x10101010
 800cbd4:	10101010 	.word	0x10101010
 800cbd8:	10101c10 	.word	0x10101c10
 800cbdc:	0d102010 	.word	0x0d102010
 800cbe0:	2c101010 	.word	0x2c101010
                    handle_motor_velocity_command(m_cmd_ptr);
 800cbe4:	4630      	mov	r0, r6
 800cbe6:	f7ff fd77 	bl	800c6d8 <handle_motor_velocity_command>
        char* d_cmd_ptr = findCommand(data_ptr, "D");
 800cbea:	491a      	ldr	r1, [pc, #104]	@ (800cc54 <ble_handle_command+0x100>)
 800cbec:	4620      	mov	r0, r4
 800cbee:	f7ff fd2b 	bl	800c648 <findCommand>
        if (d_cmd_ptr != NULL && d_cmd_ptr < data_ptr + 10) {
 800cbf2:	2800      	cmp	r0, #0
 800cbf4:	d0bc      	beq.n	800cb70 <ble_handle_command+0x1c>
 800cbf6:	350c      	adds	r5, #12
 800cbf8:	4285      	cmp	r5, r0
 800cbfa:	d9b9      	bls.n	800cb70 <ble_handle_command+0x1c>
            handle_data_transmission_command(d_cmd_ptr);
 800cbfc:	f7ff fcb6 	bl	800c56c <handle_data_transmission_command>
        if (k_cmd_ptr != NULL && k_cmd_ptr < data_ptr + 10) {
 800cc00:	e7b6      	b.n	800cb70 <ble_handle_command+0x1c>
                    handle_motor_position_command(m_cmd_ptr);
 800cc02:	4630      	mov	r0, r6
 800cc04:	f7ff fe16 	bl	800c834 <handle_motor_position_command>
                    break;
 800cc08:	e7ef      	b.n	800cbea <ble_handle_command+0x96>
                    handle_motor_torque_command(m_cmd_ptr);
 800cc0a:	4630      	mov	r0, r6
 800cc0c:	f7ff febe 	bl	800c98c <handle_motor_torque_command>
                    break;
 800cc10:	e7eb      	b.n	800cbea <ble_handle_command+0x96>
                    handle_motor_acceleration_command(m_cmd_ptr);
 800cc12:	4630      	mov	r0, r6
 800cc14:	f7ff fc36 	bl	800c484 <handle_motor_acceleration_command>
                    break;
 800cc18:	e7e7      	b.n	800cbea <ble_handle_command+0x96>
                    handle_motor_deceleration_command(m_cmd_ptr);
 800cc1a:	4630      	mov	r0, r6
 800cc1c:	f7ff fc6c 	bl	800c4f8 <handle_motor_deceleration_command>
                    break;
 800cc20:	e7e3      	b.n	800cbea <ble_handle_command+0x96>
                    handle_motor_zero_command(m_cmd_ptr);
 800cc22:	4630      	mov	r0, r6
 800cc24:	f7ff ff60 	bl	800cae8 <handle_motor_zero_command>
                    break;
 800cc28:	e7df      	b.n	800cbea <ble_handle_command+0x96>
        printf("Unknown Command: %s\r\n", command);
 800cc2a:	4621      	mov	r1, r4
 800cc2c:	480a      	ldr	r0, [pc, #40]	@ (800cc58 <ble_handle_command+0x104>)
 800cc2e:	f007 f81b 	bl	8013c68 <iprintf>
 800cc32:	e79d      	b.n	800cb70 <ble_handle_command+0x1c>
 800cc34:	08016bb0 	.word	0x08016bb0
 800cc38:	08016bd4 	.word	0x08016bd4
 800cc3c:	08016c00 	.word	0x08016c00
 800cc40:	08016c2c 	.word	0x08016c2c
 800cc44:	08016dc8 	.word	0x08016dc8
 800cc48:	24002210 	.word	0x24002210
 800cc4c:	08016dcc 	.word	0x08016dcc
 800cc50:	08016dec 	.word	0x08016dec
 800cc54:	08016df0 	.word	0x08016df0
 800cc58:	08016df4 	.word	0x08016df4

0800cc5c <ble_command_progress>:

void ble_command_progress() {
 800cc5c:	b570      	push	{r4, r5, r6, lr}
    if (ble_rxIndex < BLE_RX_BUFFER_SIZE - 1) {
 800cc5e:	4b1a      	ldr	r3, [pc, #104]	@ (800ccc8 <ble_command_progress+0x6c>)
 800cc60:	881b      	ldrh	r3, [r3, #0]
 800cc62:	b29b      	uxth	r3, r3
 800cc64:	2bfe      	cmp	r3, #254	@ 0xfe
 800cc66:	d823      	bhi.n	800ccb0 <ble_command_progress+0x54>
        if (ble_rxData == '\n') {
 800cc68:	4b18      	ldr	r3, [pc, #96]	@ (800cccc <ble_command_progress+0x70>)
 800cc6a:	781b      	ldrb	r3, [r3, #0]
 800cc6c:	2b0a      	cmp	r3, #10
 800cc6e:	d00a      	beq.n	800cc86 <ble_command_progress+0x2a>

            // 重置接收缓冲区
            ble_rxIndex = 0;
            memset(ble_rxBuffer, 0, BLE_RX_BUFFER_SIZE);
        }
        else if (ble_rxData == 0x20) {
 800cc70:	2b20      	cmp	r3, #32
 800cc72:	d007      	beq.n	800cc84 <ble_command_progress+0x28>
            // 空格字符处理，保持不变
        }
        else {
            ble_rxBuffer[ble_rxIndex++] = ble_rxData;
 800cc74:	4814      	ldr	r0, [pc, #80]	@ (800ccc8 <ble_command_progress+0x6c>)
 800cc76:	8802      	ldrh	r2, [r0, #0]
 800cc78:	b292      	uxth	r2, r2
 800cc7a:	1c51      	adds	r1, r2, #1
 800cc7c:	b289      	uxth	r1, r1
 800cc7e:	8001      	strh	r1, [r0, #0]
 800cc80:	4913      	ldr	r1, [pc, #76]	@ (800ccd0 <ble_command_progress+0x74>)
 800cc82:	548b      	strb	r3, [r1, r2]
    else {
        printf("RX Buffer Overflow\r\n");
        ble_rxIndex = 0;
        memset(ble_rxBuffer, 0, BLE_RX_BUFFER_SIZE);
    }
}
 800cc84:	bd70      	pop	{r4, r5, r6, pc}
            ble_rxBuffer[ble_rxIndex] = '\0';  // 添加字符串结束符
 800cc86:	4e10      	ldr	r6, [pc, #64]	@ (800ccc8 <ble_command_progress+0x6c>)
 800cc88:	8833      	ldrh	r3, [r6, #0]
 800cc8a:	b29b      	uxth	r3, r3
 800cc8c:	4c10      	ldr	r4, [pc, #64]	@ (800ccd0 <ble_command_progress+0x74>)
 800cc8e:	2500      	movs	r5, #0
 800cc90:	54e5      	strb	r5, [r4, r3]
            printf("Received data from NRF: %s\r\n", ble_rxBuffer);  // 调试输出接收数据
 800cc92:	4621      	mov	r1, r4
 800cc94:	480f      	ldr	r0, [pc, #60]	@ (800ccd4 <ble_command_progress+0x78>)
 800cc96:	f006 ffe7 	bl	8013c68 <iprintf>
            ble_handle_command((char *)ble_rxBuffer);
 800cc9a:	4620      	mov	r0, r4
 800cc9c:	f7ff ff5a 	bl	800cb54 <ble_handle_command>
            ble_rxIndex = 0;
 800cca0:	8035      	strh	r5, [r6, #0]
            memset(ble_rxBuffer, 0, BLE_RX_BUFFER_SIZE);
 800cca2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cca6:	4629      	mov	r1, r5
 800cca8:	4620      	mov	r0, r4
 800ccaa:	f007 f9a3 	bl	8013ff4 <memset>
 800ccae:	e7e9      	b.n	800cc84 <ble_command_progress+0x28>
        printf("RX Buffer Overflow\r\n");
 800ccb0:	4809      	ldr	r0, [pc, #36]	@ (800ccd8 <ble_command_progress+0x7c>)
 800ccb2:	f007 f841 	bl	8013d38 <puts>
        ble_rxIndex = 0;
 800ccb6:	2100      	movs	r1, #0
 800ccb8:	4b03      	ldr	r3, [pc, #12]	@ (800ccc8 <ble_command_progress+0x6c>)
 800ccba:	8019      	strh	r1, [r3, #0]
        memset(ble_rxBuffer, 0, BLE_RX_BUFFER_SIZE);
 800ccbc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ccc0:	4803      	ldr	r0, [pc, #12]	@ (800ccd0 <ble_command_progress+0x74>)
 800ccc2:	f007 f997 	bl	8013ff4 <memset>
}
 800ccc6:	e7dd      	b.n	800cc84 <ble_command_progress+0x28>
 800ccc8:	2400220c 	.word	0x2400220c
 800cccc:	2400220f 	.word	0x2400220f
 800ccd0:	24002210 	.word	0x24002210
 800ccd4:	08016e0c 	.word	0x08016e0c
 800ccd8:	08016e2c 	.word	0x08016e2c

0800ccdc <BMI088_GPIO_init>:
************************************************************************
**/
void BMI088_GPIO_init(void)
{

}
 800ccdc:	4770      	bx	lr

0800ccde <BMI088_com_init>:
**/
void BMI088_com_init(void)
{


}
 800ccde:	4770      	bx	lr

0800cce0 <BMI088_delay_us>:
//            {
//                break;
//            }
//        }
//    }
	uint16_t i = 550*us;
 800cce0:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 800cce4:	ebc0 00c3 	rsb	r0, r0, r3, lsl #3
 800cce8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800ccec:	0043      	lsls	r3, r0, #1
 800ccee:	b29b      	uxth	r3, r3
	while(i--)
 800ccf0:	e001      	b.n	800ccf6 <BMI088_delay_us+0x16>
	{
		__NOP();
 800ccf2:	bf00      	nop
	while(i--)
 800ccf4:	4613      	mov	r3, r2
 800ccf6:	1e5a      	subs	r2, r3, #1
 800ccf8:	b292      	uxth	r2, r2
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d1f9      	bne.n	800ccf2 <BMI088_delay_us+0x12>
	}

}
 800ccfe:	4770      	bx	lr

0800cd00 <BMI088_delay_ms>:
{
 800cd00:	b510      	push	{r4, lr}
    while(ms--)
 800cd02:	e004      	b.n	800cd0e <BMI088_delay_ms+0xe>
        BMI088_delay_us(1000);
 800cd04:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800cd08:	f7ff ffea 	bl	800cce0 <BMI088_delay_us>
    while(ms--)
 800cd0c:	4620      	mov	r0, r4
 800cd0e:	1e43      	subs	r3, r0, #1
 800cd10:	b29c      	uxth	r4, r3
 800cd12:	2800      	cmp	r0, #0
 800cd14:	d1f6      	bne.n	800cd04 <BMI088_delay_ms+0x4>
}
 800cd16:	bd10      	pop	{r4, pc}

0800cd18 <BMI088_ACCEL_NS_L>:
* @retval:     	void
* @details:    	��BMI088���ٶȼ�Ƭѡ�ź��õͣ�ʹ�䴦��ѡ��״̬
************************************************************************
**/
void BMI088_ACCEL_NS_L(void)
{
 800cd18:	b508      	push	{r3, lr}
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_RESET);
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	2101      	movs	r1, #1
 800cd1e:	4802      	ldr	r0, [pc, #8]	@ (800cd28 <BMI088_ACCEL_NS_L+0x10>)
 800cd20:	f7f8 fecc 	bl	8005abc <HAL_GPIO_WritePin>
}
 800cd24:	bd08      	pop	{r3, pc}
 800cd26:	bf00      	nop
 800cd28:	58020800 	.word	0x58020800

0800cd2c <BMI088_ACCEL_NS_H>:
* @retval:     	void
* @details:    	��BMI088���ٶȼ�Ƭѡ�ź��øߣ�ʹ�䴦�ڷ�ѡ��״̬
************************************************************************
**/
void BMI088_ACCEL_NS_H(void)
{
 800cd2c:	b508      	push	{r3, lr}
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_SET);
 800cd2e:	2201      	movs	r2, #1
 800cd30:	4611      	mov	r1, r2
 800cd32:	4802      	ldr	r0, [pc, #8]	@ (800cd3c <BMI088_ACCEL_NS_H+0x10>)
 800cd34:	f7f8 fec2 	bl	8005abc <HAL_GPIO_WritePin>
}
 800cd38:	bd08      	pop	{r3, pc}
 800cd3a:	bf00      	nop
 800cd3c:	58020800 	.word	0x58020800

0800cd40 <BMI088_GYRO_NS_L>:
* @retval:     	void
* @details:    	��BMI088������Ƭѡ�ź��õͣ�ʹ�䴦��ѡ��״̬
************************************************************************
**/
void BMI088_GYRO_NS_L(void)
{
 800cd40:	b508      	push	{r3, lr}
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 800cd42:	2200      	movs	r2, #0
 800cd44:	2108      	movs	r1, #8
 800cd46:	4802      	ldr	r0, [pc, #8]	@ (800cd50 <BMI088_GYRO_NS_L+0x10>)
 800cd48:	f7f8 feb8 	bl	8005abc <HAL_GPIO_WritePin>
}
 800cd4c:	bd08      	pop	{r3, pc}
 800cd4e:	bf00      	nop
 800cd50:	58020800 	.word	0x58020800

0800cd54 <BMI088_GYRO_NS_H>:
* @retval:     	void
* @details:    	��BMI088������Ƭѡ�ź��øߣ�ʹ�䴦�ڷ�ѡ��״̬
************************************************************************
**/
void BMI088_GYRO_NS_H(void)
{
 800cd54:	b508      	push	{r3, lr}
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 800cd56:	2201      	movs	r2, #1
 800cd58:	2108      	movs	r1, #8
 800cd5a:	4802      	ldr	r0, [pc, #8]	@ (800cd64 <BMI088_GYRO_NS_H+0x10>)
 800cd5c:	f7f8 feae 	bl	8005abc <HAL_GPIO_WritePin>
}
 800cd60:	bd08      	pop	{r3, pc}
 800cd62:	bf00      	nop
 800cd64:	58020800 	.word	0x58020800

0800cd68 <BMI088_read_write_byte>:
* @retval:     	uint8_t - ���յ�������
* @details:    	ͨ��BMI088ʹ�õ�SPI���߽��е��ֽڵĶ�д����
************************************************************************
**/
uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 800cd68:	b500      	push	{lr}
 800cd6a:	b087      	sub	sp, #28
 800cd6c:	f88d 000f 	strb.w	r0, [sp, #15]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&BMI088_USING_SPI_UNIT, &txdata, &rx_data, 1, 1000);
 800cd70:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800cd74:	9300      	str	r3, [sp, #0]
 800cd76:	2301      	movs	r3, #1
 800cd78:	f10d 0217 	add.w	r2, sp, #23
 800cd7c:	f10d 010f 	add.w	r1, sp, #15
 800cd80:	4803      	ldr	r0, [pc, #12]	@ (800cd90 <BMI088_read_write_byte+0x28>)
 800cd82:	f7fb fe53 	bl	8008a2c <HAL_SPI_TransmitReceive>
    return rx_data;
}
 800cd86:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800cd8a:	b007      	add	sp, #28
 800cd8c:	f85d fb04 	ldr.w	pc, [sp], #4
 800cd90:	24000540 	.word	0x24000540

0800cd94 <BMI088_write_single_reg>:
* @retval:     	void
* @details:    	��BMI088������д�뵥���Ĵ���������
************************************************************************
**/
static void BMI088_write_single_reg(uint8_t reg, uint8_t data)
{
 800cd94:	b510      	push	{r4, lr}
 800cd96:	460c      	mov	r4, r1
    BMI088_read_write_byte(reg);
 800cd98:	f7ff ffe6 	bl	800cd68 <BMI088_read_write_byte>
    BMI088_read_write_byte(data);
 800cd9c:	4620      	mov	r0, r4
 800cd9e:	f7ff ffe3 	bl	800cd68 <BMI088_read_write_byte>
}
 800cda2:	bd10      	pop	{r4, pc}

0800cda4 <BMI088_read_single_reg>:
* @retval:     	void
* @details:    	��BMI088��������ȡ�����Ĵ���������
************************************************************************
**/
static void BMI088_read_single_reg(uint8_t reg, uint8_t *return_data)
{
 800cda4:	b510      	push	{r4, lr}
 800cda6:	460c      	mov	r4, r1
    BMI088_read_write_byte(reg | 0x80);
 800cda8:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
 800cdac:	f7ff ffdc 	bl	800cd68 <BMI088_read_write_byte>
    *return_data = BMI088_read_write_byte(0x55);
 800cdb0:	2055      	movs	r0, #85	@ 0x55
 800cdb2:	f7ff ffd9 	bl	800cd68 <BMI088_read_write_byte>
 800cdb6:	7020      	strb	r0, [r4, #0]
}
 800cdb8:	bd10      	pop	{r4, pc}

0800cdba <BMI088_read_muli_reg>:
* @retval:     	void
* @details:    	��BMI088������������ȡ����Ĵ���������
************************************************************************
**/
static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 800cdba:	b538      	push	{r3, r4, r5, lr}
 800cdbc:	460d      	mov	r5, r1
 800cdbe:	4614      	mov	r4, r2
    BMI088_read_write_byte(reg | 0x80);
 800cdc0:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
 800cdc4:	f7ff ffd0 	bl	800cd68 <BMI088_read_write_byte>

    while (len != 0)
 800cdc8:	e006      	b.n	800cdd8 <BMI088_read_muli_reg+0x1e>
    {

        *buf = BMI088_read_write_byte(0x55);
 800cdca:	2055      	movs	r0, #85	@ 0x55
 800cdcc:	f7ff ffcc 	bl	800cd68 <BMI088_read_write_byte>
 800cdd0:	f805 0b01 	strb.w	r0, [r5], #1
        buf++;
        len--;
 800cdd4:	3c01      	subs	r4, #1
 800cdd6:	b2e4      	uxtb	r4, r4
    while (len != 0)
 800cdd8:	2c00      	cmp	r4, #0
 800cdda:	d1f6      	bne.n	800cdca <BMI088_read_muli_reg+0x10>
    }
}
 800cddc:	bd38      	pop	{r3, r4, r5, pc}
	...

0800cde0 <bmi088_accel_init>:
{
 800cde0:	b570      	push	{r4, r5, r6, lr}
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 800cde2:	f7ff ff99 	bl	800cd18 <BMI088_ACCEL_NS_L>
 800cde6:	2080      	movs	r0, #128	@ 0x80
 800cde8:	f7ff ffbe 	bl	800cd68 <BMI088_read_write_byte>
 800cdec:	2055      	movs	r0, #85	@ 0x55
 800cdee:	f7ff ffbb 	bl	800cd68 <BMI088_read_write_byte>
 800cdf2:	2055      	movs	r0, #85	@ 0x55
 800cdf4:	f7ff ffb8 	bl	800cd68 <BMI088_read_write_byte>
 800cdf8:	f7ff ff98 	bl	800cd2c <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800cdfc:	2096      	movs	r0, #150	@ 0x96
 800cdfe:	f7ff ff6f 	bl	800cce0 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 800ce02:	f7ff ff89 	bl	800cd18 <BMI088_ACCEL_NS_L>
 800ce06:	2080      	movs	r0, #128	@ 0x80
 800ce08:	f7ff ffae 	bl	800cd68 <BMI088_read_write_byte>
 800ce0c:	2055      	movs	r0, #85	@ 0x55
 800ce0e:	f7ff ffab 	bl	800cd68 <BMI088_read_write_byte>
 800ce12:	2055      	movs	r0, #85	@ 0x55
 800ce14:	f7ff ffa8 	bl	800cd68 <BMI088_read_write_byte>
 800ce18:	f7ff ff88 	bl	800cd2c <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800ce1c:	2096      	movs	r0, #150	@ 0x96
 800ce1e:	f7ff ff5f 	bl	800cce0 <BMI088_delay_us>
    BMI088_accel_write_single_reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 800ce22:	f7ff ff79 	bl	800cd18 <BMI088_ACCEL_NS_L>
 800ce26:	21b6      	movs	r1, #182	@ 0xb6
 800ce28:	207e      	movs	r0, #126	@ 0x7e
 800ce2a:	f7ff ffb3 	bl	800cd94 <BMI088_write_single_reg>
 800ce2e:	f7ff ff7d 	bl	800cd2c <BMI088_ACCEL_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 800ce32:	2050      	movs	r0, #80	@ 0x50
 800ce34:	f7ff ff64 	bl	800cd00 <BMI088_delay_ms>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 800ce38:	f7ff ff6e 	bl	800cd18 <BMI088_ACCEL_NS_L>
 800ce3c:	2080      	movs	r0, #128	@ 0x80
 800ce3e:	f7ff ff93 	bl	800cd68 <BMI088_read_write_byte>
 800ce42:	2055      	movs	r0, #85	@ 0x55
 800ce44:	f7ff ff90 	bl	800cd68 <BMI088_read_write_byte>
 800ce48:	2055      	movs	r0, #85	@ 0x55
 800ce4a:	f7ff ff8d 	bl	800cd68 <BMI088_read_write_byte>
 800ce4e:	f7ff ff6d 	bl	800cd2c <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800ce52:	2096      	movs	r0, #150	@ 0x96
 800ce54:	f7ff ff44 	bl	800cce0 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 800ce58:	f7ff ff5e 	bl	800cd18 <BMI088_ACCEL_NS_L>
 800ce5c:	2080      	movs	r0, #128	@ 0x80
 800ce5e:	f7ff ff83 	bl	800cd68 <BMI088_read_write_byte>
 800ce62:	2055      	movs	r0, #85	@ 0x55
 800ce64:	f7ff ff80 	bl	800cd68 <BMI088_read_write_byte>
 800ce68:	2055      	movs	r0, #85	@ 0x55
 800ce6a:	f7ff ff7d 	bl	800cd68 <BMI088_read_write_byte>
 800ce6e:	4604      	mov	r4, r0
 800ce70:	f7ff ff5c 	bl	800cd2c <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800ce74:	2096      	movs	r0, #150	@ 0x96
 800ce76:	f7ff ff33 	bl	800cce0 <BMI088_delay_us>
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 800ce7a:	2c1e      	cmp	r4, #30
 800ce7c:	d132      	bne.n	800cee4 <bmi088_accel_init+0x104>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 800ce7e:	2400      	movs	r4, #0
 800ce80:	2c05      	cmp	r4, #5
 800ce82:	d82d      	bhi.n	800cee0 <bmi088_accel_init+0x100>
        BMI088_accel_write_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], write_BMI088_accel_reg_data_error[write_reg_num][1]);
 800ce84:	f7ff ff48 	bl	800cd18 <BMI088_ACCEL_NS_L>
 800ce88:	4a17      	ldr	r2, [pc, #92]	@ (800cee8 <bmi088_accel_init+0x108>)
 800ce8a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800ce8e:	18d1      	adds	r1, r2, r3
 800ce90:	784e      	ldrb	r6, [r1, #1]
 800ce92:	5cd5      	ldrb	r5, [r2, r3]
 800ce94:	4631      	mov	r1, r6
 800ce96:	4628      	mov	r0, r5
 800ce98:	f7ff ff7c 	bl	800cd94 <BMI088_write_single_reg>
 800ce9c:	f7ff ff46 	bl	800cd2c <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800cea0:	2096      	movs	r0, #150	@ 0x96
 800cea2:	f7ff ff1d 	bl	800cce0 <BMI088_delay_us>
        BMI088_accel_read_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], res);
 800cea6:	f7ff ff37 	bl	800cd18 <BMI088_ACCEL_NS_L>
 800ceaa:	f045 0080 	orr.w	r0, r5, #128	@ 0x80
 800ceae:	f7ff ff5b 	bl	800cd68 <BMI088_read_write_byte>
 800ceb2:	2055      	movs	r0, #85	@ 0x55
 800ceb4:	f7ff ff58 	bl	800cd68 <BMI088_read_write_byte>
 800ceb8:	2055      	movs	r0, #85	@ 0x55
 800ceba:	f7ff ff55 	bl	800cd68 <BMI088_read_write_byte>
 800cebe:	4605      	mov	r5, r0
 800cec0:	f7ff ff34 	bl	800cd2c <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800cec4:	2096      	movs	r0, #150	@ 0x96
 800cec6:	f7ff ff0b 	bl	800cce0 <BMI088_delay_us>
        if (res != write_BMI088_accel_reg_data_error[write_reg_num][1])
 800ceca:	42ae      	cmp	r6, r5
 800cecc:	d102      	bne.n	800ced4 <bmi088_accel_init+0xf4>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 800cece:	3401      	adds	r4, #1
 800ced0:	b2e4      	uxtb	r4, r4
 800ced2:	e7d5      	b.n	800ce80 <bmi088_accel_init+0xa0>
            return write_BMI088_accel_reg_data_error[write_reg_num][2];
 800ced4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800ced8:	4b03      	ldr	r3, [pc, #12]	@ (800cee8 <bmi088_accel_init+0x108>)
 800ceda:	4423      	add	r3, r4
 800cedc:	7898      	ldrb	r0, [r3, #2]
 800cede:	e000      	b.n	800cee2 <bmi088_accel_init+0x102>
    return BMI088_NO_ERROR;
 800cee0:	2000      	movs	r0, #0
}
 800cee2:	bd70      	pop	{r4, r5, r6, pc}
        return BMI088_NO_SENSOR;
 800cee4:	20ff      	movs	r0, #255	@ 0xff
 800cee6:	e7fc      	b.n	800cee2 <bmi088_accel_init+0x102>
 800cee8:	0801703c 	.word	0x0801703c

0800ceec <bmi088_gyro_init>:
{
 800ceec:	b570      	push	{r4, r5, r6, lr}
 800ceee:	b082      	sub	sp, #8
    uint8_t res = 0;
 800cef0:	2400      	movs	r4, #0
 800cef2:	f88d 4007 	strb.w	r4, [sp, #7]
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 800cef6:	f7ff ff23 	bl	800cd40 <BMI088_GYRO_NS_L>
 800cefa:	f10d 0107 	add.w	r1, sp, #7
 800cefe:	4620      	mov	r0, r4
 800cf00:	f7ff ff50 	bl	800cda4 <BMI088_read_single_reg>
 800cf04:	f7ff ff26 	bl	800cd54 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800cf08:	2096      	movs	r0, #150	@ 0x96
 800cf0a:	f7ff fee9 	bl	800cce0 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 800cf0e:	f7ff ff17 	bl	800cd40 <BMI088_GYRO_NS_L>
 800cf12:	f10d 0107 	add.w	r1, sp, #7
 800cf16:	4620      	mov	r0, r4
 800cf18:	f7ff ff44 	bl	800cda4 <BMI088_read_single_reg>
 800cf1c:	f7ff ff1a 	bl	800cd54 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800cf20:	2096      	movs	r0, #150	@ 0x96
 800cf22:	f7ff fedd 	bl	800cce0 <BMI088_delay_us>
    BMI088_gyro_write_single_reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 800cf26:	f7ff ff0b 	bl	800cd40 <BMI088_GYRO_NS_L>
 800cf2a:	21b6      	movs	r1, #182	@ 0xb6
 800cf2c:	2014      	movs	r0, #20
 800cf2e:	f7ff ff31 	bl	800cd94 <BMI088_write_single_reg>
 800cf32:	f7ff ff0f 	bl	800cd54 <BMI088_GYRO_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 800cf36:	2050      	movs	r0, #80	@ 0x50
 800cf38:	f7ff fee2 	bl	800cd00 <BMI088_delay_ms>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 800cf3c:	f7ff ff00 	bl	800cd40 <BMI088_GYRO_NS_L>
 800cf40:	f10d 0107 	add.w	r1, sp, #7
 800cf44:	4620      	mov	r0, r4
 800cf46:	f7ff ff2d 	bl	800cda4 <BMI088_read_single_reg>
 800cf4a:	f7ff ff03 	bl	800cd54 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800cf4e:	2096      	movs	r0, #150	@ 0x96
 800cf50:	f7ff fec6 	bl	800cce0 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 800cf54:	f7ff fef4 	bl	800cd40 <BMI088_GYRO_NS_L>
 800cf58:	f10d 0107 	add.w	r1, sp, #7
 800cf5c:	4620      	mov	r0, r4
 800cf5e:	f7ff ff21 	bl	800cda4 <BMI088_read_single_reg>
 800cf62:	f7ff fef7 	bl	800cd54 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800cf66:	2096      	movs	r0, #150	@ 0x96
 800cf68:	f7ff feba 	bl	800cce0 <BMI088_delay_us>
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 800cf6c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cf70:	2b0f      	cmp	r3, #15
 800cf72:	d12e      	bne.n	800cfd2 <bmi088_gyro_init+0xe6>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 800cf74:	2c05      	cmp	r4, #5
 800cf76:	d829      	bhi.n	800cfcc <bmi088_gyro_init+0xe0>
        BMI088_gyro_write_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], write_BMI088_gyro_reg_data_error[write_reg_num][1]);
 800cf78:	f7ff fee2 	bl	800cd40 <BMI088_GYRO_NS_L>
 800cf7c:	4a16      	ldr	r2, [pc, #88]	@ (800cfd8 <bmi088_gyro_init+0xec>)
 800cf7e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800cf82:	18d1      	adds	r1, r2, r3
 800cf84:	784d      	ldrb	r5, [r1, #1]
 800cf86:	5cd6      	ldrb	r6, [r2, r3]
 800cf88:	4629      	mov	r1, r5
 800cf8a:	4630      	mov	r0, r6
 800cf8c:	f7ff ff02 	bl	800cd94 <BMI088_write_single_reg>
 800cf90:	f7ff fee0 	bl	800cd54 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800cf94:	2096      	movs	r0, #150	@ 0x96
 800cf96:	f7ff fea3 	bl	800cce0 <BMI088_delay_us>
        BMI088_gyro_read_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], res);
 800cf9a:	f7ff fed1 	bl	800cd40 <BMI088_GYRO_NS_L>
 800cf9e:	f10d 0107 	add.w	r1, sp, #7
 800cfa2:	4630      	mov	r0, r6
 800cfa4:	f7ff fefe 	bl	800cda4 <BMI088_read_single_reg>
 800cfa8:	f7ff fed4 	bl	800cd54 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800cfac:	2096      	movs	r0, #150	@ 0x96
 800cfae:	f7ff fe97 	bl	800cce0 <BMI088_delay_us>
        if (res != write_BMI088_gyro_reg_data_error[write_reg_num][1])
 800cfb2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cfb6:	429d      	cmp	r5, r3
 800cfb8:	d102      	bne.n	800cfc0 <bmi088_gyro_init+0xd4>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 800cfba:	3401      	adds	r4, #1
 800cfbc:	b2e4      	uxtb	r4, r4
 800cfbe:	e7d9      	b.n	800cf74 <bmi088_gyro_init+0x88>
            return write_BMI088_gyro_reg_data_error[write_reg_num][2];
 800cfc0:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800cfc4:	4b04      	ldr	r3, [pc, #16]	@ (800cfd8 <bmi088_gyro_init+0xec>)
 800cfc6:	4423      	add	r3, r4
 800cfc8:	7898      	ldrb	r0, [r3, #2]
 800cfca:	e000      	b.n	800cfce <bmi088_gyro_init+0xe2>
    return BMI088_NO_ERROR;
 800cfcc:	2000      	movs	r0, #0
}
 800cfce:	b002      	add	sp, #8
 800cfd0:	bd70      	pop	{r4, r5, r6, pc}
        return BMI088_NO_SENSOR;
 800cfd2:	20ff      	movs	r0, #255	@ 0xff
 800cfd4:	e7fb      	b.n	800cfce <bmi088_gyro_init+0xe2>
 800cfd6:	bf00      	nop
 800cfd8:	08017028 	.word	0x08017028

0800cfdc <BMI088_init>:
{
 800cfdc:	b510      	push	{r4, lr}
    BMI088_GPIO_init();
 800cfde:	f7ff fe7d 	bl	800ccdc <BMI088_GPIO_init>
    BMI088_com_init();
 800cfe2:	f7ff fe7c 	bl	800ccde <BMI088_com_init>
    error |= bmi088_accel_init();
 800cfe6:	f7ff fefb 	bl	800cde0 <bmi088_accel_init>
 800cfea:	4604      	mov	r4, r0
    error |= bmi088_gyro_init();
 800cfec:	f7ff ff7e 	bl	800ceec <bmi088_gyro_init>
 800cff0:	4320      	orrs	r0, r4
}
 800cff2:	b2c0      	uxtb	r0, r0
 800cff4:	bd10      	pop	{r4, pc}
	...

0800cff8 <BMI088_read>:
{
 800cff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cffa:	b083      	sub	sp, #12
 800cffc:	4606      	mov	r6, r0
 800cffe:	460d      	mov	r5, r1
 800d000:	4614      	mov	r4, r2
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 800d002:	2700      	movs	r7, #0
 800d004:	9700      	str	r7, [sp, #0]
 800d006:	9701      	str	r7, [sp, #4]
    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 800d008:	f7ff fe86 	bl	800cd18 <BMI088_ACCEL_NS_L>
 800d00c:	2092      	movs	r0, #146	@ 0x92
 800d00e:	f7ff feab 	bl	800cd68 <BMI088_read_write_byte>
 800d012:	2206      	movs	r2, #6
 800d014:	4669      	mov	r1, sp
 800d016:	2012      	movs	r0, #18
 800d018:	f7ff fecf 	bl	800cdba <BMI088_read_muli_reg>
 800d01c:	f7ff fe86 	bl	800cd2c <BMI088_ACCEL_NS_H>
    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 800d020:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800d024:	021b      	lsls	r3, r3, #8
 800d026:	b21b      	sxth	r3, r3
 800d028:	f89d 2000 	ldrb.w	r2, [sp]
 800d02c:	4313      	orrs	r3, r2
 800d02e:	ee07 3a90 	vmov	s15, r3
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 800d032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d036:	4a47      	ldr	r2, [pc, #284]	@ (800d154 <BMI088_read+0x15c>)
 800d038:	ed92 7a00 	vldr	s14, [r2]
 800d03c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d040:	edc5 7a00 	vstr	s15, [r5]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 800d044:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800d048:	021b      	lsls	r3, r3, #8
 800d04a:	b21b      	sxth	r3, r3
 800d04c:	f89d 1002 	ldrb.w	r1, [sp, #2]
 800d050:	430b      	orrs	r3, r1
 800d052:	ee07 3a90 	vmov	s15, r3
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 800d056:	ed92 7a00 	vldr	s14, [r2]
 800d05a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d05e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d062:	edc5 7a01 	vstr	s15, [r5, #4]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 800d066:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d06a:	021b      	lsls	r3, r3, #8
 800d06c:	b21b      	sxth	r3, r3
 800d06e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d072:	4313      	orrs	r3, r2
 800d074:	ee07 3a90 	vmov	s15, r3
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 800d078:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d07c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d080:	edc5 7a02 	vstr	s15, [r5, #8]
    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 800d084:	f7ff fe5c 	bl	800cd40 <BMI088_GYRO_NS_L>
 800d088:	2208      	movs	r2, #8
 800d08a:	4669      	mov	r1, sp
 800d08c:	4638      	mov	r0, r7
 800d08e:	f7ff fe94 	bl	800cdba <BMI088_read_muli_reg>
 800d092:	f7ff fe5f 	bl	800cd54 <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 800d096:	f89d 3000 	ldrb.w	r3, [sp]
 800d09a:	2b0f      	cmp	r3, #15
 800d09c:	d027      	beq.n	800d0ee <BMI088_read+0xf6>
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 800d09e:	f7ff fe3b 	bl	800cd18 <BMI088_ACCEL_NS_L>
 800d0a2:	20a2      	movs	r0, #162	@ 0xa2
 800d0a4:	f7ff fe60 	bl	800cd68 <BMI088_read_write_byte>
 800d0a8:	2202      	movs	r2, #2
 800d0aa:	4669      	mov	r1, sp
 800d0ac:	2022      	movs	r0, #34	@ 0x22
 800d0ae:	f7ff fe84 	bl	800cdba <BMI088_read_muli_reg>
 800d0b2:	f7ff fe3b 	bl	800cd2c <BMI088_ACCEL_NS_H>
    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 800d0b6:	f89d 2000 	ldrb.w	r2, [sp]
 800d0ba:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800d0be:	095b      	lsrs	r3, r3, #5
 800d0c0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
    if (bmi088_raw_temp > 1023)
 800d0c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d0c8:	db01      	blt.n	800d0ce <BMI088_read+0xd6>
        bmi088_raw_temp -= 2048;
 800d0ca:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 800d0ce:	ee07 3a90 	vmov	s15, r3
 800d0d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d0d6:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 800d0da:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d0de:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 800d0e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d0e6:	edc4 7a00 	vstr	s15, [r4]
}
 800d0ea:	b003      	add	sp, #12
 800d0ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 800d0ee:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800d0f2:	021b      	lsls	r3, r3, #8
 800d0f4:	b21b      	sxth	r3, r3
 800d0f6:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d0fa:	4313      	orrs	r3, r2
 800d0fc:	ee07 3a90 	vmov	s15, r3
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800d100:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d104:	4a14      	ldr	r2, [pc, #80]	@ (800d158 <BMI088_read+0x160>)
 800d106:	ed92 7a00 	vldr	s14, [r2]
 800d10a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d10e:	edc6 7a00 	vstr	s15, [r6]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 800d112:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d116:	021b      	lsls	r3, r3, #8
 800d118:	b21b      	sxth	r3, r3
 800d11a:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800d11e:	430b      	orrs	r3, r1
 800d120:	ee07 3a90 	vmov	s15, r3
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800d124:	ed92 7a00 	vldr	s14, [r2]
 800d128:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d12c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d130:	edc6 7a01 	vstr	s15, [r6, #4]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 800d134:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d138:	021b      	lsls	r3, r3, #8
 800d13a:	b21b      	sxth	r3, r3
 800d13c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d140:	4313      	orrs	r3, r2
 800d142:	ee07 3a90 	vmov	s15, r3
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800d146:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d14a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d14e:	edc6 7a02 	vstr	s15, [r6, #8]
 800d152:	e7a4      	b.n	800d09e <BMI088_read+0xa6>
 800d154:	24000014 	.word	0x24000014
 800d158:	24000010 	.word	0x24000010

0800d15c <_ZN9ICM_20948C1Ev>:

void I2C_write(uint8_t addr, uint8_t reg, uint32_t len, uint8_t *data);
void I2C_read(uint8_t addr, uint8_t reg, uint32_t len, uint8_t *buff);

// Base
ICM_20948::ICM_20948()
 800d15c:	b510      	push	{r4, lr}
 800d15e:	4604      	mov	r4, r0
 800d160:	2300      	movs	r3, #0
 800d162:	7003      	strb	r3, [r0, #0]
 800d164:	230a      	movs	r3, #10
 800d166:	7043      	strb	r3, [r0, #1]
{
  status = ICM_20948_init_struct(&_device);
 800d168:	3004      	adds	r0, #4
 800d16a:	f000 fa61 	bl	800d630 <ICM_20948_init_struct>
 800d16e:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
}
 800d172:	4620      	mov	r0, r4
 800d174:	bd10      	pop	{r4, pc}

0800d176 <_ZN9ICM_209487swResetEv>:
  status = ICM_20948_set_bank(&_device, bank);
  return status;
}

ICM_20948_Status_e ICM_20948::swReset(void)
{
 800d176:	b510      	push	{r4, lr}
 800d178:	4604      	mov	r4, r0
  status = ICM_20948_sw_reset(&_device);
 800d17a:	3004      	adds	r0, #4
 800d17c:	f000 fb52 	bl	800d824 <ICM_20948_sw_reset>
 800d180:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d184:	bd10      	pop	{r4, pc}

0800d186 <_ZN9ICM_209485sleepEb>:

ICM_20948_Status_e ICM_20948::sleep(bool on)
{
 800d186:	b510      	push	{r4, lr}
 800d188:	4604      	mov	r4, r0
  status = ICM_20948_sleep(&_device, on);
 800d18a:	3004      	adds	r0, #4
 800d18c:	f000 fb66 	bl	800d85c <ICM_20948_sleep>
 800d190:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d194:	bd10      	pop	{r4, pc}

0800d196 <_ZN9ICM_209488lowPowerEb>:

ICM_20948_Status_e ICM_20948::lowPower(bool on)
{
 800d196:	b510      	push	{r4, lr}
 800d198:	4604      	mov	r4, r0
  status = ICM_20948_low_power(&_device, on);
 800d19a:	3004      	adds	r0, #4
 800d19c:	f000 fb82 	bl	800d8a4 <ICM_20948_low_power>
 800d1a0:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d1a4:	bd10      	pop	{r4, pc}

0800d1a6 <_ZN9ICM_209487checkIDEv>:
  status = ICM_20948_set_clock_source(&_device, source);
  return status;
}

ICM_20948_Status_e ICM_20948::checkID(void)
{
 800d1a6:	b510      	push	{r4, lr}
 800d1a8:	4604      	mov	r4, r0
  status = ICM_20948_check_id(&_device);
 800d1aa:	3004      	adds	r0, #4
 800d1ac:	f000 fbae 	bl	800d90c <ICM_20948_check_id>
 800d1b0:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
//    debugPrint(F("ICM_20948::checkID: ICM_20948_check_id returned: "));
//    debugPrintStatus(status);
//    debugPrintln(F(""));
  }
  return status;
}
 800d1b4:	bd10      	pop	{r4, pc}

0800d1b6 <_ZN9ICM_2094813setSampleModeEhh>:
  return false;
}

// Internal Sensor Options
ICM_20948_Status_e ICM_20948::setSampleMode(uint8_t sensor_id_bm, uint8_t lp_config_cycle_mode)
{
 800d1b6:	b510      	push	{r4, lr}
 800d1b8:	4604      	mov	r4, r0
  status = ICM_20948_set_sample_mode(&_device, (ICM_20948_InternalSensorID_bm)sensor_id_bm, (ICM_20948_LP_CONFIG_CYCLE_e)lp_config_cycle_mode);
 800d1ba:	3004      	adds	r0, #4
 800d1bc:	f000 fbbe 	bl	800d93c <ICM_20948_set_sample_mode>
 800d1c0:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  HAL_Delay(1); // Give the ICM20948 time to change the sample mode (see issue #8)
 800d1c4:	2001      	movs	r0, #1
 800d1c6:	f7f5 f9a3 	bl	8002510 <HAL_Delay>
  return status;
}
 800d1ca:	f894 0048 	ldrb.w	r0, [r4, #72]	@ 0x48
 800d1ce:	bd10      	pop	{r4, pc}

0800d1d0 <_ZN9ICM_2094812setFullScaleEh15ICM_20948_fss_t>:

ICM_20948_Status_e ICM_20948::setFullScale(uint8_t sensor_id_bm, ICM_20948_fss_t fss)
{
 800d1d0:	b510      	push	{r4, lr}
 800d1d2:	4604      	mov	r4, r0
  status = ICM_20948_set_full_scale(&_device, (ICM_20948_InternalSensorID_bm)sensor_id_bm, fss);
 800d1d4:	3004      	adds	r0, #4
 800d1d6:	f000 fc18 	bl	800da0a <ICM_20948_set_full_scale>
 800d1da:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d1de:	bd10      	pop	{r4, pc}

0800d1e0 <_ZN9ICM_2094810setDLPFcfgEh18ICM_20948_dlpcfg_t>:

ICM_20948_Status_e ICM_20948::setDLPFcfg(uint8_t sensor_id_bm, ICM_20948_dlpcfg_t cfg)
{
 800d1e0:	b510      	push	{r4, lr}
 800d1e2:	b082      	sub	sp, #8
 800d1e4:	4604      	mov	r4, r0
 800d1e6:	f8ad 2004 	strh.w	r2, [sp, #4]
  status = ICM_20948_set_dlpf_cfg(&_device, (ICM_20948_InternalSensorID_bm)sensor_id_bm, cfg);
 800d1ea:	9a01      	ldr	r2, [sp, #4]
 800d1ec:	3004      	adds	r0, #4
 800d1ee:	f000 fc7d 	bl	800daec <ICM_20948_set_dlpf_cfg>
 800d1f2:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d1f6:	b002      	add	sp, #8
 800d1f8:	bd10      	pop	{r4, pc}

0800d1fa <_ZN9ICM_2094810enableDLPFEhb>:

ICM_20948_Status_e ICM_20948::enableDLPF(uint8_t sensor_id_bm, bool enable)
{
 800d1fa:	b510      	push	{r4, lr}
 800d1fc:	4604      	mov	r4, r0
  status = ICM_20948_enable_dlpf(&_device, (ICM_20948_InternalSensorID_bm)sensor_id_bm, enable);
 800d1fe:	3004      	adds	r0, #4
 800d200:	f000 fce4 	bl	800dbcc <ICM_20948_enable_dlpf>
 800d204:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d208:	bd10      	pop	{r4, pc}

0800d20a <_ZN9ICM_2094820i2cMasterPassthroughEb>:
  return status;
}

// Interface Options
ICM_20948_Status_e ICM_20948::i2cMasterPassthrough(bool passthrough)
{
 800d20a:	b510      	push	{r4, lr}
 800d20c:	4604      	mov	r4, r0
  status = ICM_20948_i2c_master_passthrough(&_device, passthrough);
 800d20e:	3004      	adds	r0, #4
 800d210:	f000 fd68 	bl	800dce4 <ICM_20948_i2c_master_passthrough>
 800d214:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d218:	bd10      	pop	{r4, pc}

0800d21a <_ZN9ICM_2094815i2cMasterEnableEb>:

ICM_20948_Status_e ICM_20948::i2cMasterEnable(bool enable)
{
 800d21a:	b510      	push	{r4, lr}
 800d21c:	4604      	mov	r4, r0
  status = ICM_20948_i2c_master_enable(&_device, enable);
 800d21e:	3004      	adds	r0, #4
 800d220:	f000 fd83 	bl	800dd2a <ICM_20948_i2c_master_enable>
 800d224:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d228:	bd10      	pop	{r4, pc}

0800d22a <_ZN9ICM_2094814i2cMasterResetEv>:

ICM_20948_Status_e ICM_20948::i2cMasterReset()
{
 800d22a:	b510      	push	{r4, lr}
 800d22c:	4604      	mov	r4, r0
  status = ICM_20948_i2c_master_reset(&_device);
 800d22e:	3004      	adds	r0, #4
 800d230:	f000 fdca 	bl	800ddc8 <ICM_20948_i2c_master_reset>
 800d234:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d238:	bd10      	pop	{r4, pc}

0800d23a <_ZN9ICM_2094832i2cControllerConfigurePeripheralEhhhhbbbbbh>:

ICM_20948_Status_e ICM_20948::i2cControllerConfigurePeripheral(uint8_t peripheral, uint8_t addr, uint8_t reg, uint8_t len, bool Rw, bool enable, bool data_only, bool grp, bool swap, uint8_t dataOut)
{
 800d23a:	b510      	push	{r4, lr}
 800d23c:	b088      	sub	sp, #32
 800d23e:	4604      	mov	r4, r0
  status = ICM_20948_i2c_controller_configure_peripheral(&_device, peripheral, addr, reg, len, Rw, enable, data_only, grp, swap, dataOut);
 800d240:	f89d 0040 	ldrb.w	r0, [sp, #64]	@ 0x40
 800d244:	9006      	str	r0, [sp, #24]
 800d246:	f89d 003c 	ldrb.w	r0, [sp, #60]	@ 0x3c
 800d24a:	9005      	str	r0, [sp, #20]
 800d24c:	f89d 0038 	ldrb.w	r0, [sp, #56]	@ 0x38
 800d250:	9004      	str	r0, [sp, #16]
 800d252:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 800d256:	9003      	str	r0, [sp, #12]
 800d258:	f89d 0030 	ldrb.w	r0, [sp, #48]	@ 0x30
 800d25c:	9002      	str	r0, [sp, #8]
 800d25e:	f89d 002c 	ldrb.w	r0, [sp, #44]	@ 0x2c
 800d262:	9001      	str	r0, [sp, #4]
 800d264:	f89d 0028 	ldrb.w	r0, [sp, #40]	@ 0x28
 800d268:	9000      	str	r0, [sp, #0]
 800d26a:	1d20      	adds	r0, r4, #4
 800d26c:	f000 fdce 	bl	800de0c <ICM_20948_i2c_controller_configure_peripheral>
 800d270:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d274:	b008      	add	sp, #32
 800d276:	bd10      	pop	{r4, pc}

0800d278 <_ZN9ICM_2094816i2cMasterSingleWEhhh>:
{
  return (i2cControllerPeriph4Transaction(addr, reg, data, len, Rw, send_reg_addr));
}

ICM_20948_Status_e ICM_20948::i2cMasterSingleW(uint8_t addr, uint8_t reg, uint8_t data)
{
 800d278:	b510      	push	{r4, lr}
 800d27a:	b082      	sub	sp, #8
 800d27c:	4604      	mov	r4, r0
 800d27e:	f88d 3007 	strb.w	r3, [sp, #7]
  status = ICM_20948_i2c_master_single_w(&_device, addr, reg, &data);
 800d282:	f10d 0307 	add.w	r3, sp, #7
 800d286:	3004      	adds	r0, #4
 800d288:	f000 fab7 	bl	800d7fa <ICM_20948_i2c_master_single_w>
 800d28c:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d290:	b002      	add	sp, #8
 800d292:	bd10      	pop	{r4, pc}

0800d294 <_ZN9ICM_2094816i2cMasterSingleREhh>:
uint8_t ICM_20948::i2cMasterSingleR(uint8_t addr, uint8_t reg)
{
 800d294:	b510      	push	{r4, lr}
 800d296:	b082      	sub	sp, #8
 800d298:	4604      	mov	r4, r0
  uint8_t data = 0;
 800d29a:	2300      	movs	r3, #0
 800d29c:	f88d 3007 	strb.w	r3, [sp, #7]
  status = ICM_20948_i2c_master_single_r(&_device, addr, reg, &data);
 800d2a0:	f10d 0307 	add.w	r3, sp, #7
 800d2a4:	3004      	adds	r0, #4
 800d2a6:	f000 fab3 	bl	800d810 <ICM_20948_i2c_master_single_r>
 800d2aa:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
//    debugPrint(F("ICM_20948::i2cMasterSingleR: ICM_20948_i2c_master_single_r returned: "));
//    debugPrintStatus(status);
//    debugPrintln(F(""));
  }
  return data;
}
 800d2ae:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800d2b2:	b002      	add	sp, #8
 800d2b4:	bd10      	pop	{r4, pc}

0800d2b6 <_ZN9ICM_209487readMagE18AK09916_Reg_Addr_e>:
  status = ICM_20948_execute_w(&_device, reg, pdata, len);
  return (status);
}

uint8_t ICM_20948::readMag(AK09916_Reg_Addr_e reg)
{
 800d2b6:	b508      	push	{r3, lr}
 800d2b8:	460a      	mov	r2, r1
  uint8_t data = i2cMasterSingleR(MAG_AK09916_I2C_ADDR, reg); // i2cMasterSingleR updates status too
 800d2ba:	210c      	movs	r1, #12
 800d2bc:	f7ff ffea 	bl	800d294 <_ZN9ICM_2094816i2cMasterSingleREhh>
  return data;
}
 800d2c0:	bd08      	pop	{r3, pc}

0800d2c2 <_ZN9ICM_209488writeMagE18AK09916_Reg_Addr_ePh>:

ICM_20948_Status_e ICM_20948::writeMag(AK09916_Reg_Addr_e reg, uint8_t *pdata)
{
 800d2c2:	b510      	push	{r4, lr}
 800d2c4:	4604      	mov	r4, r0
  status = i2cMasterSingleW(MAG_AK09916_I2C_ADDR, reg, *pdata);
 800d2c6:	7813      	ldrb	r3, [r2, #0]
 800d2c8:	460a      	mov	r2, r1
 800d2ca:	210c      	movs	r1, #12
 800d2cc:	f7ff ffd4 	bl	800d278 <_ZN9ICM_2094816i2cMasterSingleWEhhh>
 800d2d0:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d2d4:	bd10      	pop	{r4, pc}

0800d2d6 <_ZN9ICM_209488resetMagEv>:

ICM_20948_Status_e ICM_20948::resetMag()
{
 800d2d6:	b510      	push	{r4, lr}
 800d2d8:	4604      	mov	r4, r0
  uint8_t SRST = 1;
  // SRST: Soft reset
  // ��0��: Normal
  // ��1��: Reset
  // When ��1�� is set, all registers are initialized. After reset, SRST bit turns to ��0�� automatically.
  status = i2cMasterSingleW(MAG_AK09916_I2C_ADDR, AK09916_REG_CNTL3, SRST);
 800d2da:	2301      	movs	r3, #1
 800d2dc:	2232      	movs	r2, #50	@ 0x32
 800d2de:	210c      	movs	r1, #12
 800d2e0:	f7ff ffca 	bl	800d278 <_ZN9ICM_2094816i2cMasterSingleWEhhh>
 800d2e4:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
}
 800d2e8:	bd10      	pop	{r4, pc}
	...

0800d2ec <_ZN13ICM_20948_I2CC1Ev>:

  return worstResult;
}

// I2C
ICM_20948_I2C::ICM_20948_I2C()
 800d2ec:	b510      	push	{r4, lr}
 800d2ee:	4604      	mov	r4, r0
 800d2f0:	3004      	adds	r0, #4
 800d2f2:	f7ff ff33 	bl	800d15c <_ZN9ICM_20948C1Ev>
 800d2f6:	4b06      	ldr	r3, [pc, #24]	@ (800d310 <_ZN13ICM_20948_I2CC1Ev+0x24>)
 800d2f8:	6023      	str	r3, [r4, #0]
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	f884 304d 	strb.w	r3, [r4, #77]	@ 0x4d
 800d300:	2368      	movs	r3, #104	@ 0x68
 800d302:	f884 304e 	strb.w	r3, [r4, #78]	@ 0x4e
 800d306:	2300      	movs	r3, #0
 800d308:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
{
}
 800d30c:	4620      	mov	r0, r4
 800d30e:	bd10      	pop	{r4, pc}
 800d310:	08017058 	.word	0x08017058

0800d314 <_ZN9ICM_209489magWhoIAmEv>:

  return status;
}

ICM_20948_Status_e ICM_20948::magWhoIAm(void)
{
 800d314:	b538      	push	{r3, r4, r5, lr}
 800d316:	4604      	mov	r4, r0
  ICM_20948_Status_e retval = ICM_20948_Stat_Ok;

  uint8_t whoiam1, whoiam2;
  whoiam1 = readMag(AK09916_REG_WIA1);
 800d318:	2100      	movs	r1, #0
 800d31a:	f7ff ffcc 	bl	800d2b6 <_ZN9ICM_209487readMagE18AK09916_Reg_Addr_e>
 800d31e:	4605      	mov	r5, r0
  // readMag calls i2cMasterSingleR which calls ICM_20948_i2c_master_single_r
  // i2cMasterSingleR updates status so it is OK to set retval to status here
  retval = status;
 800d320:	f894 0048 	ldrb.w	r0, [r4, #72]	@ 0x48
  if (retval != ICM_20948_Stat_Ok)
 800d324:	b100      	cbz	r0, 800d328 <_ZN9ICM_209489magWhoIAmEv+0x14>
//  debugPrintln(F(" (should be 9). Returning ICM_20948_Stat_WrongID"));

  retval = ICM_20948_Stat_WrongID;
  status = retval;
  return status;
}
 800d326:	bd38      	pop	{r3, r4, r5, pc}
  whoiam2 = readMag(AK09916_REG_WIA2);
 800d328:	2101      	movs	r1, #1
 800d32a:	4620      	mov	r0, r4
 800d32c:	f7ff ffc3 	bl	800d2b6 <_ZN9ICM_209487readMagE18AK09916_Reg_Addr_e>
 800d330:	4603      	mov	r3, r0
  retval = status;
 800d332:	f894 0048 	ldrb.w	r0, [r4, #72]	@ 0x48
  if (retval != ICM_20948_Stat_Ok)
 800d336:	2800      	cmp	r0, #0
 800d338:	d1f5      	bne.n	800d326 <_ZN9ICM_209489magWhoIAmEv+0x12>
  if ((whoiam1 == (MAG_AK09916_WHO_AM_I >> 8)) && (whoiam2 == (MAG_AK09916_WHO_AM_I & 0xFF)))
 800d33a:	2d48      	cmp	r5, #72	@ 0x48
 800d33c:	bf08      	it	eq
 800d33e:	2b09      	cmpeq	r3, #9
 800d340:	d003      	beq.n	800d34a <_ZN9ICM_209489magWhoIAmEv+0x36>
  status = retval;
 800d342:	2004      	movs	r0, #4
 800d344:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
  return status;
 800d348:	e7ed      	b.n	800d326 <_ZN9ICM_209489magWhoIAmEv+0x12>
    status = retval;
 800d34a:	2300      	movs	r3, #0
 800d34c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
    return status;
 800d350:	e7e9      	b.n	800d326 <_ZN9ICM_209489magWhoIAmEv+0x12>

0800d352 <_ZN9ICM_2094819startupMagnetometerEb>:
{
 800d352:	b570      	push	{r4, r5, r6, lr}
 800d354:	b08a      	sub	sp, #40	@ 0x28
 800d356:	4605      	mov	r5, r0
 800d358:	460e      	mov	r6, r1
  i2cMasterPassthrough(false); //Do not connect the SDA/SCL pins to AUX_DA/AUX_CL
 800d35a:	2100      	movs	r1, #0
 800d35c:	f7ff ff55 	bl	800d20a <_ZN9ICM_2094820i2cMasterPassthroughEb>
  i2cMasterEnable(true);
 800d360:	2101      	movs	r1, #1
 800d362:	4628      	mov	r0, r5
 800d364:	f7ff ff59 	bl	800d21a <_ZN9ICM_2094815i2cMasterEnableEb>
  resetMag();
 800d368:	4628      	mov	r0, r5
 800d36a:	f7ff ffb4 	bl	800d2d6 <_ZN9ICM_209488resetMagEv>
  uint8_t tries = 0;
 800d36e:	2400      	movs	r4, #0
  while (tries < MAX_MAGNETOMETER_STARTS)
 800d370:	e005      	b.n	800d37e <_ZN9ICM_2094819startupMagnetometerEb+0x2c>
    i2cMasterReset(); //Otherwise, reset the master I2C and try again
 800d372:	4628      	mov	r0, r5
 800d374:	f7ff ff59 	bl	800d22a <_ZN9ICM_2094814i2cMasterResetEv>
    HAL_Delay(10);
 800d378:	200a      	movs	r0, #10
 800d37a:	f7f5 f8c9 	bl	8002510 <HAL_Delay>
  while (tries < MAX_MAGNETOMETER_STARTS)
 800d37e:	786b      	ldrb	r3, [r5, #1]
 800d380:	42a3      	cmp	r3, r4
 800d382:	d906      	bls.n	800d392 <_ZN9ICM_2094819startupMagnetometerEb+0x40>
    tries++;
 800d384:	3401      	adds	r4, #1
 800d386:	b2e4      	uxtb	r4, r4
    retval = magWhoIAm();
 800d388:	4628      	mov	r0, r5
 800d38a:	f7ff ffc3 	bl	800d314 <_ZN9ICM_209489magWhoIAmEv>
    if (retval == ICM_20948_Stat_Ok)
 800d38e:	2800      	cmp	r0, #0
 800d390:	d1ef      	bne.n	800d372 <_ZN9ICM_2094819startupMagnetometerEb+0x20>
  if (tries == MAX_MAGNETOMETER_STARTS)
 800d392:	786b      	ldrb	r3, [r5, #1]
 800d394:	42a3      	cmp	r3, r4
 800d396:	d004      	beq.n	800d3a2 <_ZN9ICM_2094819startupMagnetometerEb+0x50>
  if (minimal) // Return now if minimal is true
 800d398:	b13e      	cbz	r6, 800d3aa <_ZN9ICM_2094819startupMagnetometerEb+0x58>
    return status;
 800d39a:	f895 0048 	ldrb.w	r0, [r5, #72]	@ 0x48
}
 800d39e:	b00a      	add	sp, #40	@ 0x28
 800d3a0:	bd70      	pop	{r4, r5, r6, pc}
    status = ICM_20948_Stat_WrongID;
 800d3a2:	2004      	movs	r0, #4
 800d3a4:	f885 0048 	strb.w	r0, [r5, #72]	@ 0x48
    return status;
 800d3a8:	e7f9      	b.n	800d39e <_ZN9ICM_2094819startupMagnetometerEb+0x4c>
  reg.MODE = AK09916_mode_cont_100hz;
 800d3aa:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 800d3ae:	2208      	movs	r2, #8
 800d3b0:	f362 0304 	bfi	r3, r2, #0, #5
 800d3b4:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
  reg.reserved_0 = 0; // Make sure the unused bits are clear. Probably redundant, but prevents confusion when looking at the I2C traffic
 800d3b8:	b2db      	uxtb	r3, r3
 800d3ba:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800d3be:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
  retval = writeMag(AK09916_REG_CNTL2, (uint8_t *)&reg);
 800d3c2:	aa09      	add	r2, sp, #36	@ 0x24
 800d3c4:	2131      	movs	r1, #49	@ 0x31
 800d3c6:	4628      	mov	r0, r5
 800d3c8:	f7ff ff7b 	bl	800d2c2 <_ZN9ICM_209488writeMagE18AK09916_Reg_Addr_ePh>
  if (retval != ICM_20948_Stat_Ok)
 800d3cc:	b110      	cbz	r0, 800d3d4 <_ZN9ICM_2094819startupMagnetometerEb+0x82>
    status = retval;
 800d3ce:	f885 0048 	strb.w	r0, [r5, #72]	@ 0x48
    return status;
 800d3d2:	e7e4      	b.n	800d39e <_ZN9ICM_2094819startupMagnetometerEb+0x4c>
  retval = i2cControllerConfigurePeripheral(0, MAG_AK09916_I2C_ADDR, AK09916_REG_ST1, 9, true, true, false, false, false);
 800d3d4:	2100      	movs	r1, #0
 800d3d6:	9106      	str	r1, [sp, #24]
 800d3d8:	9105      	str	r1, [sp, #20]
 800d3da:	9104      	str	r1, [sp, #16]
 800d3dc:	9103      	str	r1, [sp, #12]
 800d3de:	2301      	movs	r3, #1
 800d3e0:	9302      	str	r3, [sp, #8]
 800d3e2:	9301      	str	r3, [sp, #4]
 800d3e4:	2309      	movs	r3, #9
 800d3e6:	9300      	str	r3, [sp, #0]
 800d3e8:	2310      	movs	r3, #16
 800d3ea:	220c      	movs	r2, #12
 800d3ec:	4628      	mov	r0, r5
 800d3ee:	f7ff ff24 	bl	800d23a <_ZN9ICM_2094832i2cControllerConfigurePeripheralEhhhhbbbbbh>
  if (retval != ICM_20948_Stat_Ok)
 800d3f2:	b910      	cbnz	r0, 800d3fa <_ZN9ICM_2094819startupMagnetometerEb+0xa8>
  return status;
 800d3f4:	f895 0048 	ldrb.w	r0, [r5, #72]	@ 0x48
 800d3f8:	e7d1      	b.n	800d39e <_ZN9ICM_2094819startupMagnetometerEb+0x4c>
    status = retval;
 800d3fa:	f885 0048 	strb.w	r0, [r5, #72]	@ 0x48
    return status;
 800d3fe:	e7ce      	b.n	800d39e <_ZN9ICM_2094819startupMagnetometerEb+0x4c>

0800d400 <_ZN9ICM_2094814startupDefaultEb>:
{
 800d400:	b530      	push	{r4, r5, lr}
 800d402:	b083      	sub	sp, #12
 800d404:	4604      	mov	r4, r0
 800d406:	460d      	mov	r5, r1
  retval = checkID();
 800d408:	f7ff fecd 	bl	800d1a6 <_ZN9ICM_209487checkIDEv>
  if (retval != ICM_20948_Stat_Ok)
 800d40c:	b128      	cbz	r0, 800d41a <_ZN9ICM_2094814startupDefaultEb+0x1a>
 800d40e:	4603      	mov	r3, r0
    status = retval;
 800d410:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
}
 800d414:	4618      	mov	r0, r3
 800d416:	b003      	add	sp, #12
 800d418:	bd30      	pop	{r4, r5, pc}
  retval = swReset();
 800d41a:	4620      	mov	r0, r4
 800d41c:	f7ff feab 	bl	800d176 <_ZN9ICM_209487swResetEv>
  if (retval != ICM_20948_Stat_Ok)
 800d420:	4603      	mov	r3, r0
 800d422:	b110      	cbz	r0, 800d42a <_ZN9ICM_2094814startupDefaultEb+0x2a>
    status = retval;
 800d424:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
    return status;
 800d428:	e7f4      	b.n	800d414 <_ZN9ICM_2094814startupDefaultEb+0x14>
  HAL_Delay(50);
 800d42a:	2032      	movs	r0, #50	@ 0x32
 800d42c:	f7f5 f870 	bl	8002510 <HAL_Delay>
  retval = sleep(false);
 800d430:	2100      	movs	r1, #0
 800d432:	4620      	mov	r0, r4
 800d434:	f7ff fea7 	bl	800d186 <_ZN9ICM_209485sleepEb>
  if (retval != ICM_20948_Stat_Ok)
 800d438:	4603      	mov	r3, r0
 800d43a:	b110      	cbz	r0, 800d442 <_ZN9ICM_2094814startupDefaultEb+0x42>
    status = retval;
 800d43c:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
    return status;
 800d440:	e7e8      	b.n	800d414 <_ZN9ICM_2094814startupDefaultEb+0x14>
  retval = lowPower(false);
 800d442:	2100      	movs	r1, #0
 800d444:	4620      	mov	r0, r4
 800d446:	f7ff fea6 	bl	800d196 <_ZN9ICM_209488lowPowerEb>
  if (retval != ICM_20948_Stat_Ok)
 800d44a:	4603      	mov	r3, r0
 800d44c:	b110      	cbz	r0, 800d454 <_ZN9ICM_2094814startupDefaultEb+0x54>
    status = retval;
 800d44e:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
    return status;
 800d452:	e7df      	b.n	800d414 <_ZN9ICM_2094814startupDefaultEb+0x14>
  retval = startupMagnetometer(minimal); // Pass the minimal startup flag to startupMagnetometer
 800d454:	4629      	mov	r1, r5
 800d456:	4620      	mov	r0, r4
 800d458:	f7ff ff7b 	bl	800d352 <_ZN9ICM_2094819startupMagnetometerEb>
  if (retval != ICM_20948_Stat_Ok)
 800d45c:	4603      	mov	r3, r0
 800d45e:	b918      	cbnz	r0, 800d468 <_ZN9ICM_2094814startupDefaultEb+0x68>
  if (minimal) // Return now if minimal is true
 800d460:	b12d      	cbz	r5, 800d46e <_ZN9ICM_2094814startupDefaultEb+0x6e>
    return status;
 800d462:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 800d466:	e7d5      	b.n	800d414 <_ZN9ICM_2094814startupDefaultEb+0x14>
    status = retval;
 800d468:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
    return status;
 800d46c:	e7d2      	b.n	800d414 <_ZN9ICM_2094814startupDefaultEb+0x14>
  retval = setSampleMode((ICM_20948_Internal_Acc | ICM_20948_Internal_Gyr), ICM_20948_Sample_Mode_Continuous); // options: ICM_20948_Sample_Mode_Continuous or ICM_20948_Sample_Mode_Cycled
 800d46e:	2200      	movs	r2, #0
 800d470:	2103      	movs	r1, #3
 800d472:	4620      	mov	r0, r4
 800d474:	f7ff fe9f 	bl	800d1b6 <_ZN9ICM_2094813setSampleModeEhh>
  if (retval != ICM_20948_Stat_Ok)
 800d478:	4603      	mov	r3, r0
 800d47a:	b110      	cbz	r0, 800d482 <_ZN9ICM_2094814startupDefaultEb+0x82>
    status = retval;
 800d47c:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
    return status;
 800d480:	e7c8      	b.n	800d414 <_ZN9ICM_2094814startupDefaultEb+0x14>
  FSS.a = gpm8;   // (ICM_20948_ACCEL_CONFIG_FS_SEL_e)
 800d482:	2302      	movs	r3, #2
 800d484:	f04f 0200 	mov.w	r2, #0
 800d488:	f363 0201 	bfi	r2, r3, #0, #2
  FSS.g = dps1000; // (ICM_20948_GYRO_CONFIG_1_FS_SEL_e)
 800d48c:	f363 0283 	bfi	r2, r3, #2, #2
  retval = setFullScale((ICM_20948_Internal_Acc | ICM_20948_Internal_Gyr), FSS);
 800d490:	2103      	movs	r1, #3
 800d492:	4620      	mov	r0, r4
 800d494:	f7ff fe9c 	bl	800d1d0 <_ZN9ICM_2094812setFullScaleEh15ICM_20948_fss_t>
  if (retval != ICM_20948_Stat_Ok)
 800d498:	4603      	mov	r3, r0
 800d49a:	b110      	cbz	r0, 800d4a2 <_ZN9ICM_2094814startupDefaultEb+0xa2>
    status = retval;
 800d49c:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
    return status;
 800d4a0:	e7b8      	b.n	800d414 <_ZN9ICM_2094814startupDefaultEb+0x14>
  dlpcfg.a = acc_d246bw_n265bw;//acc_d473bw_n499bw;
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	f88d 3004 	strb.w	r3, [sp, #4]
  dlpcfg.g = gyr_d151bw8_n187bw6;//gyr_d361bw4_n376bw5;
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	f88d 3005 	strb.w	r3, [sp, #5]
  retval = setDLPFcfg((ICM_20948_Internal_Acc | ICM_20948_Internal_Gyr), dlpcfg);
 800d4ae:	9a01      	ldr	r2, [sp, #4]
 800d4b0:	2103      	movs	r1, #3
 800d4b2:	4620      	mov	r0, r4
 800d4b4:	f7ff fe94 	bl	800d1e0 <_ZN9ICM_2094810setDLPFcfgEh18ICM_20948_dlpcfg_t>
  if (retval != ICM_20948_Stat_Ok)
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	b110      	cbz	r0, 800d4c2 <_ZN9ICM_2094814startupDefaultEb+0xc2>
    status = retval;
 800d4bc:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
    return status;
 800d4c0:	e7a8      	b.n	800d414 <_ZN9ICM_2094814startupDefaultEb+0x14>
  retval = enableDLPF(ICM_20948_Internal_Acc, true);
 800d4c2:	2201      	movs	r2, #1
 800d4c4:	4611      	mov	r1, r2
 800d4c6:	4620      	mov	r0, r4
 800d4c8:	f7ff fe97 	bl	800d1fa <_ZN9ICM_2094810enableDLPFEhb>
  if (retval != ICM_20948_Stat_Ok)
 800d4cc:	4603      	mov	r3, r0
 800d4ce:	b110      	cbz	r0, 800d4d6 <_ZN9ICM_2094814startupDefaultEb+0xd6>
    status = retval;
 800d4d0:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
    return status;
 800d4d4:	e79e      	b.n	800d414 <_ZN9ICM_2094814startupDefaultEb+0x14>
  retval = enableDLPF(ICM_20948_Internal_Gyr, true);
 800d4d6:	2201      	movs	r2, #1
 800d4d8:	2102      	movs	r1, #2
 800d4da:	4620      	mov	r0, r4
 800d4dc:	f7ff fe8d 	bl	800d1fa <_ZN9ICM_2094810enableDLPFEhb>
  if (retval != ICM_20948_Stat_Ok)
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	b910      	cbnz	r0, 800d4ea <_ZN9ICM_2094814startupDefaultEb+0xea>
  return status;
 800d4e4:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 800d4e8:	e794      	b.n	800d414 <_ZN9ICM_2094814startupDefaultEb+0x14>
    status = retval;
 800d4ea:	f884 0048 	strb.w	r0, [r4, #72]	@ 0x48
    return status;
 800d4ee:	e791      	b.n	800d414 <_ZN9ICM_2094814startupDefaultEb+0x14>

0800d4f0 <_ZN13ICM_20948_I2C5beginEhh>:
{
 800d4f0:	b510      	push	{r4, lr}
 800d4f2:	4604      	mov	r4, r0
  _i2c_bus = i2c_bus;
 800d4f4:	f880 104d 	strb.w	r1, [r0, #77]	@ 0x4d
  _addr = addr;
 800d4f8:	f880 204e 	strb.w	r2, [r0, #78]	@ 0x4e
  _serif.write = ICM_20948_write_I2C_bus;
 800d4fc:	4b0d      	ldr	r3, [pc, #52]	@ (800d534 <_ZN13ICM_20948_I2C5beginEhh+0x44>)
 800d4fe:	6543      	str	r3, [r0, #84]	@ 0x54
  _serif.read = ICM_20948_read_I2C_bus;
 800d500:	4b0d      	ldr	r3, [pc, #52]	@ (800d538 <_ZN13ICM_20948_I2C5beginEhh+0x48>)
 800d502:	6583      	str	r3, [r0, #88]	@ 0x58
  _serif.user = (void *)this; // refer to yourself in the user field
 800d504:	65c0      	str	r0, [r0, #92]	@ 0x5c
  _device._serif = &_serif;
 800d506:	f100 0354 	add.w	r3, r0, #84	@ 0x54
 800d50a:	6083      	str	r3, [r0, #8]
  _device._dmp_firmware_available = true; // Initialize _dmp_firmware_available
 800d50c:	2101      	movs	r1, #1
 800d50e:	7301      	strb	r1, [r0, #12]
  _device._firmware_loaded = false; // Initialize _firmware_loaded
 800d510:	2300      	movs	r3, #0
 800d512:	7343      	strb	r3, [r0, #13]
  _device._last_bank = 255;         // Initialize _last_bank. Make it invalid. It will be set by the first call of ICM_20948_set_bank.
 800d514:	22ff      	movs	r2, #255	@ 0xff
 800d516:	7382      	strb	r2, [r0, #14]
  _device._last_mems_bank = 255;    // Initialize _last_mems_bank. Make it invalid. It will be set by the first call of inv_icm20948_write_mems.
 800d518:	73c2      	strb	r2, [r0, #15]
  _device._gyroSF = 0;              // Use this to record the GyroSF, calculated by inv_icm20948_set_gyro_sf
 800d51a:	6103      	str	r3, [r0, #16]
  _device._gyroSFpll = 0;
 800d51c:	7503      	strb	r3, [r0, #20]
  _device._enabled_Android_0 = 0;      // Keep track of which Android sensors are enabled: 0-31
 800d51e:	6183      	str	r3, [r0, #24]
  _device._enabled_Android_1 = 0;      // Keep track of which Android sensors are enabled: 32-
 800d520:	61c3      	str	r3, [r0, #28]
  _device._enabled_Android_intr_0 = 0; // Keep track of which Android sensor interrupts are enabled: 0-31
 800d522:	6203      	str	r3, [r0, #32]
  _device._enabled_Android_intr_1 = 0; // Keep track of which Android sensor interrupts are enabled: 32-
 800d524:	6243      	str	r3, [r0, #36]	@ 0x24
  status = startupDefault(_device._dmp_firmware_available);
 800d526:	3004      	adds	r0, #4
 800d528:	f7ff ff6a 	bl	800d400 <_ZN9ICM_2094814startupDefaultEb>
 800d52c:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
}
 800d530:	bd10      	pop	{r4, pc}
 800d532:	bf00      	nop
 800d534:	0800d575 	.word	0x0800d575
 800d538:	0800d5d5 	.word	0x0800d5d5

0800d53c <_Z13I2C_write_bushhhmPh>:
};


void I2C_write_bus(uint8_t bus, uint8_t addr, uint8_t reg, uint32_t len, uint8_t *data){
	I2C_HandleTypeDef* hi2c;
	switch(bus){
 800d53c:	2801      	cmp	r0, #1
 800d53e:	d003      	beq.n	800d548 <_Z13I2C_write_bushhhmPh+0xc>
 800d540:	2802      	cmp	r0, #2
 800d542:	d111      	bne.n	800d568 <_Z13I2C_write_bushhhmPh+0x2c>
		case I2C_BUS_1:
			hi2c = &hi2c1;
			break;
		case I2C_BUS_2:
			hi2c = &hi2c2;
 800d544:	4809      	ldr	r0, [pc, #36]	@ (800d56c <_Z13I2C_write_bushhhmPh+0x30>)
 800d546:	e000      	b.n	800d54a <_Z13I2C_write_bushhhmPh+0xe>
	switch(bus){
 800d548:	4809      	ldr	r0, [pc, #36]	@ (800d570 <_Z13I2C_write_bushhhmPh+0x34>)
void I2C_write_bus(uint8_t bus, uint8_t addr, uint8_t reg, uint32_t len, uint8_t *data){
 800d54a:	b510      	push	{r4, lr}
 800d54c:	b084      	sub	sp, #16
			break;
		default:
			return; // Invalid bus number
	}

	HAL_I2C_Mem_Write(hi2c, addr<<1, reg, I2C_MEMADD_SIZE_8BIT, data, len, 1000);
 800d54e:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
 800d552:	9402      	str	r4, [sp, #8]
 800d554:	b29b      	uxth	r3, r3
 800d556:	9301      	str	r3, [sp, #4]
 800d558:	9b06      	ldr	r3, [sp, #24]
 800d55a:	9300      	str	r3, [sp, #0]
 800d55c:	2301      	movs	r3, #1
 800d55e:	4099      	lsls	r1, r3
 800d560:	f7f8 fcfa 	bl	8005f58 <HAL_I2C_Mem_Write>
};
 800d564:	b004      	add	sp, #16
 800d566:	bd10      	pop	{r4, pc}
 800d568:	4770      	bx	lr
 800d56a:	bf00      	nop
 800d56c:	240003a8 	.word	0x240003a8
 800d570:	240003fc 	.word	0x240003fc

0800d574 <_Z23ICM_20948_write_I2C_bushPhmPv>:
	if (user == NULL)
 800d574:	b17b      	cbz	r3, 800d596 <_Z23ICM_20948_write_I2C_bushPhmPv+0x22>
{
 800d576:	b500      	push	{lr}
 800d578:	b083      	sub	sp, #12
 800d57a:	469c      	mov	ip, r3
	I2C_write_bus(bus, addr, reg, len, data);
 800d57c:	9100      	str	r1, [sp, #0]
 800d57e:	4613      	mov	r3, r2
 800d580:	4602      	mov	r2, r0
 800d582:	f89c 104e 	ldrb.w	r1, [ip, #78]	@ 0x4e
 800d586:	f89c 004d 	ldrb.w	r0, [ip, #77]	@ 0x4d
 800d58a:	f7ff ffd7 	bl	800d53c <_Z13I2C_write_bushhhmPh>
	return ICM_20948_Stat_Ok;
 800d58e:	2000      	movs	r0, #0
}
 800d590:	b003      	add	sp, #12
 800d592:	f85d fb04 	ldr.w	pc, [sp], #4
	  return ICM_20948_Stat_ParamErr;
 800d596:	2003      	movs	r0, #3
}
 800d598:	4770      	bx	lr
	...

0800d59c <_Z12I2C_read_bushhhmPh>:

void I2C_read_bus(uint8_t bus, uint8_t addr, uint8_t reg, uint32_t len, uint8_t *buff){
	I2C_HandleTypeDef* hi2c;
	switch(bus){
 800d59c:	2801      	cmp	r0, #1
 800d59e:	d003      	beq.n	800d5a8 <_Z12I2C_read_bushhhmPh+0xc>
 800d5a0:	2802      	cmp	r0, #2
 800d5a2:	d111      	bne.n	800d5c8 <_Z12I2C_read_bushhhmPh+0x2c>
		case I2C_BUS_1:
			hi2c = &hi2c1;
			break;
		case I2C_BUS_2:
			hi2c = &hi2c2;
 800d5a4:	4809      	ldr	r0, [pc, #36]	@ (800d5cc <_Z12I2C_read_bushhhmPh+0x30>)
 800d5a6:	e000      	b.n	800d5aa <_Z12I2C_read_bushhhmPh+0xe>
	switch(bus){
 800d5a8:	4809      	ldr	r0, [pc, #36]	@ (800d5d0 <_Z12I2C_read_bushhhmPh+0x34>)
void I2C_read_bus(uint8_t bus, uint8_t addr, uint8_t reg, uint32_t len, uint8_t *buff){
 800d5aa:	b510      	push	{r4, lr}
 800d5ac:	b084      	sub	sp, #16
			break;
		default:
			return; // Invalid bus number
	}

	HAL_I2C_Mem_Read(hi2c, addr<<1, reg, I2C_MEMADD_SIZE_8BIT, buff, len, 1000);
 800d5ae:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
 800d5b2:	9402      	str	r4, [sp, #8]
 800d5b4:	b29b      	uxth	r3, r3
 800d5b6:	9301      	str	r3, [sp, #4]
 800d5b8:	9b06      	ldr	r3, [sp, #24]
 800d5ba:	9300      	str	r3, [sp, #0]
 800d5bc:	2301      	movs	r3, #1
 800d5be:	4099      	lsls	r1, r3
 800d5c0:	f7f8 fda0 	bl	8006104 <HAL_I2C_Mem_Read>
};
 800d5c4:	b004      	add	sp, #16
 800d5c6:	bd10      	pop	{r4, pc}
 800d5c8:	4770      	bx	lr
 800d5ca:	bf00      	nop
 800d5cc:	240003a8 	.word	0x240003a8
 800d5d0:	240003fc 	.word	0x240003fc

0800d5d4 <_Z22ICM_20948_read_I2C_bushPhmPv>:
  if (user == NULL)
 800d5d4:	b17b      	cbz	r3, 800d5f6 <_Z22ICM_20948_read_I2C_bushPhmPv+0x22>
{
 800d5d6:	b500      	push	{lr}
 800d5d8:	b083      	sub	sp, #12
 800d5da:	469c      	mov	ip, r3
  I2C_read_bus(bus, addr, reg, len, buff);
 800d5dc:	9100      	str	r1, [sp, #0]
 800d5de:	4613      	mov	r3, r2
 800d5e0:	4602      	mov	r2, r0
 800d5e2:	f89c 104e 	ldrb.w	r1, [ip, #78]	@ 0x4e
 800d5e6:	f89c 004d 	ldrb.w	r0, [ip, #77]	@ 0x4d
 800d5ea:	f7ff ffd7 	bl	800d59c <_Z12I2C_read_bushhhmPh>
  return ICM_20948_Stat_Ok;
 800d5ee:	2000      	movs	r0, #0
}
 800d5f0:	b003      	add	sp, #12
 800d5f2:	f85d fb04 	ldr.w	pc, [sp], #4
    return ICM_20948_Stat_ParamErr;
 800d5f6:	2003      	movs	r0, #3
}
 800d5f8:	4770      	bx	lr
	...

0800d5fc <_Z41__static_initialization_and_destruction_0v>:
//        set_imu_data(&imu_data[IMU_RIGHT_DOWN], IMU_RIGHT_DOWN);
        // ���²���Ƶ�ʼ���
        UpdateIMUSamplingFrequency(IMU_RIGHT_DOWN);
    }
    //printf("IMU_LOOP\r\n");
}
 800d5fc:	b508      	push	{r3, lr}
ICM_20948_I2C IMU_LEFT_UP_I2C;
 800d5fe:	4806      	ldr	r0, [pc, #24]	@ (800d618 <_Z41__static_initialization_and_destruction_0v+0x1c>)
 800d600:	f7ff fe74 	bl	800d2ec <_ZN13ICM_20948_I2CC1Ev>
ICM_20948_I2C IMU_LEFT_DOWN_I2C;
 800d604:	4805      	ldr	r0, [pc, #20]	@ (800d61c <_Z41__static_initialization_and_destruction_0v+0x20>)
 800d606:	f7ff fe71 	bl	800d2ec <_ZN13ICM_20948_I2CC1Ev>
ICM_20948_I2C IMU_RIGHT_UP_I2C;
 800d60a:	4805      	ldr	r0, [pc, #20]	@ (800d620 <_Z41__static_initialization_and_destruction_0v+0x24>)
 800d60c:	f7ff fe6e 	bl	800d2ec <_ZN13ICM_20948_I2CC1Ev>
ICM_20948_I2C IMU_RIGHT_DOWN_I2C;
 800d610:	4804      	ldr	r0, [pc, #16]	@ (800d624 <_Z41__static_initialization_and_destruction_0v+0x28>)
 800d612:	f7ff fe6b 	bl	800d2ec <_ZN13ICM_20948_I2CC1Ev>
}
 800d616:	bd08      	pop	{r3, pc}
 800d618:	2400243c 	.word	0x2400243c
 800d61c:	240023d8 	.word	0x240023d8
 800d620:	24002374 	.word	0x24002374
 800d624:	24002310 	.word	0x24002310

0800d628 <_GLOBAL__sub_I_IMU_LEFT_UP_I2C>:
 800d628:	b508      	push	{r3, lr}
 800d62a:	f7ff ffe7 	bl	800d5fc <_Z41__static_initialization_and_destruction_0v>
 800d62e:	bd08      	pop	{r3, pc}

0800d630 <ICM_20948_init_struct>:

// Private function prototypes

// Function definitions
ICM_20948_Status_e ICM_20948_init_struct(ICM_20948_Device_t *pdev)
{
 800d630:	b510      	push	{r4, lr}
 800d632:	4604      	mov	r4, r0
  // Initialize all elements by 0 except for _last_bank
  // Initialize _last_bank to 4 (invalid bank number)
  // so ICM_20948_set_bank function does not skip issuing bank change operation
  static const ICM_20948_Device_t init_device = { ._last_bank = 4 };
  *pdev = init_device;
 800d634:	222c      	movs	r2, #44	@ 0x2c
 800d636:	2100      	movs	r1, #0
 800d638:	f006 fcdc 	bl	8013ff4 <memset>
 800d63c:	2304      	movs	r3, #4
 800d63e:	71a3      	strb	r3, [r4, #6]
  return ICM_20948_Stat_Ok;
}
 800d640:	2000      	movs	r0, #0
 800d642:	bd10      	pop	{r4, pc}

0800d644 <ICM_20948_execute_w>:
  pdev->_serif = s;
  return ICM_20948_Stat_Ok;
}

ICM_20948_Status_e ICM_20948_execute_w(ICM_20948_Device_t *pdev, uint8_t regaddr, uint8_t *pdata, uint32_t len)
{
 800d644:	b510      	push	{r4, lr}
 800d646:	4604      	mov	r4, r0
 800d648:	4608      	mov	r0, r1
 800d64a:	4611      	mov	r1, r2
 800d64c:	461a      	mov	r2, r3
  if (pdev->_serif->write == NULL)
 800d64e:	6823      	ldr	r3, [r4, #0]
 800d650:	681c      	ldr	r4, [r3, #0]
 800d652:	b114      	cbz	r4, 800d65a <ICM_20948_execute_w+0x16>
  {
    return ICM_20948_Stat_NotImpl;
  }
  return (*pdev->_serif->write)(regaddr, pdata, len, pdev->_serif->user);
 800d654:	689b      	ldr	r3, [r3, #8]
 800d656:	47a0      	blx	r4
}
 800d658:	bd10      	pop	{r4, pc}
    return ICM_20948_Stat_NotImpl;
 800d65a:	2002      	movs	r0, #2
 800d65c:	e7fc      	b.n	800d658 <ICM_20948_execute_w+0x14>

0800d65e <ICM_20948_execute_r>:

ICM_20948_Status_e ICM_20948_execute_r(ICM_20948_Device_t *pdev, uint8_t regaddr, uint8_t *pdata, uint32_t len)
{
 800d65e:	b510      	push	{r4, lr}
 800d660:	468c      	mov	ip, r1
 800d662:	4611      	mov	r1, r2
 800d664:	461a      	mov	r2, r3
  if (pdev->_serif->read == NULL)
 800d666:	6803      	ldr	r3, [r0, #0]
 800d668:	685c      	ldr	r4, [r3, #4]
 800d66a:	b114      	cbz	r4, 800d672 <ICM_20948_execute_r+0x14>
  {
    return                                                                                                                                                          ;
  }
  return (*pdev->_serif->read)(regaddr, pdata, len, pdev->_serif->user);
 800d66c:	689b      	ldr	r3, [r3, #8]
 800d66e:	4660      	mov	r0, ip
 800d670:	47a0      	blx	r4
}
 800d672:	bd10      	pop	{r4, pc}

0800d674 <ICM_20948_set_bank>:
{
  return ICM_20948_i2c_controller_periph4_txn(pdev, addr, reg, data, 1, true, true);
}

ICM_20948_Status_e ICM_20948_set_bank(ICM_20948_Device_t *pdev, uint8_t bank)
{
 800d674:	b500      	push	{lr}
 800d676:	b083      	sub	sp, #12
 800d678:	f88d 1007 	strb.w	r1, [sp, #7]
  if (bank > 3)
 800d67c:	b2cb      	uxtb	r3, r1
 800d67e:	2b03      	cmp	r3, #3
 800d680:	d811      	bhi.n	800d6a6 <ICM_20948_set_bank+0x32>
  {
    return ICM_20948_Stat_ParamErr;
  } // Only 4 possible banks

  if (bank == pdev->_last_bank) // Do we need to change bank?
 800d682:	7982      	ldrb	r2, [r0, #6]
 800d684:	4293      	cmp	r3, r2
 800d686:	d010      	beq.n	800d6aa <ICM_20948_set_bank+0x36>
    return ICM_20948_Stat_Ok;   // Bail if we don't need to change bank to avoid unnecessary bus traffic

  pdev->_last_bank = bank;   // Store the requested bank (before we bit-shift)
 800d688:	7183      	strb	r3, [r0, #6]
  bank = (bank << 4) & 0x30; // bits 5:4 of REG_BANK_SEL
 800d68a:	011b      	lsls	r3, r3, #4
 800d68c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d690:	f88d 3007 	strb.w	r3, [sp, #7]
  return ICM_20948_execute_w(pdev, REG_BANK_SEL, &bank, 1);
 800d694:	2301      	movs	r3, #1
 800d696:	f10d 0207 	add.w	r2, sp, #7
 800d69a:	217f      	movs	r1, #127	@ 0x7f
 800d69c:	f7ff ffd2 	bl	800d644 <ICM_20948_execute_w>
}
 800d6a0:	b003      	add	sp, #12
 800d6a2:	f85d fb04 	ldr.w	pc, [sp], #4
    return ICM_20948_Stat_ParamErr;
 800d6a6:	2003      	movs	r0, #3
 800d6a8:	e7fa      	b.n	800d6a0 <ICM_20948_set_bank+0x2c>
    return ICM_20948_Stat_Ok;   // Bail if we don't need to change bank to avoid unnecessary bus traffic
 800d6aa:	2000      	movs	r0, #0
 800d6ac:	e7f8      	b.n	800d6a0 <ICM_20948_set_bank+0x2c>

0800d6ae <ICM_20948_i2c_controller_periph4_txn>:
{
 800d6ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d6b2:	b084      	sub	sp, #16
 800d6b4:	4605      	mov	r5, r0
 800d6b6:	4698      	mov	r8, r3
 800d6b8:	f89d 9030 	ldrb.w	r9, [sp, #48]	@ 0x30
 800d6bc:	f89d 7034 	ldrb.w	r7, [sp, #52]	@ 0x34
 800d6c0:	f88d 1007 	strb.w	r1, [sp, #7]
 800d6c4:	f88d 2006 	strb.w	r2, [sp, #6]
  addr = (((Rw) ? 0x80 : 0x00) | addr);
 800d6c8:	b1af      	cbz	r7, 800d6f6 <ICM_20948_i2c_controller_periph4_txn+0x48>
 800d6ca:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 800d6ce:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d6d2:	4313      	orrs	r3, r2
 800d6d4:	f88d 3007 	strb.w	r3, [sp, #7]
  retval = ICM_20948_set_bank(pdev, 3);
 800d6d8:	2103      	movs	r1, #3
 800d6da:	4628      	mov	r0, r5
 800d6dc:	f7ff ffca 	bl	800d674 <ICM_20948_set_bank>
  retval = ICM_20948_execute_w(pdev, AGB3_REG_I2C_PERIPH4_ADDR, (uint8_t *)&addr, 1);
 800d6e0:	2301      	movs	r3, #1
 800d6e2:	f10d 0207 	add.w	r2, sp, #7
 800d6e6:	2113      	movs	r1, #19
 800d6e8:	4628      	mov	r0, r5
 800d6ea:	f7ff ffab 	bl	800d644 <ICM_20948_execute_w>
  if (retval != ICM_20948_Stat_Ok)
 800d6ee:	b120      	cbz	r0, 800d6fa <ICM_20948_i2c_controller_periph4_txn+0x4c>
}
 800d6f0:	b004      	add	sp, #16
 800d6f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  addr = (((Rw) ? 0x80 : 0x00) | addr);
 800d6f6:	2200      	movs	r2, #0
 800d6f8:	e7e9      	b.n	800d6ce <ICM_20948_i2c_controller_periph4_txn+0x20>
  retval = ICM_20948_set_bank(pdev, 3);
 800d6fa:	2103      	movs	r1, #3
 800d6fc:	4628      	mov	r0, r5
 800d6fe:	f7ff ffb9 	bl	800d674 <ICM_20948_set_bank>
  retval = ICM_20948_execute_w(pdev, AGB3_REG_I2C_PERIPH4_REG, (uint8_t *)&reg, 1);
 800d702:	2301      	movs	r3, #1
 800d704:	f10d 0206 	add.w	r2, sp, #6
 800d708:	2114      	movs	r1, #20
 800d70a:	4628      	mov	r0, r5
 800d70c:	f7ff ff9a 	bl	800d644 <ICM_20948_execute_w>
  if (retval != ICM_20948_Stat_Ok)
 800d710:	2800      	cmp	r0, #0
 800d712:	d1ed      	bne.n	800d6f0 <ICM_20948_i2c_controller_periph4_txn+0x42>
  ctrl.EN = 1;
 800d714:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800d718:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d71c:	f88d 300c 	strb.w	r3, [sp, #12]
  ctrl.INT_EN = false;
 800d720:	b2db      	uxtb	r3, r3
 800d722:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d726:	f88d 300c 	strb.w	r3, [sp, #12]
  ctrl.DLY = 0;
 800d72a:	b2db      	uxtb	r3, r3
 800d72c:	f023 031f 	bic.w	r3, r3, #31
 800d730:	f88d 300c 	strb.w	r3, [sp, #12]
  ctrl.REG_DIS = !send_reg_addr;
 800d734:	f89d 3038 	ldrb.w	r3, [sp, #56]	@ 0x38
 800d738:	f083 0301 	eor.w	r3, r3, #1
 800d73c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 800d740:	f363 1245 	bfi	r2, r3, #5, #1
 800d744:	f88d 200c 	strb.w	r2, [sp, #12]
  uint16_t nByte = 0;
 800d748:	2600      	movs	r6, #0
  bool txn_failed = false;
 800d74a:	46b2      	mov	sl, r6
  while (nByte < len)
 800d74c:	e024      	b.n	800d798 <ICM_20948_i2c_controller_periph4_txn+0xea>
      retval = ICM_20948_set_bank(pdev, 0);
 800d74e:	2100      	movs	r1, #0
 800d750:	4628      	mov	r0, r5
 800d752:	f7ff ff8f 	bl	800d674 <ICM_20948_set_bank>
      retval = ICM_20948_execute_r(pdev, AGB0_REG_I2C_MST_STATUS, (uint8_t *)&i2c_mst_status, 1);
 800d756:	2301      	movs	r3, #1
 800d758:	aa02      	add	r2, sp, #8
 800d75a:	2117      	movs	r1, #23
 800d75c:	4628      	mov	r0, r5
 800d75e:	f7ff ff7e 	bl	800d65e <ICM_20948_execute_r>
      peripheral4Done = (i2c_mst_status.I2C_PERIPH4_DONE /*| (millis() > tsTimeout) */); //Avoid forever-loops
 800d762:	f89d 2008 	ldrb.w	r2, [sp, #8]
 800d766:	f3c2 1280 	ubfx	r2, r2, #6, #1
      peripheral4Done |= (count >= max_cycles);
 800d76a:	f5b4 7f7a 	cmp.w	r4, #1000	@ 0x3e8
 800d76e:	bf28      	it	cs
 800d770:	f042 0201 	orrcs.w	r2, r2, #1
      count++;
 800d774:	3401      	adds	r4, #1
    while (!peripheral4Done)
 800d776:	2a00      	cmp	r2, #0
 800d778:	d0e9      	beq.n	800d74e <ICM_20948_i2c_controller_periph4_txn+0xa0>
    txn_failed = (i2c_mst_status.I2C_PERIPH4_NACK /*| (millis() > tsTimeout) */);
 800d77a:	f89d a008 	ldrb.w	sl, [sp, #8]
 800d77e:	f3ca 1a00 	ubfx	sl, sl, #4, #1
    txn_failed |= (count >= max_cycles);
 800d782:	f5b4 7f7a 	cmp.w	r4, #1000	@ 0x3e8
 800d786:	bf28      	it	cs
 800d788:	f04a 0a01 	orrcs.w	sl, sl, #1
    if (txn_failed)
 800d78c:	f1ba 0f00 	cmp.w	sl, #0
 800d790:	d12d      	bne.n	800d7ee <ICM_20948_i2c_controller_periph4_txn+0x140>
    if (Rw)
 800d792:	bb07      	cbnz	r7, 800d7d6 <ICM_20948_i2c_controller_periph4_txn+0x128>
    nByte++;
 800d794:	3601      	adds	r6, #1
 800d796:	b2b6      	uxth	r6, r6
  while (nByte < len)
 800d798:	45b1      	cmp	r9, r6
 800d79a:	d928      	bls.n	800d7ee <ICM_20948_i2c_controller_periph4_txn+0x140>
    if (!Rw)
 800d79c:	b967      	cbnz	r7, 800d7b8 <ICM_20948_i2c_controller_periph4_txn+0x10a>
      retval = ICM_20948_set_bank(pdev, 3);
 800d79e:	2103      	movs	r1, #3
 800d7a0:	4628      	mov	r0, r5
 800d7a2:	f7ff ff67 	bl	800d674 <ICM_20948_set_bank>
      retval = ICM_20948_execute_w(pdev, AGB3_REG_I2C_PERIPH4_DO, (uint8_t *)&(data[nByte]), 1);
 800d7a6:	2301      	movs	r3, #1
 800d7a8:	eb08 0206 	add.w	r2, r8, r6
 800d7ac:	2116      	movs	r1, #22
 800d7ae:	4628      	mov	r0, r5
 800d7b0:	f7ff ff48 	bl	800d644 <ICM_20948_execute_w>
      if (retval != ICM_20948_Stat_Ok)
 800d7b4:	2800      	cmp	r0, #0
 800d7b6:	d19b      	bne.n	800d6f0 <ICM_20948_i2c_controller_periph4_txn+0x42>
    retval = ICM_20948_set_bank(pdev, 3);
 800d7b8:	2103      	movs	r1, #3
 800d7ba:	4628      	mov	r0, r5
 800d7bc:	f7ff ff5a 	bl	800d674 <ICM_20948_set_bank>
    retval = ICM_20948_execute_w(pdev, AGB3_REG_I2C_PERIPH4_CTRL, (uint8_t *)&ctrl, sizeof(ICM_20948_I2C_PERIPH4_CTRL_t));
 800d7c0:	2301      	movs	r3, #1
 800d7c2:	aa03      	add	r2, sp, #12
 800d7c4:	2115      	movs	r1, #21
 800d7c6:	4628      	mov	r0, r5
 800d7c8:	f7ff ff3c 	bl	800d644 <ICM_20948_execute_w>
    if (retval != ICM_20948_Stat_Ok)
 800d7cc:	2800      	cmp	r0, #0
 800d7ce:	d18f      	bne.n	800d6f0 <ICM_20948_i2c_controller_periph4_txn+0x42>
    bool peripheral4Done = false;
 800d7d0:	2200      	movs	r2, #0
    uint32_t count = 0;
 800d7d2:	4614      	mov	r4, r2
 800d7d4:	e7cf      	b.n	800d776 <ICM_20948_i2c_controller_periph4_txn+0xc8>
      retval = ICM_20948_set_bank(pdev, 3);
 800d7d6:	2103      	movs	r1, #3
 800d7d8:	4628      	mov	r0, r5
 800d7da:	f7ff ff4b 	bl	800d674 <ICM_20948_set_bank>
      retval = ICM_20948_execute_r(pdev, AGB3_REG_I2C_PERIPH4_DI, &data[nByte], 1);
 800d7de:	2301      	movs	r3, #1
 800d7e0:	eb08 0206 	add.w	r2, r8, r6
 800d7e4:	2117      	movs	r1, #23
 800d7e6:	4628      	mov	r0, r5
 800d7e8:	f7ff ff39 	bl	800d65e <ICM_20948_execute_r>
 800d7ec:	e7d2      	b.n	800d794 <ICM_20948_i2c_controller_periph4_txn+0xe6>
  if (txn_failed)
 800d7ee:	f1ba 0f00 	cmp.w	sl, #0
 800d7f2:	f43f af7d 	beq.w	800d6f0 <ICM_20948_i2c_controller_periph4_txn+0x42>
    return ICM_20948_Stat_Err;
 800d7f6:	2001      	movs	r0, #1
 800d7f8:	e77a      	b.n	800d6f0 <ICM_20948_i2c_controller_periph4_txn+0x42>

0800d7fa <ICM_20948_i2c_master_single_w>:
{
 800d7fa:	b530      	push	{r4, r5, lr}
 800d7fc:	b085      	sub	sp, #20
  return ICM_20948_i2c_controller_periph4_txn(pdev, addr, reg, data, 1, false, true);
 800d7fe:	2401      	movs	r4, #1
 800d800:	9402      	str	r4, [sp, #8]
 800d802:	2500      	movs	r5, #0
 800d804:	9501      	str	r5, [sp, #4]
 800d806:	9400      	str	r4, [sp, #0]
 800d808:	f7ff ff51 	bl	800d6ae <ICM_20948_i2c_controller_periph4_txn>
}
 800d80c:	b005      	add	sp, #20
 800d80e:	bd30      	pop	{r4, r5, pc}

0800d810 <ICM_20948_i2c_master_single_r>:
{
 800d810:	b510      	push	{r4, lr}
 800d812:	b084      	sub	sp, #16
  return ICM_20948_i2c_controller_periph4_txn(pdev, addr, reg, data, 1, true, true);
 800d814:	2401      	movs	r4, #1
 800d816:	9402      	str	r4, [sp, #8]
 800d818:	9401      	str	r4, [sp, #4]
 800d81a:	9400      	str	r4, [sp, #0]
 800d81c:	f7ff ff47 	bl	800d6ae <ICM_20948_i2c_controller_periph4_txn>
}
 800d820:	b004      	add	sp, #16
 800d822:	bd10      	pop	{r4, pc}

0800d824 <ICM_20948_sw_reset>:

ICM_20948_Status_e ICM_20948_sw_reset(ICM_20948_Device_t *pdev)
{
 800d824:	b510      	push	{r4, lr}
 800d826:	b082      	sub	sp, #8
 800d828:	4604      	mov	r4, r0
  ICM_20948_Status_e retval = ICM_20948_Stat_Ok;
  ICM_20948_PWR_MGMT_1_t reg;

  ICM_20948_set_bank(pdev, 0); // Must be in the right bank
 800d82a:	2100      	movs	r1, #0
 800d82c:	f7ff ff22 	bl	800d674 <ICM_20948_set_bank>

  retval = ICM_20948_execute_r(pdev, AGB0_REG_PWR_MGMT_1, (uint8_t *)&reg, sizeof(ICM_20948_PWR_MGMT_1_t));
 800d830:	2301      	movs	r3, #1
 800d832:	aa01      	add	r2, sp, #4
 800d834:	2106      	movs	r1, #6
 800d836:	4620      	mov	r0, r4
 800d838:	f7ff ff11 	bl	800d65e <ICM_20948_execute_r>
  if (retval != ICM_20948_Stat_Ok)
 800d83c:	b108      	cbz	r0, 800d842 <ICM_20948_sw_reset+0x1e>
  if (retval != ICM_20948_Stat_Ok)
  {
    return retval;
  }
  return retval;
}
 800d83e:	b002      	add	sp, #8
 800d840:	bd10      	pop	{r4, pc}
  reg.DEVICE_RESET = 1;
 800d842:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d84a:	f88d 3004 	strb.w	r3, [sp, #4]
  retval = ICM_20948_execute_w(pdev, AGB0_REG_PWR_MGMT_1, (uint8_t *)&reg, sizeof(ICM_20948_PWR_MGMT_1_t));
 800d84e:	2301      	movs	r3, #1
 800d850:	aa01      	add	r2, sp, #4
 800d852:	2106      	movs	r1, #6
 800d854:	4620      	mov	r0, r4
 800d856:	f7ff fef5 	bl	800d644 <ICM_20948_execute_w>
    return retval;
 800d85a:	e7f0      	b.n	800d83e <ICM_20948_sw_reset+0x1a>

0800d85c <ICM_20948_sleep>:

ICM_20948_Status_e ICM_20948_sleep(ICM_20948_Device_t *pdev, bool on)
{
 800d85c:	b530      	push	{r4, r5, lr}
 800d85e:	b083      	sub	sp, #12
 800d860:	4604      	mov	r4, r0
 800d862:	460d      	mov	r5, r1
  ICM_20948_Status_e retval = ICM_20948_Stat_Ok;
  ICM_20948_PWR_MGMT_1_t reg;

  ICM_20948_set_bank(pdev, 0); // Must be in the right bank
 800d864:	2100      	movs	r1, #0
 800d866:	f7ff ff05 	bl	800d674 <ICM_20948_set_bank>

  retval = ICM_20948_execute_r(pdev, AGB0_REG_PWR_MGMT_1, (uint8_t *)&reg, sizeof(ICM_20948_PWR_MGMT_1_t));
 800d86a:	2301      	movs	r3, #1
 800d86c:	aa01      	add	r2, sp, #4
 800d86e:	2106      	movs	r1, #6
 800d870:	4620      	mov	r0, r4
 800d872:	f7ff fef4 	bl	800d65e <ICM_20948_execute_r>
  if (retval != ICM_20948_Stat_Ok)
 800d876:	b960      	cbnz	r0, 800d892 <ICM_20948_sleep+0x36>
  {
    return retval;
  }

  if (on)
 800d878:	b16d      	cbz	r5, 800d896 <ICM_20948_sleep+0x3a>
  {
    reg.SLEEP = 1;
 800d87a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d87e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d882:	f88d 3004 	strb.w	r3, [sp, #4]
  else
  {
    reg.SLEEP = 0;
  }

  retval = ICM_20948_execute_w(pdev, AGB0_REG_PWR_MGMT_1, (uint8_t *)&reg, sizeof(ICM_20948_PWR_MGMT_1_t));
 800d886:	2301      	movs	r3, #1
 800d888:	aa01      	add	r2, sp, #4
 800d88a:	2106      	movs	r1, #6
 800d88c:	4620      	mov	r0, r4
 800d88e:	f7ff fed9 	bl	800d644 <ICM_20948_execute_w>
  if (retval != ICM_20948_Stat_Ok)
  {
    return retval;
  }
  return retval;
}
 800d892:	b003      	add	sp, #12
 800d894:	bd30      	pop	{r4, r5, pc}
    reg.SLEEP = 0;
 800d896:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d89a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d89e:	f88d 3004 	strb.w	r3, [sp, #4]
 800d8a2:	e7f0      	b.n	800d886 <ICM_20948_sleep+0x2a>

0800d8a4 <ICM_20948_low_power>:

ICM_20948_Status_e ICM_20948_low_power(ICM_20948_Device_t *pdev, bool on)
{
 800d8a4:	b530      	push	{r4, r5, lr}
 800d8a6:	b083      	sub	sp, #12
 800d8a8:	4604      	mov	r4, r0
 800d8aa:	460d      	mov	r5, r1
  ICM_20948_Status_e retval = ICM_20948_Stat_Ok;
  ICM_20948_PWR_MGMT_1_t reg;

  ICM_20948_set_bank(pdev, 0); // Must be in the right bank
 800d8ac:	2100      	movs	r1, #0
 800d8ae:	f7ff fee1 	bl	800d674 <ICM_20948_set_bank>

  retval = ICM_20948_execute_r(pdev, AGB0_REG_PWR_MGMT_1, (uint8_t *)&reg, sizeof(ICM_20948_PWR_MGMT_1_t));
 800d8b2:	2301      	movs	r3, #1
 800d8b4:	aa01      	add	r2, sp, #4
 800d8b6:	2106      	movs	r1, #6
 800d8b8:	4620      	mov	r0, r4
 800d8ba:	f7ff fed0 	bl	800d65e <ICM_20948_execute_r>
  if (retval != ICM_20948_Stat_Ok)
 800d8be:	b960      	cbnz	r0, 800d8da <ICM_20948_low_power+0x36>
  {
    return retval;
  }

  if (on)
 800d8c0:	b16d      	cbz	r5, 800d8de <ICM_20948_low_power+0x3a>
  {
    reg.LP_EN = 1;
 800d8c2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d8c6:	f043 0320 	orr.w	r3, r3, #32
 800d8ca:	f88d 3004 	strb.w	r3, [sp, #4]
  else
  {
    reg.LP_EN = 0;
  }

  retval = ICM_20948_execute_w(pdev, AGB0_REG_PWR_MGMT_1, (uint8_t *)&reg, sizeof(ICM_20948_PWR_MGMT_1_t));
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	aa01      	add	r2, sp, #4
 800d8d2:	2106      	movs	r1, #6
 800d8d4:	4620      	mov	r0, r4
 800d8d6:	f7ff feb5 	bl	800d644 <ICM_20948_execute_w>
  if (retval != ICM_20948_Stat_Ok)
  {
    return retval;
  }
  return retval;
}
 800d8da:	b003      	add	sp, #12
 800d8dc:	bd30      	pop	{r4, r5, pc}
    reg.LP_EN = 0;
 800d8de:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d8e2:	f023 0320 	bic.w	r3, r3, #32
 800d8e6:	f88d 3004 	strb.w	r3, [sp, #4]
 800d8ea:	e7f0      	b.n	800d8ce <ICM_20948_low_power+0x2a>

0800d8ec <ICM_20948_get_who_am_i>:
  return retval;
}

ICM_20948_Status_e ICM_20948_get_who_am_i(ICM_20948_Device_t *pdev, uint8_t *whoami)
{
  if (whoami == NULL)
 800d8ec:	b161      	cbz	r1, 800d908 <ICM_20948_get_who_am_i+0x1c>
{
 800d8ee:	b538      	push	{r3, r4, r5, lr}
 800d8f0:	4604      	mov	r4, r0
 800d8f2:	460d      	mov	r5, r1
  {
    return ICM_20948_Stat_ParamErr;
  }
  ICM_20948_set_bank(pdev, 0); // Must be in the right bank
 800d8f4:	2100      	movs	r1, #0
 800d8f6:	f7ff febd 	bl	800d674 <ICM_20948_set_bank>
  return ICM_20948_execute_r(pdev, AGB0_REG_WHO_AM_I, whoami, 1);
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	462a      	mov	r2, r5
 800d8fe:	2100      	movs	r1, #0
 800d900:	4620      	mov	r0, r4
 800d902:	f7ff feac 	bl	800d65e <ICM_20948_execute_r>
}
 800d906:	bd38      	pop	{r3, r4, r5, pc}
    return ICM_20948_Stat_ParamErr;
 800d908:	2003      	movs	r0, #3
}
 800d90a:	4770      	bx	lr

0800d90c <ICM_20948_check_id>:

ICM_20948_Status_e ICM_20948_check_id(ICM_20948_Device_t *pdev)
{
 800d90c:	b500      	push	{lr}
 800d90e:	b083      	sub	sp, #12
  ICM_20948_Status_e retval = ICM_20948_Stat_Ok;
  uint8_t whoami = 0x00;
 800d910:	2300      	movs	r3, #0
 800d912:	f88d 3007 	strb.w	r3, [sp, #7]
  retval = ICM_20948_get_who_am_i(pdev, &whoami);
 800d916:	f10d 0107 	add.w	r1, sp, #7
 800d91a:	f7ff ffe7 	bl	800d8ec <ICM_20948_get_who_am_i>
  if (retval != ICM_20948_Stat_Ok)
 800d91e:	b918      	cbnz	r0, 800d928 <ICM_20948_check_id+0x1c>
  {
    return retval;
  }
  if (whoami != ICM_20948_WHOAMI)
 800d920:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800d924:	29ea      	cmp	r1, #234	@ 0xea
 800d926:	d102      	bne.n	800d92e <ICM_20948_check_id+0x22>
  {
	  printf("ICM_20948_Stat_WrongID: %d\r\n",whoami);
	  return ICM_20948_Stat_WrongID;
  }
  return retval;
}
 800d928:	b003      	add	sp, #12
 800d92a:	f85d fb04 	ldr.w	pc, [sp], #4
	  printf("ICM_20948_Stat_WrongID: %d\r\n",whoami);
 800d92e:	4802      	ldr	r0, [pc, #8]	@ (800d938 <ICM_20948_check_id+0x2c>)
 800d930:	f006 f99a 	bl	8013c68 <iprintf>
	  return ICM_20948_Stat_WrongID;
 800d934:	2004      	movs	r0, #4
 800d936:	e7f7      	b.n	800d928 <ICM_20948_check_id+0x1c>
 800d938:	08016e40 	.word	0x08016e40

0800d93c <ICM_20948_set_sample_mode>:
ICM_20948_Status_e ICM_20948_set_sample_mode(ICM_20948_Device_t *pdev, ICM_20948_InternalSensorID_bm sensors, ICM_20948_LP_CONFIG_CYCLE_e mode)
{
  ICM_20948_Status_e retval = ICM_20948_Stat_Ok;
  ICM_20948_LP_CONFIG_t reg;

  if (!(sensors & (ICM_20948_Internal_Acc | ICM_20948_Internal_Gyr | ICM_20948_Internal_Mst)))
 800d93c:	f011 0f13 	tst.w	r1, #19
 800d940:	d060      	beq.n	800da04 <ICM_20948_set_sample_mode+0xc8>
{
 800d942:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d946:	b082      	sub	sp, #8
 800d948:	4605      	mov	r5, r0
 800d94a:	460c      	mov	r4, r1
 800d94c:	4616      	mov	r6, r2
  {
    return ICM_20948_Stat_SensorNotSupported;
  }

  retval = ICM_20948_set_bank(pdev, 0); // Must be in the right bank
 800d94e:	2100      	movs	r1, #0
 800d950:	f7ff fe90 	bl	800d674 <ICM_20948_set_bank>
  if (retval != ICM_20948_Stat_Ok)
 800d954:	4603      	mov	r3, r0
 800d956:	b118      	cbz	r0, 800d960 <ICM_20948_set_sample_mode+0x24>
  {
    if (reg.I2C_MST_CYCLE != mode) retval = ICM_20948_Stat_Err;
  }

  return retval;
}
 800d958:	4618      	mov	r0, r3
 800d95a:	b002      	add	sp, #8
 800d95c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  retval = ICM_20948_execute_r(pdev, AGB0_REG_LP_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_LP_CONFIG_t));
 800d960:	2301      	movs	r3, #1
 800d962:	aa01      	add	r2, sp, #4
 800d964:	2105      	movs	r1, #5
 800d966:	4628      	mov	r0, r5
 800d968:	f7ff fe79 	bl	800d65e <ICM_20948_execute_r>
  if (retval != ICM_20948_Stat_Ok)
 800d96c:	4603      	mov	r3, r0
 800d96e:	2800      	cmp	r0, #0
 800d970:	d1f2      	bne.n	800d958 <ICM_20948_set_sample_mode+0x1c>
  if (sensors & ICM_20948_Internal_Acc)
 800d972:	f014 0801 	ands.w	r8, r4, #1
 800d976:	d005      	beq.n	800d984 <ICM_20948_set_sample_mode+0x48>
    reg.ACCEL_CYCLE = mode;
 800d978:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d97c:	f366 1345 	bfi	r3, r6, #5, #1
 800d980:	f88d 3004 	strb.w	r3, [sp, #4]
  if (sensors & ICM_20948_Internal_Gyr)
 800d984:	f014 0702 	ands.w	r7, r4, #2
 800d988:	d005      	beq.n	800d996 <ICM_20948_set_sample_mode+0x5a>
    reg.GYRO_CYCLE = mode;
 800d98a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d98e:	f366 1304 	bfi	r3, r6, #4, #1
 800d992:	f88d 3004 	strb.w	r3, [sp, #4]
  if (sensors & ICM_20948_Internal_Mst)
 800d996:	f014 0410 	ands.w	r4, r4, #16
 800d99a:	d005      	beq.n	800d9a8 <ICM_20948_set_sample_mode+0x6c>
    reg.I2C_MST_CYCLE = mode;
 800d99c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d9a0:	f366 1386 	bfi	r3, r6, #6, #1
 800d9a4:	f88d 3004 	strb.w	r3, [sp, #4]
  retval = ICM_20948_execute_w(pdev, AGB0_REG_LP_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_LP_CONFIG_t));
 800d9a8:	2301      	movs	r3, #1
 800d9aa:	aa01      	add	r2, sp, #4
 800d9ac:	2105      	movs	r1, #5
 800d9ae:	4628      	mov	r0, r5
 800d9b0:	f7ff fe48 	bl	800d644 <ICM_20948_execute_w>
  if (retval != ICM_20948_Stat_Ok)
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	2800      	cmp	r0, #0
 800d9b8:	d1ce      	bne.n	800d958 <ICM_20948_set_sample_mode+0x1c>
  retval = ICM_20948_execute_r(pdev, AGB0_REG_LP_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_LP_CONFIG_t));
 800d9ba:	2301      	movs	r3, #1
 800d9bc:	aa01      	add	r2, sp, #4
 800d9be:	2105      	movs	r1, #5
 800d9c0:	4628      	mov	r0, r5
 800d9c2:	f7ff fe4c 	bl	800d65e <ICM_20948_execute_r>
  if (retval != ICM_20948_Stat_Ok)
 800d9c6:	4603      	mov	r3, r0
 800d9c8:	2800      	cmp	r0, #0
 800d9ca:	d1c5      	bne.n	800d958 <ICM_20948_set_sample_mode+0x1c>
  if (sensors & ICM_20948_Internal_Acc)
 800d9cc:	f1b8 0f00 	cmp.w	r8, #0
 800d9d0:	d006      	beq.n	800d9e0 <ICM_20948_set_sample_mode+0xa4>
    if (reg.ACCEL_CYCLE != mode) retval = ICM_20948_Stat_Err;
 800d9d2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d9d6:	f3c2 1240 	ubfx	r2, r2, #5, #1
 800d9da:	42b2      	cmp	r2, r6
 800d9dc:	d000      	beq.n	800d9e0 <ICM_20948_set_sample_mode+0xa4>
 800d9de:	2301      	movs	r3, #1
  if (sensors & ICM_20948_Internal_Gyr)
 800d9e0:	b137      	cbz	r7, 800d9f0 <ICM_20948_set_sample_mode+0xb4>
    if (reg.GYRO_CYCLE != mode) retval = ICM_20948_Stat_Err;
 800d9e2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d9e6:	f3c2 1200 	ubfx	r2, r2, #4, #1
 800d9ea:	42b2      	cmp	r2, r6
 800d9ec:	d000      	beq.n	800d9f0 <ICM_20948_set_sample_mode+0xb4>
 800d9ee:	2301      	movs	r3, #1
  if (sensors & ICM_20948_Internal_Mst)
 800d9f0:	2c00      	cmp	r4, #0
 800d9f2:	d0b1      	beq.n	800d958 <ICM_20948_set_sample_mode+0x1c>
    if (reg.I2C_MST_CYCLE != mode) retval = ICM_20948_Stat_Err;
 800d9f4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d9f8:	f3c2 1280 	ubfx	r2, r2, #6, #1
 800d9fc:	42b2      	cmp	r2, r6
 800d9fe:	d0ab      	beq.n	800d958 <ICM_20948_set_sample_mode+0x1c>
 800da00:	2301      	movs	r3, #1
 800da02:	e7a9      	b.n	800d958 <ICM_20948_set_sample_mode+0x1c>
    return ICM_20948_Stat_SensorNotSupported;
 800da04:	2307      	movs	r3, #7
}
 800da06:	4618      	mov	r0, r3
 800da08:	4770      	bx	lr

0800da0a <ICM_20948_set_full_scale>:

ICM_20948_Status_e ICM_20948_set_full_scale(ICM_20948_Device_t *pdev, ICM_20948_InternalSensorID_bm sensors, ICM_20948_fss_t fss)
{
 800da0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da0e:	b082      	sub	sp, #8
  ICM_20948_Status_e retval = ICM_20948_Stat_Ok;

  if (!(sensors & (ICM_20948_Internal_Acc | ICM_20948_Internal_Gyr)))
 800da10:	f011 0f03 	tst.w	r1, #3
 800da14:	d068      	beq.n	800dae8 <ICM_20948_set_full_scale+0xde>
 800da16:	4605      	mov	r5, r0
 800da18:	460f      	mov	r7, r1
 800da1a:	4616      	mov	r6, r2
  {
    return ICM_20948_Stat_SensorNotSupported;
  }

  if (sensors & ICM_20948_Internal_Acc)
 800da1c:	f011 0401 	ands.w	r4, r1, #1
 800da20:	d106      	bne.n	800da30 <ICM_20948_set_full_scale+0x26>
    retval |= ICM_20948_execute_w(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
    // Check the data was written correctly
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
    if (reg.ACCEL_FS_SEL != fss.a) retval |= ICM_20948_Stat_Err;
  }
  if (sensors & ICM_20948_Internal_Gyr)
 800da22:	f017 0f02 	tst.w	r7, #2
 800da26:	d130      	bne.n	800da8a <ICM_20948_set_full_scale+0x80>
    // Check the data was written correctly
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_GYRO_CONFIG_1, (uint8_t *)&reg, sizeof(ICM_20948_GYRO_CONFIG_1_t));
    if (reg.GYRO_FS_SEL != fss.g) retval |= ICM_20948_Stat_Err;
  }
  return retval;
}
 800da28:	4620      	mov	r0, r4
 800da2a:	b002      	add	sp, #8
 800da2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    retval |= ICM_20948_set_bank(pdev, 2); // Must be in the right bank
 800da30:	2102      	movs	r1, #2
 800da32:	f7ff fe1f 	bl	800d674 <ICM_20948_set_bank>
 800da36:	4604      	mov	r4, r0
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
 800da38:	2301      	movs	r3, #1
 800da3a:	aa01      	add	r2, sp, #4
 800da3c:	2114      	movs	r1, #20
 800da3e:	4628      	mov	r0, r5
 800da40:	f7ff fe0d 	bl	800d65e <ICM_20948_execute_r>
 800da44:	4304      	orrs	r4, r0
 800da46:	b2e4      	uxtb	r4, r4
    reg.ACCEL_FS_SEL = fss.a;
 800da48:	f006 0803 	and.w	r8, r6, #3
 800da4c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800da50:	f368 0342 	bfi	r3, r8, #1, #2
 800da54:	f88d 3004 	strb.w	r3, [sp, #4]
    retval |= ICM_20948_execute_w(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
 800da58:	2301      	movs	r3, #1
 800da5a:	aa01      	add	r2, sp, #4
 800da5c:	2114      	movs	r1, #20
 800da5e:	4628      	mov	r0, r5
 800da60:	f7ff fdf0 	bl	800d644 <ICM_20948_execute_w>
 800da64:	4304      	orrs	r4, r0
 800da66:	b2e4      	uxtb	r4, r4
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
 800da68:	2301      	movs	r3, #1
 800da6a:	aa01      	add	r2, sp, #4
 800da6c:	2114      	movs	r1, #20
 800da6e:	4628      	mov	r0, r5
 800da70:	f7ff fdf5 	bl	800d65e <ICM_20948_execute_r>
 800da74:	4304      	orrs	r4, r0
 800da76:	b2e4      	uxtb	r4, r4
    if (reg.ACCEL_FS_SEL != fss.a) retval |= ICM_20948_Stat_Err;
 800da78:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800da7c:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800da80:	4598      	cmp	r8, r3
 800da82:	d0ce      	beq.n	800da22 <ICM_20948_set_full_scale+0x18>
 800da84:	f044 0401 	orr.w	r4, r4, #1
 800da88:	e7cb      	b.n	800da22 <ICM_20948_set_full_scale+0x18>
    retval |= ICM_20948_set_bank(pdev, 2); // Must be in the right bank
 800da8a:	2102      	movs	r1, #2
 800da8c:	4628      	mov	r0, r5
 800da8e:	f7ff fdf1 	bl	800d674 <ICM_20948_set_bank>
 800da92:	4304      	orrs	r4, r0
 800da94:	b2e4      	uxtb	r4, r4
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_GYRO_CONFIG_1, (uint8_t *)&reg, sizeof(ICM_20948_GYRO_CONFIG_1_t));
 800da96:	2301      	movs	r3, #1
 800da98:	aa01      	add	r2, sp, #4
 800da9a:	4619      	mov	r1, r3
 800da9c:	4628      	mov	r0, r5
 800da9e:	f7ff fdde 	bl	800d65e <ICM_20948_execute_r>
 800daa2:	4304      	orrs	r4, r0
 800daa4:	b2e4      	uxtb	r4, r4
    reg.GYRO_FS_SEL = fss.g;
 800daa6:	f3c6 0681 	ubfx	r6, r6, #2, #2
 800daaa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800daae:	f366 0342 	bfi	r3, r6, #1, #2
 800dab2:	f88d 3004 	strb.w	r3, [sp, #4]
    retval |= ICM_20948_execute_w(pdev, AGB2_REG_GYRO_CONFIG_1, (uint8_t *)&reg, sizeof(ICM_20948_GYRO_CONFIG_1_t));
 800dab6:	2301      	movs	r3, #1
 800dab8:	aa01      	add	r2, sp, #4
 800daba:	4619      	mov	r1, r3
 800dabc:	4628      	mov	r0, r5
 800dabe:	f7ff fdc1 	bl	800d644 <ICM_20948_execute_w>
 800dac2:	4304      	orrs	r4, r0
 800dac4:	b2e4      	uxtb	r4, r4
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_GYRO_CONFIG_1, (uint8_t *)&reg, sizeof(ICM_20948_GYRO_CONFIG_1_t));
 800dac6:	2301      	movs	r3, #1
 800dac8:	aa01      	add	r2, sp, #4
 800daca:	4619      	mov	r1, r3
 800dacc:	4628      	mov	r0, r5
 800dace:	f7ff fdc6 	bl	800d65e <ICM_20948_execute_r>
 800dad2:	4304      	orrs	r4, r0
 800dad4:	b2e4      	uxtb	r4, r4
    if (reg.GYRO_FS_SEL != fss.g) retval |= ICM_20948_Stat_Err;
 800dad6:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dada:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800dade:	429e      	cmp	r6, r3
 800dae0:	d0a2      	beq.n	800da28 <ICM_20948_set_full_scale+0x1e>
 800dae2:	f044 0401 	orr.w	r4, r4, #1
 800dae6:	e79f      	b.n	800da28 <ICM_20948_set_full_scale+0x1e>
    return ICM_20948_Stat_SensorNotSupported;
 800dae8:	2407      	movs	r4, #7
 800daea:	e79d      	b.n	800da28 <ICM_20948_set_full_scale+0x1e>

0800daec <ICM_20948_set_dlpf_cfg>:

ICM_20948_Status_e ICM_20948_set_dlpf_cfg(ICM_20948_Device_t *pdev, ICM_20948_InternalSensorID_bm sensors, ICM_20948_dlpcfg_t cfg)
{
 800daec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800daee:	b085      	sub	sp, #20
 800daf0:	f8ad 2004 	strh.w	r2, [sp, #4]
  ICM_20948_Status_e retval = ICM_20948_Stat_Ok;

  if (!(sensors & (ICM_20948_Internal_Acc | ICM_20948_Internal_Gyr)))
 800daf4:	f011 0f03 	tst.w	r1, #3
 800daf8:	d066      	beq.n	800dbc8 <ICM_20948_set_dlpf_cfg+0xdc>
 800dafa:	4605      	mov	r5, r0
 800dafc:	460e      	mov	r6, r1
  {
    return ICM_20948_Stat_SensorNotSupported;
  }

  if (sensors & ICM_20948_Internal_Acc)
 800dafe:	f011 0401 	ands.w	r4, r1, #1
 800db02:	d105      	bne.n	800db10 <ICM_20948_set_dlpf_cfg+0x24>
    retval |= ICM_20948_execute_w(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
    // Check the data was written correctly
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
    if (reg.ACCEL_DLPFCFG != cfg.a) retval |= ICM_20948_Stat_Err;
  }
  if (sensors & ICM_20948_Internal_Gyr)
 800db04:	f016 0f02 	tst.w	r6, #2
 800db08:	d12f      	bne.n	800db6a <ICM_20948_set_dlpf_cfg+0x7e>
    // Check the data was written correctly
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_GYRO_CONFIG_1, (uint8_t *)&reg, sizeof(ICM_20948_GYRO_CONFIG_1_t));
    if (reg.GYRO_DLPFCFG != cfg.g) retval |= ICM_20948_Stat_Err;
  }
  return retval;
}
 800db0a:	4620      	mov	r0, r4
 800db0c:	b005      	add	sp, #20
 800db0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    retval |= ICM_20948_set_bank(pdev, 2); // Must be in the right bank
 800db10:	2102      	movs	r1, #2
 800db12:	f7ff fdaf 	bl	800d674 <ICM_20948_set_bank>
 800db16:	4604      	mov	r4, r0
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
 800db18:	2301      	movs	r3, #1
 800db1a:	aa03      	add	r2, sp, #12
 800db1c:	2114      	movs	r1, #20
 800db1e:	4628      	mov	r0, r5
 800db20:	f7ff fd9d 	bl	800d65e <ICM_20948_execute_r>
 800db24:	4304      	orrs	r4, r0
 800db26:	b2e4      	uxtb	r4, r4
    reg.ACCEL_DLPFCFG = cfg.a;
 800db28:	f89d 7004 	ldrb.w	r7, [sp, #4]
 800db2c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800db30:	f367 03c5 	bfi	r3, r7, #3, #3
 800db34:	f88d 300c 	strb.w	r3, [sp, #12]
    retval |= ICM_20948_execute_w(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
 800db38:	2301      	movs	r3, #1
 800db3a:	aa03      	add	r2, sp, #12
 800db3c:	2114      	movs	r1, #20
 800db3e:	4628      	mov	r0, r5
 800db40:	f7ff fd80 	bl	800d644 <ICM_20948_execute_w>
 800db44:	4304      	orrs	r4, r0
 800db46:	b2e4      	uxtb	r4, r4
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
 800db48:	2301      	movs	r3, #1
 800db4a:	aa03      	add	r2, sp, #12
 800db4c:	2114      	movs	r1, #20
 800db4e:	4628      	mov	r0, r5
 800db50:	f7ff fd85 	bl	800d65e <ICM_20948_execute_r>
 800db54:	4304      	orrs	r4, r0
 800db56:	b2e4      	uxtb	r4, r4
    if (reg.ACCEL_DLPFCFG != cfg.a) retval |= ICM_20948_Stat_Err;
 800db58:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800db5c:	f3c3 03c2 	ubfx	r3, r3, #3, #3
 800db60:	42bb      	cmp	r3, r7
 800db62:	d0cf      	beq.n	800db04 <ICM_20948_set_dlpf_cfg+0x18>
 800db64:	f044 0401 	orr.w	r4, r4, #1
 800db68:	e7cc      	b.n	800db04 <ICM_20948_set_dlpf_cfg+0x18>
    retval |= ICM_20948_set_bank(pdev, 2); // Must be in the right bank
 800db6a:	2102      	movs	r1, #2
 800db6c:	4628      	mov	r0, r5
 800db6e:	f7ff fd81 	bl	800d674 <ICM_20948_set_bank>
 800db72:	4304      	orrs	r4, r0
 800db74:	b2e4      	uxtb	r4, r4
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_GYRO_CONFIG_1, (uint8_t *)&reg, sizeof(ICM_20948_GYRO_CONFIG_1_t));
 800db76:	2301      	movs	r3, #1
 800db78:	aa03      	add	r2, sp, #12
 800db7a:	4619      	mov	r1, r3
 800db7c:	4628      	mov	r0, r5
 800db7e:	f7ff fd6e 	bl	800d65e <ICM_20948_execute_r>
 800db82:	4304      	orrs	r4, r0
 800db84:	b2e4      	uxtb	r4, r4
    reg.GYRO_DLPFCFG = cfg.g;
 800db86:	f89d 6005 	ldrb.w	r6, [sp, #5]
 800db8a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800db8e:	f366 03c5 	bfi	r3, r6, #3, #3
 800db92:	f88d 300c 	strb.w	r3, [sp, #12]
    retval |= ICM_20948_execute_w(pdev, AGB2_REG_GYRO_CONFIG_1, (uint8_t *)&reg, sizeof(ICM_20948_GYRO_CONFIG_1_t));
 800db96:	2301      	movs	r3, #1
 800db98:	aa03      	add	r2, sp, #12
 800db9a:	4619      	mov	r1, r3
 800db9c:	4628      	mov	r0, r5
 800db9e:	f7ff fd51 	bl	800d644 <ICM_20948_execute_w>
 800dba2:	4304      	orrs	r4, r0
 800dba4:	b2e4      	uxtb	r4, r4
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_GYRO_CONFIG_1, (uint8_t *)&reg, sizeof(ICM_20948_GYRO_CONFIG_1_t));
 800dba6:	2301      	movs	r3, #1
 800dba8:	aa03      	add	r2, sp, #12
 800dbaa:	4619      	mov	r1, r3
 800dbac:	4628      	mov	r0, r5
 800dbae:	f7ff fd56 	bl	800d65e <ICM_20948_execute_r>
 800dbb2:	4304      	orrs	r4, r0
 800dbb4:	b2e4      	uxtb	r4, r4
    if (reg.GYRO_DLPFCFG != cfg.g) retval |= ICM_20948_Stat_Err;
 800dbb6:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800dbba:	f3c3 03c2 	ubfx	r3, r3, #3, #3
 800dbbe:	42b3      	cmp	r3, r6
 800dbc0:	d0a3      	beq.n	800db0a <ICM_20948_set_dlpf_cfg+0x1e>
 800dbc2:	f044 0401 	orr.w	r4, r4, #1
 800dbc6:	e7a0      	b.n	800db0a <ICM_20948_set_dlpf_cfg+0x1e>
    return ICM_20948_Stat_SensorNotSupported;
 800dbc8:	2407      	movs	r4, #7
 800dbca:	e79e      	b.n	800db0a <ICM_20948_set_dlpf_cfg+0x1e>

0800dbcc <ICM_20948_enable_dlpf>:

ICM_20948_Status_e ICM_20948_enable_dlpf(ICM_20948_Device_t *pdev, ICM_20948_InternalSensorID_bm sensors, bool enable)
{
 800dbcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dbce:	b083      	sub	sp, #12
  ICM_20948_Status_e retval = ICM_20948_Stat_Ok;

  if (!(sensors & (ICM_20948_Internal_Acc | ICM_20948_Internal_Gyr)))
 800dbd0:	f011 0f03 	tst.w	r1, #3
 800dbd4:	f000 8084 	beq.w	800dce0 <ICM_20948_enable_dlpf+0x114>
 800dbd8:	4605      	mov	r5, r0
 800dbda:	460f      	mov	r7, r1
 800dbdc:	4616      	mov	r6, r2
  {
    return ICM_20948_Stat_SensorNotSupported;
  }

  if (sensors & ICM_20948_Internal_Acc)
 800dbde:	f011 0401 	ands.w	r4, r1, #1
 800dbe2:	d105      	bne.n	800dbf0 <ICM_20948_enable_dlpf+0x24>
    else
    {
      if (reg.ACCEL_FCHOICE != 0) retval |= ICM_20948_Stat_Err;
    }
  }
  if (sensors & ICM_20948_Internal_Gyr)
 800dbe4:	f017 0f02 	tst.w	r7, #2
 800dbe8:	d13d      	bne.n	800dc66 <ICM_20948_enable_dlpf+0x9a>
    {
      if (reg.GYRO_FCHOICE != 0) retval |= ICM_20948_Stat_Err;
    }
  }
  return retval;
}
 800dbea:	4620      	mov	r0, r4
 800dbec:	b003      	add	sp, #12
 800dbee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    retval |= ICM_20948_set_bank(pdev, 2); // Must be in the right bank
 800dbf0:	2102      	movs	r1, #2
 800dbf2:	f7ff fd3f 	bl	800d674 <ICM_20948_set_bank>
 800dbf6:	4604      	mov	r4, r0
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
 800dbf8:	2301      	movs	r3, #1
 800dbfa:	aa01      	add	r2, sp, #4
 800dbfc:	2114      	movs	r1, #20
 800dbfe:	4628      	mov	r0, r5
 800dc00:	f7ff fd2d 	bl	800d65e <ICM_20948_execute_r>
 800dc04:	4304      	orrs	r4, r0
 800dc06:	b2e4      	uxtb	r4, r4
    if (enable)
 800dc08:	b1f6      	cbz	r6, 800dc48 <ICM_20948_enable_dlpf+0x7c>
      reg.ACCEL_FCHOICE = 1;
 800dc0a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dc0e:	f043 0301 	orr.w	r3, r3, #1
 800dc12:	f88d 3004 	strb.w	r3, [sp, #4]
    retval |= ICM_20948_execute_w(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
 800dc16:	2301      	movs	r3, #1
 800dc18:	aa01      	add	r2, sp, #4
 800dc1a:	2114      	movs	r1, #20
 800dc1c:	4628      	mov	r0, r5
 800dc1e:	f7ff fd11 	bl	800d644 <ICM_20948_execute_w>
 800dc22:	4304      	orrs	r4, r0
 800dc24:	b2e4      	uxtb	r4, r4
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_ACCEL_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_ACCEL_CONFIG_t));
 800dc26:	2301      	movs	r3, #1
 800dc28:	aa01      	add	r2, sp, #4
 800dc2a:	2114      	movs	r1, #20
 800dc2c:	4628      	mov	r0, r5
 800dc2e:	f7ff fd16 	bl	800d65e <ICM_20948_execute_r>
 800dc32:	4304      	orrs	r4, r0
 800dc34:	b2e4      	uxtb	r4, r4
    if (enable)
 800dc36:	b176      	cbz	r6, 800dc56 <ICM_20948_enable_dlpf+0x8a>
      if (reg.ACCEL_FCHOICE != 1) retval |= ICM_20948_Stat_Err;
 800dc38:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dc3c:	f013 0f01 	tst.w	r3, #1
 800dc40:	d1d0      	bne.n	800dbe4 <ICM_20948_enable_dlpf+0x18>
 800dc42:	f044 0401 	orr.w	r4, r4, #1
 800dc46:	e7cd      	b.n	800dbe4 <ICM_20948_enable_dlpf+0x18>
      reg.ACCEL_FCHOICE = 0;
 800dc48:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dc4c:	f023 0301 	bic.w	r3, r3, #1
 800dc50:	f88d 3004 	strb.w	r3, [sp, #4]
 800dc54:	e7df      	b.n	800dc16 <ICM_20948_enable_dlpf+0x4a>
      if (reg.ACCEL_FCHOICE != 0) retval |= ICM_20948_Stat_Err;
 800dc56:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dc5a:	f013 0f01 	tst.w	r3, #1
 800dc5e:	d0c1      	beq.n	800dbe4 <ICM_20948_enable_dlpf+0x18>
 800dc60:	f044 0401 	orr.w	r4, r4, #1
 800dc64:	e7be      	b.n	800dbe4 <ICM_20948_enable_dlpf+0x18>
    retval |= ICM_20948_set_bank(pdev, 2); // Must be in the right bank
 800dc66:	2102      	movs	r1, #2
 800dc68:	4628      	mov	r0, r5
 800dc6a:	f7ff fd03 	bl	800d674 <ICM_20948_set_bank>
 800dc6e:	4304      	orrs	r4, r0
 800dc70:	b2e4      	uxtb	r4, r4
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_GYRO_CONFIG_1, (uint8_t *)&reg, sizeof(ICM_20948_GYRO_CONFIG_1_t));
 800dc72:	2301      	movs	r3, #1
 800dc74:	aa01      	add	r2, sp, #4
 800dc76:	4619      	mov	r1, r3
 800dc78:	4628      	mov	r0, r5
 800dc7a:	f7ff fcf0 	bl	800d65e <ICM_20948_execute_r>
 800dc7e:	4304      	orrs	r4, r0
 800dc80:	b2e4      	uxtb	r4, r4
    if (enable)
 800dc82:	b1f6      	cbz	r6, 800dcc2 <ICM_20948_enable_dlpf+0xf6>
      reg.GYRO_FCHOICE = 1;
 800dc84:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dc88:	f043 0301 	orr.w	r3, r3, #1
 800dc8c:	f88d 3004 	strb.w	r3, [sp, #4]
    retval |= ICM_20948_execute_w(pdev, AGB2_REG_GYRO_CONFIG_1, (uint8_t *)&reg, sizeof(ICM_20948_GYRO_CONFIG_1_t));
 800dc90:	2301      	movs	r3, #1
 800dc92:	aa01      	add	r2, sp, #4
 800dc94:	4619      	mov	r1, r3
 800dc96:	4628      	mov	r0, r5
 800dc98:	f7ff fcd4 	bl	800d644 <ICM_20948_execute_w>
 800dc9c:	4304      	orrs	r4, r0
 800dc9e:	b2e4      	uxtb	r4, r4
    retval |= ICM_20948_execute_r(pdev, AGB2_REG_GYRO_CONFIG_1, (uint8_t *)&reg, sizeof(ICM_20948_GYRO_CONFIG_1_t));
 800dca0:	2301      	movs	r3, #1
 800dca2:	aa01      	add	r2, sp, #4
 800dca4:	4619      	mov	r1, r3
 800dca6:	4628      	mov	r0, r5
 800dca8:	f7ff fcd9 	bl	800d65e <ICM_20948_execute_r>
 800dcac:	4304      	orrs	r4, r0
 800dcae:	b2e4      	uxtb	r4, r4
    if (enable)
 800dcb0:	b176      	cbz	r6, 800dcd0 <ICM_20948_enable_dlpf+0x104>
      if (reg.GYRO_FCHOICE != 1) retval |= ICM_20948_Stat_Err;
 800dcb2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dcb6:	f013 0f01 	tst.w	r3, #1
 800dcba:	d196      	bne.n	800dbea <ICM_20948_enable_dlpf+0x1e>
 800dcbc:	f044 0401 	orr.w	r4, r4, #1
 800dcc0:	e793      	b.n	800dbea <ICM_20948_enable_dlpf+0x1e>
      reg.GYRO_FCHOICE = 0;
 800dcc2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dcc6:	f023 0301 	bic.w	r3, r3, #1
 800dcca:	f88d 3004 	strb.w	r3, [sp, #4]
 800dcce:	e7df      	b.n	800dc90 <ICM_20948_enable_dlpf+0xc4>
      if (reg.GYRO_FCHOICE != 0) retval |= ICM_20948_Stat_Err;
 800dcd0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dcd4:	f013 0f01 	tst.w	r3, #1
 800dcd8:	d087      	beq.n	800dbea <ICM_20948_enable_dlpf+0x1e>
 800dcda:	f044 0401 	orr.w	r4, r4, #1
 800dcde:	e784      	b.n	800dbea <ICM_20948_enable_dlpf+0x1e>
    return ICM_20948_Stat_SensorNotSupported;
 800dce0:	2407      	movs	r4, #7
 800dce2:	e782      	b.n	800dbea <ICM_20948_enable_dlpf+0x1e>

0800dce4 <ICM_20948_i2c_master_passthrough>:
  return retval;
}

// Interface Things
ICM_20948_Status_e ICM_20948_i2c_master_passthrough(ICM_20948_Device_t *pdev, bool passthrough)
{
 800dce4:	b530      	push	{r4, r5, lr}
 800dce6:	b083      	sub	sp, #12
 800dce8:	4604      	mov	r4, r0
 800dcea:	460d      	mov	r5, r1
  ICM_20948_Status_e retval = ICM_20948_Stat_Ok;

  ICM_20948_INT_PIN_CFG_t reg;
  retval = ICM_20948_set_bank(pdev, 0);
 800dcec:	2100      	movs	r1, #0
 800dcee:	f7ff fcc1 	bl	800d674 <ICM_20948_set_bank>
  if (retval != ICM_20948_Stat_Ok)
 800dcf2:	4603      	mov	r3, r0
 800dcf4:	b110      	cbz	r0, 800dcfc <ICM_20948_i2c_master_passthrough+0x18>
  {
    return retval;
  }

  return retval;
}
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	b003      	add	sp, #12
 800dcfa:	bd30      	pop	{r4, r5, pc}
  retval = ICM_20948_execute_r(pdev, AGB0_REG_INT_PIN_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_INT_PIN_CFG_t));
 800dcfc:	2301      	movs	r3, #1
 800dcfe:	aa01      	add	r2, sp, #4
 800dd00:	210f      	movs	r1, #15
 800dd02:	4620      	mov	r0, r4
 800dd04:	f7ff fcab 	bl	800d65e <ICM_20948_execute_r>
  if (retval != ICM_20948_Stat_Ok)
 800dd08:	4603      	mov	r3, r0
 800dd0a:	2800      	cmp	r0, #0
 800dd0c:	d1f3      	bne.n	800dcf6 <ICM_20948_i2c_master_passthrough+0x12>
  reg.BYPASS_EN = passthrough;
 800dd0e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dd12:	f365 0341 	bfi	r3, r5, #1, #1
 800dd16:	f88d 3004 	strb.w	r3, [sp, #4]
  retval = ICM_20948_execute_w(pdev, AGB0_REG_INT_PIN_CONFIG, (uint8_t *)&reg, sizeof(ICM_20948_INT_PIN_CFG_t));
 800dd1a:	2301      	movs	r3, #1
 800dd1c:	aa01      	add	r2, sp, #4
 800dd1e:	210f      	movs	r1, #15
 800dd20:	4620      	mov	r0, r4
 800dd22:	f7ff fc8f 	bl	800d644 <ICM_20948_execute_w>
 800dd26:	4603      	mov	r3, r0
    return retval;
 800dd28:	e7e5      	b.n	800dcf6 <ICM_20948_i2c_master_passthrough+0x12>

0800dd2a <ICM_20948_i2c_master_enable>:

ICM_20948_Status_e ICM_20948_i2c_master_enable(ICM_20948_Device_t *pdev, bool enable)
{
 800dd2a:	b530      	push	{r4, r5, lr}
 800dd2c:	b083      	sub	sp, #12
 800dd2e:	4605      	mov	r5, r0
 800dd30:	460c      	mov	r4, r1
  ICM_20948_Status_e retval = ICM_20948_Stat_Ok;

  // Disable BYPASS_EN
  retval = ICM_20948_i2c_master_passthrough(pdev, false);
 800dd32:	2100      	movs	r1, #0
 800dd34:	f7ff ffd6 	bl	800dce4 <ICM_20948_i2c_master_passthrough>
  if (retval != ICM_20948_Stat_Ok)
 800dd38:	b108      	cbz	r0, 800dd3e <ICM_20948_i2c_master_enable+0x14>
  {
    return retval;
  }

  return retval;
}
 800dd3a:	b003      	add	sp, #12
 800dd3c:	bd30      	pop	{r4, r5, pc}
  retval = ICM_20948_set_bank(pdev, 3);
 800dd3e:	2103      	movs	r1, #3
 800dd40:	4628      	mov	r0, r5
 800dd42:	f7ff fc97 	bl	800d674 <ICM_20948_set_bank>
  if (retval != ICM_20948_Stat_Ok)
 800dd46:	2800      	cmp	r0, #0
 800dd48:	d1f7      	bne.n	800dd3a <ICM_20948_i2c_master_enable+0x10>
  retval = ICM_20948_execute_r(pdev, AGB3_REG_I2C_MST_CTRL, (uint8_t *)&ctrl, sizeof(ICM_20948_I2C_MST_CTRL_t));
 800dd4a:	2301      	movs	r3, #1
 800dd4c:	aa01      	add	r2, sp, #4
 800dd4e:	4619      	mov	r1, r3
 800dd50:	4628      	mov	r0, r5
 800dd52:	f7ff fc84 	bl	800d65e <ICM_20948_execute_r>
  if (retval != ICM_20948_Stat_Ok)
 800dd56:	2800      	cmp	r0, #0
 800dd58:	d1ef      	bne.n	800dd3a <ICM_20948_i2c_master_enable+0x10>
  ctrl.I2C_MST_CLK = 0x07; // corresponds to 345.6 kHz, good for up to 400 kHz
 800dd5a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dd5e:	2207      	movs	r2, #7
 800dd60:	f362 0303 	bfi	r3, r2, #0, #4
 800dd64:	f88d 3004 	strb.w	r3, [sp, #4]
  ctrl.I2C_MST_P_NSR = 1;
 800dd68:	b2db      	uxtb	r3, r3
 800dd6a:	f043 0310 	orr.w	r3, r3, #16
 800dd6e:	f88d 3004 	strb.w	r3, [sp, #4]
  retval = ICM_20948_execute_w(pdev, AGB3_REG_I2C_MST_CTRL, (uint8_t *)&ctrl, sizeof(ICM_20948_I2C_MST_CTRL_t));
 800dd72:	2301      	movs	r3, #1
 800dd74:	aa01      	add	r2, sp, #4
 800dd76:	4619      	mov	r1, r3
 800dd78:	4628      	mov	r0, r5
 800dd7a:	f7ff fc63 	bl	800d644 <ICM_20948_execute_w>
  if (retval != ICM_20948_Stat_Ok)
 800dd7e:	2800      	cmp	r0, #0
 800dd80:	d1db      	bne.n	800dd3a <ICM_20948_i2c_master_enable+0x10>
  retval = ICM_20948_set_bank(pdev, 0);
 800dd82:	2100      	movs	r1, #0
 800dd84:	4628      	mov	r0, r5
 800dd86:	f7ff fc75 	bl	800d674 <ICM_20948_set_bank>
  if (retval != ICM_20948_Stat_Ok)
 800dd8a:	2800      	cmp	r0, #0
 800dd8c:	d1d5      	bne.n	800dd3a <ICM_20948_i2c_master_enable+0x10>
  retval = ICM_20948_execute_r(pdev, AGB0_REG_USER_CTRL, (uint8_t *)&reg, sizeof(ICM_20948_USER_CTRL_t));
 800dd8e:	2301      	movs	r3, #1
 800dd90:	466a      	mov	r2, sp
 800dd92:	2103      	movs	r1, #3
 800dd94:	4628      	mov	r0, r5
 800dd96:	f7ff fc62 	bl	800d65e <ICM_20948_execute_r>
  if (retval != ICM_20948_Stat_Ok)
 800dd9a:	2800      	cmp	r0, #0
 800dd9c:	d1cd      	bne.n	800dd3a <ICM_20948_i2c_master_enable+0x10>
  if (enable)
 800dd9e:	b164      	cbz	r4, 800ddba <ICM_20948_i2c_master_enable+0x90>
    reg.I2C_MST_EN = 1;
 800dda0:	f89d 3000 	ldrb.w	r3, [sp]
 800dda4:	f043 0320 	orr.w	r3, r3, #32
 800dda8:	f88d 3000 	strb.w	r3, [sp]
  retval = ICM_20948_execute_w(pdev, AGB0_REG_USER_CTRL, (uint8_t *)&reg, sizeof(ICM_20948_USER_CTRL_t));
 800ddac:	2301      	movs	r3, #1
 800ddae:	466a      	mov	r2, sp
 800ddb0:	2103      	movs	r1, #3
 800ddb2:	4628      	mov	r0, r5
 800ddb4:	f7ff fc46 	bl	800d644 <ICM_20948_execute_w>
    return retval;
 800ddb8:	e7bf      	b.n	800dd3a <ICM_20948_i2c_master_enable+0x10>
    reg.I2C_MST_EN = 0;
 800ddba:	f89d 3000 	ldrb.w	r3, [sp]
 800ddbe:	f023 0320 	bic.w	r3, r3, #32
 800ddc2:	f88d 3000 	strb.w	r3, [sp]
 800ddc6:	e7f1      	b.n	800ddac <ICM_20948_i2c_master_enable+0x82>

0800ddc8 <ICM_20948_i2c_master_reset>:

ICM_20948_Status_e ICM_20948_i2c_master_reset(ICM_20948_Device_t *pdev)
{
 800ddc8:	b510      	push	{r4, lr}
 800ddca:	b082      	sub	sp, #8
 800ddcc:	4604      	mov	r4, r0
  ICM_20948_Status_e retval = ICM_20948_Stat_Ok;

  ICM_20948_USER_CTRL_t ctrl;
  retval = ICM_20948_set_bank(pdev, 0);
 800ddce:	2100      	movs	r1, #0
 800ddd0:	f7ff fc50 	bl	800d674 <ICM_20948_set_bank>
  if (retval != ICM_20948_Stat_Ok)
 800ddd4:	4603      	mov	r3, r0
 800ddd6:	b110      	cbz	r0, 800ddde <ICM_20948_i2c_master_reset+0x16>
  if (retval != ICM_20948_Stat_Ok)
  {
    return retval;
  }
  return retval;
}
 800ddd8:	4618      	mov	r0, r3
 800ddda:	b002      	add	sp, #8
 800dddc:	bd10      	pop	{r4, pc}
  retval = ICM_20948_execute_r(pdev, AGB0_REG_USER_CTRL, (uint8_t *)&ctrl, sizeof(ICM_20948_USER_CTRL_t));
 800ddde:	2301      	movs	r3, #1
 800dde0:	aa01      	add	r2, sp, #4
 800dde2:	2103      	movs	r1, #3
 800dde4:	4620      	mov	r0, r4
 800dde6:	f7ff fc3a 	bl	800d65e <ICM_20948_execute_r>
  if (retval != ICM_20948_Stat_Ok)
 800ddea:	4603      	mov	r3, r0
 800ddec:	2800      	cmp	r0, #0
 800ddee:	d1f3      	bne.n	800ddd8 <ICM_20948_i2c_master_reset+0x10>
  ctrl.I2C_MST_RST = 1; //Reset!
 800ddf0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800ddf4:	f043 0302 	orr.w	r3, r3, #2
 800ddf8:	f88d 3004 	strb.w	r3, [sp, #4]
  retval = ICM_20948_execute_w(pdev, AGB0_REG_USER_CTRL, (uint8_t *)&ctrl, sizeof(ICM_20948_USER_CTRL_t));
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	aa01      	add	r2, sp, #4
 800de00:	2103      	movs	r1, #3
 800de02:	4620      	mov	r0, r4
 800de04:	f7ff fc1e 	bl	800d644 <ICM_20948_execute_w>
 800de08:	4603      	mov	r3, r0
    return retval;
 800de0a:	e7e5      	b.n	800ddd8 <ICM_20948_i2c_master_reset+0x10>

0800de0c <ICM_20948_i2c_controller_configure_peripheral>:

ICM_20948_Status_e ICM_20948_i2c_controller_configure_peripheral(ICM_20948_Device_t *pdev, uint8_t peripheral, uint8_t addr, uint8_t reg, uint8_t len, bool Rw, bool enable, bool data_only, bool grp, bool swap, uint8_t dataOut)
{
 800de0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de10:	b085      	sub	sp, #20
 800de12:	4604      	mov	r4, r0
 800de14:	4615      	mov	r5, r2
 800de16:	461e      	mov	r6, r3
 800de18:	f89d 703c 	ldrb.w	r7, [sp, #60]	@ 0x3c
  uint8_t periph_addr_reg;
  uint8_t periph_reg_reg;
  uint8_t periph_ctrl_reg;
  uint8_t periph_do_reg;

  switch (peripheral)
 800de1c:	2903      	cmp	r1, #3
 800de1e:	f200 8090 	bhi.w	800df42 <ICM_20948_i2c_controller_configure_peripheral+0x136>
 800de22:	e8df f001 	tbb	[pc, r1]
 800de26:	5202      	.short	0x5202
 800de28:	4940      	.short	0x4940
 800de2a:	f04f 0a06 	mov.w	sl, #6
 800de2e:	f04f 0b05 	mov.w	fp, #5
 800de32:	f04f 0904 	mov.w	r9, #4
 800de36:	f04f 0803 	mov.w	r8, #3
    break;
  default:
    return ICM_20948_Stat_ParamErr;
  }

  retval = ICM_20948_set_bank(pdev, 3);
 800de3a:	2103      	movs	r1, #3
 800de3c:	4620      	mov	r0, r4
 800de3e:	f7ff fc19 	bl	800d674 <ICM_20948_set_bank>
  if (retval != ICM_20948_Stat_Ok)
 800de42:	4603      	mov	r3, r0
 800de44:	bb58      	cbnz	r0, 800de9e <ICM_20948_i2c_controller_configure_peripheral+0x92>
    return retval;
  }

  // Set the peripheral address and the Rw flag
  ICM_20948_I2C_PERIPHX_ADDR_t address;
  address.ID = addr;
 800de46:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800de4a:	f365 0306 	bfi	r3, r5, #0, #7
 800de4e:	f88d 300c 	strb.w	r3, [sp, #12]
  if (Rw)
 800de52:	2f00      	cmp	r7, #0
 800de54:	d042      	beq.n	800dedc <ICM_20948_i2c_controller_configure_peripheral+0xd0>
  {
    address.RNW = 1;
 800de56:	b2db      	uxtb	r3, r3
 800de58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de5c:	f88d 300c 	strb.w	r3, [sp, #12]
  }
  else
  {
    address.RNW = 0; // Make sure bit is clear (just in case there is any garbage in that RAM location)
  }
  retval = ICM_20948_execute_w(pdev, periph_addr_reg, (uint8_t *)&address, sizeof(ICM_20948_I2C_PERIPHX_ADDR_t));
 800de60:	2301      	movs	r3, #1
 800de62:	aa03      	add	r2, sp, #12
 800de64:	4641      	mov	r1, r8
 800de66:	4620      	mov	r0, r4
 800de68:	f7ff fbec 	bl	800d644 <ICM_20948_execute_w>
  if (retval != ICM_20948_Stat_Ok)
 800de6c:	4603      	mov	r3, r0
 800de6e:	b9b0      	cbnz	r0, 800de9e <ICM_20948_i2c_controller_configure_peripheral+0x92>
  {
    return retval;
  }

  // If we are setting up a write, configure the Data Out register too
  if (!Rw)
 800de70:	b95f      	cbnz	r7, 800de8a <ICM_20948_i2c_controller_configure_peripheral+0x7e>
  {
    ICM_20948_I2C_PERIPHX_DO_t dataOutByte;
    dataOutByte.DO = dataOut;
 800de72:	f89d 3050 	ldrb.w	r3, [sp, #80]	@ 0x50
 800de76:	f88d 3000 	strb.w	r3, [sp]
    retval = ICM_20948_execute_w(pdev, periph_do_reg, (uint8_t *)&dataOutByte, sizeof(ICM_20948_I2C_PERIPHX_DO_t));
 800de7a:	2301      	movs	r3, #1
 800de7c:	466a      	mov	r2, sp
 800de7e:	4651      	mov	r1, sl
 800de80:	4620      	mov	r0, r4
 800de82:	f7ff fbdf 	bl	800d644 <ICM_20948_execute_w>
    if (retval != ICM_20948_Stat_Ok)
 800de86:	4603      	mov	r3, r0
 800de88:	b948      	cbnz	r0, 800de9e <ICM_20948_i2c_controller_configure_peripheral+0x92>
    }
  }

  // Set the peripheral sub-address (register address)
  ICM_20948_I2C_PERIPHX_REG_t subaddress;
  subaddress.REG = reg;
 800de8a:	f88d 6008 	strb.w	r6, [sp, #8]
  retval = ICM_20948_execute_w(pdev, periph_reg_reg, (uint8_t *)&subaddress, sizeof(ICM_20948_I2C_PERIPHX_REG_t));
 800de8e:	2301      	movs	r3, #1
 800de90:	aa02      	add	r2, sp, #8
 800de92:	4649      	mov	r1, r9
 800de94:	4620      	mov	r0, r4
 800de96:	f7ff fbd5 	bl	800d644 <ICM_20948_execute_w>
  if (retval != ICM_20948_Stat_Ok)
 800de9a:	4603      	mov	r3, r0
 800de9c:	b328      	cbz	r0, 800deea <ICM_20948_i2c_controller_configure_peripheral+0xde>
  {
    return retval;
  }

  return retval;
}
 800de9e:	4618      	mov	r0, r3
 800dea0:	b005      	add	sp, #20
 800dea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    periph_do_reg = AGB3_REG_I2C_PERIPH2_DO;
 800dea6:	f04f 0a0e 	mov.w	sl, #14
    periph_ctrl_reg = AGB3_REG_I2C_PERIPH2_CTRL;
 800deaa:	f04f 0b0d 	mov.w	fp, #13
    periph_reg_reg = AGB3_REG_I2C_PERIPH2_REG;
 800deae:	f04f 090c 	mov.w	r9, #12
    periph_addr_reg = AGB3_REG_I2C_PERIPH2_ADDR;
 800deb2:	f04f 080b 	mov.w	r8, #11
    break;
 800deb6:	e7c0      	b.n	800de3a <ICM_20948_i2c_controller_configure_peripheral+0x2e>
    periph_do_reg = AGB3_REG_I2C_PERIPH3_DO;
 800deb8:	f04f 0a12 	mov.w	sl, #18
    periph_ctrl_reg = AGB3_REG_I2C_PERIPH3_CTRL;
 800debc:	f04f 0b11 	mov.w	fp, #17
    periph_reg_reg = AGB3_REG_I2C_PERIPH3_REG;
 800dec0:	f04f 0910 	mov.w	r9, #16
    periph_addr_reg = AGB3_REG_I2C_PERIPH3_ADDR;
 800dec4:	f04f 080f 	mov.w	r8, #15
    break;
 800dec8:	e7b7      	b.n	800de3a <ICM_20948_i2c_controller_configure_peripheral+0x2e>
    periph_do_reg = AGB3_REG_I2C_PERIPH1_DO;
 800deca:	f04f 0a0a 	mov.w	sl, #10
    periph_ctrl_reg = AGB3_REG_I2C_PERIPH1_CTRL;
 800dece:	f04f 0b09 	mov.w	fp, #9
    periph_reg_reg = AGB3_REG_I2C_PERIPH1_REG;
 800ded2:	f04f 0908 	mov.w	r9, #8
    periph_addr_reg = AGB3_REG_I2C_PERIPH1_ADDR;
 800ded6:	f04f 0807 	mov.w	r8, #7
 800deda:	e7ae      	b.n	800de3a <ICM_20948_i2c_controller_configure_peripheral+0x2e>
    address.RNW = 0; // Make sure bit is clear (just in case there is any garbage in that RAM location)
 800dedc:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800dee0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dee4:	f88d 300c 	strb.w	r3, [sp, #12]
 800dee8:	e7ba      	b.n	800de60 <ICM_20948_i2c_controller_configure_peripheral+0x54>
  ctrl.LENG = len;
 800deea:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800deee:	f89d 2038 	ldrb.w	r2, [sp, #56]	@ 0x38
 800def2:	f362 0303 	bfi	r3, r2, #0, #4
 800def6:	f88d 3004 	strb.w	r3, [sp, #4]
  ctrl.EN = enable;
 800defa:	b2db      	uxtb	r3, r3
 800defc:	f89d 2040 	ldrb.w	r2, [sp, #64]	@ 0x40
 800df00:	f362 13c7 	bfi	r3, r2, #7, #1
 800df04:	f88d 3004 	strb.w	r3, [sp, #4]
  ctrl.REG_DIS = data_only;
 800df08:	b2db      	uxtb	r3, r3
 800df0a:	f89d 2044 	ldrb.w	r2, [sp, #68]	@ 0x44
 800df0e:	f362 1345 	bfi	r3, r2, #5, #1
 800df12:	f88d 3004 	strb.w	r3, [sp, #4]
  ctrl.GRP = grp;
 800df16:	b2db      	uxtb	r3, r3
 800df18:	f89d 2048 	ldrb.w	r2, [sp, #72]	@ 0x48
 800df1c:	f362 1304 	bfi	r3, r2, #4, #1
 800df20:	f88d 3004 	strb.w	r3, [sp, #4]
  ctrl.BYTE_SW = swap;
 800df24:	b2db      	uxtb	r3, r3
 800df26:	f89d 204c 	ldrb.w	r2, [sp, #76]	@ 0x4c
 800df2a:	f362 1386 	bfi	r3, r2, #6, #1
 800df2e:	f88d 3004 	strb.w	r3, [sp, #4]
  retval = ICM_20948_execute_w(pdev, periph_ctrl_reg, (uint8_t *)&ctrl, sizeof(ICM_20948_I2C_PERIPHX_CTRL_t));
 800df32:	2301      	movs	r3, #1
 800df34:	aa01      	add	r2, sp, #4
 800df36:	4659      	mov	r1, fp
 800df38:	4620      	mov	r0, r4
 800df3a:	f7ff fb83 	bl	800d644 <ICM_20948_execute_w>
 800df3e:	4603      	mov	r3, r0
    return retval;
 800df40:	e7ad      	b.n	800de9e <ICM_20948_i2c_controller_configure_peripheral+0x92>
  switch (peripheral)
 800df42:	2303      	movs	r3, #3
 800df44:	e7ab      	b.n	800de9e <ICM_20948_i2c_controller_configure_peripheral+0x92>
	...

0800df48 <RS485_Master_Init>:
uint8_t RS4815_2_AUTO_SEND_DATA = 0;

/**
 * @brief 初始化RS485主机通信
 */
void RS485_Master_Init(void) {
 800df48:	b500      	push	{lr}
 800df4a:	b085      	sub	sp, #20
    // 初始化UART服务
    UART_Service_Init();
 800df4c:	f7f4 f912 	bl	8002174 <UART_Service_Init>

    // 初始化RS485状态
    rs485_sensor_1.huart = &huart2;
 800df50:	4b0f      	ldr	r3, [pc, #60]	@ (800df90 <RS485_Master_Init+0x48>)
 800df52:	4a10      	ldr	r2, [pc, #64]	@ (800df94 <RS485_Master_Init+0x4c>)
 800df54:	601a      	str	r2, [r3, #0]
    rs485_sensor_1.uartState = &uart2_rx_state;
 800df56:	4a10      	ldr	r2, [pc, #64]	@ (800df98 <RS485_Master_Init+0x50>)
 800df58:	605a      	str	r2, [r3, #4]
    rs485_sensor_1.sensorId = RS485_SENSOR_1;
 800df5a:	2200      	movs	r2, #0
 800df5c:	721a      	strb	r2, [r3, #8]
    rs485_sensor_1.initialized = false;
 800df5e:	725a      	strb	r2, [r3, #9]

    rs485_sensor_2.huart = &huart3;
 800df60:	4b0e      	ldr	r3, [pc, #56]	@ (800df9c <RS485_Master_Init+0x54>)
 800df62:	490f      	ldr	r1, [pc, #60]	@ (800dfa0 <RS485_Master_Init+0x58>)
 800df64:	6019      	str	r1, [r3, #0]
    rs485_sensor_2.uartState = &uart3_rx_state;
 800df66:	490f      	ldr	r1, [pc, #60]	@ (800dfa4 <RS485_Master_Init+0x5c>)
 800df68:	6059      	str	r1, [r3, #4]
    rs485_sensor_2.sensorId = RS485_SENSOR_2;
 800df6a:	2101      	movs	r1, #1
 800df6c:	7219      	strb	r1, [r3, #8]
    rs485_sensor_2.initialized = false;
 800df6e:	725a      	strb	r2, [r3, #9]

    // 创建定时器，用于100Hz的数据采集
    osTimerAttr_t timer_attr = {
 800df70:	9200      	str	r2, [sp, #0]
 800df72:	9201      	str	r2, [sp, #4]
 800df74:	9202      	str	r2, [sp, #8]
 800df76:	9203      	str	r2, [sp, #12]
 800df78:	4b0b      	ldr	r3, [pc, #44]	@ (800dfa8 <RS485_Master_Init+0x60>)
 800df7a:	9300      	str	r3, [sp, #0]
        .name = "RS485DataTimer"
    };
    rs485DataTimerId = osTimerNew(RS485_DataAcquisitionCallback, osTimerPeriodic, NULL, &timer_attr);
 800df7c:	466b      	mov	r3, sp
 800df7e:	480b      	ldr	r0, [pc, #44]	@ (800dfac <RS485_Master_Init+0x64>)
 800df80:	f001 fd44 	bl	800fa0c <osTimerNew>
 800df84:	4b0a      	ldr	r3, [pc, #40]	@ (800dfb0 <RS485_Master_Init+0x68>)
 800df86:	6018      	str	r0, [r3, #0]
}
 800df88:	b005      	add	sp, #20
 800df8a:	f85d fb04 	ldr.w	pc, [sp], #4
 800df8e:	bf00      	nop
 800df90:	240024b0 	.word	0x240024b0
 800df94:	2400097c 	.word	0x2400097c
 800df98:	240016bc 	.word	0x240016bc
 800df9c:	240024a4 	.word	0x240024a4
 800dfa0:	240008e8 	.word	0x240008e8
 800dfa4:	240012b4 	.word	0x240012b4
 800dfa8:	08016e60 	.word	0x08016e60
 800dfac:	0800e781 	.word	0x0800e781
 800dfb0:	240024a0 	.word	0x240024a0

0800dfb4 <CalculateChecksum>:
 * @brief 计算校验和
 * @param data 数据缓冲区
 * @param length 数据长度
 * @return 校验和
 */
uint8_t CalculateChecksum(uint8_t *data, uint16_t length) {
 800dfb4:	4684      	mov	ip, r0
    uint8_t sum = 0;
    for (uint16_t i = 0; i < length; i++) {
 800dfb6:	2300      	movs	r3, #0
    uint8_t sum = 0;
 800dfb8:	4618      	mov	r0, r3
    for (uint16_t i = 0; i < length; i++) {
 800dfba:	e005      	b.n	800dfc8 <CalculateChecksum+0x14>
        sum += data[i];
 800dfbc:	f81c 2003 	ldrb.w	r2, [ip, r3]
 800dfc0:	4410      	add	r0, r2
 800dfc2:	b2c0      	uxtb	r0, r0
    for (uint16_t i = 0; i < length; i++) {
 800dfc4:	3301      	adds	r3, #1
 800dfc6:	b29b      	uxth	r3, r3
 800dfc8:	428b      	cmp	r3, r1
 800dfca:	d3f7      	bcc.n	800dfbc <CalculateChecksum+0x8>
    }
    return sum;
}
 800dfcc:	4770      	bx	lr

0800dfce <VerifyChecksum>:
 * @param buffer 数据缓冲区
 * @param headerPos 帧头位置
 * @param tailPos 帧尾位置
 * @return 校验和是否正确
 */
bool VerifyChecksum(uint8_t *buffer, uint16_t headerPos, uint16_t tailPos) {
 800dfce:	460b      	mov	r3, r1
    if (tailPos <= headerPos + FRAME_HEADER_SIZE + 1) return false;
 800dfd0:	3104      	adds	r1, #4
 800dfd2:	428a      	cmp	r2, r1
 800dfd4:	dd0e      	ble.n	800dff4 <VerifyChecksum+0x26>
bool VerifyChecksum(uint8_t *buffer, uint16_t headerPos, uint16_t tailPos) {
 800dfd6:	b510      	push	{r4, lr}

    uint8_t receivedChecksum = buffer[tailPos - 1];
 800dfd8:	1e51      	subs	r1, r2, #1
 800dfda:	5c44      	ldrb	r4, [r0, r1]
    uint8_t calculatedChecksum = CalculateChecksum(&buffer[headerPos], tailPos - headerPos - 1);
 800dfdc:	1ad2      	subs	r2, r2, r3
 800dfde:	b292      	uxth	r2, r2
 800dfe0:	3a01      	subs	r2, #1
 800dfe2:	b291      	uxth	r1, r2
 800dfe4:	4418      	add	r0, r3
 800dfe6:	f7ff ffe5 	bl	800dfb4 <CalculateChecksum>

    return (receivedChecksum == calculatedChecksum);
 800dfea:	4284      	cmp	r4, r0
 800dfec:	bf14      	ite	ne
 800dfee:	2000      	movne	r0, #0
 800dff0:	2001      	moveq	r0, #1
}
 800dff2:	bd10      	pop	{r4, pc}
    if (tailPos <= headerPos + FRAME_HEADER_SIZE + 1) return false;
 800dff4:	2000      	movs	r0, #0
}
 800dff6:	4770      	bx	lr

0800dff8 <RS485_Send>:
 * @brief 通过RS485发送数据
 * @param state RS485状态结构体
 * @param data 要发送的数据
 * @param size 数据大小
 */
void RS485_Send(RS485_State *state, uint8_t *data, uint16_t size) {
 800dff8:	b510      	push	{r4, lr}
 800dffa:	4604      	mov	r4, r0
    // 切换到发送模式
    RS485_EnableTxMode(state);

    // 发送数据
    HAL_UART_Transmit(state->huart, data, size, 100);
 800dffc:	2364      	movs	r3, #100	@ 0x64
 800dffe:	6800      	ldr	r0, [r0, #0]
 800e000:	f7fd f936 	bl	800b270 <HAL_UART_Transmit>

    // 切换回接收模式
    RS485_EnableRxMode(state);

    // 重新启动接收中断
    HAL_UART_Receive_IT(state->huart, &state->uartState->RxBuffer[state->uartState->RxCount], 1);
 800e004:	6863      	ldr	r3, [r4, #4]
 800e006:	f8b3 1400 	ldrh.w	r1, [r3, #1024]	@ 0x400
 800e00a:	2201      	movs	r2, #1
 800e00c:	4419      	add	r1, r3
 800e00e:	6820      	ldr	r0, [r4, #0]
 800e010:	f7fd fb58 	bl	800b6c4 <HAL_UART_Receive_IT>
}
 800e014:	bd10      	pop	{r4, pc}
	...

0800e018 <RS485_SendCommand>:
 * @brief 发送命令到从机
 * @param state RS485状态结构体
 * @param cmd 命令码
 * @return 发送是否成功
 */
bool RS485_SendCommand(RS485_State *state, uint8_t cmd) {
 800e018:	b570      	push	{r4, r5, r6, lr}
 800e01a:	b0c0      	sub	sp, #256	@ 0x100
 800e01c:	4605      	mov	r5, r0
    uint8_t txBuffer[RS485_TX_BUFFER_SIZE];
    uint16_t txIndex = 0;

    // 添加帧头
    for (int i = 0; i < FRAME_HEADER_SIZE; i++) {
 800e01e:	2300      	movs	r3, #0
    uint16_t txIndex = 0;
 800e020:	461c      	mov	r4, r3
    for (int i = 0; i < FRAME_HEADER_SIZE; i++) {
 800e022:	e006      	b.n	800e032 <RS485_SendCommand+0x1a>
        txBuffer[txIndex++] = FRAME_HEADER[i];
 800e024:	1c62      	adds	r2, r4, #1
 800e026:	481d      	ldr	r0, [pc, #116]	@ (800e09c <RS485_SendCommand+0x84>)
 800e028:	5cc0      	ldrb	r0, [r0, r3]
 800e02a:	f80d 0004 	strb.w	r0, [sp, r4]
    for (int i = 0; i < FRAME_HEADER_SIZE; i++) {
 800e02e:	3301      	adds	r3, #1
        txBuffer[txIndex++] = FRAME_HEADER[i];
 800e030:	b294      	uxth	r4, r2
    for (int i = 0; i < FRAME_HEADER_SIZE; i++) {
 800e032:	2b02      	cmp	r3, #2
 800e034:	ddf6      	ble.n	800e024 <RS485_SendCommand+0xc>
    }

    // 添加从机地址
    txBuffer[txIndex++] = SLAVE_ADDRESS;
 800e036:	1c63      	adds	r3, r4, #1
 800e038:	b29b      	uxth	r3, r3
 800e03a:	2201      	movs	r2, #1
 800e03c:	f80d 2004 	strb.w	r2, [sp, r4]

    // 添加命令码
    txBuffer[txIndex++] = cmd;
 800e040:	1ca6      	adds	r6, r4, #2
 800e042:	b2b6      	uxth	r6, r6
 800e044:	f80d 1003 	strb.w	r1, [sp, r3]

    // 计算校验和
    txBuffer[txIndex] = CalculateChecksum(txBuffer, txIndex);
 800e048:	4631      	mov	r1, r6
 800e04a:	4668      	mov	r0, sp
 800e04c:	f7ff ffb2 	bl	800dfb4 <CalculateChecksum>
 800e050:	f80d 0006 	strb.w	r0, [sp, r6]
    txIndex++;
 800e054:	1ce2      	adds	r2, r4, #3
 800e056:	b292      	uxth	r2, r2

    // 添加帧尾
    for (int i = 0; i < FRAME_TAIL_SIZE; i++) {
 800e058:	2300      	movs	r3, #0
 800e05a:	e006      	b.n	800e06a <RS485_SendCommand+0x52>
        txBuffer[txIndex++] = FRAME_TAIL[i];
 800e05c:	1c51      	adds	r1, r2, #1
 800e05e:	4810      	ldr	r0, [pc, #64]	@ (800e0a0 <RS485_SendCommand+0x88>)
 800e060:	5cc0      	ldrb	r0, [r0, r3]
 800e062:	f80d 0002 	strb.w	r0, [sp, r2]
    for (int i = 0; i < FRAME_TAIL_SIZE; i++) {
 800e066:	3301      	adds	r3, #1
        txBuffer[txIndex++] = FRAME_TAIL[i];
 800e068:	b28a      	uxth	r2, r1
    for (int i = 0; i < FRAME_TAIL_SIZE; i++) {
 800e06a:	2b02      	cmp	r3, #2
 800e06c:	ddf6      	ble.n	800e05c <RS485_SendCommand+0x44>
    }

    // 清空接收计数器，准备接收响应
    state->uartState->frameReceived = 0;
 800e06e:	6869      	ldr	r1, [r5, #4]
 800e070:	2300      	movs	r3, #0
 800e072:	f881 3402 	strb.w	r3, [r1, #1026]	@ 0x402
    state->uartState->RxCount = 0;
 800e076:	6869      	ldr	r1, [r5, #4]
 800e078:	f8a1 3400 	strh.w	r3, [r1, #1024]	@ 0x400
    state->uartState->lastHeaderPos = 0;
 800e07c:	6869      	ldr	r1, [r5, #4]
 800e07e:	f8a1 3404 	strh.w	r3, [r1, #1028]	@ 0x404
    state->uartState->headerFound = 0;
 800e082:	6869      	ldr	r1, [r5, #4]
 800e084:	f881 3403 	strb.w	r3, [r1, #1027]	@ 0x403
    state->uartState->searchOffset = 0;
 800e088:	6869      	ldr	r1, [r5, #4]
 800e08a:	f8a1 3406 	strh.w	r3, [r1, #1030]	@ 0x406


    // 发送命令
    RS485_Send(state, txBuffer, txIndex);
 800e08e:	4669      	mov	r1, sp
 800e090:	4628      	mov	r0, r5
 800e092:	f7ff ffb1 	bl	800dff8 <RS485_Send>
    // 清空接收计数器，准备接收响应
//    state->uartState->frameReceived = 0;
//    state->uartState->RxCount = 0;

    return true;
}
 800e096:	2001      	movs	r0, #1
 800e098:	b040      	add	sp, #256	@ 0x100
 800e09a:	bd70      	pop	{r4, r5, r6, pc}
 800e09c:	08017060 	.word	0x08017060
 800e0a0:	0801705c 	.word	0x0801705c

0800e0a4 <RS485_WaitForResponse>:
 * @brief 等待从机响应
 * @param state RS485状态结构体
 * @param timeout 超时时间（毫秒）
 * @return 是否接收到响应
 */
bool RS485_WaitForResponse(RS485_State *state, uint32_t timeout) {
 800e0a4:	b570      	push	{r4, r5, r6, lr}
 800e0a6:	4606      	mov	r6, r0
 800e0a8:	460d      	mov	r5, r1
    uint32_t startTime = HAL_GetTick();
 800e0aa:	f7f4 fa2b 	bl	8002504 <HAL_GetTick>
 800e0ae:	4604      	mov	r4, r0

    while ((HAL_GetTick() - startTime) < timeout) {
 800e0b0:	e002      	b.n	800e0b8 <RS485_WaitForResponse+0x14>
        if (state->uartState->frameReceived) {
            return true;
        }
        osDelay(1);
 800e0b2:	2001      	movs	r0, #1
 800e0b4:	f001 fc9c 	bl	800f9f0 <osDelay>
    while ((HAL_GetTick() - startTime) < timeout) {
 800e0b8:	f7f4 fa24 	bl	8002504 <HAL_GetTick>
 800e0bc:	1b00      	subs	r0, r0, r4
 800e0be:	42a8      	cmp	r0, r5
 800e0c0:	d206      	bcs.n	800e0d0 <RS485_WaitForResponse+0x2c>
        if (state->uartState->frameReceived) {
 800e0c2:	6873      	ldr	r3, [r6, #4]
 800e0c4:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d0f2      	beq.n	800e0b2 <RS485_WaitForResponse+0xe>
            return true;
 800e0cc:	2001      	movs	r0, #1
 800e0ce:	e000      	b.n	800e0d2 <RS485_WaitForResponse+0x2e>
    }

    return false;
 800e0d0:	2000      	movs	r0, #0
}
 800e0d2:	bd70      	pop	{r4, r5, r6, pc}

0800e0d4 <FindCompleteFrame>:
 * @param state UART接收状态结构体
 * @param headerPos 帧头位置的输出参数
 * @param tailPos 帧尾位置的输出参数
 * @return 是否找到完整帧
 */
bool FindCompleteFrame(UART_RxState *state, uint16_t *headerPos, uint16_t *tailPos) {
 800e0d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0d6:	4605      	mov	r5, r0
 800e0d8:	460f      	mov	r7, r1
 800e0da:	4616      	mov	r6, r2
    // 查找帧头
    bool headerFound = false;
    *headerPos = 0;
 800e0dc:	2400      	movs	r4, #0
 800e0de:	800c      	strh	r4, [r1, #0]

    for (uint16_t i = 0; i <= state->RxCount - FRAME_HEADER_SIZE; i++) {
 800e0e0:	e001      	b.n	800e0e6 <FindCompleteFrame+0x12>
 800e0e2:	3401      	adds	r4, #1
 800e0e4:	b2a4      	uxth	r4, r4
 800e0e6:	f8b5 3400 	ldrh.w	r3, [r5, #1024]	@ 0x400
 800e0ea:	3b02      	subs	r3, #2
 800e0ec:	42a3      	cmp	r3, r4
 800e0ee:	dd1d      	ble.n	800e12c <FindCompleteFrame+0x58>
        if (IsFrameHeaderFound(state->RxBuffer, i, FRAME_HEADER, FRAME_HEADER_SIZE)) {
 800e0f0:	2303      	movs	r3, #3
 800e0f2:	4a12      	ldr	r2, [pc, #72]	@ (800e13c <FindCompleteFrame+0x68>)
 800e0f4:	4621      	mov	r1, r4
 800e0f6:	4628      	mov	r0, r5
 800e0f8:	f7f4 f896 	bl	8002228 <IsFrameHeaderFound>
 800e0fc:	2800      	cmp	r0, #0
 800e0fe:	d0f0      	beq.n	800e0e2 <FindCompleteFrame+0xe>
            headerFound = true;
            *headerPos = i;
 800e100:	803c      	strh	r4, [r7, #0]
        return false;
    }

    // 查找帧尾
    bool tailFound = false;
    *tailPos = 0;
 800e102:	2300      	movs	r3, #0
 800e104:	8033      	strh	r3, [r6, #0]

    for (uint16_t i = *headerPos + FRAME_HEADER_SIZE; i <= state->RxCount - FRAME_TAIL_SIZE; i++) {
 800e106:	883c      	ldrh	r4, [r7, #0]
 800e108:	3403      	adds	r4, #3
 800e10a:	b2a4      	uxth	r4, r4
 800e10c:	f8b5 3400 	ldrh.w	r3, [r5, #1024]	@ 0x400
 800e110:	3b02      	subs	r3, #2
 800e112:	42a3      	cmp	r3, r4
 800e114:	dd0f      	ble.n	800e136 <FindCompleteFrame+0x62>
        if (IsFrameTailFound(state->RxBuffer, i, FRAME_TAIL, FRAME_TAIL_SIZE)) {
 800e116:	2303      	movs	r3, #3
 800e118:	4a09      	ldr	r2, [pc, #36]	@ (800e140 <FindCompleteFrame+0x6c>)
 800e11a:	4621      	mov	r1, r4
 800e11c:	4628      	mov	r0, r5
 800e11e:	f7f4 f89b 	bl	8002258 <IsFrameTailFound>
 800e122:	4603      	mov	r3, r0
 800e124:	b928      	cbnz	r0, 800e132 <FindCompleteFrame+0x5e>
    for (uint16_t i = *headerPos + FRAME_HEADER_SIZE; i <= state->RxCount - FRAME_TAIL_SIZE; i++) {
 800e126:	3401      	adds	r4, #1
 800e128:	b2a4      	uxth	r4, r4
 800e12a:	e7ef      	b.n	800e10c <FindCompleteFrame+0x38>
        return false;
 800e12c:	2300      	movs	r3, #0
            break;
        }
    }

    return tailFound;
}
 800e12e:	4618      	mov	r0, r3
 800e130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            *tailPos = i;
 800e132:	8034      	strh	r4, [r6, #0]
            break;
 800e134:	e7fb      	b.n	800e12e <FindCompleteFrame+0x5a>
    bool tailFound = false;
 800e136:	2300      	movs	r3, #0
 800e138:	e7f9      	b.n	800e12e <FindCompleteFrame+0x5a>
 800e13a:	bf00      	nop
 800e13c:	08017060 	.word	0x08017060
 800e140:	0801705c 	.word	0x0801705c

0800e144 <ProcessResponse>:

/**
 * @brief 处理接收到的响应
 * @param state RS485状态结构体
 */
void ProcessResponse(RS485_State *state) {
 800e144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e148:	b083      	sub	sp, #12
    UART_RxState *uartState = state->uartState;
 800e14a:	6844      	ldr	r4, [r0, #4]


    if (!uartState->frameReceived) {
 800e14c:	f894 3402 	ldrb.w	r3, [r4, #1026]	@ 0x402
 800e150:	b913      	cbnz	r3, 800e158 <ProcessResponse+0x14>
            break;
    }

    // 重置接收状态，准备接收下一帧
    ResetUartState(uartState);
}
 800e152:	b003      	add	sp, #12
 800e154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e158:	4605      	mov	r5, r0
    uint16_t headerPos = 0;
 800e15a:	2300      	movs	r3, #0
 800e15c:	f8ad 3006 	strh.w	r3, [sp, #6]
    uint16_t tailPos = 0;
 800e160:	f8ad 3004 	strh.w	r3, [sp, #4]
    if (!FindCompleteFrame(uartState, &headerPos, &tailPos)) {
 800e164:	aa01      	add	r2, sp, #4
 800e166:	f10d 0106 	add.w	r1, sp, #6
 800e16a:	4620      	mov	r0, r4
 800e16c:	f7ff ffb2 	bl	800e0d4 <FindCompleteFrame>
 800e170:	b358      	cbz	r0, 800e1ca <ProcessResponse+0x86>
    if (!VerifyChecksum(uartState->RxBuffer, headerPos, tailPos)) {
 800e172:	f8bd 7006 	ldrh.w	r7, [sp, #6]
 800e176:	f8bd 6004 	ldrh.w	r6, [sp, #4]
 800e17a:	4632      	mov	r2, r6
 800e17c:	4639      	mov	r1, r7
 800e17e:	4620      	mov	r0, r4
 800e180:	f7ff ff25 	bl	800dfce <VerifyChecksum>
 800e184:	b340      	cbz	r0, 800e1d8 <ProcessResponse+0x94>
    if (uartState->RxBuffer[headerPos + FRAME_HEADER_SIZE] != SLAVE_ADDRESS) {
 800e186:	1cfb      	adds	r3, r7, #3
 800e188:	5ce3      	ldrb	r3, [r4, r3]
 800e18a:	2b01      	cmp	r3, #1
 800e18c:	d12b      	bne.n	800e1e6 <ProcessResponse+0xa2>
    uint8_t cmd = uartState->RxBuffer[headerPos + FRAME_HEADER_SIZE + 1]; // 命令码在地址后面
 800e18e:	1d3b      	adds	r3, r7, #4
 800e190:	5ce3      	ldrb	r3, [r4, r3]
    uint16_t rxIndex = headerPos + FRAME_HEADER_SIZE + 2; // 数据开始索引
 800e192:	f107 0805 	add.w	r8, r7, #5
 800e196:	fa1f f888 	uxth.w	r8, r8
    uint16_t dataLength = tailPos - headerPos - FRAME_HEADER_SIZE -3;
 800e19a:	1bf6      	subs	r6, r6, r7
 800e19c:	b2b6      	uxth	r6, r6
 800e19e:	3e06      	subs	r6, #6
 800e1a0:	b2b6      	uxth	r6, r6
    switch (cmd) {
 800e1a2:	3b01      	subs	r3, #1
 800e1a4:	2b0e      	cmp	r3, #14
 800e1a6:	d866      	bhi.n	800e276 <ProcessResponse+0x132>
 800e1a8:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e1ac:	006d0024 	.word	0x006d0024
 800e1b0:	00bc007a 	.word	0x00bc007a
 800e1b4:	009b00f4 	.word	0x009b00f4
 800e1b8:	011100d8 	.word	0x011100d8
 800e1bc:	01b70176 	.word	0x01b70176
 800e1c0:	023a01f8 	.word	0x023a01f8
 800e1c4:	012e0280 	.word	0x012e0280
 800e1c8:	014b      	.short	0x014b
        ResetUartState(uartState);
 800e1ca:	4620      	mov	r0, r4
 800e1cc:	f7f4 f8cd 	bl	800236a <ResetUartState>
        printf("NOT FindCompleteFrame\r\n");
 800e1d0:	48aa      	ldr	r0, [pc, #680]	@ (800e47c <ProcessResponse+0x338>)
 800e1d2:	f005 fdb1 	bl	8013d38 <puts>
        return;
 800e1d6:	e7bc      	b.n	800e152 <ProcessResponse+0xe>
        ResetUartState(uartState);
 800e1d8:	4620      	mov	r0, r4
 800e1da:	f7f4 f8c6 	bl	800236a <ResetUartState>
        printf("NOT VerifyChecksum\r\n");
 800e1de:	48a8      	ldr	r0, [pc, #672]	@ (800e480 <ProcessResponse+0x33c>)
 800e1e0:	f005 fdaa 	bl	8013d38 <puts>
        return;
 800e1e4:	e7b5      	b.n	800e152 <ProcessResponse+0xe>
        ResetUartState(uartState);
 800e1e6:	4620      	mov	r0, r4
 800e1e8:	f7f4 f8bf 	bl	800236a <ResetUartState>
        printf("NOT SLAVE_ADDRESS\r\n");
 800e1ec:	48a5      	ldr	r0, [pc, #660]	@ (800e484 <ProcessResponse+0x340>)
 800e1ee:	f005 fda3 	bl	8013d38 <puts>
        return;
 800e1f2:	e7ae      	b.n	800e152 <ProcessResponse+0xe>
            if (state->sensorId == RS485_SENSOR_1) {
 800e1f4:	7a2b      	ldrb	r3, [r5, #8]
 800e1f6:	bb83      	cbnz	r3, 800e25a <ProcessResponse+0x116>
                deviceStatus = &g_device_status.rs485_sensor_devicestatus_1;
 800e1f8:	4ea3      	ldr	r6, [pc, #652]	@ (800e488 <ProcessResponse+0x344>)
            deviceStatus->imu_1_init = uartState->RxBuffer[rxIndex++];
 800e1fa:	1dbb      	adds	r3, r7, #6
 800e1fc:	b29b      	uxth	r3, r3
 800e1fe:	f814 8008 	ldrb.w	r8, [r4, r8]
 800e202:	f1b8 0200 	subs.w	r2, r8, #0
 800e206:	bf18      	it	ne
 800e208:	2201      	movne	r2, #1
 800e20a:	7032      	strb	r2, [r6, #0]
            deviceStatus->imu_2_init = uartState->RxBuffer[rxIndex++];
 800e20c:	1dfa      	adds	r2, r7, #7
 800e20e:	b292      	uxth	r2, r2
 800e210:	f814 9003 	ldrb.w	r9, [r4, r3]
 800e214:	f1b9 0300 	subs.w	r3, r9, #0
 800e218:	bf18      	it	ne
 800e21a:	2301      	movne	r3, #1
 800e21c:	7073      	strb	r3, [r6, #1]
            deviceStatus->mt6835_cs1_init = uartState->RxBuffer[rxIndex++];
 800e21e:	f107 0308 	add.w	r3, r7, #8
 800e222:	b29b      	uxth	r3, r3
 800e224:	f814 a002 	ldrb.w	sl, [r4, r2]
 800e228:	f1ba 0200 	subs.w	r2, sl, #0
 800e22c:	bf18      	it	ne
 800e22e:	2201      	movne	r2, #1
 800e230:	70b2      	strb	r2, [r6, #2]
            uint8_t errLen = uartState->RxBuffer[rxIndex++];
 800e232:	3709      	adds	r7, #9
 800e234:	b2bf      	uxth	r7, r7
 800e236:	f814 b003 	ldrb.w	fp, [r4, r3]
            if (errLen > 0) {
 800e23a:	f1bb 0f00 	cmp.w	fp, #0
 800e23e:	d10e      	bne.n	800e25e <ProcessResponse+0x11a>
                deviceStatus->error_message[0] = '\0'; // 无错误信息
 800e240:	2300      	movs	r3, #0
 800e242:	70f3      	strb	r3, [r6, #3]
                                deviceStatus->imu_2_init &&
 800e244:	f1b8 0f00 	cmp.w	r8, #0
 800e248:	d013      	beq.n	800e272 <ProcessResponse+0x12e>
            state->initialized = deviceStatus->imu_1_init &&
 800e24a:	f1b9 0f00 	cmp.w	r9, #0
 800e24e:	d016      	beq.n	800e27e <ProcessResponse+0x13a>
                                deviceStatus->imu_2_init &&
 800e250:	f1ba 0f00 	cmp.w	sl, #0
 800e254:	d115      	bne.n	800e282 <ProcessResponse+0x13e>
 800e256:	2300      	movs	r3, #0
 800e258:	e00c      	b.n	800e274 <ProcessResponse+0x130>
                deviceStatus = &g_device_status.rs485_sensor_devicestatus_2;
 800e25a:	4e8c      	ldr	r6, [pc, #560]	@ (800e48c <ProcessResponse+0x348>)
 800e25c:	e7cd      	b.n	800e1fa <ProcessResponse+0xb6>
                memcpy(deviceStatus->error_message, &uartState->RxBuffer[rxIndex], errLen);
 800e25e:	465a      	mov	r2, fp
 800e260:	19e1      	adds	r1, r4, r7
 800e262:	1cf0      	adds	r0, r6, #3
 800e264:	f006 f81f 	bl	80142a6 <memcpy>
                deviceStatus->error_message[errLen] = '\0'; // 添加字符串结束符
 800e268:	44b3      	add	fp, r6
 800e26a:	2300      	movs	r3, #0
 800e26c:	f88b 3003 	strb.w	r3, [fp, #3]
 800e270:	e7e8      	b.n	800e244 <ProcessResponse+0x100>
                                deviceStatus->imu_2_init &&
 800e272:	2300      	movs	r3, #0
            state->initialized = deviceStatus->imu_1_init &&
 800e274:	726b      	strb	r3, [r5, #9]
    ResetUartState(uartState);
 800e276:	4620      	mov	r0, r4
 800e278:	f7f4 f877 	bl	800236a <ResetUartState>
 800e27c:	e769      	b.n	800e152 <ProcessResponse+0xe>
                                deviceStatus->imu_2_init &&
 800e27e:	2300      	movs	r3, #0
 800e280:	e7f8      	b.n	800e274 <ProcessResponse+0x130>
 800e282:	2301      	movs	r3, #1
 800e284:	e7f6      	b.n	800e274 <ProcessResponse+0x130>
            if (state->sensorId == RS485_SENSOR_1) {
 800e286:	7a2b      	ldrb	r3, [r5, #8]
 800e288:	b943      	cbnz	r3, 800e29c <ProcessResponse+0x158>
                sensorData = &g_system_state.rs485_sensor_data_1;
 800e28a:	4d81      	ldr	r5, [pc, #516]	@ (800e490 <ProcessResponse+0x34c>)
            lock_system_state();
 800e28c:	f7fe f8a8 	bl	800c3e0 <lock_system_state>
            memcpy(&sensorData->encoder_data.angle, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e290:	f854 3008 	ldr.w	r3, [r4, r8]
 800e294:	602b      	str	r3, [r5, #0]
            unlock_system_state();
 800e296:	f7fe f8a5 	bl	800c3e4 <unlock_system_state>
            break;
 800e29a:	e7ec      	b.n	800e276 <ProcessResponse+0x132>
                sensorData = &g_system_state.rs485_sensor_data_2;
 800e29c:	4d7d      	ldr	r5, [pc, #500]	@ (800e494 <ProcessResponse+0x350>)
 800e29e:	e7f5      	b.n	800e28c <ProcessResponse+0x148>
        	if(dataLength != sizeof(float)*4 + 1){
 800e2a0:	2e11      	cmp	r6, #17
 800e2a2:	d1e8      	bne.n	800e276 <ProcessResponse+0x132>
			if (state->sensorId == RS485_SENSOR_1) {
 800e2a4:	7a2b      	ldrb	r3, [r5, #8]
 800e2a6:	b9d3      	cbnz	r3, 800e2de <ProcessResponse+0x19a>
				sensorData = &g_system_state.rs485_sensor_data_1;
 800e2a8:	4d79      	ldr	r5, [pc, #484]	@ (800e490 <ProcessResponse+0x34c>)
			lock_system_state();
 800e2aa:	f7fe f899 	bl	800c3e0 <lock_system_state>
			memcpy(&sensorData->imu_data_1.quat.w, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e2ae:	f854 3008 	ldr.w	r3, [r4, r8]
 800e2b2:	632b      	str	r3, [r5, #48]	@ 0x30
			rxIndex += sizeof(float);
 800e2b4:	f107 0309 	add.w	r3, r7, #9
 800e2b8:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.quat.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e2ba:	58e3      	ldr	r3, [r4, r3]
 800e2bc:	63ab      	str	r3, [r5, #56]	@ 0x38
			rxIndex += sizeof(float);
 800e2be:	f107 030d 	add.w	r3, r7, #13
 800e2c2:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.quat.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e2c4:	58e3      	ldr	r3, [r4, r3]
 800e2c6:	63eb      	str	r3, [r5, #60]	@ 0x3c
			rxIndex += sizeof(float);
 800e2c8:	f107 0311 	add.w	r3, r7, #17
 800e2cc:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.quat.w, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e2ce:	58e3      	ldr	r3, [r4, r3]
 800e2d0:	632b      	str	r3, [r5, #48]	@ 0x30
			sensorData->imu_data_1.dataReady = true;
 800e2d2:	2301      	movs	r3, #1
 800e2d4:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
			unlock_system_state();
 800e2d8:	f7fe f884 	bl	800c3e4 <unlock_system_state>
			break;
 800e2dc:	e7cb      	b.n	800e276 <ProcessResponse+0x132>
				sensorData = &g_system_state.rs485_sensor_data_2;
 800e2de:	4d6d      	ldr	r5, [pc, #436]	@ (800e494 <ProcessResponse+0x350>)
 800e2e0:	e7e3      	b.n	800e2aa <ProcessResponse+0x166>
        	if(dataLength != sizeof(float)*4 + 1){
 800e2e2:	2e11      	cmp	r6, #17
 800e2e4:	d1c7      	bne.n	800e276 <ProcessResponse+0x132>
			if (state->sensorId == RS485_SENSOR_1) {
 800e2e6:	7a2b      	ldrb	r3, [r5, #8]
 800e2e8:	b9d3      	cbnz	r3, 800e320 <ProcessResponse+0x1dc>
				sensorData = &g_system_state.rs485_sensor_data_1;
 800e2ea:	4d69      	ldr	r5, [pc, #420]	@ (800e490 <ProcessResponse+0x34c>)
			lock_system_state();
 800e2ec:	f7fe f878 	bl	800c3e0 <lock_system_state>
			memcpy(&sensorData->imu_data_2.quat.w, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e2f0:	f854 3008 	ldr.w	r3, [r4, r8]
 800e2f4:	672b      	str	r3, [r5, #112]	@ 0x70
			rxIndex += sizeof(float);
 800e2f6:	f107 0309 	add.w	r3, r7, #9
 800e2fa:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.quat.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e2fc:	58e3      	ldr	r3, [r4, r3]
 800e2fe:	67ab      	str	r3, [r5, #120]	@ 0x78
			rxIndex += sizeof(float);
 800e300:	f107 030d 	add.w	r3, r7, #13
 800e304:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.quat.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e306:	58e3      	ldr	r3, [r4, r3]
 800e308:	67eb      	str	r3, [r5, #124]	@ 0x7c
			rxIndex += sizeof(float);
 800e30a:	f107 0311 	add.w	r3, r7, #17
 800e30e:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.quat.w, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e310:	58e3      	ldr	r3, [r4, r3]
 800e312:	672b      	str	r3, [r5, #112]	@ 0x70
			sensorData->imu_data_2.dataReady = true;
 800e314:	2301      	movs	r3, #1
 800e316:	f885 3080 	strb.w	r3, [r5, #128]	@ 0x80
			unlock_system_state();
 800e31a:	f7fe f863 	bl	800c3e4 <unlock_system_state>
			break;
 800e31e:	e7aa      	b.n	800e276 <ProcessResponse+0x132>
				sensorData = &g_system_state.rs485_sensor_data_2;
 800e320:	4d5c      	ldr	r5, [pc, #368]	@ (800e494 <ProcessResponse+0x350>)
 800e322:	e7e3      	b.n	800e2ec <ProcessResponse+0x1a8>
			if(dataLength != sizeof(float)*3 + 1){
 800e324:	2e0d      	cmp	r6, #13
 800e326:	d1a6      	bne.n	800e276 <ProcessResponse+0x132>
			if (state->sensorId == RS485_SENSOR_1) {
 800e328:	7a2b      	ldrb	r3, [r5, #8]
 800e32a:	b9ab      	cbnz	r3, 800e358 <ProcessResponse+0x214>
				sensorData = &g_system_state.rs485_sensor_data_1;
 800e32c:	4d58      	ldr	r5, [pc, #352]	@ (800e490 <ProcessResponse+0x34c>)
			lock_system_state();
 800e32e:	f7fe f857 	bl	800c3e0 <lock_system_state>
			memcpy(&sensorData->imu_data_1.acc.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e332:	f854 3008 	ldr.w	r3, [r4, r8]
 800e336:	606b      	str	r3, [r5, #4]
			rxIndex += sizeof(float);
 800e338:	f107 0309 	add.w	r3, r7, #9
 800e33c:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.acc.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e33e:	58e3      	ldr	r3, [r4, r3]
 800e340:	60ab      	str	r3, [r5, #8]
			rxIndex += sizeof(float);
 800e342:	f107 030d 	add.w	r3, r7, #13
 800e346:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.acc.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e348:	58e3      	ldr	r3, [r4, r3]
 800e34a:	60eb      	str	r3, [r5, #12]
			sensorData->imu_data_1.dataReady = true;
 800e34c:	2301      	movs	r3, #1
 800e34e:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
			unlock_system_state();
 800e352:	f7fe f847 	bl	800c3e4 <unlock_system_state>
			break;
 800e356:	e78e      	b.n	800e276 <ProcessResponse+0x132>
				sensorData = &g_system_state.rs485_sensor_data_2;
 800e358:	4d4e      	ldr	r5, [pc, #312]	@ (800e494 <ProcessResponse+0x350>)
 800e35a:	e7e8      	b.n	800e32e <ProcessResponse+0x1ea>
			if(dataLength != sizeof(float)*3 + 1){
 800e35c:	2e0d      	cmp	r6, #13
 800e35e:	d18a      	bne.n	800e276 <ProcessResponse+0x132>
			if (state->sensorId == RS485_SENSOR_1) {
 800e360:	7a2b      	ldrb	r3, [r5, #8]
 800e362:	b9ab      	cbnz	r3, 800e390 <ProcessResponse+0x24c>
				sensorData = &g_system_state.rs485_sensor_data_1;
 800e364:	4d4a      	ldr	r5, [pc, #296]	@ (800e490 <ProcessResponse+0x34c>)
			lock_system_state();
 800e366:	f7fe f83b 	bl	800c3e0 <lock_system_state>
			memcpy(&sensorData->imu_data_2.acc.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e36a:	f854 3008 	ldr.w	r3, [r4, r8]
 800e36e:	646b      	str	r3, [r5, #68]	@ 0x44
			rxIndex += sizeof(float);
 800e370:	f107 0309 	add.w	r3, r7, #9
 800e374:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.acc.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e376:	58e3      	ldr	r3, [r4, r3]
 800e378:	64ab      	str	r3, [r5, #72]	@ 0x48
			rxIndex += sizeof(float);
 800e37a:	f107 030d 	add.w	r3, r7, #13
 800e37e:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.acc.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e380:	58e3      	ldr	r3, [r4, r3]
 800e382:	64eb      	str	r3, [r5, #76]	@ 0x4c
			sensorData->imu_data_2.dataReady = true;
 800e384:	2301      	movs	r3, #1
 800e386:	f885 3080 	strb.w	r3, [r5, #128]	@ 0x80
			unlock_system_state();
 800e38a:	f7fe f82b 	bl	800c3e4 <unlock_system_state>
			break;
 800e38e:	e772      	b.n	800e276 <ProcessResponse+0x132>
				sensorData = &g_system_state.rs485_sensor_data_2;
 800e390:	4d40      	ldr	r5, [pc, #256]	@ (800e494 <ProcessResponse+0x350>)
 800e392:	e7e8      	b.n	800e366 <ProcessResponse+0x222>
        	if(dataLength != sizeof(float)*3 + 1){
 800e394:	2e0d      	cmp	r6, #13
 800e396:	f47f af6e 	bne.w	800e276 <ProcessResponse+0x132>
			if (state->sensorId == RS485_SENSOR_1) {
 800e39a:	7a2b      	ldrb	r3, [r5, #8]
 800e39c:	b9ab      	cbnz	r3, 800e3ca <ProcessResponse+0x286>
				sensorData = &g_system_state.rs485_sensor_data_1;
 800e39e:	4d3c      	ldr	r5, [pc, #240]	@ (800e490 <ProcessResponse+0x34c>)
			lock_system_state();
 800e3a0:	f7fe f81e 	bl	800c3e0 <lock_system_state>
			memcpy(&sensorData->imu_data_1.gyro.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e3a4:	f854 3008 	ldr.w	r3, [r4, r8]
 800e3a8:	612b      	str	r3, [r5, #16]
			rxIndex += sizeof(float);
 800e3aa:	f107 0309 	add.w	r3, r7, #9
 800e3ae:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.gyro.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e3b0:	58e3      	ldr	r3, [r4, r3]
 800e3b2:	616b      	str	r3, [r5, #20]
			rxIndex += sizeof(float);
 800e3b4:	f107 030d 	add.w	r3, r7, #13
 800e3b8:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.gyro.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e3ba:	58e3      	ldr	r3, [r4, r3]
 800e3bc:	61ab      	str	r3, [r5, #24]
			sensorData->imu_data_1.dataReady = true;
 800e3be:	2301      	movs	r3, #1
 800e3c0:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
			unlock_system_state();
 800e3c4:	f7fe f80e 	bl	800c3e4 <unlock_system_state>
        	break;
 800e3c8:	e755      	b.n	800e276 <ProcessResponse+0x132>
				sensorData = &g_system_state.rs485_sensor_data_2;
 800e3ca:	4d32      	ldr	r5, [pc, #200]	@ (800e494 <ProcessResponse+0x350>)
 800e3cc:	e7e8      	b.n	800e3a0 <ProcessResponse+0x25c>
			if(dataLength != sizeof(float)*3 + 1){
 800e3ce:	2e0d      	cmp	r6, #13
 800e3d0:	f47f af51 	bne.w	800e276 <ProcessResponse+0x132>
			if (state->sensorId == RS485_SENSOR_1) {
 800e3d4:	7a2b      	ldrb	r3, [r5, #8]
 800e3d6:	b9ab      	cbnz	r3, 800e404 <ProcessResponse+0x2c0>
				sensorData = &g_system_state.rs485_sensor_data_1;
 800e3d8:	4d2d      	ldr	r5, [pc, #180]	@ (800e490 <ProcessResponse+0x34c>)
			lock_system_state();
 800e3da:	f7fe f801 	bl	800c3e0 <lock_system_state>
			memcpy(&sensorData->imu_data_2.gyro.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e3de:	f854 3008 	ldr.w	r3, [r4, r8]
 800e3e2:	652b      	str	r3, [r5, #80]	@ 0x50
			rxIndex += sizeof(float);
 800e3e4:	f107 0309 	add.w	r3, r7, #9
 800e3e8:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.gyro.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e3ea:	58e3      	ldr	r3, [r4, r3]
 800e3ec:	656b      	str	r3, [r5, #84]	@ 0x54
			rxIndex += sizeof(float);
 800e3ee:	f107 030d 	add.w	r3, r7, #13
 800e3f2:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.gyro.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e3f4:	58e3      	ldr	r3, [r4, r3]
 800e3f6:	65ab      	str	r3, [r5, #88]	@ 0x58
			sensorData->imu_data_2.dataReady = true;
 800e3f8:	2301      	movs	r3, #1
 800e3fa:	f885 3080 	strb.w	r3, [r5, #128]	@ 0x80
			unlock_system_state();
 800e3fe:	f7fd fff1 	bl	800c3e4 <unlock_system_state>
			break;
 800e402:	e738      	b.n	800e276 <ProcessResponse+0x132>
				sensorData = &g_system_state.rs485_sensor_data_2;
 800e404:	4d23      	ldr	r5, [pc, #140]	@ (800e494 <ProcessResponse+0x350>)
 800e406:	e7e8      	b.n	800e3da <ProcessResponse+0x296>
			if(dataLength != sizeof(float)*3 + 1){
 800e408:	2e0d      	cmp	r6, #13
 800e40a:	f47f af34 	bne.w	800e276 <ProcessResponse+0x132>
			if (state->sensorId == RS485_SENSOR_1) {
 800e40e:	7a2b      	ldrb	r3, [r5, #8]
 800e410:	b9ab      	cbnz	r3, 800e43e <ProcessResponse+0x2fa>
				sensorData = &g_system_state.rs485_sensor_data_1;
 800e412:	4d1f      	ldr	r5, [pc, #124]	@ (800e490 <ProcessResponse+0x34c>)
			lock_system_state();
 800e414:	f7fd ffe4 	bl	800c3e0 <lock_system_state>
			memcpy(&sensorData->imu_data_1.mag.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e418:	f854 3008 	ldr.w	r3, [r4, r8]
 800e41c:	61eb      	str	r3, [r5, #28]
			rxIndex += sizeof(float);
 800e41e:	f107 0309 	add.w	r3, r7, #9
 800e422:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.mag.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e424:	58e3      	ldr	r3, [r4, r3]
 800e426:	622b      	str	r3, [r5, #32]
			rxIndex += sizeof(float);
 800e428:	f107 030d 	add.w	r3, r7, #13
 800e42c:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.mag.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e42e:	58e3      	ldr	r3, [r4, r3]
 800e430:	626b      	str	r3, [r5, #36]	@ 0x24
			sensorData->imu_data_1.dataReady = true;
 800e432:	2301      	movs	r3, #1
 800e434:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
			unlock_system_state();
 800e438:	f7fd ffd4 	bl	800c3e4 <unlock_system_state>
			break;
 800e43c:	e71b      	b.n	800e276 <ProcessResponse+0x132>
				sensorData = &g_system_state.rs485_sensor_data_2;
 800e43e:	4d15      	ldr	r5, [pc, #84]	@ (800e494 <ProcessResponse+0x350>)
 800e440:	e7e8      	b.n	800e414 <ProcessResponse+0x2d0>
			if(dataLength != sizeof(float)*3 + 1){
 800e442:	2e0d      	cmp	r6, #13
 800e444:	f47f af17 	bne.w	800e276 <ProcessResponse+0x132>
			if (state->sensorId == RS485_SENSOR_1) {
 800e448:	7a2b      	ldrb	r3, [r5, #8]
 800e44a:	b9ab      	cbnz	r3, 800e478 <ProcessResponse+0x334>
				sensorData = &g_system_state.rs485_sensor_data_1;
 800e44c:	4d10      	ldr	r5, [pc, #64]	@ (800e490 <ProcessResponse+0x34c>)
			lock_system_state();
 800e44e:	f7fd ffc7 	bl	800c3e0 <lock_system_state>
			memcpy(&sensorData->imu_data_2.mag.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e452:	f854 3008 	ldr.w	r3, [r4, r8]
 800e456:	65eb      	str	r3, [r5, #92]	@ 0x5c
			rxIndex += sizeof(float);
 800e458:	f107 0309 	add.w	r3, r7, #9
 800e45c:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.mag.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e45e:	58e3      	ldr	r3, [r4, r3]
 800e460:	662b      	str	r3, [r5, #96]	@ 0x60
			rxIndex += sizeof(float);
 800e462:	f107 030d 	add.w	r3, r7, #13
 800e466:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.mag.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e468:	58e3      	ldr	r3, [r4, r3]
 800e46a:	666b      	str	r3, [r5, #100]	@ 0x64
			sensorData->imu_data_2.dataReady = true;
 800e46c:	2301      	movs	r3, #1
 800e46e:	f885 3080 	strb.w	r3, [r5, #128]	@ 0x80
			unlock_system_state();
 800e472:	f7fd ffb7 	bl	800c3e4 <unlock_system_state>
			break;
 800e476:	e6fe      	b.n	800e276 <ProcessResponse+0x132>
				sensorData = &g_system_state.rs485_sensor_data_2;
 800e478:	4d06      	ldr	r5, [pc, #24]	@ (800e494 <ProcessResponse+0x350>)
 800e47a:	e7e8      	b.n	800e44e <ProcessResponse+0x30a>
 800e47c:	08016e70 	.word	0x08016e70
 800e480:	08016e88 	.word	0x08016e88
 800e484:	08016e9c 	.word	0x08016e9c
 800e488:	24001efc 	.word	0x24001efc
 800e48c:	24001fff 	.word	0x24001fff
 800e490:	24001d70 	.word	0x24001d70
 800e494:	24001df4 	.word	0x24001df4
			if(dataLength != sizeof(float)*10 + 1){
 800e498:	2e29      	cmp	r6, #41	@ 0x29
 800e49a:	f47f aeec 	bne.w	800e276 <ProcessResponse+0x132>
			if (state->sensorId == RS485_SENSOR_1) {
 800e49e:	7a2b      	ldrb	r3, [r5, #8]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d138      	bne.n	800e516 <ProcessResponse+0x3d2>
				sensorData = &g_system_state.rs485_sensor_data_1;
 800e4a4:	4da1      	ldr	r5, [pc, #644]	@ (800e72c <ProcessResponse+0x5e8>)
			lock_system_state();
 800e4a6:	f7fd ff9b 	bl	800c3e0 <lock_system_state>
			memcpy(&sensorData->imu_data_1.quat.w, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e4aa:	f854 3008 	ldr.w	r3, [r4, r8]
 800e4ae:	632b      	str	r3, [r5, #48]	@ 0x30
			rxIndex += sizeof(float);
 800e4b0:	f107 0309 	add.w	r3, r7, #9
 800e4b4:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.quat.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e4b6:	58e3      	ldr	r3, [r4, r3]
 800e4b8:	63ab      	str	r3, [r5, #56]	@ 0x38
			rxIndex += sizeof(float);
 800e4ba:	f107 030d 	add.w	r3, r7, #13
 800e4be:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.quat.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e4c0:	58e3      	ldr	r3, [r4, r3]
 800e4c2:	63eb      	str	r3, [r5, #60]	@ 0x3c
			rxIndex += sizeof(float);
 800e4c4:	f107 0311 	add.w	r3, r7, #17
 800e4c8:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.quat.w, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e4ca:	58e3      	ldr	r3, [r4, r3]
 800e4cc:	632b      	str	r3, [r5, #48]	@ 0x30
			rxIndex += sizeof(float);
 800e4ce:	f107 0315 	add.w	r3, r7, #21
 800e4d2:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.acc.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e4d4:	58e3      	ldr	r3, [r4, r3]
 800e4d6:	606b      	str	r3, [r5, #4]
			rxIndex += sizeof(float);
 800e4d8:	f107 0319 	add.w	r3, r7, #25
 800e4dc:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.acc.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e4de:	58e3      	ldr	r3, [r4, r3]
 800e4e0:	60ab      	str	r3, [r5, #8]
			rxIndex += sizeof(float);
 800e4e2:	f107 031d 	add.w	r3, r7, #29
 800e4e6:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.acc.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e4e8:	58e3      	ldr	r3, [r4, r3]
 800e4ea:	60eb      	str	r3, [r5, #12]
			rxIndex += sizeof(float);
 800e4ec:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800e4f0:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.gyro.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e4f2:	58e3      	ldr	r3, [r4, r3]
 800e4f4:	612b      	str	r3, [r5, #16]
			rxIndex += sizeof(float);
 800e4f6:	f107 0325 	add.w	r3, r7, #37	@ 0x25
 800e4fa:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.gyro.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e4fc:	58e3      	ldr	r3, [r4, r3]
 800e4fe:	616b      	str	r3, [r5, #20]
			rxIndex += sizeof(float);
 800e500:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 800e504:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.gyro.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e506:	58e3      	ldr	r3, [r4, r3]
 800e508:	61ab      	str	r3, [r5, #24]
			sensorData->imu_data_1.dataReady = true;
 800e50a:	2301      	movs	r3, #1
 800e50c:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
			unlock_system_state();
 800e510:	f7fd ff68 	bl	800c3e4 <unlock_system_state>
			break;
 800e514:	e6af      	b.n	800e276 <ProcessResponse+0x132>
				sensorData = &g_system_state.rs485_sensor_data_2;
 800e516:	4d86      	ldr	r5, [pc, #536]	@ (800e730 <ProcessResponse+0x5ec>)
 800e518:	e7c5      	b.n	800e4a6 <ProcessResponse+0x362>
			if(dataLength != sizeof(float)*10 + 1){
 800e51a:	2e29      	cmp	r6, #41	@ 0x29
 800e51c:	f47f aeab 	bne.w	800e276 <ProcessResponse+0x132>
			if (state->sensorId == RS485_SENSOR_1) {
 800e520:	7a2b      	ldrb	r3, [r5, #8]
 800e522:	2b00      	cmp	r3, #0
 800e524:	d138      	bne.n	800e598 <ProcessResponse+0x454>
				sensorData = &g_system_state.rs485_sensor_data_1;
 800e526:	4d81      	ldr	r5, [pc, #516]	@ (800e72c <ProcessResponse+0x5e8>)
			lock_system_state();
 800e528:	f7fd ff5a 	bl	800c3e0 <lock_system_state>
			memcpy(&sensorData->imu_data_2.quat.w, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e52c:	f854 3008 	ldr.w	r3, [r4, r8]
 800e530:	672b      	str	r3, [r5, #112]	@ 0x70
			rxIndex += sizeof(float);
 800e532:	f107 0309 	add.w	r3, r7, #9
 800e536:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.quat.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e538:	58e3      	ldr	r3, [r4, r3]
 800e53a:	67ab      	str	r3, [r5, #120]	@ 0x78
			rxIndex += sizeof(float);
 800e53c:	f107 030d 	add.w	r3, r7, #13
 800e540:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.quat.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e542:	58e3      	ldr	r3, [r4, r3]
 800e544:	67eb      	str	r3, [r5, #124]	@ 0x7c
			rxIndex += sizeof(float);
 800e546:	f107 0311 	add.w	r3, r7, #17
 800e54a:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.quat.w, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e54c:	58e3      	ldr	r3, [r4, r3]
 800e54e:	672b      	str	r3, [r5, #112]	@ 0x70
			rxIndex += sizeof(float);
 800e550:	f107 0315 	add.w	r3, r7, #21
 800e554:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.acc.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e556:	58e3      	ldr	r3, [r4, r3]
 800e558:	646b      	str	r3, [r5, #68]	@ 0x44
			rxIndex += sizeof(float);
 800e55a:	f107 0319 	add.w	r3, r7, #25
 800e55e:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.acc.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e560:	58e3      	ldr	r3, [r4, r3]
 800e562:	64ab      	str	r3, [r5, #72]	@ 0x48
			rxIndex += sizeof(float);
 800e564:	f107 031d 	add.w	r3, r7, #29
 800e568:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.acc.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e56a:	58e3      	ldr	r3, [r4, r3]
 800e56c:	64eb      	str	r3, [r5, #76]	@ 0x4c
			rxIndex += sizeof(float);
 800e56e:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800e572:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.gyro.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e574:	58e3      	ldr	r3, [r4, r3]
 800e576:	652b      	str	r3, [r5, #80]	@ 0x50
			rxIndex += sizeof(float);
 800e578:	f107 0325 	add.w	r3, r7, #37	@ 0x25
 800e57c:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.gyro.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e57e:	58e3      	ldr	r3, [r4, r3]
 800e580:	656b      	str	r3, [r5, #84]	@ 0x54
			rxIndex += sizeof(float);
 800e582:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 800e586:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.gyro.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e588:	58e3      	ldr	r3, [r4, r3]
 800e58a:	65ab      	str	r3, [r5, #88]	@ 0x58
			sensorData->imu_data_2.dataReady = true;
 800e58c:	2301      	movs	r3, #1
 800e58e:	f885 3080 	strb.w	r3, [r5, #128]	@ 0x80
			unlock_system_state();
 800e592:	f7fd ff27 	bl	800c3e4 <unlock_system_state>
			break;
 800e596:	e66e      	b.n	800e276 <ProcessResponse+0x132>
				sensorData = &g_system_state.rs485_sensor_data_2;
 800e598:	4d65      	ldr	r5, [pc, #404]	@ (800e730 <ProcessResponse+0x5ec>)
 800e59a:	e7c5      	b.n	800e528 <ProcessResponse+0x3e4>
        	if(dataLength <= 1){
 800e59c:	2e01      	cmp	r6, #1
 800e59e:	f67f ae6a 	bls.w	800e276 <ProcessResponse+0x132>
            if (state->sensorId == RS485_SENSOR_1) {
 800e5a2:	7a2b      	ldrb	r3, [r5, #8]
 800e5a4:	b96b      	cbnz	r3, 800e5c2 <ProcessResponse+0x47e>
                sensorData = &g_system_state.rs485_sensor_data_1;
 800e5a6:	4d61      	ldr	r5, [pc, #388]	@ (800e72c <ProcessResponse+0x5e8>)
            lock_system_state();
 800e5a8:	f7fd ff1a 	bl	800c3e0 <lock_system_state>
            memcpy(&sensorData->encoder_data.angle, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e5ac:	f854 3008 	ldr.w	r3, [r4, r8]
 800e5b0:	602b      	str	r3, [r5, #0]
            rxIndex += sizeof(float);
 800e5b2:	f107 0309 	add.w	r3, r7, #9
 800e5b6:	b29b      	uxth	r3, r3
            if(dataLength != sizeof(float)*9 + 1){
 800e5b8:	2e25      	cmp	r6, #37	@ 0x25
 800e5ba:	d004      	beq.n	800e5c6 <ProcessResponse+0x482>
				unlock_system_state();
 800e5bc:	f7fd ff12 	bl	800c3e4 <unlock_system_state>
				break;
 800e5c0:	e659      	b.n	800e276 <ProcessResponse+0x132>
                sensorData = &g_system_state.rs485_sensor_data_2;
 800e5c2:	4d5b      	ldr	r5, [pc, #364]	@ (800e730 <ProcessResponse+0x5ec>)
 800e5c4:	e7f0      	b.n	800e5a8 <ProcessResponse+0x464>
            memcpy(&sensorData->imu_data_1.quat.w, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e5c6:	58e3      	ldr	r3, [r4, r3]
 800e5c8:	632b      	str	r3, [r5, #48]	@ 0x30
			rxIndex += sizeof(float);
 800e5ca:	f107 030d 	add.w	r3, r7, #13
 800e5ce:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.quat.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e5d0:	58e3      	ldr	r3, [r4, r3]
 800e5d2:	636b      	str	r3, [r5, #52]	@ 0x34
			rxIndex += sizeof(float);
 800e5d4:	f107 0311 	add.w	r3, r7, #17
 800e5d8:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.quat.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e5da:	58e3      	ldr	r3, [r4, r3]
 800e5dc:	63ab      	str	r3, [r5, #56]	@ 0x38
			rxIndex += sizeof(float);
 800e5de:	f107 0315 	add.w	r3, r7, #21
 800e5e2:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_1.quat.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e5e4:	58e3      	ldr	r3, [r4, r3]
 800e5e6:	63eb      	str	r3, [r5, #60]	@ 0x3c
			rxIndex += sizeof(float);
 800e5e8:	f107 0319 	add.w	r3, r7, #25
 800e5ec:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.quat.w, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e5ee:	58e3      	ldr	r3, [r4, r3]
 800e5f0:	672b      	str	r3, [r5, #112]	@ 0x70
			rxIndex += sizeof(float);
 800e5f2:	f107 031d 	add.w	r3, r7, #29
 800e5f6:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.quat.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e5f8:	58e3      	ldr	r3, [r4, r3]
 800e5fa:	676b      	str	r3, [r5, #116]	@ 0x74
			rxIndex += sizeof(float);
 800e5fc:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800e600:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.quat.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e602:	58e3      	ldr	r3, [r4, r3]
 800e604:	67ab      	str	r3, [r5, #120]	@ 0x78
			rxIndex += sizeof(float);
 800e606:	f107 0325 	add.w	r3, r7, #37	@ 0x25
 800e60a:	b29b      	uxth	r3, r3
			memcpy(&sensorData->imu_data_2.quat.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 800e60c:	58e3      	ldr	r3, [r4, r3]
 800e60e:	67eb      	str	r3, [r5, #124]	@ 0x7c
            sensorData->imu_data_1.dataReady = true;
 800e610:	2301      	movs	r3, #1
 800e612:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
            sensorData->imu_data_2.dataReady = true;
 800e616:	f885 3080 	strb.w	r3, [r5, #128]	@ 0x80
            unlock_system_state();
 800e61a:	f7fd fee3 	bl	800c3e4 <unlock_system_state>
            break;
 800e61e:	e62a      	b.n	800e276 <ProcessResponse+0x132>
			if (state->sensorId == RS485_SENSOR_1) {
 800e620:	7a2b      	ldrb	r3, [r5, #8]
 800e622:	bb83      	cbnz	r3, 800e686 <ProcessResponse+0x542>
				deviceStatus = &g_device_status.rs485_sensor_devicestatus_1;
 800e624:	4e43      	ldr	r6, [pc, #268]	@ (800e734 <ProcessResponse+0x5f0>)
			deviceStatus->imu_1_init = uartState->RxBuffer[rxIndex++];
 800e626:	1dbb      	adds	r3, r7, #6
 800e628:	b29b      	uxth	r3, r3
 800e62a:	f814 8008 	ldrb.w	r8, [r4, r8]
 800e62e:	f1b8 0200 	subs.w	r2, r8, #0
 800e632:	bf18      	it	ne
 800e634:	2201      	movne	r2, #1
 800e636:	7032      	strb	r2, [r6, #0]
			deviceStatus->imu_2_init = uartState->RxBuffer[rxIndex++];
 800e638:	1dfa      	adds	r2, r7, #7
 800e63a:	b292      	uxth	r2, r2
 800e63c:	f814 9003 	ldrb.w	r9, [r4, r3]
 800e640:	f1b9 0300 	subs.w	r3, r9, #0
 800e644:	bf18      	it	ne
 800e646:	2301      	movne	r3, #1
 800e648:	7073      	strb	r3, [r6, #1]
			deviceStatus->mt6835_cs1_init = uartState->RxBuffer[rxIndex++];
 800e64a:	f107 0308 	add.w	r3, r7, #8
 800e64e:	b29b      	uxth	r3, r3
 800e650:	f814 a002 	ldrb.w	sl, [r4, r2]
 800e654:	f1ba 0200 	subs.w	r2, sl, #0
 800e658:	bf18      	it	ne
 800e65a:	2201      	movne	r2, #1
 800e65c:	70b2      	strb	r2, [r6, #2]
			uint8_t errLen = uartState->RxBuffer[rxIndex++];
 800e65e:	3709      	adds	r7, #9
 800e660:	b2bf      	uxth	r7, r7
 800e662:	f814 b003 	ldrb.w	fp, [r4, r3]
			if (errLen > 0) {
 800e666:	f1bb 0f00 	cmp.w	fp, #0
 800e66a:	d10e      	bne.n	800e68a <ProcessResponse+0x546>
				deviceStatus->error_message[0] = '\0'; // 无错误信息
 800e66c:	2300      	movs	r3, #0
 800e66e:	70f3      	strb	r3, [r6, #3]
								deviceStatus->imu_2_init &&
 800e670:	f1b8 0f00 	cmp.w	r8, #0
 800e674:	d013      	beq.n	800e69e <ProcessResponse+0x55a>
			state->initialized = deviceStatus->imu_1_init &&
 800e676:	f1b9 0f00 	cmp.w	r9, #0
 800e67a:	d013      	beq.n	800e6a4 <ProcessResponse+0x560>
								deviceStatus->imu_2_init &&
 800e67c:	f1ba 0f00 	cmp.w	sl, #0
 800e680:	d112      	bne.n	800e6a8 <ProcessResponse+0x564>
 800e682:	2300      	movs	r3, #0
 800e684:	e00c      	b.n	800e6a0 <ProcessResponse+0x55c>
				deviceStatus = &g_device_status.rs485_sensor_devicestatus_2;
 800e686:	4e2c      	ldr	r6, [pc, #176]	@ (800e738 <ProcessResponse+0x5f4>)
 800e688:	e7cd      	b.n	800e626 <ProcessResponse+0x4e2>
				memcpy(deviceStatus->error_message, &uartState->RxBuffer[rxIndex], errLen);
 800e68a:	465a      	mov	r2, fp
 800e68c:	19e1      	adds	r1, r4, r7
 800e68e:	1cf0      	adds	r0, r6, #3
 800e690:	f005 fe09 	bl	80142a6 <memcpy>
				deviceStatus->error_message[errLen] = '\0'; // 添加字符串结束符
 800e694:	44b3      	add	fp, r6
 800e696:	2300      	movs	r3, #0
 800e698:	f88b 3003 	strb.w	r3, [fp, #3]
 800e69c:	e7e8      	b.n	800e670 <ProcessResponse+0x52c>
								deviceStatus->imu_2_init &&
 800e69e:	2300      	movs	r3, #0
			state->initialized = deviceStatus->imu_1_init &&
 800e6a0:	726b      	strb	r3, [r5, #9]
        	break;
 800e6a2:	e5e8      	b.n	800e276 <ProcessResponse+0x132>
								deviceStatus->imu_2_init &&
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	e7fb      	b.n	800e6a0 <ProcessResponse+0x55c>
 800e6a8:	2301      	movs	r3, #1
 800e6aa:	e7f9      	b.n	800e6a0 <ProcessResponse+0x55c>
			if (state->sensorId == RS485_SENSOR_1) {
 800e6ac:	7a2b      	ldrb	r3, [r5, #8]
 800e6ae:	bb5b      	cbnz	r3, 800e708 <ProcessResponse+0x5c4>
				deviceStatus = &g_device_status.rs485_sensor_devicestatus_1;
 800e6b0:	4e20      	ldr	r6, [pc, #128]	@ (800e734 <ProcessResponse+0x5f0>)
			deviceStatus->imu_1_init = uartState->RxBuffer[rxIndex++];
 800e6b2:	1dbb      	adds	r3, r7, #6
 800e6b4:	b29b      	uxth	r3, r3
 800e6b6:	f814 8008 	ldrb.w	r8, [r4, r8]
 800e6ba:	f1b8 0200 	subs.w	r2, r8, #0
 800e6be:	bf18      	it	ne
 800e6c0:	2201      	movne	r2, #1
 800e6c2:	7032      	strb	r2, [r6, #0]
			deviceStatus->imu_2_init = uartState->RxBuffer[rxIndex++];
 800e6c4:	1dfa      	adds	r2, r7, #7
 800e6c6:	b292      	uxth	r2, r2
 800e6c8:	f814 9003 	ldrb.w	r9, [r4, r3]
 800e6cc:	f1b9 0300 	subs.w	r3, r9, #0
 800e6d0:	bf18      	it	ne
 800e6d2:	2301      	movne	r3, #1
 800e6d4:	7073      	strb	r3, [r6, #1]
			deviceStatus->mt6835_cs1_init = uartState->RxBuffer[rxIndex++];
 800e6d6:	f107 0308 	add.w	r3, r7, #8
 800e6da:	b29b      	uxth	r3, r3
 800e6dc:	5ca2      	ldrb	r2, [r4, r2]
 800e6de:	3a00      	subs	r2, #0
 800e6e0:	bf18      	it	ne
 800e6e2:	2201      	movne	r2, #1
 800e6e4:	70b2      	strb	r2, [r6, #2]
			uint8_t errLen = uartState->RxBuffer[rxIndex++];
 800e6e6:	3709      	adds	r7, #9
 800e6e8:	b2bf      	uxth	r7, r7
 800e6ea:	f814 a003 	ldrb.w	sl, [r4, r3]
			if (errLen > 0) {
 800e6ee:	f1ba 0f00 	cmp.w	sl, #0
 800e6f2:	d10b      	bne.n	800e70c <ProcessResponse+0x5c8>
				deviceStatus->error_message[0] = '\0'; // 无错误信息
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	70f3      	strb	r3, [r6, #3]
								 && deviceStatus->imu_2_init;
 800e6f8:	f1b8 0f00 	cmp.w	r8, #0
 800e6fc:	d010      	beq.n	800e720 <ProcessResponse+0x5dc>
 800e6fe:	f1b9 0f00 	cmp.w	r9, #0
 800e702:	d110      	bne.n	800e726 <ProcessResponse+0x5e2>
 800e704:	2300      	movs	r3, #0
 800e706:	e00c      	b.n	800e722 <ProcessResponse+0x5de>
				deviceStatus = &g_device_status.rs485_sensor_devicestatus_2;
 800e708:	4e0b      	ldr	r6, [pc, #44]	@ (800e738 <ProcessResponse+0x5f4>)
 800e70a:	e7d2      	b.n	800e6b2 <ProcessResponse+0x56e>
				memcpy(deviceStatus->error_message, &uartState->RxBuffer[rxIndex], errLen);
 800e70c:	4652      	mov	r2, sl
 800e70e:	19e1      	adds	r1, r4, r7
 800e710:	1cf0      	adds	r0, r6, #3
 800e712:	f005 fdc8 	bl	80142a6 <memcpy>
				deviceStatus->error_message[errLen] = '\0'; // 添加字符串结束符
 800e716:	44b2      	add	sl, r6
 800e718:	2300      	movs	r3, #0
 800e71a:	f88a 3003 	strb.w	r3, [sl, #3]
 800e71e:	e7eb      	b.n	800e6f8 <ProcessResponse+0x5b4>
								 && deviceStatus->imu_2_init;
 800e720:	2300      	movs	r3, #0
			state->initialized = deviceStatus->imu_1_init
 800e722:	726b      	strb	r3, [r5, #9]
        	break;
 800e724:	e5a7      	b.n	800e276 <ProcessResponse+0x132>
								 && deviceStatus->imu_2_init;
 800e726:	2301      	movs	r3, #1
 800e728:	e7fb      	b.n	800e722 <ProcessResponse+0x5de>
 800e72a:	bf00      	nop
 800e72c:	24001d70 	.word	0x24001d70
 800e730:	24001df4 	.word	0x24001df4
 800e734:	24001efc 	.word	0x24001efc
 800e738:	24001fff 	.word	0x24001fff

0800e73c <RS485_QueryStatus>:
/**
 * @brief 查询设备状态
 * @param state RS485状态结构体
 * @return 查询是否成功
 */
bool RS485_QueryStatus(RS485_State *state) {
 800e73c:	b538      	push	{r3, r4, r5, lr}
 800e73e:	4604      	mov	r4, r0
    RS485_SendCommand(state, CMD_QUERY_STATUS);
 800e740:	2101      	movs	r1, #1
 800e742:	f7ff fc69 	bl	800e018 <RS485_SendCommand>

    if (RS485_WaitForResponse(state, 10)) {
 800e746:	210a      	movs	r1, #10
 800e748:	4620      	mov	r0, r4
 800e74a:	f7ff fcab 	bl	800e0a4 <RS485_WaitForResponse>
 800e74e:	4605      	mov	r5, r0
 800e750:	b908      	cbnz	r0, 800e756 <RS485_QueryStatus+0x1a>
        ProcessResponse(state);
        return true;
    }

    return false;
}
 800e752:	4628      	mov	r0, r5
 800e754:	bd38      	pop	{r3, r4, r5, pc}
        ProcessResponse(state);
 800e756:	4620      	mov	r0, r4
 800e758:	f7ff fcf4 	bl	800e144 <ProcessResponse>
        return true;
 800e75c:	e7f9      	b.n	800e752 <RS485_QueryStatus+0x16>

0800e75e <RS485_GetAllData>:
/**
 * @brief 获取所有传感器数据
 * @param state RS485状态结构体
 * @return 获取是否成功
 */
bool RS485_GetAllData(RS485_State *state) {
 800e75e:	b538      	push	{r3, r4, r5, lr}
 800e760:	4604      	mov	r4, r0
	RS485_SendCommand(state, CMD_GET_ALL_DATA);
 800e762:	210b      	movs	r1, #11
 800e764:	f7ff fc58 	bl	800e018 <RS485_SendCommand>
	if (RS485_WaitForResponse(state, 4)) ProcessResponse(state);
 800e768:	2104      	movs	r1, #4
 800e76a:	4620      	mov	r0, r4
 800e76c:	f7ff fc9a 	bl	800e0a4 <RS485_WaitForResponse>
 800e770:	4605      	mov	r5, r0
 800e772:	b908      	cbnz	r0, 800e778 <RS485_GetAllData+0x1a>
	else {
//		printf("[RS485] sensor %d Wait For Response Failed: imu_00\r\n", state->sensorId);
		return false;
	}
    return true;
}
 800e774:	4628      	mov	r0, r5
 800e776:	bd38      	pop	{r3, r4, r5, pc}
	if (RS485_WaitForResponse(state, 4)) ProcessResponse(state);
 800e778:	4620      	mov	r0, r4
 800e77a:	f7ff fce3 	bl	800e144 <ProcessResponse>
    return true;
 800e77e:	e7f9      	b.n	800e774 <RS485_GetAllData+0x16>

0800e780 <RS485_DataAcquisitionCallback>:
//int counttt = 100;
/**
 * @brief 100Hz数据采集回调函数
 * @param argument 回调参数
 */
void RS485_DataAcquisitionCallback(void *argument) {
 800e780:	b508      	push	{r3, lr}
    // 读取RS485传感器1数据
    RS485_GetAllData(&rs485_sensor_1);
 800e782:	4803      	ldr	r0, [pc, #12]	@ (800e790 <RS485_DataAcquisitionCallback+0x10>)
 800e784:	f7ff ffeb 	bl	800e75e <RS485_GetAllData>

    // 读取RS485传感器2数据
    RS485_GetAllData(&rs485_sensor_2);
 800e788:	4802      	ldr	r0, [pc, #8]	@ (800e794 <RS485_DataAcquisitionCallback+0x14>)
 800e78a:	f7ff ffe8 	bl	800e75e <RS485_GetAllData>
//	    printf("RS485_DataAcquisitionCallback\r\n");
//
//	    counttt = 100;
//	}

}
 800e78e:	bd08      	pop	{r3, pc}
 800e790:	240024b0 	.word	0x240024b0
 800e794:	240024a4 	.word	0x240024a4

0800e798 <RS485_InitializeSensors>:
bool RS485_InitializeSensors(void) {
 800e798:	b538      	push	{r3, r4, r5, lr}
    RS485_Master_Init();
 800e79a:	f7ff fbd5 	bl	800df48 <RS485_Master_Init>
    if (!RS485_QueryStatus(&rs485_sensor_1)) {
 800e79e:	4810      	ldr	r0, [pc, #64]	@ (800e7e0 <RS485_InitializeSensors+0x48>)
 800e7a0:	f7ff ffcc 	bl	800e73c <RS485_QueryStatus>
 800e7a4:	4605      	mov	r5, r0
 800e7a6:	b110      	cbz	r0, 800e7ae <RS485_InitializeSensors+0x16>
    else rs485_sensor_1.initialized = true;
 800e7a8:	4b0d      	ldr	r3, [pc, #52]	@ (800e7e0 <RS485_InitializeSensors+0x48>)
 800e7aa:	2201      	movs	r2, #1
 800e7ac:	725a      	strb	r2, [r3, #9]
    if (!RS485_QueryStatus(&rs485_sensor_2)) {
 800e7ae:	480d      	ldr	r0, [pc, #52]	@ (800e7e4 <RS485_InitializeSensors+0x4c>)
 800e7b0:	f7ff ffc4 	bl	800e73c <RS485_QueryStatus>
 800e7b4:	4604      	mov	r4, r0
 800e7b6:	b180      	cbz	r0, 800e7da <RS485_InitializeSensors+0x42>
    else rs485_sensor_2.initialized = true;
 800e7b8:	4b0a      	ldr	r3, [pc, #40]	@ (800e7e4 <RS485_InitializeSensors+0x4c>)
 800e7ba:	2201      	movs	r2, #1
 800e7bc:	725a      	strb	r2, [r3, #9]
    if (success && rs485_sensor_1.initialized && rs485_sensor_2.initialized) {
 800e7be:	b15d      	cbz	r5, 800e7d8 <RS485_InitializeSensors+0x40>
 800e7c0:	4b07      	ldr	r3, [pc, #28]	@ (800e7e0 <RS485_InitializeSensors+0x48>)
 800e7c2:	7a5c      	ldrb	r4, [r3, #9]
 800e7c4:	b14c      	cbz	r4, 800e7da <RS485_InitializeSensors+0x42>
    	printf("Start rs485DataTimerId\r\n");
 800e7c6:	4808      	ldr	r0, [pc, #32]	@ (800e7e8 <RS485_InitializeSensors+0x50>)
 800e7c8:	f005 fab6 	bl	8013d38 <puts>
         osTimerStart(rs485DataTimerId, 25); // 10ms = 100Hz
 800e7cc:	2119      	movs	r1, #25
 800e7ce:	4b07      	ldr	r3, [pc, #28]	@ (800e7ec <RS485_InitializeSensors+0x54>)
 800e7d0:	6818      	ldr	r0, [r3, #0]
 800e7d2:	f001 f96f 	bl	800fab4 <osTimerStart>
        return true;
 800e7d6:	e000      	b.n	800e7da <RS485_InitializeSensors+0x42>
    return false;
 800e7d8:	462c      	mov	r4, r5
}
 800e7da:	4620      	mov	r0, r4
 800e7dc:	bd38      	pop	{r3, r4, r5, pc}
 800e7de:	bf00      	nop
 800e7e0:	240024b0 	.word	0x240024b0
 800e7e4:	240024a4 	.word	0x240024a4
 800e7e8:	08016eb0 	.word	0x08016eb0
 800e7ec:	240024a0 	.word	0x240024a0

0800e7f0 <can_filter_init>:
* @retval:     	void
* @details:    	CAN�˲�����ʼ��
************************************************************************
**/
void can_filter_init(void)
{
 800e7f0:	b500      	push	{lr}
 800e7f2:	b089      	sub	sp, #36	@ 0x24
	FDCAN_FilterTypeDef fdcan_filter;
	
	fdcan_filter.IdType = FDCAN_STANDARD_ID;                       //��׼ID
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	9300      	str	r3, [sp, #0]
	fdcan_filter.FilterIndex = 0;                                  //�˲�������
 800e7f8:	9301      	str	r3, [sp, #4]
	fdcan_filter.FilterType = FDCAN_FILTER_RANGE;                  //�˲�������
 800e7fa:	9302      	str	r3, [sp, #8]
	fdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;           //������0������FIFO0
 800e7fc:	2301      	movs	r3, #1
 800e7fe:	9303      	str	r3, [sp, #12]
	fdcan_filter.FilterID1 = 0x0580;                               //32λID
 800e800:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 800e804:	9304      	str	r3, [sp, #16]
	fdcan_filter.FilterID2 = 0x0583;                               //���FDCAN����Ϊ��ͳģʽ�Ļ���������32λ����
 800e806:	f240 5383 	movw	r3, #1411	@ 0x583
 800e80a:	9305      	str	r3, [sp, #20]
	if(HAL_FDCAN_ConfigFilter(&hfdcan1,&fdcan_filter)!=HAL_OK) 		 //�˲�����ʼ��
 800e80c:	4669      	mov	r1, sp
 800e80e:	4805      	ldr	r0, [pc, #20]	@ (800e824 <can_filter_init+0x34>)
 800e810:	f7f6 fcc8 	bl	80051a4 <HAL_FDCAN_ConfigFilter>
 800e814:	b910      	cbnz	r0, 800e81c <can_filter_init+0x2c>
	{
		Error_Handler();
	}
	//HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_RX_FIFO0, 1);
}
 800e816:	b009      	add	sp, #36	@ 0x24
 800e818:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 800e81c:	f7f2 fca8 	bl	8001170 <Error_Handler>
}
 800e820:	e7f9      	b.n	800e816 <can_filter_init+0x26>
 800e822:	bf00      	nop
 800e824:	240002ec 	.word	0x240002ec

0800e828 <can_bsp_init>:
{
 800e828:	b510      	push	{r4, lr}
	can_filter_init();
 800e82a:	f7ff ffe1 	bl	800e7f0 <can_filter_init>
	HAL_FDCAN_Start(&hfdcan1);                               //����FDCAN
 800e82e:	4c05      	ldr	r4, [pc, #20]	@ (800e844 <can_bsp_init+0x1c>)
 800e830:	4620      	mov	r0, r4
 800e832:	f7f6 fcfc 	bl	800522e <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 800e836:	2200      	movs	r2, #0
 800e838:	2101      	movs	r1, #1
 800e83a:	4620      	mov	r0, r4
 800e83c:	f7f6 fe4c 	bl	80054d8 <HAL_FDCAN_ActivateNotification>
}
 800e840:	bd10      	pop	{r4, pc}
 800e842:	bf00      	nop
 800e844:	240002ec 	.word	0x240002ec

0800e848 <fdcanx_send_data>:
* @retval:     	void
* @details:    	��������
************************************************************************
**/
uint8_t fdcanx_send_data(FDCAN_HandleTypeDef *hfdcan, uint16_t id, uint8_t *data, uint32_t len)
{	
 800e848:	b500      	push	{lr}
 800e84a:	b08b      	sub	sp, #44	@ 0x2c
	FDCAN_TxHeaderTypeDef TxHeader;
	
  TxHeader.Identifier = id;
 800e84c:	9101      	str	r1, [sp, #4]
  TxHeader.IdType = FDCAN_STANDARD_ID;																// ��׼ID
 800e84e:	2100      	movs	r1, #0
 800e850:	9102      	str	r1, [sp, #8]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;														// ����֡
 800e852:	9103      	str	r1, [sp, #12]
  TxHeader.DataLength = len << 16;																		// �������ݳ���
 800e854:	0419      	lsls	r1, r3, #16
 800e856:	9104      	str	r1, [sp, #16]
	
	if(len<=8)
 800e858:	2b08      	cmp	r3, #8
 800e85a:	d81d      	bhi.n	800e898 <fdcanx_send_data+0x50>
		TxHeader.DataLength = len;
 800e85c:	9304      	str	r3, [sp, #16]
	if(len==12)
		TxHeader.DataLength = FDCAN_DLC_BYTES_12;
	if(len==16)
 800e85e:	2b10      	cmp	r3, #16
 800e860:	d01f      	beq.n	800e8a2 <fdcanx_send_data+0x5a>
		TxHeader.DataLength = FDCAN_DLC_BYTES_16;
	if(len==20)
 800e862:	2b14      	cmp	r3, #20
 800e864:	d020      	beq.n	800e8a8 <fdcanx_send_data+0x60>
		TxHeader.DataLength = FDCAN_DLC_BYTES_20;
	if(len==24)
 800e866:	2b18      	cmp	r3, #24
 800e868:	d021      	beq.n	800e8ae <fdcanx_send_data+0x66>
		TxHeader.DataLength = FDCAN_DLC_BYTES_24;
	if(len==32)
 800e86a:	2b20      	cmp	r3, #32
 800e86c:	d022      	beq.n	800e8b4 <fdcanx_send_data+0x6c>
		TxHeader.DataLength = FDCAN_DLC_BYTES_32;
	if(len==48)
 800e86e:	2b30      	cmp	r3, #48	@ 0x30
 800e870:	d023      	beq.n	800e8ba <fdcanx_send_data+0x72>
		TxHeader.DataLength = FDCAN_DLC_BYTES_48;
	if(len==64)
 800e872:	2b40      	cmp	r3, #64	@ 0x40
 800e874:	d024      	beq.n	800e8c0 <fdcanx_send_data+0x78>
		TxHeader.DataLength = FDCAN_DLC_BYTES_64;
	
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;										// ���ô���״ָ̬ʾ
 800e876:	2300      	movs	r3, #0
 800e878:	9305      	str	r3, [sp, #20]
  TxHeader.BitRateSwitch = FDCAN_BRS_ON;															// �����ɱ䲨����
 800e87a:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 800e87e:	9106      	str	r1, [sp, #24]
  TxHeader.FDFormat = FDCAN_FD_CAN;															// ��ͨCAN��ʽ
 800e880:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e884:	9107      	str	r1, [sp, #28]
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;										// ���ڷ����¼�FIFO����, ���洢
 800e886:	9308      	str	r3, [sp, #32]
  TxHeader.MessageMarker = 0x00; 			// ���ڸ��Ƶ�TX EVENT FIFO����ϢMaker��ʶ����Ϣ״̬����Χ0��0xFF
 800e888:	9309      	str	r3, [sp, #36]	@ 0x24
    
  if(HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &TxHeader, data)!=HAL_OK){
 800e88a:	a901      	add	r1, sp, #4
 800e88c:	f7f6 fce9 	bl	8005262 <HAL_FDCAN_AddMessageToTxFifoQ>
 800e890:	b9c8      	cbnz	r0, 800e8c6 <fdcanx_send_data+0x7e>
	  printf("Send Failed!\r\n");
	  return 1;//����
  }
	return 0;	
}
 800e892:	b00b      	add	sp, #44	@ 0x2c
 800e894:	f85d fb04 	ldr.w	pc, [sp], #4
	if(len==12)
 800e898:	2b0c      	cmp	r3, #12
 800e89a:	d1e0      	bne.n	800e85e <fdcanx_send_data+0x16>
		TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 800e89c:	2109      	movs	r1, #9
 800e89e:	9104      	str	r1, [sp, #16]
	if(len==16)
 800e8a0:	e7df      	b.n	800e862 <fdcanx_send_data+0x1a>
		TxHeader.DataLength = FDCAN_DLC_BYTES_16;
 800e8a2:	210a      	movs	r1, #10
 800e8a4:	9104      	str	r1, [sp, #16]
	if(len==20)
 800e8a6:	e7de      	b.n	800e866 <fdcanx_send_data+0x1e>
		TxHeader.DataLength = FDCAN_DLC_BYTES_20;
 800e8a8:	210b      	movs	r1, #11
 800e8aa:	9104      	str	r1, [sp, #16]
	if(len==24)
 800e8ac:	e7dd      	b.n	800e86a <fdcanx_send_data+0x22>
		TxHeader.DataLength = FDCAN_DLC_BYTES_24;
 800e8ae:	210c      	movs	r1, #12
 800e8b0:	9104      	str	r1, [sp, #16]
	if(len==32)
 800e8b2:	e7dc      	b.n	800e86e <fdcanx_send_data+0x26>
		TxHeader.DataLength = FDCAN_DLC_BYTES_32;
 800e8b4:	210d      	movs	r1, #13
 800e8b6:	9104      	str	r1, [sp, #16]
	if(len==48)
 800e8b8:	e7db      	b.n	800e872 <fdcanx_send_data+0x2a>
		TxHeader.DataLength = FDCAN_DLC_BYTES_48;
 800e8ba:	230e      	movs	r3, #14
 800e8bc:	9304      	str	r3, [sp, #16]
	if(len==64)
 800e8be:	e7da      	b.n	800e876 <fdcanx_send_data+0x2e>
		TxHeader.DataLength = FDCAN_DLC_BYTES_64;
 800e8c0:	230f      	movs	r3, #15
 800e8c2:	9304      	str	r3, [sp, #16]
 800e8c4:	e7d7      	b.n	800e876 <fdcanx_send_data+0x2e>
	  printf("Send Failed!\r\n");
 800e8c6:	4802      	ldr	r0, [pc, #8]	@ (800e8d0 <fdcanx_send_data+0x88>)
 800e8c8:	f005 fa36 	bl	8013d38 <puts>
	  return 1;//����
 800e8cc:	2001      	movs	r0, #1
 800e8ce:	e7e0      	b.n	800e892 <fdcanx_send_data+0x4a>
 800e8d0:	08016ec8 	.word	0x08016ec8

0800e8d4 <fdcanx_receive>:
* @retval:     	���յ����ݳ���
* @details:    	��������
************************************************************************
**/
uint8_t fdcanx_receive(FDCAN_HandleTypeDef *hfdcan, uint16_t *rec_id, uint8_t *buf)
{    
 800e8d4:	b570      	push	{r4, r5, r6, lr}
 800e8d6:	b08a      	sub	sp, #40	@ 0x28
 800e8d8:	4604      	mov	r4, r0
 800e8da:	460e      	mov	r6, r1
 800e8dc:	4615      	mov	r5, r2
    FDCAN_RxHeaderTypeDef pRxHeader;
    uint8_t len = 0;
    
    // ���FIFO0���Ƿ�����Ϣ
    if(HAL_FDCAN_GetRxFifoFillLevel(hfdcan, FDCAN_RX_FIFO0) > 0)
 800e8de:	2140      	movs	r1, #64	@ 0x40
 800e8e0:	f7f6 fdec 	bl	80054bc <HAL_FDCAN_GetRxFifoFillLevel>
 800e8e4:	b910      	cbnz	r0, 800e8ec <fdcanx_receive+0x18>
                len = 64;
            
            return len; // ���ؽ��յ������ݳ���
        }
    }
    return 0; // û�н��յ�����
 800e8e6:	2000      	movs	r0, #0
}
 800e8e8:	b00a      	add	sp, #40	@ 0x28
 800e8ea:	bd70      	pop	{r4, r5, r6, pc}
        if(HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &pRxHeader, buf) == HAL_OK)
 800e8ec:	462b      	mov	r3, r5
 800e8ee:	466a      	mov	r2, sp
 800e8f0:	2140      	movs	r1, #64	@ 0x40
 800e8f2:	4620      	mov	r0, r4
 800e8f4:	f7f6 fcf0 	bl	80052d8 <HAL_FDCAN_GetRxMessage>
 800e8f8:	b108      	cbz	r0, 800e8fe <fdcanx_receive+0x2a>
    return 0; // û�н��յ�����
 800e8fa:	2000      	movs	r0, #0
 800e8fc:	e7f4      	b.n	800e8e8 <fdcanx_receive+0x14>
            *rec_id = pRxHeader.Identifier;
 800e8fe:	9b00      	ldr	r3, [sp, #0]
 800e900:	8033      	strh	r3, [r6, #0]
            if(pRxHeader.DataLength <= FDCAN_DLC_BYTES_8)
 800e902:	9b03      	ldr	r3, [sp, #12]
 800e904:	2b0f      	cmp	r3, #15
 800e906:	d8ef      	bhi.n	800e8e8 <fdcanx_receive+0x14>
 800e908:	e8df f003 	tbb	[pc, r3]
 800e90c:	08080808 	.word	0x08080808
 800e910:	08080808 	.word	0x08080808
 800e914:	0c0a1608 	.word	0x0c0a1608
 800e918:	1412100e 	.word	0x1412100e
                len = pRxHeader.DataLength;
 800e91c:	b2d8      	uxtb	r0, r3
 800e91e:	e7e3      	b.n	800e8e8 <fdcanx_receive+0x14>
            if(pRxHeader.DataLength <= FDCAN_DLC_BYTES_8)
 800e920:	2010      	movs	r0, #16
 800e922:	e7e1      	b.n	800e8e8 <fdcanx_receive+0x14>
 800e924:	2014      	movs	r0, #20
 800e926:	e7df      	b.n	800e8e8 <fdcanx_receive+0x14>
 800e928:	2018      	movs	r0, #24
 800e92a:	e7dd      	b.n	800e8e8 <fdcanx_receive+0x14>
 800e92c:	2020      	movs	r0, #32
 800e92e:	e7db      	b.n	800e8e8 <fdcanx_receive+0x14>
 800e930:	2030      	movs	r0, #48	@ 0x30
 800e932:	e7d9      	b.n	800e8e8 <fdcanx_receive+0x14>
                len = 64;
 800e934:	2040      	movs	r0, #64	@ 0x40
 800e936:	e7d7      	b.n	800e8e8 <fdcanx_receive+0x14>
            if(pRxHeader.DataLength <= FDCAN_DLC_BYTES_8)
 800e938:	200c      	movs	r0, #12
            return len; // ���ؽ��յ������ݳ���
 800e93a:	e7d5      	b.n	800e8e8 <fdcanx_receive+0x14>

0800e93c <fdcan1_rx_callback>:

uint8_t rx_data1[8] = {0};
uint16_t rec_id1;

void fdcan1_rx_callback(void)
{
 800e93c:	b508      	push	{r3, lr}
	dm_motor_fdcan1_rx_cbk();
 800e93e:	f000 fd41 	bl	800f3c4 <dm_motor_fdcan1_rx_cbk>
//	}
//	else{
//		print_rx_data_with_message("���ճɹ�", rx_data1, res);
//	}
	//print_rx_data_with_message("����", rx_data1, res);
}
 800e942:	bd08      	pop	{r3, pc}

0800e944 <HAL_FDCAN_RxFifo0Callback>:
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 800e944:	f011 0f01 	tst.w	r1, #1
 800e948:	d007      	beq.n	800e95a <HAL_FDCAN_RxFifo0Callback+0x16>
{
 800e94a:	b508      	push	{r3, lr}
		if(hfdcan == &hfdcan1)
 800e94c:	4b03      	ldr	r3, [pc, #12]	@ (800e95c <HAL_FDCAN_RxFifo0Callback+0x18>)
 800e94e:	4298      	cmp	r0, r3
 800e950:	d000      	beq.n	800e954 <HAL_FDCAN_RxFifo0Callback+0x10>
}
 800e952:	bd08      	pop	{r3, pc}
			fdcan1_rx_callback();
 800e954:	f7ff fff2 	bl	800e93c <fdcan1_rx_callback>
}
 800e958:	e7fb      	b.n	800e952 <HAL_FDCAN_RxFifo0Callback+0xe>
 800e95a:	4770      	bx	lr
 800e95c:	240002ec 	.word	0x240002ec

0800e960 <Start_FAN>:
 */
#include "FAN.h"


void Start_FAN()
{
 800e960:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Start(&htim15,TIM_CHANNEL_1);
 800e962:	4c05      	ldr	r4, [pc, #20]	@ (800e978 <Start_FAN+0x18>)
 800e964:	2100      	movs	r1, #0
 800e966:	4620      	mov	r0, r4
 800e968:	f7fb f8f8 	bl	8009b5c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim15,TIM_CHANNEL_1);
 800e96c:	2100      	movs	r1, #0
 800e96e:	4620      	mov	r0, r4
 800e970:	f7fb fa5c 	bl	8009e2c <HAL_TIMEx_PWMN_Start>
}
 800e974:	bd10      	pop	{r4, pc}
 800e976:	bf00      	nop
 800e978:	24000690 	.word	0x24000690

0800e97c <Delay_850nS>:
@Others     :T1H T0L 时间在  580ns~1.6us,取850ns   实测855us
----------------------------------------------------------------------------*/
void Delay_850nS(void)
{
	//进入函数所用的时间约为310ns
	DELAY_100nS;
 800e97c:	bf00      	nop
 800e97e:	bf00      	nop
 800e980:	bf00      	nop
 800e982:	bf00      	nop
 800e984:	bf00      	nop
 800e986:	bf00      	nop
 800e988:	bf00      	nop
 800e98a:	bf00      	nop
 800e98c:	bf00      	nop
 800e98e:	bf00      	nop
 800e990:	bf00      	nop
 800e992:	bf00      	nop
 800e994:	bf00      	nop
 800e996:	bf00      	nop
 800e998:	bf00      	nop
 800e99a:	bf00      	nop
 800e99c:	bf00      	nop
 800e99e:	bf00      	nop
 800e9a0:	bf00      	nop
 800e9a2:	bf00      	nop
 800e9a4:	bf00      	nop
 800e9a6:	bf00      	nop
 800e9a8:	bf00      	nop
 800e9aa:	bf00      	nop
 800e9ac:	bf00      	nop
 800e9ae:	bf00      	nop
 800e9b0:	bf00      	nop
 800e9b2:	bf00      	nop
 800e9b4:	bf00      	nop
 800e9b6:	bf00      	nop
 800e9b8:	bf00      	nop
 800e9ba:	bf00      	nop
 800e9bc:	bf00      	nop
 800e9be:	bf00      	nop
 800e9c0:	bf00      	nop
 800e9c2:	bf00      	nop
 800e9c4:	bf00      	nop
 800e9c6:	bf00      	nop
 800e9c8:	bf00      	nop
 800e9ca:	bf00      	nop
 800e9cc:	bf00      	nop
 800e9ce:	bf00      	nop
 800e9d0:	bf00      	nop
 800e9d2:	bf00      	nop
 800e9d4:	bf00      	nop
 800e9d6:	bf00      	nop
 800e9d8:	bf00      	nop
 800e9da:	bf00      	nop
 800e9dc:	bf00      	nop
 800e9de:	bf00      	nop
	DELAY_100nS;
 800e9e0:	bf00      	nop
 800e9e2:	bf00      	nop
 800e9e4:	bf00      	nop
 800e9e6:	bf00      	nop
 800e9e8:	bf00      	nop
 800e9ea:	bf00      	nop
 800e9ec:	bf00      	nop
 800e9ee:	bf00      	nop
 800e9f0:	bf00      	nop
 800e9f2:	bf00      	nop
 800e9f4:	bf00      	nop
 800e9f6:	bf00      	nop
 800e9f8:	bf00      	nop
 800e9fa:	bf00      	nop
 800e9fc:	bf00      	nop
 800e9fe:	bf00      	nop
 800ea00:	bf00      	nop
 800ea02:	bf00      	nop
 800ea04:	bf00      	nop
 800ea06:	bf00      	nop
 800ea08:	bf00      	nop
 800ea0a:	bf00      	nop
 800ea0c:	bf00      	nop
 800ea0e:	bf00      	nop
 800ea10:	bf00      	nop
 800ea12:	bf00      	nop
 800ea14:	bf00      	nop
 800ea16:	bf00      	nop
 800ea18:	bf00      	nop
 800ea1a:	bf00      	nop
 800ea1c:	bf00      	nop
 800ea1e:	bf00      	nop
 800ea20:	bf00      	nop
 800ea22:	bf00      	nop
 800ea24:	bf00      	nop
 800ea26:	bf00      	nop
 800ea28:	bf00      	nop
 800ea2a:	bf00      	nop
 800ea2c:	bf00      	nop
 800ea2e:	bf00      	nop
 800ea30:	bf00      	nop
 800ea32:	bf00      	nop
 800ea34:	bf00      	nop
 800ea36:	bf00      	nop
 800ea38:	bf00      	nop
 800ea3a:	bf00      	nop
 800ea3c:	bf00      	nop
 800ea3e:	bf00      	nop
 800ea40:	bf00      	nop
 800ea42:	bf00      	nop
	DELAY_320nS;
 800ea44:	bf00      	nop
 800ea46:	bf00      	nop
 800ea48:	bf00      	nop
 800ea4a:	bf00      	nop
 800ea4c:	bf00      	nop
 800ea4e:	bf00      	nop
 800ea50:	bf00      	nop
 800ea52:	bf00      	nop
 800ea54:	bf00      	nop
 800ea56:	bf00      	nop
 800ea58:	bf00      	nop
 800ea5a:	bf00      	nop
 800ea5c:	bf00      	nop
 800ea5e:	bf00      	nop
 800ea60:	bf00      	nop
 800ea62:	bf00      	nop
 800ea64:	bf00      	nop
 800ea66:	bf00      	nop
 800ea68:	bf00      	nop
 800ea6a:	bf00      	nop
 800ea6c:	bf00      	nop
 800ea6e:	bf00      	nop
 800ea70:	bf00      	nop
 800ea72:	bf00      	nop
 800ea74:	bf00      	nop
 800ea76:	bf00      	nop
 800ea78:	bf00      	nop
 800ea7a:	bf00      	nop
 800ea7c:	bf00      	nop
 800ea7e:	bf00      	nop
 800ea80:	bf00      	nop
 800ea82:	bf00      	nop
 800ea84:	bf00      	nop
 800ea86:	bf00      	nop
 800ea88:	bf00      	nop
 800ea8a:	bf00      	nop
 800ea8c:	bf00      	nop
 800ea8e:	bf00      	nop
 800ea90:	bf00      	nop
 800ea92:	bf00      	nop
 800ea94:	bf00      	nop
 800ea96:	bf00      	nop
 800ea98:	bf00      	nop
 800ea9a:	bf00      	nop
 800ea9c:	bf00      	nop
 800ea9e:	bf00      	nop
 800eaa0:	bf00      	nop
 800eaa2:	bf00      	nop
 800eaa4:	bf00      	nop
 800eaa6:	bf00      	nop
 800eaa8:	bf00      	nop
 800eaaa:	bf00      	nop
 800eaac:	bf00      	nop
 800eaae:	bf00      	nop
 800eab0:	bf00      	nop
 800eab2:	bf00      	nop
 800eab4:	bf00      	nop
 800eab6:	bf00      	nop
 800eab8:	bf00      	nop
 800eaba:	bf00      	nop
 800eabc:	bf00      	nop
 800eabe:	bf00      	nop
 800eac0:	bf00      	nop
 800eac2:	bf00      	nop
 800eac4:	bf00      	nop
 800eac6:	bf00      	nop
 800eac8:	bf00      	nop
 800eaca:	bf00      	nop
 800eacc:	bf00      	nop
 800eace:	bf00      	nop
 800ead0:	bf00      	nop
 800ead2:	bf00      	nop
 800ead4:	bf00      	nop
 800ead6:	bf00      	nop
 800ead8:	bf00      	nop
 800eada:	bf00      	nop
 800eadc:	bf00      	nop
 800eade:	bf00      	nop
 800eae0:	bf00      	nop
 800eae2:	bf00      	nop
 800eae4:	bf00      	nop
 800eae6:	bf00      	nop
 800eae8:	bf00      	nop
 800eaea:	bf00      	nop
 800eaec:	bf00      	nop
 800eaee:	bf00      	nop
 800eaf0:	bf00      	nop
 800eaf2:	bf00      	nop
 800eaf4:	bf00      	nop
 800eaf6:	bf00      	nop
 800eaf8:	bf00      	nop
 800eafa:	bf00      	nop
 800eafc:	bf00      	nop
 800eafe:	bf00      	nop
 800eb00:	bf00      	nop
 800eb02:	bf00      	nop
 800eb04:	bf00      	nop
 800eb06:	bf00      	nop
 800eb08:	bf00      	nop
 800eb0a:	bf00      	nop
 800eb0c:	bf00      	nop
 800eb0e:	bf00      	nop
 800eb10:	bf00      	nop
 800eb12:	bf00      	nop
 800eb14:	bf00      	nop
 800eb16:	bf00      	nop
 800eb18:	bf00      	nop
 800eb1a:	bf00      	nop
 800eb1c:	bf00      	nop
 800eb1e:	bf00      	nop
 800eb20:	bf00      	nop
 800eb22:	bf00      	nop
 800eb24:	bf00      	nop
 800eb26:	bf00      	nop
 800eb28:	bf00      	nop
 800eb2a:	bf00      	nop
 800eb2c:	bf00      	nop
 800eb2e:	bf00      	nop
 800eb30:	bf00      	nop
 800eb32:	bf00      	nop
 800eb34:	bf00      	nop
 800eb36:	bf00      	nop
 800eb38:	bf00      	nop
 800eb3a:	bf00      	nop
 800eb3c:	bf00      	nop
 800eb3e:	bf00      	nop
 800eb40:	bf00      	nop
 800eb42:	bf00      	nop
 800eb44:	bf00      	nop
 800eb46:	bf00      	nop
 800eb48:	bf00      	nop
 800eb4a:	bf00      	nop
 800eb4c:	bf00      	nop
 800eb4e:	bf00      	nop
 800eb50:	bf00      	nop
 800eb52:	bf00      	nop
 800eb54:	bf00      	nop
 800eb56:	bf00      	nop
 800eb58:	bf00      	nop
 800eb5a:	bf00      	nop
 800eb5c:	bf00      	nop
 800eb5e:	bf00      	nop
 800eb60:	bf00      	nop
 800eb62:	bf00      	nop
 800eb64:	bf00      	nop
 800eb66:	bf00      	nop
 800eb68:	bf00      	nop
 800eb6a:	bf00      	nop
 800eb6c:	bf00      	nop
 800eb6e:	bf00      	nop
	DELAY_20nS;
 800eb70:	bf00      	nop
 800eb72:	bf00      	nop
 800eb74:	bf00      	nop
 800eb76:	bf00      	nop
 800eb78:	bf00      	nop
 800eb7a:	bf00      	nop
 800eb7c:	bf00      	nop
 800eb7e:	bf00      	nop
 800eb80:	bf00      	nop
 800eb82:	bf00      	nop
}
 800eb84:	4770      	bx	lr
	...

0800eb88 <WS2812B_WriteByte>:
@Input      :无
@Retrun     :无
@Others     :
----------------------------------------------------------------------------*/
void WS2812B_WriteByte(uint8_t dat)
{
 800eb88:	b570      	push	{r4, r5, r6, lr}
 800eb8a:	4604      	mov	r4, r0
	u8 i;
	for (i=0;i<8;i++)
 800eb8c:	2500      	movs	r5, #0
 800eb8e:	e0a8      	b.n	800ece2 <WS2812B_WriteByte+0x15a>
			WS2812B_Low();
			DELAY_320nS; //T1L
		}
		else	//0
		{
			WS2812B_Hi();
 800eb90:	4e87      	ldr	r6, [pc, #540]	@ (800edb0 <WS2812B_WriteByte+0x228>)
 800eb92:	2201      	movs	r2, #1
 800eb94:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800eb98:	4630      	mov	r0, r6
 800eb9a:	f7f6 ff8f 	bl	8005abc <HAL_GPIO_WritePin>
			DELAY_320nS; //T0H
 800eb9e:	bf00      	nop
 800eba0:	bf00      	nop
 800eba2:	bf00      	nop
 800eba4:	bf00      	nop
 800eba6:	bf00      	nop
 800eba8:	bf00      	nop
 800ebaa:	bf00      	nop
 800ebac:	bf00      	nop
 800ebae:	bf00      	nop
 800ebb0:	bf00      	nop
 800ebb2:	bf00      	nop
 800ebb4:	bf00      	nop
 800ebb6:	bf00      	nop
 800ebb8:	bf00      	nop
 800ebba:	bf00      	nop
 800ebbc:	bf00      	nop
 800ebbe:	bf00      	nop
 800ebc0:	bf00      	nop
 800ebc2:	bf00      	nop
 800ebc4:	bf00      	nop
 800ebc6:	bf00      	nop
 800ebc8:	bf00      	nop
 800ebca:	bf00      	nop
 800ebcc:	bf00      	nop
 800ebce:	bf00      	nop
 800ebd0:	bf00      	nop
 800ebd2:	bf00      	nop
 800ebd4:	bf00      	nop
 800ebd6:	bf00      	nop
 800ebd8:	bf00      	nop
 800ebda:	bf00      	nop
 800ebdc:	bf00      	nop
 800ebde:	bf00      	nop
 800ebe0:	bf00      	nop
 800ebe2:	bf00      	nop
 800ebe4:	bf00      	nop
 800ebe6:	bf00      	nop
 800ebe8:	bf00      	nop
 800ebea:	bf00      	nop
 800ebec:	bf00      	nop
 800ebee:	bf00      	nop
 800ebf0:	bf00      	nop
 800ebf2:	bf00      	nop
 800ebf4:	bf00      	nop
 800ebf6:	bf00      	nop
 800ebf8:	bf00      	nop
 800ebfa:	bf00      	nop
 800ebfc:	bf00      	nop
 800ebfe:	bf00      	nop
 800ec00:	bf00      	nop
 800ec02:	bf00      	nop
 800ec04:	bf00      	nop
 800ec06:	bf00      	nop
 800ec08:	bf00      	nop
 800ec0a:	bf00      	nop
 800ec0c:	bf00      	nop
 800ec0e:	bf00      	nop
 800ec10:	bf00      	nop
 800ec12:	bf00      	nop
 800ec14:	bf00      	nop
 800ec16:	bf00      	nop
 800ec18:	bf00      	nop
 800ec1a:	bf00      	nop
 800ec1c:	bf00      	nop
 800ec1e:	bf00      	nop
 800ec20:	bf00      	nop
 800ec22:	bf00      	nop
 800ec24:	bf00      	nop
 800ec26:	bf00      	nop
 800ec28:	bf00      	nop
 800ec2a:	bf00      	nop
 800ec2c:	bf00      	nop
 800ec2e:	bf00      	nop
 800ec30:	bf00      	nop
 800ec32:	bf00      	nop
 800ec34:	bf00      	nop
 800ec36:	bf00      	nop
 800ec38:	bf00      	nop
 800ec3a:	bf00      	nop
 800ec3c:	bf00      	nop
 800ec3e:	bf00      	nop
 800ec40:	bf00      	nop
 800ec42:	bf00      	nop
 800ec44:	bf00      	nop
 800ec46:	bf00      	nop
 800ec48:	bf00      	nop
 800ec4a:	bf00      	nop
 800ec4c:	bf00      	nop
 800ec4e:	bf00      	nop
 800ec50:	bf00      	nop
 800ec52:	bf00      	nop
 800ec54:	bf00      	nop
 800ec56:	bf00      	nop
 800ec58:	bf00      	nop
 800ec5a:	bf00      	nop
 800ec5c:	bf00      	nop
 800ec5e:	bf00      	nop
 800ec60:	bf00      	nop
 800ec62:	bf00      	nop
 800ec64:	bf00      	nop
 800ec66:	bf00      	nop
 800ec68:	bf00      	nop
 800ec6a:	bf00      	nop
 800ec6c:	bf00      	nop
 800ec6e:	bf00      	nop
 800ec70:	bf00      	nop
 800ec72:	bf00      	nop
 800ec74:	bf00      	nop
 800ec76:	bf00      	nop
 800ec78:	bf00      	nop
 800ec7a:	bf00      	nop
 800ec7c:	bf00      	nop
 800ec7e:	bf00      	nop
 800ec80:	bf00      	nop
 800ec82:	bf00      	nop
 800ec84:	bf00      	nop
 800ec86:	bf00      	nop
 800ec88:	bf00      	nop
 800ec8a:	bf00      	nop
 800ec8c:	bf00      	nop
 800ec8e:	bf00      	nop
 800ec90:	bf00      	nop
 800ec92:	bf00      	nop
 800ec94:	bf00      	nop
 800ec96:	bf00      	nop
 800ec98:	bf00      	nop
 800ec9a:	bf00      	nop
 800ec9c:	bf00      	nop
 800ec9e:	bf00      	nop
 800eca0:	bf00      	nop
 800eca2:	bf00      	nop
 800eca4:	bf00      	nop
 800eca6:	bf00      	nop
 800eca8:	bf00      	nop
 800ecaa:	bf00      	nop
 800ecac:	bf00      	nop
 800ecae:	bf00      	nop
 800ecb0:	bf00      	nop
 800ecb2:	bf00      	nop
 800ecb4:	bf00      	nop
 800ecb6:	bf00      	nop
 800ecb8:	bf00      	nop
 800ecba:	bf00      	nop
 800ecbc:	bf00      	nop
 800ecbe:	bf00      	nop
 800ecc0:	bf00      	nop
 800ecc2:	bf00      	nop
 800ecc4:	bf00      	nop
 800ecc6:	bf00      	nop
 800ecc8:	bf00      	nop
			WS2812B_Low();
 800ecca:	2200      	movs	r2, #0
 800eccc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ecd0:	4630      	mov	r0, r6
 800ecd2:	f7f6 fef3 	bl	8005abc <HAL_GPIO_WritePin>
			Delay_850nS(); //T0L
 800ecd6:	f7ff fe51 	bl	800e97c <Delay_850nS>
		}
		dat<<=1;
 800ecda:	0064      	lsls	r4, r4, #1
 800ecdc:	b2e4      	uxtb	r4, r4
	for (i=0;i<8;i++)
 800ecde:	3501      	adds	r5, #1
 800ece0:	b2ed      	uxtb	r5, r5
 800ece2:	2d07      	cmp	r5, #7
 800ece4:	f200 80ad 	bhi.w	800ee42 <WS2812B_WriteByte+0x2ba>
		if (dat & 0x80) //1
 800ece8:	f014 0f80 	tst.w	r4, #128	@ 0x80
 800ecec:	f43f af50 	beq.w	800eb90 <WS2812B_WriteByte+0x8>
			WS2812B_Hi();
 800ecf0:	4e2f      	ldr	r6, [pc, #188]	@ (800edb0 <WS2812B_WriteByte+0x228>)
 800ecf2:	2201      	movs	r2, #1
 800ecf4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ecf8:	4630      	mov	r0, r6
 800ecfa:	f7f6 fedf 	bl	8005abc <HAL_GPIO_WritePin>
			Delay_850nS(); //T1H
 800ecfe:	f7ff fe3d 	bl	800e97c <Delay_850nS>
			WS2812B_Low();
 800ed02:	2200      	movs	r2, #0
 800ed04:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ed08:	4630      	mov	r0, r6
 800ed0a:	f7f6 fed7 	bl	8005abc <HAL_GPIO_WritePin>
			DELAY_320nS; //T1L
 800ed0e:	bf00      	nop
 800ed10:	bf00      	nop
 800ed12:	bf00      	nop
 800ed14:	bf00      	nop
 800ed16:	bf00      	nop
 800ed18:	bf00      	nop
 800ed1a:	bf00      	nop
 800ed1c:	bf00      	nop
 800ed1e:	bf00      	nop
 800ed20:	bf00      	nop
 800ed22:	bf00      	nop
 800ed24:	bf00      	nop
 800ed26:	bf00      	nop
 800ed28:	bf00      	nop
 800ed2a:	bf00      	nop
 800ed2c:	bf00      	nop
 800ed2e:	bf00      	nop
 800ed30:	bf00      	nop
 800ed32:	bf00      	nop
 800ed34:	bf00      	nop
 800ed36:	bf00      	nop
 800ed38:	bf00      	nop
 800ed3a:	bf00      	nop
 800ed3c:	bf00      	nop
 800ed3e:	bf00      	nop
 800ed40:	bf00      	nop
 800ed42:	bf00      	nop
 800ed44:	bf00      	nop
 800ed46:	bf00      	nop
 800ed48:	bf00      	nop
 800ed4a:	bf00      	nop
 800ed4c:	bf00      	nop
 800ed4e:	bf00      	nop
 800ed50:	bf00      	nop
 800ed52:	bf00      	nop
 800ed54:	bf00      	nop
 800ed56:	bf00      	nop
 800ed58:	bf00      	nop
 800ed5a:	bf00      	nop
 800ed5c:	bf00      	nop
 800ed5e:	bf00      	nop
 800ed60:	bf00      	nop
 800ed62:	bf00      	nop
 800ed64:	bf00      	nop
 800ed66:	bf00      	nop
 800ed68:	bf00      	nop
 800ed6a:	bf00      	nop
 800ed6c:	bf00      	nop
 800ed6e:	bf00      	nop
 800ed70:	bf00      	nop
 800ed72:	bf00      	nop
 800ed74:	bf00      	nop
 800ed76:	bf00      	nop
 800ed78:	bf00      	nop
 800ed7a:	bf00      	nop
 800ed7c:	bf00      	nop
 800ed7e:	bf00      	nop
 800ed80:	bf00      	nop
 800ed82:	bf00      	nop
 800ed84:	bf00      	nop
 800ed86:	bf00      	nop
 800ed88:	bf00      	nop
 800ed8a:	bf00      	nop
 800ed8c:	bf00      	nop
 800ed8e:	bf00      	nop
 800ed90:	bf00      	nop
 800ed92:	bf00      	nop
 800ed94:	bf00      	nop
 800ed96:	bf00      	nop
 800ed98:	bf00      	nop
 800ed9a:	bf00      	nop
 800ed9c:	bf00      	nop
 800ed9e:	bf00      	nop
 800eda0:	bf00      	nop
 800eda2:	bf00      	nop
 800eda4:	bf00      	nop
 800eda6:	bf00      	nop
 800eda8:	bf00      	nop
 800edaa:	bf00      	nop
 800edac:	bf00      	nop
 800edae:	e001      	b.n	800edb4 <WS2812B_WriteByte+0x22c>
 800edb0:	58020c00 	.word	0x58020c00
 800edb4:	bf00      	nop
 800edb6:	bf00      	nop
 800edb8:	bf00      	nop
 800edba:	bf00      	nop
 800edbc:	bf00      	nop
 800edbe:	bf00      	nop
 800edc0:	bf00      	nop
 800edc2:	bf00      	nop
 800edc4:	bf00      	nop
 800edc6:	bf00      	nop
 800edc8:	bf00      	nop
 800edca:	bf00      	nop
 800edcc:	bf00      	nop
 800edce:	bf00      	nop
 800edd0:	bf00      	nop
 800edd2:	bf00      	nop
 800edd4:	bf00      	nop
 800edd6:	bf00      	nop
 800edd8:	bf00      	nop
 800edda:	bf00      	nop
 800eddc:	bf00      	nop
 800edde:	bf00      	nop
 800ede0:	bf00      	nop
 800ede2:	bf00      	nop
 800ede4:	bf00      	nop
 800ede6:	bf00      	nop
 800ede8:	bf00      	nop
 800edea:	bf00      	nop
 800edec:	bf00      	nop
 800edee:	bf00      	nop
 800edf0:	bf00      	nop
 800edf2:	bf00      	nop
 800edf4:	bf00      	nop
 800edf6:	bf00      	nop
 800edf8:	bf00      	nop
 800edfa:	bf00      	nop
 800edfc:	bf00      	nop
 800edfe:	bf00      	nop
 800ee00:	bf00      	nop
 800ee02:	bf00      	nop
 800ee04:	bf00      	nop
 800ee06:	bf00      	nop
 800ee08:	bf00      	nop
 800ee0a:	bf00      	nop
 800ee0c:	bf00      	nop
 800ee0e:	bf00      	nop
 800ee10:	bf00      	nop
 800ee12:	bf00      	nop
 800ee14:	bf00      	nop
 800ee16:	bf00      	nop
 800ee18:	bf00      	nop
 800ee1a:	bf00      	nop
 800ee1c:	bf00      	nop
 800ee1e:	bf00      	nop
 800ee20:	bf00      	nop
 800ee22:	bf00      	nop
 800ee24:	bf00      	nop
 800ee26:	bf00      	nop
 800ee28:	bf00      	nop
 800ee2a:	bf00      	nop
 800ee2c:	bf00      	nop
 800ee2e:	bf00      	nop
 800ee30:	bf00      	nop
 800ee32:	bf00      	nop
 800ee34:	bf00      	nop
 800ee36:	bf00      	nop
 800ee38:	bf00      	nop
 800ee3a:	bf00      	nop
 800ee3c:	bf00      	nop
 800ee3e:	bf00      	nop
 800ee40:	e74b      	b.n	800ecda <WS2812B_WriteByte+0x152>
	}
}
 800ee42:	bd70      	pop	{r4, r5, r6, pc}

0800ee44 <WS2812B_WriteColor>:
@Input      :无
@Retrun     :无
@Others     :
----------------------------------------------------------------------------*/
void WS2812B_WriteColor(Color_TypeDef *pColor)
{
 800ee44:	b510      	push	{r4, lr}
 800ee46:	4604      	mov	r4, r0
	WS2812B_WriteByte(pColor->G);
 800ee48:	7800      	ldrb	r0, [r0, #0]
 800ee4a:	f7ff fe9d 	bl	800eb88 <WS2812B_WriteByte>
	WS2812B_WriteByte(pColor->R);
 800ee4e:	7860      	ldrb	r0, [r4, #1]
 800ee50:	f7ff fe9a 	bl	800eb88 <WS2812B_WriteByte>
	WS2812B_WriteByte(pColor->B);
 800ee54:	78a0      	ldrb	r0, [r4, #2]
 800ee56:	f7ff fe97 	bl	800eb88 <WS2812B_WriteByte>
}
 800ee5a:	bd10      	pop	{r4, pc}

0800ee5c <WS2812B_RefreshPixel>:
@Input      :无
@Retrun     :无
@Others     :
----------------------------------------------------------------------------*/
void WS2812B_RefreshPixel(void)
{
 800ee5c:	b510      	push	{r4, lr}
	u8 i;

	for(i=0;i<PIXEL_NUM;i++)
 800ee5e:	2400      	movs	r4, #0
 800ee60:	b104      	cbz	r4, 800ee64 <WS2812B_RefreshPixel+0x8>
	{
		WS2812B_WriteColor(&PixelBuf[i]);
	}
}
 800ee62:	bd10      	pop	{r4, pc}
		WS2812B_WriteColor(&PixelBuf[i]);
 800ee64:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800ee68:	4803      	ldr	r0, [pc, #12]	@ (800ee78 <WS2812B_RefreshPixel+0x1c>)
 800ee6a:	4418      	add	r0, r3
 800ee6c:	f7ff ffea 	bl	800ee44 <WS2812B_WriteColor>
	for(i=0;i<PIXEL_NUM;i++)
 800ee70:	3401      	adds	r4, #1
 800ee72:	b2e4      	uxtb	r4, r4
 800ee74:	e7f4      	b.n	800ee60 <WS2812B_RefreshPixel+0x4>
 800ee76:	bf00      	nop
 800ee78:	240024bc 	.word	0x240024bc

0800ee7c <Copy_Color>:

//============================================================================
void Copy_Color(Color_TypeDef *pDst,Color_TypeDef *pScr)
{
	pDst->R = pScr->R;
 800ee7c:	784b      	ldrb	r3, [r1, #1]
 800ee7e:	7043      	strb	r3, [r0, #1]
	pDst->G = pScr->G;
 800ee80:	780b      	ldrb	r3, [r1, #0]
 800ee82:	7003      	strb	r3, [r0, #0]
	pDst->B = pScr->B;
 800ee84:	788b      	ldrb	r3, [r1, #2]
 800ee86:	7083      	strb	r3, [r0, #2]
}
 800ee88:	4770      	bx	lr
	...

0800ee8c <WS2812B_FillColor>:
@Input      :start：开始位置;end:结束信置;pColor:颜色值
@Retrun     :无
@Others     :
----------------------------------------------------------------------------*/
void WS2812B_FillColor(u16 start,u16 end,Color_TypeDef *pColor)
{
 800ee8c:	b570      	push	{r4, r5, r6, lr}
 800ee8e:	4605      	mov	r5, r0
 800ee90:	460c      	mov	r4, r1
 800ee92:	4616      	mov	r6, r2
	if (start > end) //交换位置
 800ee94:	4288      	cmp	r0, r1
 800ee96:	d801      	bhi.n	800ee9c <WS2812B_FillColor+0x10>
 800ee98:	4604      	mov	r4, r0
 800ee9a:	460d      	mov	r5, r1
		temp = start;
		start = end;
		end = temp;
	}

	if (start >= PIXEL_NUM)return; //超出范围
 800ee9c:	b96c      	cbnz	r4, 800eeba <WS2812B_FillColor+0x2e>
	if (end >= PIXEL_NUM)end = PIXEL_NUM-1;
 800ee9e:	b155      	cbz	r5, 800eeb6 <WS2812B_FillColor+0x2a>
 800eea0:	4625      	mov	r5, r4
 800eea2:	e008      	b.n	800eeb6 <WS2812B_FillColor+0x2a>

	//填充颜色值
	while(start <= end)
	{
		Copy_Color(&PixelBuf[start],pColor);
 800eea4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800eea8:	4631      	mov	r1, r6
 800eeaa:	4804      	ldr	r0, [pc, #16]	@ (800eebc <WS2812B_FillColor+0x30>)
 800eeac:	4418      	add	r0, r3
 800eeae:	f7ff ffe5 	bl	800ee7c <Copy_Color>
		start++;
 800eeb2:	3401      	adds	r4, #1
 800eeb4:	b2a4      	uxth	r4, r4
	while(start <= end)
 800eeb6:	42ac      	cmp	r4, r5
 800eeb8:	d9f4      	bls.n	800eea4 <WS2812B_FillColor+0x18>
	}
}
 800eeba:	bd70      	pop	{r4, r5, r6, pc}
 800eebc:	240024bc 	.word	0x240024bc

0800eec0 <dm_motor_init>:
* @retval:     	void
* @details:
************************************************************************
**/
void dm_motor_init(void)
{
 800eec0:	b538      	push	{r3, r4, r5, lr}
	memset(&motor[Motor1], 0, sizeof(motor[Motor1]));
 800eec2:	4c18      	ldr	r4, [pc, #96]	@ (800ef24 <dm_motor_init+0x64>)
 800eec4:	f44f 7588 	mov.w	r5, #272	@ 0x110
 800eec8:	462a      	mov	r2, r5
 800eeca:	2100      	movs	r1, #0
 800eecc:	4620      	mov	r0, r4
 800eece:	f005 f891 	bl	8013ff4 <memset>
	memset(&motor[Motor2], 0, sizeof(motor[Motor2]));
 800eed2:	462a      	mov	r2, r5
 800eed4:	2100      	movs	r1, #0
 800eed6:	1960      	adds	r0, r4, r5
 800eed8:	f005 f88c 	bl	8013ff4 <memset>

	// set motor 1 params
	motor[Motor1].id = 0x01;
 800eedc:	2301      	movs	r3, #1
 800eede:	8023      	strh	r3, [r4, #0]
	motor[Motor1].mst_id = 0x21;
 800eee0:	2221      	movs	r2, #33	@ 0x21
 800eee2:	8062      	strh	r2, [r4, #2]
	motor[Motor1].tmp.read_flag = 0;
	motor[Motor1].ctrl.mode 	= mit_mode;
 800eee4:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
	motor[Motor1].ctrl.pos_set 	= 0.0f;
	motor[Motor1].ctrl.tor_set 	= 0.0f;
	motor[Motor1].ctrl.cur_set 	= 0.0f;
	motor[Motor1].ctrl.kp_set 	= 0.0f;
	motor[Motor1].ctrl.kd_set 	= 0.0f;
	motor[Motor1].tmp.PMAX		= 12.5f;
 800eee8:	f8df e044 	ldr.w	lr, [pc, #68]	@ 800ef30 <dm_motor_init+0x70>
 800eeec:	f8c4 e0b0 	str.w	lr, [r4, #176]	@ 0xb0
	motor[Motor1].tmp.VMAX		= 30.0f;
 800eef0:	f8df c040 	ldr.w	ip, [pc, #64]	@ 800ef34 <dm_motor_init+0x74>
 800eef4:	f8c4 c0b4 	str.w	ip, [r4, #180]	@ 0xb4
	motor[Motor1].tmp.TMAX		= 10.0f;
 800eef8:	480b      	ldr	r0, [pc, #44]	@ (800ef28 <dm_motor_init+0x68>)
 800eefa:	f8c4 00b8 	str.w	r0, [r4, #184]	@ 0xb8
	dataOK_flags[Motor1] = 0;
 800eefe:	4a0b      	ldr	r2, [pc, #44]	@ (800ef2c <dm_motor_init+0x6c>)
 800ef00:	2100      	movs	r1, #0
 800ef02:	7011      	strb	r1, [r2, #0]

	// set motor 2 params
	motor[Motor2].id = 0x02;
 800ef04:	2502      	movs	r5, #2
 800ef06:	f8a4 5110 	strh.w	r5, [r4, #272]	@ 0x110
	motor[Motor2].mst_id = 0x22;
 800ef0a:	2522      	movs	r5, #34	@ 0x22
 800ef0c:	f8a4 5112 	strh.w	r5, [r4, #274]	@ 0x112
	motor[Motor2].tmp.read_flag = 0;
	motor[Motor2].ctrl.mode 	= mit_mode;
 800ef10:	f884 314c 	strb.w	r3, [r4, #332]	@ 0x14c
	motor[Motor2].ctrl.pos_set 	= 0.0f;
	motor[Motor2].ctrl.tor_set 	= 0.0f;
	motor[Motor2].ctrl.cur_set 	= 0.0f;
	motor[Motor2].ctrl.kp_set 	= 0.0f;
	motor[Motor2].ctrl.kd_set 	= 0.0f;
	motor[Motor2].tmp.PMAX		= 12.5f;
 800ef14:	f8c4 e1c0 	str.w	lr, [r4, #448]	@ 0x1c0
	motor[Motor2].tmp.VMAX		= 30.0f;
 800ef18:	f8c4 c1c4 	str.w	ip, [r4, #452]	@ 0x1c4
	motor[Motor2].tmp.TMAX		= 10.0f;
 800ef1c:	f8c4 01c8 	str.w	r0, [r4, #456]	@ 0x1c8
	dataOK_flags[Motor2] = 0;
 800ef20:	7051      	strb	r1, [r2, #1]
}
 800ef22:	bd38      	pop	{r3, r4, r5, pc}
 800ef24:	240024c8 	.word	0x240024c8
 800ef28:	41200000 	.word	0x41200000
 800ef2c:	240024c4 	.word	0x240024c4
 800ef30:	41480000 	.word	0x41480000
 800ef34:	41f00000 	.word	0x41f00000

0800ef38 <dm_motor_timer_cbk>:

float time = 0.0;
float freq = 0.25;
float amp = 2*3.1415926*0.25;

void dm_motor_timer_cbk(void *argument){
 800ef38:	b530      	push	{r4, r5, lr}
 800ef3a:	ed2d 8b04 	vpush	{d8-d9}
 800ef3e:	b087      	sub	sp, #28
	if(dataOK_flags[Motor1] == 1){
 800ef40:	4b35      	ldr	r3, [pc, #212]	@ (800f018 <dm_motor_timer_cbk+0xe0>)
 800ef42:	781b      	ldrb	r3, [r3, #0]
 800ef44:	2b01      	cmp	r3, #1
 800ef46:	d05a      	beq.n	800effe <dm_motor_timer_cbk+0xc6>

		// get feed back data
	}

	// mit control demo: sine wave
	motor[Motor1].ctrl.pos_set = 0.314*sin(amp*time);
 800ef48:	4b34      	ldr	r3, [pc, #208]	@ (800f01c <dm_motor_timer_cbk+0xe4>)
 800ef4a:	ed93 8a00 	vldr	s16, [r3]
 800ef4e:	4d34      	ldr	r5, [pc, #208]	@ (800f020 <dm_motor_timer_cbk+0xe8>)
 800ef50:	ed95 9a00 	vldr	s18, [r5]
 800ef54:	ee28 9a09 	vmul.f32	s18, s16, s18
 800ef58:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 800ef5c:	eeb0 0b49 	vmov.f64	d0, d9
 800ef60:	f002 ff8a 	bl	8011e78 <sin>
 800ef64:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800f008 <dm_motor_timer_cbk+0xd0>
 800ef68:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ef6c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800ef70:	4c2c      	ldr	r4, [pc, #176]	@ (800f024 <dm_motor_timer_cbk+0xec>)
 800ef72:	ed84 0a10 	vstr	s0, [r4, #64]	@ 0x40
	motor[Motor1].ctrl.vel_set = amp*0.314*cos(amp*time);
 800ef76:	eeb7 8ac8 	vcvt.f64.f32	d8, s16
 800ef7a:	ee28 8b07 	vmul.f64	d8, d8, d7
 800ef7e:	eeb0 0b49 	vmov.f64	d0, d9
 800ef82:	f002 ff25 	bl	8011dd0 <cos>
 800ef86:	ee28 8b00 	vmul.f64	d8, d8, d0
 800ef8a:	eeb7 8bc8 	vcvt.f32.f64	s16, d8
 800ef8e:	ed84 8a11 	vstr	s16, [r4, #68]	@ 0x44
	motor[Motor1].ctrl.tor_set = 0;
 800ef92:	2300      	movs	r3, #0
 800ef94:	64a3      	str	r3, [r4, #72]	@ 0x48
	motor[Motor1].ctrl.kp_set = 15.0;
 800ef96:	4b24      	ldr	r3, [pc, #144]	@ (800f028 <dm_motor_timer_cbk+0xf0>)
 800ef98:	6523      	str	r3, [r4, #80]	@ 0x50
	motor[Motor1].ctrl.kd_set = 1.0;
 800ef9a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800ef9e:	6563      	str	r3, [r4, #84]	@ 0x54
//	motor[Motor1].ctrl.vel_set = 2.0;
//	motor[Motor1].ctrl.tor_set = 0.0;
//	motor[Motor1].ctrl.kp_set = 0.0;
//	motor[Motor1].ctrl.kd_set = 1.0;

	dm_motor_ctrl_send(&hfdcan1,&motor[Motor1]);
 800efa0:	4621      	mov	r1, r4
 800efa2:	4822      	ldr	r0, [pc, #136]	@ (800f02c <dm_motor_timer_cbk+0xf4>)
 800efa4:	f000 fc58 	bl	800f858 <dm_motor_ctrl_send>

	printf("[CTRL] dm-motor 1[pos-vel]:%.3f,%.3f,%.3f,%.3f\r\n",
			motor[Motor1].para.pos,
 800efa8:	edd4 4a08 	vldr	s9, [r4, #32]
			motor[Motor1].ctrl.pos_set,
 800efac:	ed94 7a10 	vldr	s14, [r4, #64]	@ 0x40
			motor[Motor1].para.vel,
 800efb0:	ed94 6a09 	vldr	s12, [r4, #36]	@ 0x24
			motor[Motor1].ctrl.vel_set);
 800efb4:	ed94 5a11 	vldr	s10, [r4, #68]	@ 0x44
	printf("[CTRL] dm-motor 1[pos-vel]:%.3f,%.3f,%.3f,%.3f\r\n",
 800efb8:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 800efbc:	ed8d 5b04 	vstr	d5, [sp, #16]
 800efc0:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
 800efc4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800efc8:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800efcc:	ed8d 7b00 	vstr	d7, [sp]
 800efd0:	eeb7 7ae4 	vcvt.f64.f32	d7, s9
 800efd4:	ec53 2b17 	vmov	r2, r3, d7
 800efd8:	4815      	ldr	r0, [pc, #84]	@ (800f030 <dm_motor_timer_cbk+0xf8>)
 800efda:	f004 fe45 	bl	8013c68 <iprintf>

	time += 0.01;
 800efde:	ed95 7a00 	vldr	s14, [r5]
 800efe2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800efe6:	ed9f 6b0a 	vldr	d6, [pc, #40]	@ 800f010 <dm_motor_timer_cbk+0xd8>
 800efea:	ee37 7b06 	vadd.f64	d7, d7, d6
 800efee:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800eff2:	ed85 7a00 	vstr	s14, [r5]
}
 800eff6:	b007      	add	sp, #28
 800eff8:	ecbd 8b04 	vpop	{d8-d9}
 800effc:	bd30      	pop	{r4, r5, pc}
		dataOK_flags[Motor1] = 0;	// clear flag
 800effe:	4b06      	ldr	r3, [pc, #24]	@ (800f018 <dm_motor_timer_cbk+0xe0>)
 800f000:	2200      	movs	r2, #0
 800f002:	701a      	strb	r2, [r3, #0]
 800f004:	e7a0      	b.n	800ef48 <dm_motor_timer_cbk+0x10>
 800f006:	bf00      	nop
 800f008:	74bc6a7f 	.word	0x74bc6a7f
 800f00c:	3fd41893 	.word	0x3fd41893
 800f010:	47ae147b 	.word	0x47ae147b
 800f014:	3f847ae1 	.word	0x3f847ae1
 800f018:	240024c4 	.word	0x240024c4
 800f01c:	24000018 	.word	0x24000018
 800f020:	240024c0 	.word	0x240024c0
 800f024:	240024c8 	.word	0x240024c8
 800f028:	41700000 	.word	0x41700000
 800f02c:	240002ec 	.word	0x240002ec
 800f030:	08016ed8 	.word	0x08016ed8

0800f034 <receive_motor_data>:
* @details:    	��ν��յ���ش��Ĳ�����Ϣ
************************************************************************
**/
void receive_motor_data(motor_t *motor, uint8_t *data)
{
	if(motor->tmp.read_flag == 0)
 800f034:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
 800f038:	b113      	cbz	r3, 800f040 <receive_motor_data+0xc>
		return ;
	
	float_type_u y;
	
	if(data[2] == 0x33)
 800f03a:	788b      	ldrb	r3, [r1, #2]
 800f03c:	2b33      	cmp	r3, #51	@ 0x33
 800f03e:	d000      	beq.n	800f042 <receive_motor_data+0xe>
			case RID_DIR:      motor->tmp.dir      = y.f_val; motor->tmp.read_flag = 44; break;
			case RID_P_M:      motor->tmp.p_m      = y.f_val; motor->tmp.read_flag = 45; break;
			case RID_X_OUT:    motor->tmp.x_out    = y.f_val; motor->tmp.read_flag = 0 ; break;
		}
	}
}
 800f040:	4770      	bx	lr
		uint16_t rid_value = data[3];
 800f042:	78ca      	ldrb	r2, [r1, #3]
		y.b_val[0] = data[4];
 800f044:	f891 c004 	ldrb.w	ip, [r1, #4]
 800f048:	2300      	movs	r3, #0
 800f04a:	f36c 0307 	bfi	r3, ip, #0, #8
		y.b_val[1] = data[5];
 800f04e:	f891 c005 	ldrb.w	ip, [r1, #5]
 800f052:	f36c 230f 	bfi	r3, ip, #8, #8
		y.b_val[2] = data[6];
 800f056:	f891 c006 	ldrb.w	ip, [r1, #6]
 800f05a:	f36c 4317 	bfi	r3, ip, #16, #8
		y.b_val[3] = data[7];
 800f05e:	79c9      	ldrb	r1, [r1, #7]
 800f060:	f361 631f 	bfi	r3, r1, #24, #8
		switch (rid_value) 
 800f064:	2a51      	cmp	r2, #81	@ 0x51
 800f066:	d8eb      	bhi.n	800f040 <receive_motor_data+0xc>
 800f068:	a101      	add	r1, pc, #4	@ (adr r1, 800f070 <receive_motor_data+0x3c>)
 800f06a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f06e:	bf00      	nop
 800f070:	0800f1b9 	.word	0x0800f1b9
 800f074:	0800f1c3 	.word	0x0800f1c3
 800f078:	0800f1cd 	.word	0x0800f1cd
 800f07c:	0800f1d7 	.word	0x0800f1d7
 800f080:	0800f1e1 	.word	0x0800f1e1
 800f084:	0800f1eb 	.word	0x0800f1eb
 800f088:	0800f1f5 	.word	0x0800f1f5
 800f08c:	0800f1ff 	.word	0x0800f1ff
 800f090:	0800f209 	.word	0x0800f209
 800f094:	0800f213 	.word	0x0800f213
 800f098:	0800f21f 	.word	0x0800f21f
 800f09c:	0800f22b 	.word	0x0800f22b
 800f0a0:	0800f237 	.word	0x0800f237
 800f0a4:	0800f243 	.word	0x0800f243
 800f0a8:	0800f24f 	.word	0x0800f24f
 800f0ac:	0800f25b 	.word	0x0800f25b
 800f0b0:	0800f267 	.word	0x0800f267
 800f0b4:	0800f273 	.word	0x0800f273
 800f0b8:	0800f27f 	.word	0x0800f27f
 800f0bc:	0800f28b 	.word	0x0800f28b
 800f0c0:	0800f297 	.word	0x0800f297
 800f0c4:	0800f2a3 	.word	0x0800f2a3
 800f0c8:	0800f2af 	.word	0x0800f2af
 800f0cc:	0800f2bb 	.word	0x0800f2bb
 800f0d0:	0800f2c7 	.word	0x0800f2c7
 800f0d4:	0800f2d3 	.word	0x0800f2d3
 800f0d8:	0800f2df 	.word	0x0800f2df
 800f0dc:	0800f2eb 	.word	0x0800f2eb
 800f0e0:	0800f2f7 	.word	0x0800f2f7
 800f0e4:	0800f303 	.word	0x0800f303
 800f0e8:	0800f30f 	.word	0x0800f30f
 800f0ec:	0800f31b 	.word	0x0800f31b
 800f0f0:	0800f327 	.word	0x0800f327
 800f0f4:	0800f333 	.word	0x0800f333
 800f0f8:	0800f33f 	.word	0x0800f33f
 800f0fc:	0800f34b 	.word	0x0800f34b
 800f100:	0800f357 	.word	0x0800f357
 800f104:	0800f041 	.word	0x0800f041
 800f108:	0800f041 	.word	0x0800f041
 800f10c:	0800f041 	.word	0x0800f041
 800f110:	0800f041 	.word	0x0800f041
 800f114:	0800f041 	.word	0x0800f041
 800f118:	0800f041 	.word	0x0800f041
 800f11c:	0800f041 	.word	0x0800f041
 800f120:	0800f041 	.word	0x0800f041
 800f124:	0800f041 	.word	0x0800f041
 800f128:	0800f041 	.word	0x0800f041
 800f12c:	0800f041 	.word	0x0800f041
 800f130:	0800f041 	.word	0x0800f041
 800f134:	0800f041 	.word	0x0800f041
 800f138:	0800f363 	.word	0x0800f363
 800f13c:	0800f36f 	.word	0x0800f36f
 800f140:	0800f37b 	.word	0x0800f37b
 800f144:	0800f387 	.word	0x0800f387
 800f148:	0800f393 	.word	0x0800f393
 800f14c:	0800f39f 	.word	0x0800f39f
 800f150:	0800f041 	.word	0x0800f041
 800f154:	0800f041 	.word	0x0800f041
 800f158:	0800f041 	.word	0x0800f041
 800f15c:	0800f041 	.word	0x0800f041
 800f160:	0800f041 	.word	0x0800f041
 800f164:	0800f041 	.word	0x0800f041
 800f168:	0800f041 	.word	0x0800f041
 800f16c:	0800f041 	.word	0x0800f041
 800f170:	0800f041 	.word	0x0800f041
 800f174:	0800f041 	.word	0x0800f041
 800f178:	0800f041 	.word	0x0800f041
 800f17c:	0800f041 	.word	0x0800f041
 800f180:	0800f041 	.word	0x0800f041
 800f184:	0800f041 	.word	0x0800f041
 800f188:	0800f041 	.word	0x0800f041
 800f18c:	0800f041 	.word	0x0800f041
 800f190:	0800f041 	.word	0x0800f041
 800f194:	0800f041 	.word	0x0800f041
 800f198:	0800f041 	.word	0x0800f041
 800f19c:	0800f041 	.word	0x0800f041
 800f1a0:	0800f041 	.word	0x0800f041
 800f1a4:	0800f041 	.word	0x0800f041
 800f1a8:	0800f041 	.word	0x0800f041
 800f1ac:	0800f041 	.word	0x0800f041
 800f1b0:	0800f3ab 	.word	0x0800f3ab
 800f1b4:	0800f3b7 	.word	0x0800f3b7
			case RID_UV_VALUE: motor->tmp.UV_Value = y.f_val; motor->tmp.read_flag =  2; break;
 800f1b8:	65c3      	str	r3, [r0, #92]	@ 0x5c
 800f1ba:	2302      	movs	r3, #2
 800f1bc:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f1c0:	4770      	bx	lr
			case RID_KT_VALUE: motor->tmp.KT_Value = y.f_val; motor->tmp.read_flag =  3; break;
 800f1c2:	6603      	str	r3, [r0, #96]	@ 0x60
 800f1c4:	2303      	movs	r3, #3
 800f1c6:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f1ca:	4770      	bx	lr
			case RID_OT_VALUE: motor->tmp.OT_Value = y.f_val; motor->tmp.read_flag =  4; break;
 800f1cc:	6643      	str	r3, [r0, #100]	@ 0x64
 800f1ce:	2304      	movs	r3, #4
 800f1d0:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f1d4:	4770      	bx	lr
			case RID_OC_VALUE: motor->tmp.OC_Value = y.f_val; motor->tmp.read_flag =  5; break;
 800f1d6:	6683      	str	r3, [r0, #104]	@ 0x68
 800f1d8:	2305      	movs	r3, #5
 800f1da:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f1de:	4770      	bx	lr
			case RID_ACC:      motor->tmp.ACC      = y.f_val; motor->tmp.read_flag =  6; break;
 800f1e0:	66c3      	str	r3, [r0, #108]	@ 0x6c
 800f1e2:	2306      	movs	r3, #6
 800f1e4:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f1e8:	4770      	bx	lr
			case RID_DEC:      motor->tmp.DEC      = y.f_val; motor->tmp.read_flag =  7; break;
 800f1ea:	6703      	str	r3, [r0, #112]	@ 0x70
 800f1ec:	2307      	movs	r3, #7
 800f1ee:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f1f2:	4770      	bx	lr
			case RID_MAX_SPD:  motor->tmp.MAX_SPD  = y.f_val; motor->tmp.read_flag =  8; break;
 800f1f4:	6743      	str	r3, [r0, #116]	@ 0x74
 800f1f6:	2308      	movs	r3, #8
 800f1f8:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f1fc:	4770      	bx	lr
			case RID_MST_ID:   motor->tmp.MST_ID   = y.u_val; motor->tmp.read_flag =  9; break;
 800f1fe:	6783      	str	r3, [r0, #120]	@ 0x78
 800f200:	2309      	movs	r3, #9
 800f202:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f206:	4770      	bx	lr
			case RID_ESC_ID:   motor->tmp.ESC_ID   = y.u_val; motor->tmp.read_flag = 10; break;
 800f208:	67c3      	str	r3, [r0, #124]	@ 0x7c
 800f20a:	230a      	movs	r3, #10
 800f20c:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f210:	4770      	bx	lr
			case RID_TIMEOUT:  motor->tmp.TIMEOUT  = y.u_val; motor->tmp.read_flag = 11; break;
 800f212:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
 800f216:	230b      	movs	r3, #11
 800f218:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f21c:	4770      	bx	lr
			case RID_CMODE:    motor->tmp.cmode    = y.u_val; motor->tmp.read_flag = 12; break;
 800f21e:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
 800f222:	230c      	movs	r3, #12
 800f224:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f228:	4770      	bx	lr
			case RID_DAMP:     motor->tmp.Damp     = y.f_val; motor->tmp.read_flag = 13; break;
 800f22a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
 800f22e:	230d      	movs	r3, #13
 800f230:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f234:	4770      	bx	lr
			case RID_INERTIA:  motor->tmp.Inertia  = y.f_val; motor->tmp.read_flag = 14; break;
 800f236:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
 800f23a:	230e      	movs	r3, #14
 800f23c:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f240:	4770      	bx	lr
			case RID_HW_VER:   motor->tmp.hw_ver   = y.u_val; motor->tmp.read_flag = 15; break;
 800f242:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
 800f246:	230f      	movs	r3, #15
 800f248:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f24c:	4770      	bx	lr
			case RID_SW_VER:   motor->tmp.sw_ver   = y.u_val; motor->tmp.read_flag = 16; break;
 800f24e:	f8c0 3094 	str.w	r3, [r0, #148]	@ 0x94
 800f252:	2310      	movs	r3, #16
 800f254:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f258:	4770      	bx	lr
			case RID_SN:       motor->tmp.SN       = y.u_val; motor->tmp.read_flag = 17; break;
 800f25a:	f8c0 3098 	str.w	r3, [r0, #152]	@ 0x98
 800f25e:	2311      	movs	r3, #17
 800f260:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f264:	4770      	bx	lr
			case RID_NPP:      motor->tmp.NPP      = y.u_val; motor->tmp.read_flag = 18; break;
 800f266:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c
 800f26a:	2312      	movs	r3, #18
 800f26c:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f270:	4770      	bx	lr
			case RID_RS:       motor->tmp.Rs       = y.f_val; motor->tmp.read_flag = 19; break;
 800f272:	f8c0 30a0 	str.w	r3, [r0, #160]	@ 0xa0
 800f276:	2313      	movs	r3, #19
 800f278:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f27c:	4770      	bx	lr
			case RID_LS:       motor->tmp.Ls       = y.f_val; motor->tmp.read_flag = 20; break;
 800f27e:	f8c0 30a4 	str.w	r3, [r0, #164]	@ 0xa4
 800f282:	2314      	movs	r3, #20
 800f284:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f288:	4770      	bx	lr
			case RID_FLUX:     motor->tmp.Flux     = y.f_val; motor->tmp.read_flag = 21; break;
 800f28a:	f8c0 30a8 	str.w	r3, [r0, #168]	@ 0xa8
 800f28e:	2315      	movs	r3, #21
 800f290:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f294:	4770      	bx	lr
			case RID_GR:       motor->tmp.Gr       = y.f_val; motor->tmp.read_flag = 22; break;
 800f296:	f8c0 30ac 	str.w	r3, [r0, #172]	@ 0xac
 800f29a:	2316      	movs	r3, #22
 800f29c:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f2a0:	4770      	bx	lr
			case RID_PMAX:     motor->tmp.PMAX     = y.f_val; motor->tmp.read_flag = 23; break;
 800f2a2:	f8c0 30b0 	str.w	r3, [r0, #176]	@ 0xb0
 800f2a6:	2317      	movs	r3, #23
 800f2a8:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f2ac:	4770      	bx	lr
			case RID_VMAX:     motor->tmp.VMAX     = y.f_val; motor->tmp.read_flag = 24; break;
 800f2ae:	f8c0 30b4 	str.w	r3, [r0, #180]	@ 0xb4
 800f2b2:	2318      	movs	r3, #24
 800f2b4:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f2b8:	4770      	bx	lr
			case RID_TMAX:     motor->tmp.TMAX     = y.f_val; motor->tmp.read_flag = 25; break;
 800f2ba:	f8c0 30b8 	str.w	r3, [r0, #184]	@ 0xb8
 800f2be:	2319      	movs	r3, #25
 800f2c0:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f2c4:	4770      	bx	lr
			case RID_I_BW:     motor->tmp.I_BW     = y.f_val; motor->tmp.read_flag = 26; break;
 800f2c6:	f8c0 30bc 	str.w	r3, [r0, #188]	@ 0xbc
 800f2ca:	231a      	movs	r3, #26
 800f2cc:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f2d0:	4770      	bx	lr
			case RID_KP_ASR:   motor->tmp.KP_ASR   = y.f_val; motor->tmp.read_flag = 27; break;
 800f2d2:	f8c0 30c0 	str.w	r3, [r0, #192]	@ 0xc0
 800f2d6:	231b      	movs	r3, #27
 800f2d8:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f2dc:	4770      	bx	lr
			case RID_KI_ASR:   motor->tmp.KI_ASR   = y.f_val; motor->tmp.read_flag = 28; break;
 800f2de:	f8c0 30c4 	str.w	r3, [r0, #196]	@ 0xc4
 800f2e2:	231c      	movs	r3, #28
 800f2e4:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f2e8:	4770      	bx	lr
			case RID_KP_APR:   motor->tmp.KP_APR   = y.f_val; motor->tmp.read_flag = 29; break;
 800f2ea:	f8c0 30c8 	str.w	r3, [r0, #200]	@ 0xc8
 800f2ee:	231d      	movs	r3, #29
 800f2f0:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f2f4:	4770      	bx	lr
			case RID_KI_APR:   motor->tmp.KI_APR   = y.f_val; motor->tmp.read_flag = 30; break;
 800f2f6:	f8c0 30cc 	str.w	r3, [r0, #204]	@ 0xcc
 800f2fa:	231e      	movs	r3, #30
 800f2fc:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f300:	4770      	bx	lr
			case RID_OV_VALUE: motor->tmp.OV_Value = y.f_val; motor->tmp.read_flag = 31; break;
 800f302:	f8c0 30d0 	str.w	r3, [r0, #208]	@ 0xd0
 800f306:	231f      	movs	r3, #31
 800f308:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f30c:	4770      	bx	lr
			case RID_GREF:     motor->tmp.GREF     = y.f_val; motor->tmp.read_flag = 32; break;
 800f30e:	f8c0 30d4 	str.w	r3, [r0, #212]	@ 0xd4
 800f312:	2320      	movs	r3, #32
 800f314:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f318:	4770      	bx	lr
			case RID_DETA:     motor->tmp.Deta     = y.f_val; motor->tmp.read_flag = 33; break;
 800f31a:	f8c0 30d8 	str.w	r3, [r0, #216]	@ 0xd8
 800f31e:	2321      	movs	r3, #33	@ 0x21
 800f320:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f324:	4770      	bx	lr
			case RID_V_BW:     motor->tmp.V_BW     = y.f_val; motor->tmp.read_flag = 34; break;
 800f326:	f8c0 30dc 	str.w	r3, [r0, #220]	@ 0xdc
 800f32a:	2322      	movs	r3, #34	@ 0x22
 800f32c:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f330:	4770      	bx	lr
			case RID_IQ_CL:    motor->tmp.IQ_cl    = y.f_val; motor->tmp.read_flag = 35; break;
 800f332:	f8c0 30e0 	str.w	r3, [r0, #224]	@ 0xe0
 800f336:	2323      	movs	r3, #35	@ 0x23
 800f338:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f33c:	4770      	bx	lr
			case RID_VL_CL:    motor->tmp.VL_cl    = y.f_val; motor->tmp.read_flag = 36; break;
 800f33e:	f8c0 30e4 	str.w	r3, [r0, #228]	@ 0xe4
 800f342:	2324      	movs	r3, #36	@ 0x24
 800f344:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f348:	4770      	bx	lr
			case RID_CAN_BR:   motor->tmp.can_br   = y.u_val; motor->tmp.read_flag = 37; break;
 800f34a:	f8c0 30e8 	str.w	r3, [r0, #232]	@ 0xe8
 800f34e:	2325      	movs	r3, #37	@ 0x25
 800f350:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f354:	4770      	bx	lr
			case RID_SUB_VER:  motor->tmp.sub_ver  = y.u_val; motor->tmp.read_flag = 38; break;
 800f356:	f8c0 30ec 	str.w	r3, [r0, #236]	@ 0xec
 800f35a:	2326      	movs	r3, #38	@ 0x26
 800f35c:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f360:	4770      	bx	lr
			case RID_U_OFF:    motor->tmp.u_off    = y.f_val; motor->tmp.read_flag = 39; break;
 800f362:	f8c0 30f0 	str.w	r3, [r0, #240]	@ 0xf0
 800f366:	2327      	movs	r3, #39	@ 0x27
 800f368:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f36c:	4770      	bx	lr
			case RID_V_OFF:    motor->tmp.v_off    = y.f_val; motor->tmp.read_flag = 40; break;
 800f36e:	f8c0 30f4 	str.w	r3, [r0, #244]	@ 0xf4
 800f372:	2328      	movs	r3, #40	@ 0x28
 800f374:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f378:	4770      	bx	lr
			case RID_K1:       motor->tmp.k1       = y.f_val; motor->tmp.read_flag = 41; break;
 800f37a:	f8c0 30f8 	str.w	r3, [r0, #248]	@ 0xf8
 800f37e:	2329      	movs	r3, #41	@ 0x29
 800f380:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f384:	4770      	bx	lr
			case RID_K2:       motor->tmp.k2       = y.f_val; motor->tmp.read_flag = 42; break;
 800f386:	f8c0 30fc 	str.w	r3, [r0, #252]	@ 0xfc
 800f38a:	232a      	movs	r3, #42	@ 0x2a
 800f38c:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f390:	4770      	bx	lr
			case RID_M_OFF:    motor->tmp.m_off    = y.f_val; motor->tmp.read_flag = 43; break;
 800f392:	f8c0 3100 	str.w	r3, [r0, #256]	@ 0x100
 800f396:	232b      	movs	r3, #43	@ 0x2b
 800f398:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f39c:	4770      	bx	lr
			case RID_DIR:      motor->tmp.dir      = y.f_val; motor->tmp.read_flag = 44; break;
 800f39e:	f8c0 3104 	str.w	r3, [r0, #260]	@ 0x104
 800f3a2:	232c      	movs	r3, #44	@ 0x2c
 800f3a4:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f3a8:	4770      	bx	lr
			case RID_P_M:      motor->tmp.p_m      = y.f_val; motor->tmp.read_flag = 45; break;
 800f3aa:	f8c0 3108 	str.w	r3, [r0, #264]	@ 0x108
 800f3ae:	232d      	movs	r3, #45	@ 0x2d
 800f3b0:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f3b4:	4770      	bx	lr
			case RID_X_OUT:    motor->tmp.x_out    = y.f_val; motor->tmp.read_flag = 0 ; break;
 800f3b6:	f8c0 310c 	str.w	r3, [r0, #268]	@ 0x10c
 800f3ba:	2300      	movs	r3, #0
 800f3bc:	f880 3058 	strb.w	r3, [r0, #88]	@ 0x58
 800f3c0:	e63e      	b.n	800f040 <receive_motor_data+0xc>
 800f3c2:	bf00      	nop

0800f3c4 <dm_motor_fdcan1_rx_cbk>:
* @retval:     	void
* @details:
************************************************************************
**/
void dm_motor_fdcan1_rx_cbk(void)
{
 800f3c4:	b510      	push	{r4, lr}
 800f3c6:	b084      	sub	sp, #16
	uint16_t rec_id;
	uint8_t rx_data[8] = {0};
 800f3c8:	2300      	movs	r3, #0
 800f3ca:	9301      	str	r3, [sp, #4]
 800f3cc:	9302      	str	r3, [sp, #8]
	fdcanx_receive(&hfdcan1, &rec_id, rx_data);
 800f3ce:	aa01      	add	r2, sp, #4
 800f3d0:	f10d 010e 	add.w	r1, sp, #14
 800f3d4:	4811      	ldr	r0, [pc, #68]	@ (800f41c <dm_motor_fdcan1_rx_cbk+0x58>)
 800f3d6:	f7ff fa7d 	bl	800e8d4 <fdcanx_receive>
	switch (rec_id)
 800f3da:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 800f3de:	2b21      	cmp	r3, #33	@ 0x21
 800f3e0:	d00e      	beq.n	800f400 <dm_motor_fdcan1_rx_cbk+0x3c>
 800f3e2:	2b22      	cmp	r3, #34	@ 0x22
 800f3e4:	d118      	bne.n	800f418 <dm_motor_fdcan1_rx_cbk+0x54>
 			dm_motor_fbdata(&motor[Motor1], rx_data);
 			receive_motor_data(&motor[Motor1], rx_data);
 			dataOK_flags[Motor1] = 1;
 			break;
 		case 0x022:
			dm_motor_fbdata(&motor[Motor2], rx_data);
 800f3e6:	4c0e      	ldr	r4, [pc, #56]	@ (800f420 <dm_motor_fdcan1_rx_cbk+0x5c>)
 800f3e8:	a901      	add	r1, sp, #4
 800f3ea:	4620      	mov	r0, r4
 800f3ec:	f000 f84e 	bl	800f48c <dm_motor_fbdata>
			receive_motor_data(&motor[Motor2], rx_data);
 800f3f0:	a901      	add	r1, sp, #4
 800f3f2:	4620      	mov	r0, r4
 800f3f4:	f7ff fe1e 	bl	800f034 <receive_motor_data>
			dataOK_flags[Motor2] = 1;
 800f3f8:	4b0a      	ldr	r3, [pc, #40]	@ (800f424 <dm_motor_fdcan1_rx_cbk+0x60>)
 800f3fa:	2201      	movs	r2, #1
 800f3fc:	705a      	strb	r2, [r3, #1]
			break;
	}
}
 800f3fe:	e00b      	b.n	800f418 <dm_motor_fdcan1_rx_cbk+0x54>
 			dm_motor_fbdata(&motor[Motor1], rx_data);
 800f400:	4c09      	ldr	r4, [pc, #36]	@ (800f428 <dm_motor_fdcan1_rx_cbk+0x64>)
 800f402:	a901      	add	r1, sp, #4
 800f404:	4620      	mov	r0, r4
 800f406:	f000 f841 	bl	800f48c <dm_motor_fbdata>
 			receive_motor_data(&motor[Motor1], rx_data);
 800f40a:	a901      	add	r1, sp, #4
 800f40c:	4620      	mov	r0, r4
 800f40e:	f7ff fe11 	bl	800f034 <receive_motor_data>
 			dataOK_flags[Motor1] = 1;
 800f412:	4b04      	ldr	r3, [pc, #16]	@ (800f424 <dm_motor_fdcan1_rx_cbk+0x60>)
 800f414:	2201      	movs	r2, #1
 800f416:	701a      	strb	r2, [r3, #0]
}
 800f418:	b004      	add	sp, #16
 800f41a:	bd10      	pop	{r4, pc}
 800f41c:	240002ec 	.word	0x240002ec
 800f420:	240025d8 	.word	0x240025d8
 800f424:	240024c4 	.word	0x240024c4
 800f428:	240024c8 	.word	0x240024c8

0800f42c <dm_motor_clear_para>:
*               比例增益(KP)、微分增益(KD)和扭矩
************************************************************************
**/
void dm_motor_clear_para(motor_t *motor)
{
	motor->ctrl.kd_set 	= 0;
 800f42c:	2300      	movs	r3, #0
 800f42e:	6543      	str	r3, [r0, #84]	@ 0x54
	motor->ctrl.kp_set	= 0;
 800f430:	6503      	str	r3, [r0, #80]	@ 0x50
	motor->ctrl.pos_set = 0;
 800f432:	6403      	str	r3, [r0, #64]	@ 0x40
	motor->ctrl.vel_set = 0;
 800f434:	6443      	str	r3, [r0, #68]	@ 0x44
	motor->ctrl.tor_set = 0;
 800f436:	6483      	str	r3, [r0, #72]	@ 0x48
	motor->ctrl.cur_set = 0;
 800f438:	64c3      	str	r3, [r0, #76]	@ 0x4c
}
 800f43a:	4770      	bx	lr

0800f43c <float_to_uint>:
************************************************************************
**/
int float_to_uint(float x_float, float x_min, float x_max, int bits)
{
	/* Converts a float to an unsigned int, given range and number of bits */
	float span = x_max - x_min;
 800f43c:	ee31 1a60 	vsub.f32	s2, s2, s1
	float offset = x_min;
	return (int) ((x_float-offset)*((float)((1<<bits)-1))/span);
 800f440:	ee30 0a60 	vsub.f32	s0, s0, s1
 800f444:	2301      	movs	r3, #1
 800f446:	4083      	lsls	r3, r0
 800f448:	3b01      	subs	r3, #1
 800f44a:	ee07 3a90 	vmov	s15, r3
 800f44e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f452:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f456:	eec0 7a01 	vdiv.f32	s15, s0, s2
}
 800f45a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f45e:	ee17 0a90 	vmov	r0, s15
 800f462:	4770      	bx	lr

0800f464 <uint_to_float>:
* @retval:     	浮点数结果
* @details:    	将给定的无符号整数 x_int 在指定范围 [x_min, x_max] 内进行线性映射，映射结果为一个浮点数
************************************************************************
**/
float uint_to_float(int x_int, float x_min, float x_max, int bits)
{
 800f464:	ee07 0a90 	vmov	s15, r0
	/* converts unsigned int to float, given range and number of bits */
	float span = x_max - x_min;
 800f468:	ee70 0ac0 	vsub.f32	s1, s1, s0
	float offset = x_min;
	return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 800f46c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f470:	ee27 7aa0 	vmul.f32	s14, s15, s1
 800f474:	2301      	movs	r3, #1
 800f476:	408b      	lsls	r3, r1
 800f478:	3b01      	subs	r3, #1
 800f47a:	ee07 3a90 	vmov	s15, r3
 800f47e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f482:	eec7 6a27 	vdiv.f32	s13, s14, s15
}
 800f486:	ee36 0a80 	vadd.f32	s0, s13, s0
 800f48a:	4770      	bx	lr

0800f48c <dm_motor_fbdata>:
{
 800f48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f48e:	4604      	mov	r4, r0
 800f490:	460d      	mov	r5, r1
	motor->para.id = (rx_data[0])&0x0F;
 800f492:	780b      	ldrb	r3, [r1, #0]
 800f494:	f003 030f 	and.w	r3, r3, #15
 800f498:	6043      	str	r3, [r0, #4]
	motor->para.state = (rx_data[0])>>4;
 800f49a:	780b      	ldrb	r3, [r1, #0]
 800f49c:	091b      	lsrs	r3, r3, #4
 800f49e:	6083      	str	r3, [r0, #8]
	motor->para.p_int=(rx_data[1]<<8)|rx_data[2];
 800f4a0:	784b      	ldrb	r3, [r1, #1]
 800f4a2:	7888      	ldrb	r0, [r1, #2]
 800f4a4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800f4a8:	60e0      	str	r0, [r4, #12]
	motor->para.v_int=(rx_data[3]<<4)|(rx_data[4]>>4);
 800f4aa:	78cb      	ldrb	r3, [r1, #3]
 800f4ac:	790f      	ldrb	r7, [r1, #4]
 800f4ae:	093f      	lsrs	r7, r7, #4
 800f4b0:	ea47 1703 	orr.w	r7, r7, r3, lsl #4
 800f4b4:	6127      	str	r7, [r4, #16]
	motor->para.t_int=((rx_data[4]&0xF)<<8)|rx_data[5];
 800f4b6:	790e      	ldrb	r6, [r1, #4]
 800f4b8:	0236      	lsls	r6, r6, #8
 800f4ba:	f406 6670 	and.w	r6, r6, #3840	@ 0xf00
 800f4be:	794b      	ldrb	r3, [r1, #5]
 800f4c0:	431e      	orrs	r6, r3
 800f4c2:	6166      	str	r6, [r4, #20]
	motor->para.pos = uint_to_float(motor->para.p_int, -motor->tmp.PMAX, motor->tmp.PMAX, 16); // (-12.5,12.5)
 800f4c4:	edd4 0a2c 	vldr	s1, [r4, #176]	@ 0xb0
 800f4c8:	2110      	movs	r1, #16
 800f4ca:	eeb1 0a60 	vneg.f32	s0, s1
 800f4ce:	f7ff ffc9 	bl	800f464 <uint_to_float>
 800f4d2:	ed84 0a08 	vstr	s0, [r4, #32]
	motor->para.vel = uint_to_float(motor->para.v_int, -motor->tmp.VMAX, motor->tmp.VMAX, 12); // (-45.0,45.0)
 800f4d6:	edd4 0a2d 	vldr	s1, [r4, #180]	@ 0xb4
 800f4da:	210c      	movs	r1, #12
 800f4dc:	eeb1 0a60 	vneg.f32	s0, s1
 800f4e0:	4638      	mov	r0, r7
 800f4e2:	f7ff ffbf 	bl	800f464 <uint_to_float>
 800f4e6:	ed84 0a09 	vstr	s0, [r4, #36]	@ 0x24
	motor->para.tor = uint_to_float(motor->para.t_int, -motor->tmp.TMAX, motor->tmp.TMAX, 12); // (-18.0,18.0)
 800f4ea:	edd4 0a2e 	vldr	s1, [r4, #184]	@ 0xb8
 800f4ee:	210c      	movs	r1, #12
 800f4f0:	eeb1 0a60 	vneg.f32	s0, s1
 800f4f4:	4630      	mov	r0, r6
 800f4f6:	f7ff ffb5 	bl	800f464 <uint_to_float>
 800f4fa:	ed84 0a0a 	vstr	s0, [r4, #40]	@ 0x28
	motor->para.Tmos = (float)(rx_data[6]);
 800f4fe:	79ab      	ldrb	r3, [r5, #6]
 800f500:	ee07 3a90 	vmov	s15, r3
 800f504:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f508:	edc4 7a0d 	vstr	s15, [r4, #52]	@ 0x34
	motor->para.Tcoil = (float)(rx_data[7]);
 800f50c:	79eb      	ldrb	r3, [r5, #7]
 800f50e:	ee07 3a90 	vmov	s15, r3
 800f512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f516:	edc4 7a0e 	vstr	s15, [r4, #56]	@ 0x38
}
 800f51a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f51c <enable_motor_mode>:
* @retval:     	void
* @details:    	通过CAN总线向特定电机发送启用特定模式的命令
************************************************************************
**/
void enable_motor_mode(hcan_t* hcan, uint16_t motor_id, uint16_t mode_id)
{
 800f51c:	b500      	push	{lr}
 800f51e:	b083      	sub	sp, #12
	uint8_t data[8];
	uint16_t id = motor_id + mode_id;
 800f520:	4411      	add	r1, r2
	
	data[0] = 0xFF;
 800f522:	23ff      	movs	r3, #255	@ 0xff
 800f524:	f88d 3000 	strb.w	r3, [sp]
	data[1] = 0xFF;
 800f528:	f88d 3001 	strb.w	r3, [sp, #1]
	data[2] = 0xFF;
 800f52c:	f88d 3002 	strb.w	r3, [sp, #2]
	data[3] = 0xFF;
 800f530:	f88d 3003 	strb.w	r3, [sp, #3]
	data[4] = 0xFF;
 800f534:	f88d 3004 	strb.w	r3, [sp, #4]
	data[5] = 0xFF;
 800f538:	f88d 3005 	strb.w	r3, [sp, #5]
	data[6] = 0xFF;
 800f53c:	f88d 3006 	strb.w	r3, [sp, #6]
	data[7] = 0xFC;
 800f540:	23fc      	movs	r3, #252	@ 0xfc
 800f542:	f88d 3007 	strb.w	r3, [sp, #7]
	
	fdcanx_send_data(hcan, id, data, 8);
 800f546:	2308      	movs	r3, #8
 800f548:	466a      	mov	r2, sp
 800f54a:	b289      	uxth	r1, r1
 800f54c:	f7ff f97c 	bl	800e848 <fdcanx_send_data>
}
 800f550:	b003      	add	sp, #12
 800f552:	f85d fb04 	ldr.w	pc, [sp], #4

0800f556 <dm_motor_enable>:
{
 800f556:	b508      	push	{r3, lr}
	switch(motor->ctrl.mode)
 800f558:	f891 303c 	ldrb.w	r3, [r1, #60]	@ 0x3c
 800f55c:	3b01      	subs	r3, #1
 800f55e:	2b03      	cmp	r3, #3
 800f560:	d807      	bhi.n	800f572 <dm_motor_enable+0x1c>
 800f562:	e8df f003 	tbb	[pc, r3]
 800f566:	0702      	.short	0x0702
 800f568:	130d      	.short	0x130d
			enable_motor_mode(hcan, motor->id, MIT_MODE);
 800f56a:	2200      	movs	r2, #0
 800f56c:	8809      	ldrh	r1, [r1, #0]
 800f56e:	f7ff ffd5 	bl	800f51c <enable_motor_mode>
}
 800f572:	bd08      	pop	{r3, pc}
			enable_motor_mode(hcan, motor->id, POS_MODE);
 800f574:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f578:	8809      	ldrh	r1, [r1, #0]
 800f57a:	f7ff ffcf 	bl	800f51c <enable_motor_mode>
			break;
 800f57e:	e7f8      	b.n	800f572 <dm_motor_enable+0x1c>
			enable_motor_mode(hcan, motor->id, SPD_MODE);
 800f580:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f584:	8809      	ldrh	r1, [r1, #0]
 800f586:	f7ff ffc9 	bl	800f51c <enable_motor_mode>
			break;
 800f58a:	e7f2      	b.n	800f572 <dm_motor_enable+0x1c>
			enable_motor_mode(hcan, motor->id, PSI_MODE);
 800f58c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800f590:	8809      	ldrh	r1, [r1, #0]
 800f592:	f7ff ffc3 	bl	800f51c <enable_motor_mode>
}
 800f596:	e7ec      	b.n	800f572 <dm_motor_enable+0x1c>

0800f598 <disable_motor_mode>:
* @retval:     	void
* @details:    	通过CAN总线向特定电机发送禁用特定模式的命令
************************************************************************
**/
void disable_motor_mode(hcan_t* hcan, uint16_t motor_id, uint16_t mode_id)
{
 800f598:	b500      	push	{lr}
 800f59a:	b083      	sub	sp, #12
	uint8_t data[8];
	uint16_t id = motor_id + mode_id;
 800f59c:	4411      	add	r1, r2
	
	data[0] = 0xFF;
 800f59e:	23ff      	movs	r3, #255	@ 0xff
 800f5a0:	f88d 3000 	strb.w	r3, [sp]
	data[1] = 0xFF;
 800f5a4:	f88d 3001 	strb.w	r3, [sp, #1]
	data[2] = 0xFF;
 800f5a8:	f88d 3002 	strb.w	r3, [sp, #2]
	data[3] = 0xFF;
 800f5ac:	f88d 3003 	strb.w	r3, [sp, #3]
	data[4] = 0xFF;
 800f5b0:	f88d 3004 	strb.w	r3, [sp, #4]
	data[5] = 0xFF;
 800f5b4:	f88d 3005 	strb.w	r3, [sp, #5]
	data[6] = 0xFF;
 800f5b8:	f88d 3006 	strb.w	r3, [sp, #6]
	data[7] = 0xFD;
 800f5bc:	23fd      	movs	r3, #253	@ 0xfd
 800f5be:	f88d 3007 	strb.w	r3, [sp, #7]
	
	fdcanx_send_data(hcan, id, data, 8);
 800f5c2:	2308      	movs	r3, #8
 800f5c4:	466a      	mov	r2, sp
 800f5c6:	b289      	uxth	r1, r1
 800f5c8:	f7ff f93e 	bl	800e848 <fdcanx_send_data>
}
 800f5cc:	b003      	add	sp, #12
 800f5ce:	f85d fb04 	ldr.w	pc, [sp], #4

0800f5d2 <dm_motor_disable>:
{
 800f5d2:	b510      	push	{r4, lr}
 800f5d4:	460c      	mov	r4, r1
	switch(motor->ctrl.mode)
 800f5d6:	f891 303c 	ldrb.w	r3, [r1, #60]	@ 0x3c
 800f5da:	3b01      	subs	r3, #1
 800f5dc:	2b03      	cmp	r3, #3
 800f5de:	d807      	bhi.n	800f5f0 <dm_motor_disable+0x1e>
 800f5e0:	e8df f003 	tbb	[pc, r3]
 800f5e4:	16100a02 	.word	0x16100a02
			disable_motor_mode(hcan, motor->id, MIT_MODE);
 800f5e8:	2200      	movs	r2, #0
 800f5ea:	8809      	ldrh	r1, [r1, #0]
 800f5ec:	f7ff ffd4 	bl	800f598 <disable_motor_mode>
	dm_motor_clear_para(motor);
 800f5f0:	4620      	mov	r0, r4
 800f5f2:	f7ff ff1b 	bl	800f42c <dm_motor_clear_para>
}
 800f5f6:	bd10      	pop	{r4, pc}
			disable_motor_mode(hcan, motor->id, POS_MODE);
 800f5f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f5fc:	8809      	ldrh	r1, [r1, #0]
 800f5fe:	f7ff ffcb 	bl	800f598 <disable_motor_mode>
			break;
 800f602:	e7f5      	b.n	800f5f0 <dm_motor_disable+0x1e>
			disable_motor_mode(hcan, motor->id, SPD_MODE);
 800f604:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f608:	8809      	ldrh	r1, [r1, #0]
 800f60a:	f7ff ffc5 	bl	800f598 <disable_motor_mode>
			break;
 800f60e:	e7ef      	b.n	800f5f0 <dm_motor_disable+0x1e>
			disable_motor_mode(hcan, motor->id, PSI_MODE);
 800f610:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800f614:	8809      	ldrh	r1, [r1, #0]
 800f616:	f7ff ffbf 	bl	800f598 <disable_motor_mode>
			break;
 800f61a:	e7e9      	b.n	800f5f0 <dm_motor_disable+0x1e>

0800f61c <save_pos_zero>:
* @retval:     	void
* @details:    	通过CAN总线向特定电机发送保存位置零点的命令
************************************************************************
**/
void save_pos_zero(hcan_t* hcan, uint16_t motor_id, uint16_t mode_id)
{
 800f61c:	b500      	push	{lr}
 800f61e:	b083      	sub	sp, #12
	uint8_t data[8];
	uint16_t id = motor_id + mode_id;
 800f620:	4411      	add	r1, r2
	
	data[0] = 0xFF;
 800f622:	23ff      	movs	r3, #255	@ 0xff
 800f624:	f88d 3000 	strb.w	r3, [sp]
	data[1] = 0xFF;
 800f628:	f88d 3001 	strb.w	r3, [sp, #1]
	data[2] = 0xFF;
 800f62c:	f88d 3002 	strb.w	r3, [sp, #2]
	data[3] = 0xFF;
 800f630:	f88d 3003 	strb.w	r3, [sp, #3]
	data[4] = 0xFF;
 800f634:	f88d 3004 	strb.w	r3, [sp, #4]
	data[5] = 0xFF;
 800f638:	f88d 3005 	strb.w	r3, [sp, #5]
	data[6] = 0xFF;
 800f63c:	f88d 3006 	strb.w	r3, [sp, #6]
	data[7] = 0xFE;
 800f640:	23fe      	movs	r3, #254	@ 0xfe
 800f642:	f88d 3007 	strb.w	r3, [sp, #7]
	
	fdcanx_send_data(hcan, id, data, 8);
 800f646:	2308      	movs	r3, #8
 800f648:	466a      	mov	r2, sp
 800f64a:	b289      	uxth	r1, r1
 800f64c:	f7ff f8fc 	bl	800e848 <fdcanx_send_data>
}
 800f650:	b003      	add	sp, #12
 800f652:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800f658 <mit_ctrl>:
* @retval:     	void
* @details:    	通过CAN总线向电机发送MIT模式下的控制帧。
************************************************************************
**/
void mit_ctrl(hcan_t* hcan, motor_t *motor, uint16_t motor_id, float pos, float vel,float kp, float kd, float tor)
{
 800f658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f65c:	ed2d 8b04 	vpush	{d8-d9}
 800f660:	b085      	sub	sp, #20
 800f662:	9000      	str	r0, [sp, #0]
 800f664:	460c      	mov	r4, r1
 800f666:	9201      	str	r2, [sp, #4]
 800f668:	eef0 9a60 	vmov.f32	s19, s1
 800f66c:	eef0 8a41 	vmov.f32	s17, s2
 800f670:	eeb0 8a61 	vmov.f32	s16, s3
 800f674:	eeb0 9a42 	vmov.f32	s18, s4
	uint8_t data[8];
	uint16_t pos_tmp,vel_tmp,kp_tmp,kd_tmp,tor_tmp;
	uint16_t id = motor_id + MIT_MODE;

	pos_tmp = float_to_uint(pos, -motor->tmp.PMAX, motor->tmp.PMAX, 16);
 800f678:	ed91 1a2c 	vldr	s2, [r1, #176]	@ 0xb0
 800f67c:	2010      	movs	r0, #16
 800f67e:	eef1 0a41 	vneg.f32	s1, s2
 800f682:	f7ff fedb 	bl	800f43c <float_to_uint>
 800f686:	4680      	mov	r8, r0
 800f688:	fa1f fb80 	uxth.w	fp, r0
	vel_tmp = float_to_uint(vel, -motor->tmp.VMAX, motor->tmp.VMAX, 12);
 800f68c:	ed94 1a2d 	vldr	s2, [r4, #180]	@ 0xb4
 800f690:	200c      	movs	r0, #12
 800f692:	eef1 0a41 	vneg.f32	s1, s2
 800f696:	eeb0 0a69 	vmov.f32	s0, s19
 800f69a:	f7ff fecf 	bl	800f43c <float_to_uint>
 800f69e:	4607      	mov	r7, r0
 800f6a0:	fa1f fa80 	uxth.w	sl, r0
	tor_tmp = float_to_uint(tor, -motor->tmp.TMAX, motor->tmp.TMAX, 12);
 800f6a4:	ed94 1a2e 	vldr	s2, [r4, #184]	@ 0xb8
 800f6a8:	200c      	movs	r0, #12
 800f6aa:	eef1 0a41 	vneg.f32	s1, s2
 800f6ae:	eeb0 0a49 	vmov.f32	s0, s18
 800f6b2:	f7ff fec3 	bl	800f43c <float_to_uint>
 800f6b6:	4681      	mov	r9, r0
 800f6b8:	b284      	uxth	r4, r0
	kp_tmp  = float_to_uint(kp,  KP_MIN, KP_MAX, 12);
 800f6ba:	ed9f 9a1f 	vldr	s18, [pc, #124]	@ 800f738 <mit_ctrl+0xe0>
 800f6be:	200c      	movs	r0, #12
 800f6c0:	ed9f 1a1e 	vldr	s2, [pc, #120]	@ 800f73c <mit_ctrl+0xe4>
 800f6c4:	eef0 0a49 	vmov.f32	s1, s18
 800f6c8:	eeb0 0a68 	vmov.f32	s0, s17
 800f6cc:	f7ff feb6 	bl	800f43c <float_to_uint>
 800f6d0:	4606      	mov	r6, r0
 800f6d2:	b285      	uxth	r5, r0
	kd_tmp  = float_to_uint(kd,  KD_MIN, KD_MAX, 12);
 800f6d4:	200c      	movs	r0, #12
 800f6d6:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 800f6da:	eef0 0a49 	vmov.f32	s1, s18
 800f6de:	eeb0 0a48 	vmov.f32	s0, s16
 800f6e2:	f7ff feab 	bl	800f43c <float_to_uint>

	data[0] = (pos_tmp >> 8);
 800f6e6:	ea4f 2b1b 	mov.w	fp, fp, lsr #8
 800f6ea:	f88d b008 	strb.w	fp, [sp, #8]
	data[1] = pos_tmp;
 800f6ee:	f88d 8009 	strb.w	r8, [sp, #9]
	data[2] = (vel_tmp >> 4);
 800f6f2:	ea4f 1a1a 	mov.w	sl, sl, lsr #4
 800f6f6:	f88d a00a 	strb.w	sl, [sp, #10]
	data[3] = ((vel_tmp&0xF)<<4)|(kp_tmp>>8);
 800f6fa:	0a2d      	lsrs	r5, r5, #8
 800f6fc:	ea45 1507 	orr.w	r5, r5, r7, lsl #4
 800f700:	f88d 500b 	strb.w	r5, [sp, #11]
	data[4] = kp_tmp;
 800f704:	f88d 600c 	strb.w	r6, [sp, #12]
	data[5] = (kd_tmp >> 4);
 800f708:	f3c0 130b 	ubfx	r3, r0, #4, #12
 800f70c:	f88d 300d 	strb.w	r3, [sp, #13]
	data[6] = ((kd_tmp&0xF)<<4)|(tor_tmp>>8);
 800f710:	0a24      	lsrs	r4, r4, #8
 800f712:	ea44 1000 	orr.w	r0, r4, r0, lsl #4
 800f716:	f88d 000e 	strb.w	r0, [sp, #14]
	data[7] = tor_tmp;
 800f71a:	f88d 900f 	strb.w	r9, [sp, #15]
	
	fdcanx_send_data(hcan, id, data, 8);
 800f71e:	2308      	movs	r3, #8
 800f720:	eb0d 0203 	add.w	r2, sp, r3
 800f724:	9901      	ldr	r1, [sp, #4]
 800f726:	9800      	ldr	r0, [sp, #0]
 800f728:	f7ff f88e 	bl	800e848 <fdcanx_send_data>
}
 800f72c:	b005      	add	sp, #20
 800f72e:	ecbd 8b04 	vpop	{d8-d9}
 800f732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f736:	bf00      	nop
 800f738:	00000000 	.word	0x00000000
 800f73c:	43fa0000 	.word	0x43fa0000

0800f740 <pos_ctrl>:
* @retval:     	void
* @details:    	通过CAN总线向电机发送位置速度控制命令
************************************************************************
**/
void pos_ctrl(hcan_t* hcan,uint16_t motor_id, float pos, float vel)
{
 800f740:	b500      	push	{lr}
 800f742:	b085      	sub	sp, #20
 800f744:	ed8d 0a00 	vstr	s0, [sp]
 800f748:	edcd 0a01 	vstr	s1, [sp, #4]
	uint16_t id;
	uint8_t *pbuf, *vbuf;
	uint8_t data[8];
	
	id = motor_id + POS_MODE;
 800f74c:	f501 7180 	add.w	r1, r1, #256	@ 0x100
	pbuf=(uint8_t*)&pos;
	vbuf=(uint8_t*)&vel;
	
	data[0] = *pbuf;
 800f750:	9b00      	ldr	r3, [sp, #0]
 800f752:	f88d 3008 	strb.w	r3, [sp, #8]
	data[1] = *(pbuf+1);
 800f756:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800f75a:	f88d 2009 	strb.w	r2, [sp, #9]
	data[2] = *(pbuf+2);
 800f75e:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800f762:	f88d 200a 	strb.w	r2, [sp, #10]
	data[3] = *(pbuf+3);
 800f766:	f3c3 6307 	ubfx	r3, r3, #24, #8
 800f76a:	f88d 300b 	strb.w	r3, [sp, #11]

	data[4] = *vbuf;
 800f76e:	9b01      	ldr	r3, [sp, #4]
 800f770:	f88d 300c 	strb.w	r3, [sp, #12]
	data[5] = *(vbuf+1);
 800f774:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800f778:	f88d 200d 	strb.w	r2, [sp, #13]
	data[6] = *(vbuf+2);
 800f77c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800f780:	f88d 200e 	strb.w	r2, [sp, #14]
	data[7] = *(vbuf+3);
 800f784:	f3c3 6307 	ubfx	r3, r3, #24, #8
 800f788:	f88d 300f 	strb.w	r3, [sp, #15]
	
	fdcanx_send_data(hcan, id, data, 8);
 800f78c:	2308      	movs	r3, #8
 800f78e:	eb0d 0203 	add.w	r2, sp, r3
 800f792:	b289      	uxth	r1, r1
 800f794:	f7ff f858 	bl	800e848 <fdcanx_send_data>
}
 800f798:	b005      	add	sp, #20
 800f79a:	f85d fb04 	ldr.w	pc, [sp], #4

0800f79e <spd_ctrl>:
* @retval:     	void
* @details:    	通过CAN总线向电机发送速度控制命令
************************************************************************
**/
void spd_ctrl(hcan_t* hcan, uint16_t motor_id, float vel)
{
 800f79e:	b500      	push	{lr}
 800f7a0:	b085      	sub	sp, #20
 800f7a2:	ed8d 0a01 	vstr	s0, [sp, #4]
	uint16_t id;
	uint8_t *vbuf;
	uint8_t data[4];
	
	id = motor_id + SPD_MODE;
 800f7a6:	f501 7100 	add.w	r1, r1, #512	@ 0x200
	vbuf=(uint8_t*)&vel;
	
	data[0] = *vbuf;
 800f7aa:	9b01      	ldr	r3, [sp, #4]
 800f7ac:	f88d 300c 	strb.w	r3, [sp, #12]
	data[1] = *(vbuf+1);
 800f7b0:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800f7b4:	f88d 200d 	strb.w	r2, [sp, #13]
	data[2] = *(vbuf+2);
 800f7b8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800f7bc:	f88d 200e 	strb.w	r2, [sp, #14]
	data[3] = *(vbuf+3);
 800f7c0:	f3c3 6307 	ubfx	r3, r3, #24, #8
 800f7c4:	f88d 300f 	strb.w	r3, [sp, #15]
	
	fdcanx_send_data(hcan, id, data, 4);
 800f7c8:	2304      	movs	r3, #4
 800f7ca:	aa03      	add	r2, sp, #12
 800f7cc:	b289      	uxth	r1, r1
 800f7ce:	f7ff f83b 	bl	800e848 <fdcanx_send_data>
}
 800f7d2:	b005      	add	sp, #20
 800f7d4:	f85d fb04 	ldr.w	pc, [sp], #4

0800f7d8 <psi_ctrl>:
* @retval:     	void
* @details:    	通过CAN总线向电机发送位置速度控制命令
************************************************************************
**/
void psi_ctrl(hcan_t* hcan, uint16_t motor_id, float pos, float vel, float cur)
{
 800f7d8:	b500      	push	{lr}
 800f7da:	b085      	sub	sp, #20
 800f7dc:	ed8d 0a01 	vstr	s0, [sp, #4]
	uint16_t id;
	uint8_t *pbuf, *vbuf, *ibuf;
	uint8_t data[8];
	
	uint16_t u16_vel = vel*100;
 800f7e0:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 800f850 <psi_ctrl+0x78>
 800f7e4:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800f7e8:	eefc 7ae0 	vcvt.u32.f32	s15, s1
 800f7ec:	ee17 2a90 	vmov	r2, s15
	uint16_t u16_cur  = cur*10000;
 800f7f0:	eddf 7a18 	vldr	s15, [pc, #96]	@ 800f854 <psi_ctrl+0x7c>
 800f7f4:	ee21 1a27 	vmul.f32	s2, s2, s15
 800f7f8:	eefc 7ac1 	vcvt.u32.f32	s15, s2
 800f7fc:	ee17 3a90 	vmov	r3, s15
	
	id = motor_id + PSI_MODE;
 800f800:	f501 7140 	add.w	r1, r1, #768	@ 0x300
	pbuf=(uint8_t*)&pos;
	vbuf=(uint8_t*)&u16_vel;
	ibuf=(uint8_t*)&u16_cur;
	
	data[0] = *pbuf;
 800f804:	f8dd c004 	ldr.w	ip, [sp, #4]
 800f808:	f88d c008 	strb.w	ip, [sp, #8]
	data[1] = *(pbuf+1);
 800f80c:	f3cc 2e07 	ubfx	lr, ip, #8, #8
 800f810:	f88d e009 	strb.w	lr, [sp, #9]
	data[2] = *(pbuf+2);
 800f814:	f3cc 4e07 	ubfx	lr, ip, #16, #8
 800f818:	f88d e00a 	strb.w	lr, [sp, #10]
	data[3] = *(pbuf+3);
 800f81c:	f3cc 6c07 	ubfx	ip, ip, #24, #8
 800f820:	f88d c00b 	strb.w	ip, [sp, #11]

	data[4] = *vbuf;
 800f824:	f88d 200c 	strb.w	r2, [sp, #12]
	data[5] = *(vbuf+1);
 800f828:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800f82c:	f88d 200d 	strb.w	r2, [sp, #13]
	
	data[6] = *ibuf;
 800f830:	f88d 300e 	strb.w	r3, [sp, #14]
	data[7] = *(ibuf+1);
 800f834:	f3c3 2307 	ubfx	r3, r3, #8, #8
 800f838:	f88d 300f 	strb.w	r3, [sp, #15]
	
	fdcanx_send_data(hcan, id, data, 8);
 800f83c:	2308      	movs	r3, #8
 800f83e:	eb0d 0203 	add.w	r2, sp, r3
 800f842:	b289      	uxth	r1, r1
 800f844:	f7ff f800 	bl	800e848 <fdcanx_send_data>
}
 800f848:	b005      	add	sp, #20
 800f84a:	f85d fb04 	ldr.w	pc, [sp], #4
 800f84e:	bf00      	nop
 800f850:	42c80000 	.word	0x42c80000
 800f854:	461c4000 	.word	0x461c4000

0800f858 <dm_motor_ctrl_send>:
{
 800f858:	b508      	push	{r3, lr}
	switch(motor->ctrl.mode)
 800f85a:	f891 303c 	ldrb.w	r3, [r1, #60]	@ 0x3c
 800f85e:	3b01      	subs	r3, #1
 800f860:	2b03      	cmp	r3, #3
 800f862:	d810      	bhi.n	800f886 <dm_motor_ctrl_send+0x2e>
 800f864:	e8df f003 	tbb	[pc, r3]
 800f868:	1e181002 	.word	0x1e181002
			mit_ctrl(hcan, motor, motor->id, motor->ctrl.pos_set, motor->ctrl.vel_set, motor->ctrl.kp_set, motor->ctrl.kd_set, motor->ctrl.tor_set);
 800f86c:	ed91 2a12 	vldr	s4, [r1, #72]	@ 0x48
 800f870:	edd1 1a15 	vldr	s3, [r1, #84]	@ 0x54
 800f874:	ed91 1a14 	vldr	s2, [r1, #80]	@ 0x50
 800f878:	edd1 0a11 	vldr	s1, [r1, #68]	@ 0x44
 800f87c:	ed91 0a10 	vldr	s0, [r1, #64]	@ 0x40
 800f880:	880a      	ldrh	r2, [r1, #0]
 800f882:	f7ff fee9 	bl	800f658 <mit_ctrl>
}
 800f886:	bd08      	pop	{r3, pc}
			pos_ctrl(hcan, motor->id, motor->ctrl.pos_set, motor->ctrl.vel_set);
 800f888:	edd1 0a11 	vldr	s1, [r1, #68]	@ 0x44
 800f88c:	ed91 0a10 	vldr	s0, [r1, #64]	@ 0x40
 800f890:	8809      	ldrh	r1, [r1, #0]
 800f892:	f7ff ff55 	bl	800f740 <pos_ctrl>
			break;
 800f896:	e7f6      	b.n	800f886 <dm_motor_ctrl_send+0x2e>
			spd_ctrl(hcan, motor->id, motor->ctrl.vel_set);
 800f898:	ed91 0a11 	vldr	s0, [r1, #68]	@ 0x44
 800f89c:	8809      	ldrh	r1, [r1, #0]
 800f89e:	f7ff ff7e 	bl	800f79e <spd_ctrl>
			break;
 800f8a2:	e7f0      	b.n	800f886 <dm_motor_ctrl_send+0x2e>
			psi_ctrl(hcan, motor->id,motor->ctrl.pos_set, motor->ctrl.vel_set, motor->ctrl.cur_set);
 800f8a4:	ed91 1a13 	vldr	s2, [r1, #76]	@ 0x4c
 800f8a8:	edd1 0a11 	vldr	s1, [r1, #68]	@ 0x44
 800f8ac:	ed91 0a10 	vldr	s0, [r1, #64]	@ 0x40
 800f8b0:	8809      	ldrh	r1, [r1, #0]
 800f8b2:	f7ff ff91 	bl	800f7d8 <psi_ctrl>
}
 800f8b6:	e7e6      	b.n	800f886 <dm_motor_ctrl_send+0x2e>

0800f8b8 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800f8b8:	b508      	push	{r3, lr}
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800f8ba:	f001 fd10 	bl	80112de <pvTimerGetTimerID>

  if (callb != NULL) {
 800f8be:	b110      	cbz	r0, 800f8c6 <TimerCallback+0xe>
    callb->func (callb->arg);
 800f8c0:	6802      	ldr	r2, [r0, #0]
 800f8c2:	6840      	ldr	r0, [r0, #4]
 800f8c4:	4790      	blx	r2
  }
}
 800f8c6:	bd08      	pop	{r3, pc}

0800f8c8 <SysTick_Handler>:
void SysTick_Handler (void) {
 800f8c8:	b508      	push	{r3, lr}
  SysTick->CTRL;
 800f8ca:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800f8ce:	691b      	ldr	r3, [r3, #16]
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800f8d0:	f001 fa12 	bl	8010cf8 <xTaskGetSchedulerState>
 800f8d4:	2801      	cmp	r0, #1
 800f8d6:	d100      	bne.n	800f8da <SysTick_Handler+0x12>
}
 800f8d8:	bd08      	pop	{r3, pc}
    xPortSysTickHandler();
 800f8da:	f001 fdeb 	bl	80114b4 <xPortSysTickHandler>
}
 800f8de:	e7fb      	b.n	800f8d8 <SysTick_Handler+0x10>

0800f8e0 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f8e0:	f3ef 8305 	mrs	r3, IPSR
  if (IS_IRQ()) {
 800f8e4:	b92b      	cbnz	r3, 800f8f2 <osKernelInitialize+0x12>
    if (KernelState == osKernelInactive) {
 800f8e6:	4b06      	ldr	r3, [pc, #24]	@ (800f900 <osKernelInitialize+0x20>)
 800f8e8:	6818      	ldr	r0, [r3, #0]
 800f8ea:	b928      	cbnz	r0, 800f8f8 <osKernelInitialize+0x18>
      KernelState = osKernelReady;
 800f8ec:	2201      	movs	r2, #1
 800f8ee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800f8f0:	4770      	bx	lr
    stat = osErrorISR;
 800f8f2:	f06f 0005 	mvn.w	r0, #5
 800f8f6:	4770      	bx	lr
      stat = osError;
 800f8f8:	f04f 30ff 	mov.w	r0, #4294967295
}
 800f8fc:	4770      	bx	lr
 800f8fe:	bf00      	nop
 800f900:	24002e38 	.word	0x24002e38

0800f904 <osKernelStart>:
 800f904:	f3ef 8305 	mrs	r3, IPSR
  if (IS_IRQ()) {
 800f908:	b973      	cbnz	r3, 800f928 <osKernelStart+0x24>
    if (KernelState == osKernelReady) {
 800f90a:	4b0a      	ldr	r3, [pc, #40]	@ (800f934 <osKernelStart+0x30>)
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	2b01      	cmp	r3, #1
 800f910:	d10d      	bne.n	800f92e <osKernelStart+0x2a>
osStatus_t osKernelStart (void) {
 800f912:	b510      	push	{r4, lr}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800f914:	2400      	movs	r4, #0
 800f916:	4b08      	ldr	r3, [pc, #32]	@ (800f938 <osKernelStart+0x34>)
 800f918:	77dc      	strb	r4, [r3, #31]
      KernelState = osKernelRunning;
 800f91a:	4b06      	ldr	r3, [pc, #24]	@ (800f934 <osKernelStart+0x30>)
 800f91c:	2202      	movs	r2, #2
 800f91e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800f920:	f000 ff32 	bl	8010788 <vTaskStartScheduler>
      stat = osOK;
 800f924:	4620      	mov	r0, r4
}
 800f926:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 800f928:	f06f 0005 	mvn.w	r0, #5
 800f92c:	4770      	bx	lr
      stat = osError;
 800f92e:	f04f 30ff 	mov.w	r0, #4294967295
}
 800f932:	4770      	bx	lr
 800f934:	24002e38 	.word	0x24002e38
 800f938:	e000ed00 	.word	0xe000ed00

0800f93c <osThreadNew>:
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f93c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f93e:	b087      	sub	sp, #28
  hTask = NULL;
 800f940:	2400      	movs	r4, #0
 800f942:	9405      	str	r4, [sp, #20]
 800f944:	f3ef 8405 	mrs	r4, IPSR
  if (!IS_IRQ() && (func != NULL)) {
 800f948:	bb04      	cbnz	r4, 800f98c <osThreadNew+0x50>
 800f94a:	b1f8      	cbz	r0, 800f98c <osThreadNew+0x50>
    if (attr != NULL) {
 800f94c:	2a00      	cmp	r2, #0
 800f94e:	d034      	beq.n	800f9ba <osThreadNew+0x7e>
      if (attr->name != NULL) {
 800f950:	6815      	ldr	r5, [r2, #0]
      if (attr->priority != osPriorityNone) {
 800f952:	6993      	ldr	r3, [r2, #24]
 800f954:	b12b      	cbz	r3, 800f962 <osThreadNew+0x26>
        prio = (UBaseType_t)attr->priority;
 800f956:	461e      	mov	r6, r3
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f958:	3b01      	subs	r3, #1
 800f95a:	2b37      	cmp	r3, #55	@ 0x37
 800f95c:	d902      	bls.n	800f964 <osThreadNew+0x28>
        return (NULL);
 800f95e:	2000      	movs	r0, #0
 800f960:	e015      	b.n	800f98e <osThreadNew+0x52>
    prio  = (UBaseType_t)osPriorityNormal;
 800f962:	2618      	movs	r6, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f964:	6853      	ldr	r3, [r2, #4]
 800f966:	f013 0f01 	tst.w	r3, #1
 800f96a:	d13f      	bne.n	800f9ec <osThreadNew+0xb0>
      if (attr->stack_size > 0U) {
 800f96c:	6954      	ldr	r4, [r2, #20]
 800f96e:	b184      	cbz	r4, 800f992 <osThreadNew+0x56>
        stack = attr->stack_size / sizeof(StackType_t);
 800f970:	ea4f 0c94 	mov.w	ip, r4, lsr #2
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f974:	6893      	ldr	r3, [r2, #8]
 800f976:	b12b      	cbz	r3, 800f984 <osThreadNew+0x48>
 800f978:	68d7      	ldr	r7, [r2, #12]
 800f97a:	2fa7      	cmp	r7, #167	@ 0xa7
 800f97c:	d902      	bls.n	800f984 <osThreadNew+0x48>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f97e:	6917      	ldr	r7, [r2, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f980:	b107      	cbz	r7, 800f984 <osThreadNew+0x48>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f982:	b984      	cbnz	r4, 800f9a6 <osThreadNew+0x6a>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f984:	b143      	cbz	r3, 800f998 <osThreadNew+0x5c>
    mem  = -1;
 800f986:	f04f 33ff 	mov.w	r3, #4294967295
      if (mem == 0) {
 800f98a:	b30b      	cbz	r3, 800f9d0 <osThreadNew+0x94>
  return ((osThreadId_t)hTask);
 800f98c:	9805      	ldr	r0, [sp, #20]
}
 800f98e:	b007      	add	sp, #28
 800f990:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 800f992:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 800f996:	e7ed      	b.n	800f974 <osThreadNew+0x38>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f998:	68d3      	ldr	r3, [r2, #12]
 800f99a:	b9a3      	cbnz	r3, 800f9c6 <osThreadNew+0x8a>
 800f99c:	6913      	ldr	r3, [r2, #16]
 800f99e:	b1ab      	cbz	r3, 800f9cc <osThreadNew+0x90>
    mem  = -1;
 800f9a0:	f04f 33ff 	mov.w	r3, #4294967295
 800f9a4:	e7f1      	b.n	800f98a <osThreadNew+0x4e>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f9a6:	9302      	str	r3, [sp, #8]
 800f9a8:	9701      	str	r7, [sp, #4]
 800f9aa:	9600      	str	r6, [sp, #0]
 800f9ac:	460b      	mov	r3, r1
 800f9ae:	4662      	mov	r2, ip
 800f9b0:	4629      	mov	r1, r5
 800f9b2:	f000 fe7b 	bl	80106ac <xTaskCreateStatic>
 800f9b6:	9005      	str	r0, [sp, #20]
 800f9b8:	e7e8      	b.n	800f98c <osThreadNew+0x50>
    name = NULL;
 800f9ba:	4615      	mov	r5, r2
      mem = 0;
 800f9bc:	2300      	movs	r3, #0
    prio  = (UBaseType_t)osPriorityNormal;
 800f9be:	2618      	movs	r6, #24
    stack = configMINIMAL_STACK_SIZE;
 800f9c0:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 800f9c4:	e7e1      	b.n	800f98a <osThreadNew+0x4e>
    mem  = -1;
 800f9c6:	f04f 33ff 	mov.w	r3, #4294967295
 800f9ca:	e7de      	b.n	800f98a <osThreadNew+0x4e>
          mem = 0;
 800f9cc:	2300      	movs	r3, #0
 800f9ce:	e7dc      	b.n	800f98a <osThreadNew+0x4e>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f9d0:	ab05      	add	r3, sp, #20
 800f9d2:	9301      	str	r3, [sp, #4]
 800f9d4:	9600      	str	r6, [sp, #0]
 800f9d6:	460b      	mov	r3, r1
 800f9d8:	fa1f f28c 	uxth.w	r2, ip
 800f9dc:	4629      	mov	r1, r5
 800f9de:	f000 fea0 	bl	8010722 <xTaskCreate>
 800f9e2:	2801      	cmp	r0, #1
 800f9e4:	d0d2      	beq.n	800f98c <osThreadNew+0x50>
            hTask = NULL;
 800f9e6:	2300      	movs	r3, #0
 800f9e8:	9305      	str	r3, [sp, #20]
 800f9ea:	e7cf      	b.n	800f98c <osThreadNew+0x50>
        return (NULL);
 800f9ec:	2000      	movs	r0, #0
 800f9ee:	e7ce      	b.n	800f98e <osThreadNew+0x52>

0800f9f0 <osDelay>:
osStatus_t osDelay (uint32_t ticks) {
 800f9f0:	b508      	push	{r3, lr}
 800f9f2:	f3ef 8305 	mrs	r3, IPSR
  if (IS_IRQ()) {
 800f9f6:	b933      	cbnz	r3, 800fa06 <osDelay+0x16>
    if (ticks != 0U) {
 800f9f8:	b908      	cbnz	r0, 800f9fe <osDelay+0xe>
    stat = osOK;
 800f9fa:	2000      	movs	r0, #0
}
 800f9fc:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 800f9fe:	f001 f82f 	bl	8010a60 <vTaskDelay>
    stat = osOK;
 800fa02:	2000      	movs	r0, #0
 800fa04:	e7fa      	b.n	800f9fc <osDelay+0xc>
    stat = osErrorISR;
 800fa06:	f06f 0005 	mvn.w	r0, #5
 800fa0a:	e7f7      	b.n	800f9fc <osDelay+0xc>

0800fa0c <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800fa0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fa10:	b083      	sub	sp, #12
 800fa12:	f3ef 8705 	mrs	r7, IPSR
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;

  if (!IS_IRQ() && (func != NULL)) {
 800fa16:	2f00      	cmp	r7, #0
 800fa18:	d143      	bne.n	800faa2 <osTimerNew+0x96>
 800fa1a:	4606      	mov	r6, r0
 800fa1c:	4689      	mov	r9, r1
 800fa1e:	4615      	mov	r5, r2
 800fa20:	461c      	mov	r4, r3
 800fa22:	2800      	cmp	r0, #0
 800fa24:	d03f      	beq.n	800faa6 <osTimerNew+0x9a>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800fa26:	2008      	movs	r0, #8
 800fa28:	f001 fe8e 	bl	8011748 <pvPortMalloc>

    if (callb != NULL) {
 800fa2c:	4680      	mov	r8, r0
 800fa2e:	2800      	cmp	r0, #0
 800fa30:	d03b      	beq.n	800faaa <osTimerNew+0x9e>
      callb->func = func;
 800fa32:	6006      	str	r6, [r0, #0]
      callb->arg  = argument;
 800fa34:	6045      	str	r5, [r0, #4]

      if (type == osTimerOnce) {
 800fa36:	f1b9 0f00 	cmp.w	r9, #0
 800fa3a:	d000      	beq.n	800fa3e <osTimerNew+0x32>
        reload = pdFALSE;
      } else {
        reload = pdTRUE;
 800fa3c:	2701      	movs	r7, #1
      }

      mem  = -1;
      name = NULL;

      if (attr != NULL) {
 800fa3e:	b1f4      	cbz	r4, 800fa7e <osTimerNew+0x72>
        if (attr->name != NULL) {
 800fa40:	6820      	ldr	r0, [r4, #0]
          name = attr->name;
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800fa42:	68a3      	ldr	r3, [r4, #8]
 800fa44:	b113      	cbz	r3, 800fa4c <osTimerNew+0x40>
 800fa46:	68e2      	ldr	r2, [r4, #12]
 800fa48:	2a2b      	cmp	r2, #43	@ 0x2b
 800fa4a:	d80e      	bhi.n	800fa6a <osTimerNew+0x5e>
          mem = 1;
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800fa4c:	b143      	cbz	r3, 800fa60 <osTimerNew+0x54>
      mem  = -1;
 800fa4e:	f04f 33ff 	mov.w	r3, #4294967295
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
        #endif
      }
      else {
        if (mem == 0) {
 800fa52:	b1cb      	cbz	r3, 800fa88 <osTimerNew+0x7c>
  hTimer = NULL;
 800fa54:	2400      	movs	r4, #0
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800fa56:	b304      	cbz	r4, 800fa9a <osTimerNew+0x8e>
      }
    }
  }

  return ((osTimerId_t)hTimer);
}
 800fa58:	4620      	mov	r0, r4
 800fa5a:	b003      	add	sp, #12
 800fa5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800fa60:	68e3      	ldr	r3, [r4, #12]
 800fa62:	b17b      	cbz	r3, 800fa84 <osTimerNew+0x78>
      mem  = -1;
 800fa64:	f04f 33ff 	mov.w	r3, #4294967295
 800fa68:	e7f3      	b.n	800fa52 <osTimerNew+0x46>
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800fa6a:	9301      	str	r3, [sp, #4]
 800fa6c:	4b10      	ldr	r3, [pc, #64]	@ (800fab0 <osTimerNew+0xa4>)
 800fa6e:	9300      	str	r3, [sp, #0]
 800fa70:	4643      	mov	r3, r8
 800fa72:	463a      	mov	r2, r7
 800fa74:	2101      	movs	r1, #1
 800fa76:	f001 fa7b 	bl	8010f70 <xTimerCreateStatic>
 800fa7a:	4604      	mov	r4, r0
 800fa7c:	e7eb      	b.n	800fa56 <osTimerNew+0x4a>
      name = NULL;
 800fa7e:	4620      	mov	r0, r4
        mem = 0;
 800fa80:	2300      	movs	r3, #0
 800fa82:	e7e6      	b.n	800fa52 <osTimerNew+0x46>
            mem = 0;
 800fa84:	2300      	movs	r3, #0
 800fa86:	e7e4      	b.n	800fa52 <osTimerNew+0x46>
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800fa88:	4b09      	ldr	r3, [pc, #36]	@ (800fab0 <osTimerNew+0xa4>)
 800fa8a:	9300      	str	r3, [sp, #0]
 800fa8c:	4643      	mov	r3, r8
 800fa8e:	463a      	mov	r2, r7
 800fa90:	2101      	movs	r1, #1
 800fa92:	f001 fa51 	bl	8010f38 <xTimerCreate>
 800fa96:	4604      	mov	r4, r0
 800fa98:	e7dd      	b.n	800fa56 <osTimerNew+0x4a>
        vPortFree (callb);
 800fa9a:	4640      	mov	r0, r8
 800fa9c:	f001 fed6 	bl	801184c <vPortFree>
 800faa0:	e7da      	b.n	800fa58 <osTimerNew+0x4c>
  hTimer = NULL;
 800faa2:	2400      	movs	r4, #0
 800faa4:	e7d8      	b.n	800fa58 <osTimerNew+0x4c>
 800faa6:	2400      	movs	r4, #0
 800faa8:	e7d6      	b.n	800fa58 <osTimerNew+0x4c>
 800faaa:	4604      	mov	r4, r0
  return ((osTimerId_t)hTimer);
 800faac:	e7d4      	b.n	800fa58 <osTimerNew+0x4c>
 800faae:	bf00      	nop
 800fab0:	0800f8b9 	.word	0x0800f8b9

0800fab4 <osTimerStart>:
 800fab4:	f3ef 8305 	mrs	r3, IPSR

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
  osStatus_t stat;

  if (IS_IRQ()) {
 800fab8:	b96b      	cbnz	r3, 800fad6 <osTimerStart+0x22>
 800faba:	460a      	mov	r2, r1
    stat = osErrorISR;
  }
  else if (hTimer == NULL) {
 800fabc:	b170      	cbz	r0, 800fadc <osTimerStart+0x28>
osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800fabe:	b500      	push	{lr}
 800fac0:	b083      	sub	sp, #12
    stat = osErrorParameter;
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800fac2:	9300      	str	r3, [sp, #0]
 800fac4:	2104      	movs	r1, #4
 800fac6:	f001 fa7d 	bl	8010fc4 <xTimerGenericCommand>
 800faca:	2801      	cmp	r0, #1
 800facc:	d109      	bne.n	800fae2 <osTimerStart+0x2e>
      stat = osOK;
 800face:	2000      	movs	r0, #0
      stat = osErrorResource;
    }
  }

  return (stat);
}
 800fad0:	b003      	add	sp, #12
 800fad2:	f85d fb04 	ldr.w	pc, [sp], #4
    stat = osErrorISR;
 800fad6:	f06f 0005 	mvn.w	r0, #5
 800fada:	4770      	bx	lr
    stat = osErrorParameter;
 800fadc:	f06f 0003 	mvn.w	r0, #3
}
 800fae0:	4770      	bx	lr
      stat = osErrorResource;
 800fae2:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 800fae6:	e7f3      	b.n	800fad0 <osTimerStart+0x1c>

0800fae8 <osMutexRelease>:
 800fae8:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 800faec:	b9ba      	cbnz	r2, 800fb1e <osMutexRelease+0x36>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800faee:	b508      	push	{r3, lr}
 800faf0:	4603      	mov	r3, r0
 800faf2:	f020 0001 	bic.w	r0, r0, #1
 800faf6:	f003 0101 	and.w	r1, r3, #1
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 800fafa:	2b01      	cmp	r3, #1
 800fafc:	d912      	bls.n	800fb24 <osMutexRelease+0x3c>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 800fafe:	b129      	cbz	r1, 800fb0c <osMutexRelease+0x24>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800fb00:	f000 fac1 	bl	8010086 <xQueueGiveMutexRecursive>
 800fb04:	2801      	cmp	r0, #1
 800fb06:	d110      	bne.n	800fb2a <osMutexRelease+0x42>
  stat = osOK;
 800fb08:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 800fb0a:	bd08      	pop	{r3, pc}
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	461a      	mov	r2, r3
 800fb10:	4619      	mov	r1, r3
 800fb12:	f000 f9f4 	bl	800fefe <xQueueGenericSend>
 800fb16:	2801      	cmp	r0, #1
 800fb18:	d10a      	bne.n	800fb30 <osMutexRelease+0x48>
  stat = osOK;
 800fb1a:	2000      	movs	r0, #0
 800fb1c:	e7f5      	b.n	800fb0a <osMutexRelease+0x22>
    stat = osErrorISR;
 800fb1e:	f06f 0005 	mvn.w	r0, #5
}
 800fb22:	4770      	bx	lr
    stat = osErrorParameter;
 800fb24:	f06f 0003 	mvn.w	r0, #3
 800fb28:	e7ef      	b.n	800fb0a <osMutexRelease+0x22>
        stat = osErrorResource;
 800fb2a:	f06f 0002 	mvn.w	r0, #2
 800fb2e:	e7ec      	b.n	800fb0a <osMutexRelease+0x22>
        stat = osErrorResource;
 800fb30:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 800fb34:	e7e9      	b.n	800fb0a <osMutexRelease+0x22>

0800fb36 <osMessageQueuePut>:
  }

  return ((osMessageQueueId_t)hQueue);
}

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800fb36:	b510      	push	{r4, lr}
 800fb38:	b082      	sub	sp, #8
 800fb3a:	461c      	mov	r4, r3
 800fb3c:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 800fb40:	b1d3      	cbz	r3, 800fb78 <osMessageQueuePut+0x42>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800fb42:	2900      	cmp	r1, #0
 800fb44:	bf18      	it	ne
 800fb46:	2800      	cmpne	r0, #0
 800fb48:	d024      	beq.n	800fb94 <osMessageQueuePut+0x5e>
 800fb4a:	bb34      	cbnz	r4, 800fb9a <osMessageQueuePut+0x64>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 800fb4c:	2300      	movs	r3, #0
 800fb4e:	9301      	str	r3, [sp, #4]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800fb50:	aa01      	add	r2, sp, #4
 800fb52:	f000 fab8 	bl	80100c6 <xQueueGenericSendFromISR>
 800fb56:	2801      	cmp	r0, #1
 800fb58:	d122      	bne.n	800fba0 <osMessageQueuePut+0x6a>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 800fb5a:	9801      	ldr	r0, [sp, #4]
 800fb5c:	b150      	cbz	r0, 800fb74 <osMessageQueuePut+0x3e>
 800fb5e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800fb62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb66:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800fb6a:	f3bf 8f4f 	dsb	sy
 800fb6e:	f3bf 8f6f 	isb	sy
  stat = osOK;
 800fb72:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 800fb74:	b002      	add	sp, #8
 800fb76:	bd10      	pop	{r4, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800fb78:	2900      	cmp	r1, #0
 800fb7a:	bf18      	it	ne
 800fb7c:	2800      	cmpne	r0, #0
 800fb7e:	d012      	beq.n	800fba6 <osMessageQueuePut+0x70>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800fb80:	2300      	movs	r3, #0
 800fb82:	4622      	mov	r2, r4
 800fb84:	f000 f9bb 	bl	800fefe <xQueueGenericSend>
 800fb88:	2801      	cmp	r0, #1
 800fb8a:	d00f      	beq.n	800fbac <osMessageQueuePut+0x76>
        if (timeout != 0U) {
 800fb8c:	b184      	cbz	r4, 800fbb0 <osMessageQueuePut+0x7a>
          stat = osErrorTimeout;
 800fb8e:	f06f 0001 	mvn.w	r0, #1
 800fb92:	e7ef      	b.n	800fb74 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800fb94:	f06f 0003 	mvn.w	r0, #3
 800fb98:	e7ec      	b.n	800fb74 <osMessageQueuePut+0x3e>
 800fb9a:	f06f 0003 	mvn.w	r0, #3
 800fb9e:	e7e9      	b.n	800fb74 <osMessageQueuePut+0x3e>
        stat = osErrorResource;
 800fba0:	f06f 0002 	mvn.w	r0, #2
 800fba4:	e7e6      	b.n	800fb74 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800fba6:	f06f 0003 	mvn.w	r0, #3
 800fbaa:	e7e3      	b.n	800fb74 <osMessageQueuePut+0x3e>
  stat = osOK;
 800fbac:	2000      	movs	r0, #0
 800fbae:	e7e1      	b.n	800fb74 <osMessageQueuePut+0x3e>
          stat = osErrorResource;
 800fbb0:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 800fbb4:	e7de      	b.n	800fb74 <osMessageQueuePut+0x3e>
	...

0800fbb8 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800fbb8:	4b03      	ldr	r3, [pc, #12]	@ (800fbc8 <vApplicationGetIdleTaskMemory+0x10>)
 800fbba:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800fbbc:	4b03      	ldr	r3, [pc, #12]	@ (800fbcc <vApplicationGetIdleTaskMemory+0x14>)
 800fbbe:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800fbc0:	2380      	movs	r3, #128	@ 0x80
 800fbc2:	6013      	str	r3, [r2, #0]
}
 800fbc4:	4770      	bx	lr
 800fbc6:	bf00      	nop
 800fbc8:	24002d90 	.word	0x24002d90
 800fbcc:	24002b90 	.word	0x24002b90

0800fbd0 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800fbd0:	4b03      	ldr	r3, [pc, #12]	@ (800fbe0 <vApplicationGetTimerTaskMemory+0x10>)
 800fbd2:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800fbd4:	4b03      	ldr	r3, [pc, #12]	@ (800fbe4 <vApplicationGetTimerTaskMemory+0x14>)
 800fbd6:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800fbd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fbdc:	6013      	str	r3, [r2, #0]
}
 800fbde:	4770      	bx	lr
 800fbe0:	24002ae8 	.word	0x24002ae8
 800fbe4:	240026e8 	.word	0x240026e8

0800fbe8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fbe8:	f100 0308 	add.w	r3, r0, #8
 800fbec:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800fbee:	f04f 32ff 	mov.w	r2, #4294967295
 800fbf2:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fbf4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fbf6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fbfc:	4770      	bx	lr

0800fbfe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800fbfe:	2300      	movs	r3, #0
 800fc00:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800fc02:	4770      	bx	lr

0800fc04 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800fc04:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fc06:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fc08:	689a      	ldr	r2, [r3, #8]
 800fc0a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fc0c:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fc0e:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fc10:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800fc12:	6803      	ldr	r3, [r0, #0]
 800fc14:	3301      	adds	r3, #1
 800fc16:	6003      	str	r3, [r0, #0]
}
 800fc18:	4770      	bx	lr

0800fc1a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fc1a:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800fc1c:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800fc1e:	f1b5 3fff 	cmp.w	r5, #4294967295
 800fc22:	d011      	beq.n	800fc48 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fc24:	f100 0308 	add.w	r3, r0, #8
 800fc28:	461c      	mov	r4, r3
 800fc2a:	685b      	ldr	r3, [r3, #4]
 800fc2c:	681a      	ldr	r2, [r3, #0]
 800fc2e:	42aa      	cmp	r2, r5
 800fc30:	d9fa      	bls.n	800fc28 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fc32:	6863      	ldr	r3, [r4, #4]
 800fc34:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fc36:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fc38:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800fc3a:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800fc3c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800fc3e:	6803      	ldr	r3, [r0, #0]
 800fc40:	3301      	adds	r3, #1
 800fc42:	6003      	str	r3, [r0, #0]
}
 800fc44:	bc30      	pop	{r4, r5}
 800fc46:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 800fc48:	6904      	ldr	r4, [r0, #16]
 800fc4a:	e7f2      	b.n	800fc32 <vListInsert+0x18>

0800fc4c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800fc4c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fc4e:	6841      	ldr	r1, [r0, #4]
 800fc50:	6882      	ldr	r2, [r0, #8]
 800fc52:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fc54:	6841      	ldr	r1, [r0, #4]
 800fc56:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fc58:	685a      	ldr	r2, [r3, #4]
 800fc5a:	4282      	cmp	r2, r0
 800fc5c:	d006      	beq.n	800fc6c <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fc5e:	2200      	movs	r2, #0
 800fc60:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800fc62:	681a      	ldr	r2, [r3, #0]
 800fc64:	3a01      	subs	r2, #1
 800fc66:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fc68:	6818      	ldr	r0, [r3, #0]
}
 800fc6a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fc6c:	6882      	ldr	r2, [r0, #8]
 800fc6e:	605a      	str	r2, [r3, #4]
 800fc70:	e7f5      	b.n	800fc5e <uxListRemove+0x12>

0800fc72 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fc72:	b510      	push	{r4, lr}
 800fc74:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fc76:	f001 fbad 	bl	80113d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fc7a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800fc7c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800fc7e:	429a      	cmp	r2, r3
 800fc80:	d004      	beq.n	800fc8c <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 800fc82:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 800fc84:	f001 fbc8 	bl	8011418 <vPortExitCritical>

	return xReturn;
}
 800fc88:	4620      	mov	r0, r4
 800fc8a:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 800fc8c:	2401      	movs	r4, #1
 800fc8e:	e7f9      	b.n	800fc84 <prvIsQueueFull+0x12>

0800fc90 <prvIsQueueEmpty>:
{
 800fc90:	b510      	push	{r4, lr}
 800fc92:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800fc94:	f001 fb9e 	bl	80113d4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fc98:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800fc9a:	b923      	cbnz	r3, 800fca6 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 800fc9c:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 800fc9e:	f001 fbbb 	bl	8011418 <vPortExitCritical>
}
 800fca2:	4620      	mov	r0, r4
 800fca4:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 800fca6:	2400      	movs	r4, #0
 800fca8:	e7f9      	b.n	800fc9e <prvIsQueueEmpty+0xe>

0800fcaa <prvCopyDataToQueue>:
{
 800fcaa:	b570      	push	{r4, r5, r6, lr}
 800fcac:	4604      	mov	r4, r0
 800fcae:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fcb0:	6b86      	ldr	r6, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fcb2:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800fcb4:	b95a      	cbnz	r2, 800fcce <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fcb6:	6803      	ldr	r3, [r0, #0]
 800fcb8:	b11b      	cbz	r3, 800fcc2 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 800fcba:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fcbc:	3601      	adds	r6, #1
 800fcbe:	63a6      	str	r6, [r4, #56]	@ 0x38
}
 800fcc0:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fcc2:	6880      	ldr	r0, [r0, #8]
 800fcc4:	f001 f828 	bl	8010d18 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800fcc8:	2300      	movs	r3, #0
 800fcca:	60a3      	str	r3, [r4, #8]
 800fccc:	e7f6      	b.n	800fcbc <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 800fcce:	b96d      	cbnz	r5, 800fcec <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fcd0:	6840      	ldr	r0, [r0, #4]
 800fcd2:	f004 fae8 	bl	80142a6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fcd6:	6863      	ldr	r3, [r4, #4]
 800fcd8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800fcda:	4413      	add	r3, r2
 800fcdc:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fcde:	68a2      	ldr	r2, [r4, #8]
 800fce0:	4293      	cmp	r3, r2
 800fce2:	d319      	bcc.n	800fd18 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fce4:	6823      	ldr	r3, [r4, #0]
 800fce6:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 800fce8:	4628      	mov	r0, r5
 800fcea:	e7e7      	b.n	800fcbc <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fcec:	68c0      	ldr	r0, [r0, #12]
 800fcee:	f004 fada 	bl	80142a6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fcf2:	68e3      	ldr	r3, [r4, #12]
 800fcf4:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800fcf6:	4251      	negs	r1, r2
 800fcf8:	1a9b      	subs	r3, r3, r2
 800fcfa:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fcfc:	6822      	ldr	r2, [r4, #0]
 800fcfe:	4293      	cmp	r3, r2
 800fd00:	d202      	bcs.n	800fd08 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fd02:	68a3      	ldr	r3, [r4, #8]
 800fd04:	440b      	add	r3, r1
 800fd06:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800fd08:	2d02      	cmp	r5, #2
 800fd0a:	d001      	beq.n	800fd10 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 800fd0c:	2000      	movs	r0, #0
 800fd0e:	e7d5      	b.n	800fcbc <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fd10:	b126      	cbz	r6, 800fd1c <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 800fd12:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 800fd14:	2000      	movs	r0, #0
 800fd16:	e7d1      	b.n	800fcbc <prvCopyDataToQueue+0x12>
 800fd18:	4628      	mov	r0, r5
 800fd1a:	e7cf      	b.n	800fcbc <prvCopyDataToQueue+0x12>
 800fd1c:	2000      	movs	r0, #0
 800fd1e:	e7cd      	b.n	800fcbc <prvCopyDataToQueue+0x12>

0800fd20 <prvCopyDataFromQueue>:
{
 800fd20:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fd22:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800fd24:	b16a      	cbz	r2, 800fd42 <prvCopyDataFromQueue+0x22>
{
 800fd26:	b510      	push	{r4, lr}
 800fd28:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fd2a:	68d9      	ldr	r1, [r3, #12]
 800fd2c:	4411      	add	r1, r2
 800fd2e:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fd30:	689c      	ldr	r4, [r3, #8]
 800fd32:	42a1      	cmp	r1, r4
 800fd34:	d301      	bcc.n	800fd3a <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fd36:	6819      	ldr	r1, [r3, #0]
 800fd38:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fd3a:	68d9      	ldr	r1, [r3, #12]
 800fd3c:	f004 fab3 	bl	80142a6 <memcpy>
}
 800fd40:	bd10      	pop	{r4, pc}
 800fd42:	4770      	bx	lr

0800fd44 <prvUnlockQueue>:
{
 800fd44:	b538      	push	{r3, r4, r5, lr}
 800fd46:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 800fd48:	f001 fb44 	bl	80113d4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800fd4c:	f895 4045 	ldrb.w	r4, [r5, #69]	@ 0x45
 800fd50:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fd52:	e001      	b.n	800fd58 <prvUnlockQueue+0x14>
			--cTxLock;
 800fd54:	3c01      	subs	r4, #1
 800fd56:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fd58:	2c00      	cmp	r4, #0
 800fd5a:	dd0a      	ble.n	800fd72 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fd5c:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800fd5e:	b143      	cbz	r3, 800fd72 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fd60:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 800fd64:	f000 ff28 	bl	8010bb8 <xTaskRemoveFromEventList>
 800fd68:	2800      	cmp	r0, #0
 800fd6a:	d0f3      	beq.n	800fd54 <prvUnlockQueue+0x10>
						vTaskMissedYield();
 800fd6c:	f000 ffb8 	bl	8010ce0 <vTaskMissedYield>
 800fd70:	e7f0      	b.n	800fd54 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 800fd72:	23ff      	movs	r3, #255	@ 0xff
 800fd74:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 800fd78:	f001 fb4e 	bl	8011418 <vPortExitCritical>
	taskENTER_CRITICAL();
 800fd7c:	f001 fb2a 	bl	80113d4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800fd80:	f895 4044 	ldrb.w	r4, [r5, #68]	@ 0x44
 800fd84:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fd86:	e001      	b.n	800fd8c <prvUnlockQueue+0x48>
				--cRxLock;
 800fd88:	3c01      	subs	r4, #1
 800fd8a:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fd8c:	2c00      	cmp	r4, #0
 800fd8e:	dd0a      	ble.n	800fda6 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fd90:	692b      	ldr	r3, [r5, #16]
 800fd92:	b143      	cbz	r3, 800fda6 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fd94:	f105 0010 	add.w	r0, r5, #16
 800fd98:	f000 ff0e 	bl	8010bb8 <xTaskRemoveFromEventList>
 800fd9c:	2800      	cmp	r0, #0
 800fd9e:	d0f3      	beq.n	800fd88 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 800fda0:	f000 ff9e 	bl	8010ce0 <vTaskMissedYield>
 800fda4:	e7f0      	b.n	800fd88 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 800fda6:	23ff      	movs	r3, #255	@ 0xff
 800fda8:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	taskEXIT_CRITICAL();
 800fdac:	f001 fb34 	bl	8011418 <vPortExitCritical>
}
 800fdb0:	bd38      	pop	{r3, r4, r5, pc}

0800fdb2 <xQueueGenericReset>:
{
 800fdb2:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 800fdb4:	b1e0      	cbz	r0, 800fdf0 <xQueueGenericReset+0x3e>
 800fdb6:	460d      	mov	r5, r1
 800fdb8:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800fdba:	f001 fb0b 	bl	80113d4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fdbe:	6823      	ldr	r3, [r4, #0]
 800fdc0:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800fdc2:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800fdc4:	fb01 3002 	mla	r0, r1, r2, r3
 800fdc8:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fdca:	2000      	movs	r0, #0
 800fdcc:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fdce:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fdd0:	3a01      	subs	r2, #1
 800fdd2:	fb02 3301 	mla	r3, r2, r1, r3
 800fdd6:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fdd8:	23ff      	movs	r3, #255	@ 0xff
 800fdda:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fdde:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 800fde2:	b9fd      	cbnz	r5, 800fe24 <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fde4:	6923      	ldr	r3, [r4, #16]
 800fde6:	b963      	cbnz	r3, 800fe02 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 800fde8:	f001 fb16 	bl	8011418 <vPortExitCritical>
}
 800fdec:	2001      	movs	r0, #1
 800fdee:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fdf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdf4:	f383 8811 	msr	BASEPRI, r3
 800fdf8:	f3bf 8f6f 	isb	sy
 800fdfc:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800fe00:	e7fe      	b.n	800fe00 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fe02:	f104 0010 	add.w	r0, r4, #16
 800fe06:	f000 fed7 	bl	8010bb8 <xTaskRemoveFromEventList>
 800fe0a:	2800      	cmp	r0, #0
 800fe0c:	d0ec      	beq.n	800fde8 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 800fe0e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800fe12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fe16:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800fe1a:	f3bf 8f4f 	dsb	sy
 800fe1e:	f3bf 8f6f 	isb	sy
 800fe22:	e7e1      	b.n	800fde8 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800fe24:	f104 0010 	add.w	r0, r4, #16
 800fe28:	f7ff fede 	bl	800fbe8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fe2c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800fe30:	f7ff feda 	bl	800fbe8 <vListInitialise>
 800fe34:	e7d8      	b.n	800fde8 <xQueueGenericReset+0x36>

0800fe36 <prvInitialiseNewQueue>:
{
 800fe36:	b538      	push	{r3, r4, r5, lr}
 800fe38:	461d      	mov	r5, r3
 800fe3a:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 800fe3c:	460b      	mov	r3, r1
 800fe3e:	b949      	cbnz	r1, 800fe54 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fe40:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800fe42:	63e0      	str	r0, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fe44:	6423      	str	r3, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fe46:	2101      	movs	r1, #1
 800fe48:	4620      	mov	r0, r4
 800fe4a:	f7ff ffb2 	bl	800fdb2 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800fe4e:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
}
 800fe52:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fe54:	6022      	str	r2, [r4, #0]
 800fe56:	e7f4      	b.n	800fe42 <prvInitialiseNewQueue+0xc>

0800fe58 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fe58:	b940      	cbnz	r0, 800fe6c <xQueueGenericCreateStatic+0x14>
 800fe5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe5e:	f383 8811 	msr	BASEPRI, r3
 800fe62:	f3bf 8f6f 	isb	sy
 800fe66:	f3bf 8f4f 	dsb	sy
 800fe6a:	e7fe      	b.n	800fe6a <xQueueGenericCreateStatic+0x12>
	{
 800fe6c:	b510      	push	{r4, lr}
 800fe6e:	b084      	sub	sp, #16
 800fe70:	461c      	mov	r4, r3
		configASSERT( pxStaticQueue != NULL );
 800fe72:	b183      	cbz	r3, 800fe96 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fe74:	1e0b      	subs	r3, r1, #0
 800fe76:	bf18      	it	ne
 800fe78:	2301      	movne	r3, #1
 800fe7a:	2a00      	cmp	r2, #0
 800fe7c:	bf08      	it	eq
 800fe7e:	f043 0301 	orreq.w	r3, r3, #1
 800fe82:	b98b      	cbnz	r3, 800fea8 <xQueueGenericCreateStatic+0x50>
 800fe84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe88:	f383 8811 	msr	BASEPRI, r3
 800fe8c:	f3bf 8f6f 	isb	sy
 800fe90:	f3bf 8f4f 	dsb	sy
 800fe94:	e7fe      	b.n	800fe94 <xQueueGenericCreateStatic+0x3c>
 800fe96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe9a:	f383 8811 	msr	BASEPRI, r3
 800fe9e:	f3bf 8f6f 	isb	sy
 800fea2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 800fea6:	e7fe      	b.n	800fea6 <xQueueGenericCreateStatic+0x4e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fea8:	fab1 f381 	clz	r3, r1
 800feac:	095b      	lsrs	r3, r3, #5
 800feae:	2a00      	cmp	r2, #0
 800feb0:	bf18      	it	ne
 800feb2:	f043 0301 	orrne.w	r3, r3, #1
 800feb6:	b943      	cbnz	r3, 800feca <xQueueGenericCreateStatic+0x72>
 800feb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800febc:	f383 8811 	msr	BASEPRI, r3
 800fec0:	f3bf 8f6f 	isb	sy
 800fec4:	f3bf 8f4f 	dsb	sy
 800fec8:	e7fe      	b.n	800fec8 <xQueueGenericCreateStatic+0x70>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800feca:	2350      	movs	r3, #80	@ 0x50
 800fecc:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fece:	9b03      	ldr	r3, [sp, #12]
 800fed0:	2b50      	cmp	r3, #80	@ 0x50
 800fed2:	d008      	beq.n	800fee6 <xQueueGenericCreateStatic+0x8e>
 800fed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fed8:	f383 8811 	msr	BASEPRI, r3
 800fedc:	f3bf 8f6f 	isb	sy
 800fee0:	f3bf 8f4f 	dsb	sy
 800fee4:	e7fe      	b.n	800fee4 <xQueueGenericCreateStatic+0x8c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800fee6:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fee8:	2301      	movs	r3, #1
 800feea:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800feee:	9400      	str	r4, [sp, #0]
 800fef0:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800fef4:	f7ff ff9f 	bl	800fe36 <prvInitialiseNewQueue>
	}
 800fef8:	4620      	mov	r0, r4
 800fefa:	b004      	add	sp, #16
 800fefc:	bd10      	pop	{r4, pc}

0800fefe <xQueueGenericSend>:
{
 800fefe:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ff00:	b085      	sub	sp, #20
 800ff02:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 800ff04:	b188      	cbz	r0, 800ff2a <xQueueGenericSend+0x2c>
 800ff06:	460f      	mov	r7, r1
 800ff08:	461d      	mov	r5, r3
 800ff0a:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ff0c:	b1b1      	cbz	r1, 800ff3c <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ff0e:	2d02      	cmp	r5, #2
 800ff10:	d120      	bne.n	800ff54 <xQueueGenericSend+0x56>
 800ff12:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800ff14:	2b01      	cmp	r3, #1
 800ff16:	d01d      	beq.n	800ff54 <xQueueGenericSend+0x56>
 800ff18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff1c:	f383 8811 	msr	BASEPRI, r3
 800ff20:	f3bf 8f6f 	isb	sy
 800ff24:	f3bf 8f4f 	dsb	sy
 800ff28:	e7fe      	b.n	800ff28 <xQueueGenericSend+0x2a>
 800ff2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff2e:	f383 8811 	msr	BASEPRI, r3
 800ff32:	f3bf 8f6f 	isb	sy
 800ff36:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800ff3a:	e7fe      	b.n	800ff3a <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ff3c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d0e5      	beq.n	800ff0e <xQueueGenericSend+0x10>
 800ff42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff46:	f383 8811 	msr	BASEPRI, r3
 800ff4a:	f3bf 8f6f 	isb	sy
 800ff4e:	f3bf 8f4f 	dsb	sy
 800ff52:	e7fe      	b.n	800ff52 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ff54:	f000 fed0 	bl	8010cf8 <xTaskGetSchedulerState>
 800ff58:	4606      	mov	r6, r0
 800ff5a:	b958      	cbnz	r0, 800ff74 <xQueueGenericSend+0x76>
 800ff5c:	9b01      	ldr	r3, [sp, #4]
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d048      	beq.n	800fff4 <xQueueGenericSend+0xf6>
 800ff62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff66:	f383 8811 	msr	BASEPRI, r3
 800ff6a:	f3bf 8f6f 	isb	sy
 800ff6e:	f3bf 8f4f 	dsb	sy
 800ff72:	e7fe      	b.n	800ff72 <xQueueGenericSend+0x74>
 800ff74:	2600      	movs	r6, #0
 800ff76:	e03d      	b.n	800fff4 <xQueueGenericSend+0xf6>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ff78:	462a      	mov	r2, r5
 800ff7a:	4639      	mov	r1, r7
 800ff7c:	4620      	mov	r0, r4
 800ff7e:	f7ff fe94 	bl	800fcaa <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ff82:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800ff84:	b97b      	cbnz	r3, 800ffa6 <xQueueGenericSend+0xa8>
					else if( xYieldRequired != pdFALSE )
 800ff86:	b148      	cbz	r0, 800ff9c <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 800ff88:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800ff8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff90:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800ff94:	f3bf 8f4f 	dsb	sy
 800ff98:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800ff9c:	f001 fa3c 	bl	8011418 <vPortExitCritical>
				return pdPASS;
 800ffa0:	2001      	movs	r0, #1
}
 800ffa2:	b005      	add	sp, #20
 800ffa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ffa6:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800ffaa:	f000 fe05 	bl	8010bb8 <xTaskRemoveFromEventList>
 800ffae:	2800      	cmp	r0, #0
 800ffb0:	d0f4      	beq.n	800ff9c <xQueueGenericSend+0x9e>
							queueYIELD_IF_USING_PREEMPTION();
 800ffb2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800ffb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ffba:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800ffbe:	f3bf 8f4f 	dsb	sy
 800ffc2:	f3bf 8f6f 	isb	sy
 800ffc6:	e7e9      	b.n	800ff9c <xQueueGenericSend+0x9e>
					taskEXIT_CRITICAL();
 800ffc8:	f001 fa26 	bl	8011418 <vPortExitCritical>
					return errQUEUE_FULL;
 800ffcc:	2000      	movs	r0, #0
 800ffce:	e7e8      	b.n	800ffa2 <xQueueGenericSend+0xa4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ffd0:	a802      	add	r0, sp, #8
 800ffd2:	f000 fe37 	bl	8010c44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ffd6:	2601      	movs	r6, #1
 800ffd8:	e019      	b.n	801000e <xQueueGenericSend+0x110>
		prvLockQueue( pxQueue );
 800ffda:	2300      	movs	r3, #0
 800ffdc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800ffe0:	e021      	b.n	8010026 <xQueueGenericSend+0x128>
 800ffe2:	2300      	movs	r3, #0
 800ffe4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800ffe8:	e023      	b.n	8010032 <xQueueGenericSend+0x134>
				prvUnlockQueue( pxQueue );
 800ffea:	4620      	mov	r0, r4
 800ffec:	f7ff feaa 	bl	800fd44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fff0:	f000 fcba 	bl	8010968 <xTaskResumeAll>
		taskENTER_CRITICAL();
 800fff4:	f001 f9ee 	bl	80113d4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fff8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800fffa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800fffc:	429a      	cmp	r2, r3
 800fffe:	d3bb      	bcc.n	800ff78 <xQueueGenericSend+0x7a>
 8010000:	2d02      	cmp	r5, #2
 8010002:	d0b9      	beq.n	800ff78 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8010004:	9b01      	ldr	r3, [sp, #4]
 8010006:	2b00      	cmp	r3, #0
 8010008:	d0de      	beq.n	800ffc8 <xQueueGenericSend+0xca>
				else if( xEntryTimeSet == pdFALSE )
 801000a:	2e00      	cmp	r6, #0
 801000c:	d0e0      	beq.n	800ffd0 <xQueueGenericSend+0xd2>
		taskEXIT_CRITICAL();
 801000e:	f001 fa03 	bl	8011418 <vPortExitCritical>
		vTaskSuspendAll();
 8010012:	f000 fc0f 	bl	8010834 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010016:	f001 f9dd 	bl	80113d4 <vPortEnterCritical>
 801001a:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 801001e:	b252      	sxtb	r2, r2
 8010020:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010024:	d0d9      	beq.n	800ffda <xQueueGenericSend+0xdc>
 8010026:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 801002a:	b252      	sxtb	r2, r2
 801002c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010030:	d0d7      	beq.n	800ffe2 <xQueueGenericSend+0xe4>
 8010032:	f001 f9f1 	bl	8011418 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010036:	a901      	add	r1, sp, #4
 8010038:	a802      	add	r0, sp, #8
 801003a:	f000 fe0f 	bl	8010c5c <xTaskCheckForTimeOut>
 801003e:	b9d8      	cbnz	r0, 8010078 <xQueueGenericSend+0x17a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010040:	4620      	mov	r0, r4
 8010042:	f7ff fe16 	bl	800fc72 <prvIsQueueFull>
 8010046:	2800      	cmp	r0, #0
 8010048:	d0cf      	beq.n	800ffea <xQueueGenericSend+0xec>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801004a:	9901      	ldr	r1, [sp, #4]
 801004c:	f104 0010 	add.w	r0, r4, #16
 8010050:	f000 fd7e 	bl	8010b50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010054:	4620      	mov	r0, r4
 8010056:	f7ff fe75 	bl	800fd44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801005a:	f000 fc85 	bl	8010968 <xTaskResumeAll>
 801005e:	2800      	cmp	r0, #0
 8010060:	d1c8      	bne.n	800fff4 <xQueueGenericSend+0xf6>
					portYIELD_WITHIN_API();
 8010062:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8010066:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801006a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 801006e:	f3bf 8f4f 	dsb	sy
 8010072:	f3bf 8f6f 	isb	sy
 8010076:	e7bd      	b.n	800fff4 <xQueueGenericSend+0xf6>
			prvUnlockQueue( pxQueue );
 8010078:	4620      	mov	r0, r4
 801007a:	f7ff fe63 	bl	800fd44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801007e:	f000 fc73 	bl	8010968 <xTaskResumeAll>
			return errQUEUE_FULL;
 8010082:	2000      	movs	r0, #0
 8010084:	e78d      	b.n	800ffa2 <xQueueGenericSend+0xa4>

08010086 <xQueueGiveMutexRecursive>:
	{
 8010086:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 8010088:	b138      	cbz	r0, 801009a <xQueueGiveMutexRecursive+0x14>
 801008a:	4604      	mov	r4, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 801008c:	6885      	ldr	r5, [r0, #8]
 801008e:	f000 fe2d 	bl	8010cec <xTaskGetCurrentTaskHandle>
 8010092:	4285      	cmp	r5, r0
 8010094:	d00a      	beq.n	80100ac <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 8010096:	2000      	movs	r0, #0
	}
 8010098:	bd38      	pop	{r3, r4, r5, pc}
 801009a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801009e:	f383 8811 	msr	BASEPRI, r3
 80100a2:	f3bf 8f6f 	isb	sy
 80100a6:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 80100aa:	e7fe      	b.n	80100aa <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80100ac:	68e3      	ldr	r3, [r4, #12]
 80100ae:	3b01      	subs	r3, #1
 80100b0:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80100b2:	b10b      	cbz	r3, 80100b8 <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 80100b4:	2001      	movs	r0, #1
		return xReturn;
 80100b6:	e7ef      	b.n	8010098 <xQueueGiveMutexRecursive+0x12>
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80100b8:	461a      	mov	r2, r3
 80100ba:	4619      	mov	r1, r3
 80100bc:	4620      	mov	r0, r4
 80100be:	f7ff ff1e 	bl	800fefe <xQueueGenericSend>
			xReturn = pdPASS;
 80100c2:	2001      	movs	r0, #1
 80100c4:	e7e8      	b.n	8010098 <xQueueGiveMutexRecursive+0x12>

080100c6 <xQueueGenericSendFromISR>:
{
 80100c6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 80100ca:	b190      	cbz	r0, 80100f2 <xQueueGenericSendFromISR+0x2c>
 80100cc:	460f      	mov	r7, r1
 80100ce:	4616      	mov	r6, r2
 80100d0:	461c      	mov	r4, r3
 80100d2:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80100d4:	b1b1      	cbz	r1, 8010104 <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80100d6:	2c02      	cmp	r4, #2
 80100d8:	d120      	bne.n	801011c <xQueueGenericSendFromISR+0x56>
 80100da:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 80100dc:	2b01      	cmp	r3, #1
 80100de:	d01d      	beq.n	801011c <xQueueGenericSendFromISR+0x56>
 80100e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100e4:	f383 8811 	msr	BASEPRI, r3
 80100e8:	f3bf 8f6f 	isb	sy
 80100ec:	f3bf 8f4f 	dsb	sy
 80100f0:	e7fe      	b.n	80100f0 <xQueueGenericSendFromISR+0x2a>
 80100f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100f6:	f383 8811 	msr	BASEPRI, r3
 80100fa:	f3bf 8f6f 	isb	sy
 80100fe:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8010102:	e7fe      	b.n	8010102 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010104:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8010106:	2b00      	cmp	r3, #0
 8010108:	d0e5      	beq.n	80100d6 <xQueueGenericSendFromISR+0x10>
 801010a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801010e:	f383 8811 	msr	BASEPRI, r3
 8010112:	f3bf 8f6f 	isb	sy
 8010116:	f3bf 8f4f 	dsb	sy
 801011a:	e7fe      	b.n	801011a <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801011c:	f001 fa80 	bl	8011620 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010120:	f3ef 8811 	mrs	r8, BASEPRI
 8010124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010128:	f383 8811 	msr	BASEPRI, r3
 801012c:	f3bf 8f6f 	isb	sy
 8010130:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010134:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 8010136:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8010138:	429a      	cmp	r2, r3
 801013a:	d306      	bcc.n	801014a <xQueueGenericSendFromISR+0x84>
 801013c:	2c02      	cmp	r4, #2
 801013e:	d004      	beq.n	801014a <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 8010140:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010142:	f388 8811 	msr	BASEPRI, r8
}
 8010146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 801014a:	f895 9045 	ldrb.w	r9, [r5, #69]	@ 0x45
 801014e:	fa4f f989 	sxtb.w	r9, r9
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010152:	6bab      	ldr	r3, [r5, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010154:	4622      	mov	r2, r4
 8010156:	4639      	mov	r1, r7
 8010158:	4628      	mov	r0, r5
 801015a:	f7ff fda6 	bl	800fcaa <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 801015e:	f1b9 3fff 	cmp.w	r9, #4294967295
 8010162:	d006      	beq.n	8010172 <xQueueGenericSendFromISR+0xac>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010164:	f109 0301 	add.w	r3, r9, #1
 8010168:	b25b      	sxtb	r3, r3
 801016a:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 801016e:	2001      	movs	r0, #1
 8010170:	e7e7      	b.n	8010142 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010172:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8010174:	b90b      	cbnz	r3, 801017a <xQueueGenericSendFromISR+0xb4>
			xReturn = pdPASS;
 8010176:	2001      	movs	r0, #1
 8010178:	e7e3      	b.n	8010142 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801017a:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 801017e:	f000 fd1b 	bl	8010bb8 <xTaskRemoveFromEventList>
 8010182:	b118      	cbz	r0, 801018c <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
 8010184:	b126      	cbz	r6, 8010190 <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010186:	2001      	movs	r0, #1
 8010188:	6030      	str	r0, [r6, #0]
 801018a:	e7da      	b.n	8010142 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 801018c:	2001      	movs	r0, #1
 801018e:	e7d8      	b.n	8010142 <xQueueGenericSendFromISR+0x7c>
 8010190:	2001      	movs	r0, #1
 8010192:	e7d6      	b.n	8010142 <xQueueGenericSendFromISR+0x7c>

08010194 <xQueueReceive>:
{
 8010194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010196:	b085      	sub	sp, #20
 8010198:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 801019a:	b190      	cbz	r0, 80101c2 <xQueueReceive+0x2e>
 801019c:	460f      	mov	r7, r1
 801019e:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80101a0:	b1c1      	cbz	r1, 80101d4 <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80101a2:	f000 fda9 	bl	8010cf8 <xTaskGetSchedulerState>
 80101a6:	4606      	mov	r6, r0
 80101a8:	bb00      	cbnz	r0, 80101ec <xQueueReceive+0x58>
 80101aa:	9b01      	ldr	r3, [sp, #4]
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d05e      	beq.n	801026e <xQueueReceive+0xda>
	__asm volatile
 80101b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101b4:	f383 8811 	msr	BASEPRI, r3
 80101b8:	f3bf 8f6f 	isb	sy
 80101bc:	f3bf 8f4f 	dsb	sy
 80101c0:	e7fe      	b.n	80101c0 <xQueueReceive+0x2c>
 80101c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101c6:	f383 8811 	msr	BASEPRI, r3
 80101ca:	f3bf 8f6f 	isb	sy
 80101ce:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 80101d2:	e7fe      	b.n	80101d2 <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80101d4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d0e3      	beq.n	80101a2 <xQueueReceive+0xe>
 80101da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101de:	f383 8811 	msr	BASEPRI, r3
 80101e2:	f3bf 8f6f 	isb	sy
 80101e6:	f3bf 8f4f 	dsb	sy
 80101ea:	e7fe      	b.n	80101ea <xQueueReceive+0x56>
 80101ec:	2600      	movs	r6, #0
 80101ee:	e03e      	b.n	801026e <xQueueReceive+0xda>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80101f0:	4639      	mov	r1, r7
 80101f2:	4620      	mov	r0, r4
 80101f4:	f7ff fd94 	bl	800fd20 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80101f8:	3d01      	subs	r5, #1
 80101fa:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80101fc:	6923      	ldr	r3, [r4, #16]
 80101fe:	b923      	cbnz	r3, 801020a <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
 8010200:	f001 f90a 	bl	8011418 <vPortExitCritical>
				return pdPASS;
 8010204:	2001      	movs	r0, #1
}
 8010206:	b005      	add	sp, #20
 8010208:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801020a:	f104 0010 	add.w	r0, r4, #16
 801020e:	f000 fcd3 	bl	8010bb8 <xTaskRemoveFromEventList>
 8010212:	2800      	cmp	r0, #0
 8010214:	d0f4      	beq.n	8010200 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
 8010216:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 801021a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801021e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8010222:	f3bf 8f4f 	dsb	sy
 8010226:	f3bf 8f6f 	isb	sy
 801022a:	e7e9      	b.n	8010200 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 801022c:	f001 f8f4 	bl	8011418 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8010230:	2000      	movs	r0, #0
 8010232:	e7e8      	b.n	8010206 <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010234:	a802      	add	r0, sp, #8
 8010236:	f000 fd05 	bl	8010c44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801023a:	2601      	movs	r6, #1
 801023c:	e021      	b.n	8010282 <xQueueReceive+0xee>
		prvLockQueue( pxQueue );
 801023e:	2300      	movs	r3, #0
 8010240:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8010244:	e029      	b.n	801029a <xQueueReceive+0x106>
 8010246:	2300      	movs	r3, #0
 8010248:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 801024c:	e02b      	b.n	80102a6 <xQueueReceive+0x112>
				prvUnlockQueue( pxQueue );
 801024e:	4620      	mov	r0, r4
 8010250:	f7ff fd78 	bl	800fd44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010254:	f000 fb88 	bl	8010968 <xTaskResumeAll>
 8010258:	e009      	b.n	801026e <xQueueReceive+0xda>
			prvUnlockQueue( pxQueue );
 801025a:	4620      	mov	r0, r4
 801025c:	f7ff fd72 	bl	800fd44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010260:	f000 fb82 	bl	8010968 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010264:	4620      	mov	r0, r4
 8010266:	f7ff fd13 	bl	800fc90 <prvIsQueueEmpty>
 801026a:	2800      	cmp	r0, #0
 801026c:	d13f      	bne.n	80102ee <xQueueReceive+0x15a>
		taskENTER_CRITICAL();
 801026e:	f001 f8b1 	bl	80113d4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010272:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010274:	2d00      	cmp	r5, #0
 8010276:	d1bb      	bne.n	80101f0 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8010278:	9b01      	ldr	r3, [sp, #4]
 801027a:	2b00      	cmp	r3, #0
 801027c:	d0d6      	beq.n	801022c <xQueueReceive+0x98>
				else if( xEntryTimeSet == pdFALSE )
 801027e:	2e00      	cmp	r6, #0
 8010280:	d0d8      	beq.n	8010234 <xQueueReceive+0xa0>
		taskEXIT_CRITICAL();
 8010282:	f001 f8c9 	bl	8011418 <vPortExitCritical>
		vTaskSuspendAll();
 8010286:	f000 fad5 	bl	8010834 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801028a:	f001 f8a3 	bl	80113d4 <vPortEnterCritical>
 801028e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8010292:	b25b      	sxtb	r3, r3
 8010294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010298:	d0d1      	beq.n	801023e <xQueueReceive+0xaa>
 801029a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801029e:	b25b      	sxtb	r3, r3
 80102a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102a4:	d0cf      	beq.n	8010246 <xQueueReceive+0xb2>
 80102a6:	f001 f8b7 	bl	8011418 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80102aa:	a901      	add	r1, sp, #4
 80102ac:	a802      	add	r0, sp, #8
 80102ae:	f000 fcd5 	bl	8010c5c <xTaskCheckForTimeOut>
 80102b2:	2800      	cmp	r0, #0
 80102b4:	d1d1      	bne.n	801025a <xQueueReceive+0xc6>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80102b6:	4620      	mov	r0, r4
 80102b8:	f7ff fcea 	bl	800fc90 <prvIsQueueEmpty>
 80102bc:	2800      	cmp	r0, #0
 80102be:	d0c6      	beq.n	801024e <xQueueReceive+0xba>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80102c0:	9901      	ldr	r1, [sp, #4]
 80102c2:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80102c6:	f000 fc43 	bl	8010b50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80102ca:	4620      	mov	r0, r4
 80102cc:	f7ff fd3a 	bl	800fd44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80102d0:	f000 fb4a 	bl	8010968 <xTaskResumeAll>
 80102d4:	2800      	cmp	r0, #0
 80102d6:	d1ca      	bne.n	801026e <xQueueReceive+0xda>
					portYIELD_WITHIN_API();
 80102d8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80102dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80102e0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80102e4:	f3bf 8f4f 	dsb	sy
 80102e8:	f3bf 8f6f 	isb	sy
 80102ec:	e7bf      	b.n	801026e <xQueueReceive+0xda>
				return errQUEUE_EMPTY;
 80102ee:	2000      	movs	r0, #0
 80102f0:	e789      	b.n	8010206 <xQueueReceive+0x72>
	...

080102f4 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80102f4:	2300      	movs	r3, #0
 80102f6:	2b07      	cmp	r3, #7
 80102f8:	d80c      	bhi.n	8010314 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80102fa:	4a07      	ldr	r2, [pc, #28]	@ (8010318 <vQueueAddToRegistry+0x24>)
 80102fc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8010300:	b10a      	cbz	r2, 8010306 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010302:	3301      	adds	r3, #1
 8010304:	e7f7      	b.n	80102f6 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010306:	4a04      	ldr	r2, [pc, #16]	@ (8010318 <vQueueAddToRegistry+0x24>)
 8010308:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801030c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8010310:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010312:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010314:	4770      	bx	lr
 8010316:	bf00      	nop
 8010318:	24002e3c 	.word	0x24002e3c

0801031c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801031c:	b570      	push	{r4, r5, r6, lr}
 801031e:	4604      	mov	r4, r0
 8010320:	460d      	mov	r5, r1
 8010322:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010324:	f001 f856 	bl	80113d4 <vPortEnterCritical>
 8010328:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801032c:	b25b      	sxtb	r3, r3
 801032e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010332:	d00d      	beq.n	8010350 <vQueueWaitForMessageRestricted+0x34>
 8010334:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8010338:	b25b      	sxtb	r3, r3
 801033a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801033e:	d00b      	beq.n	8010358 <vQueueWaitForMessageRestricted+0x3c>
 8010340:	f001 f86a 	bl	8011418 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010344:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8010346:	b15b      	cbz	r3, 8010360 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010348:	4620      	mov	r0, r4
 801034a:	f7ff fcfb 	bl	800fd44 <prvUnlockQueue>
	}
 801034e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8010350:	2300      	movs	r3, #0
 8010352:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8010356:	e7ed      	b.n	8010334 <vQueueWaitForMessageRestricted+0x18>
 8010358:	2300      	movs	r3, #0
 801035a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 801035e:	e7ef      	b.n	8010340 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010360:	4632      	mov	r2, r6
 8010362:	4629      	mov	r1, r5
 8010364:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8010368:	f000 fc0a 	bl	8010b80 <vTaskPlaceOnEventListRestricted>
 801036c:	e7ec      	b.n	8010348 <vQueueWaitForMessageRestricted+0x2c>
	...

08010370 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010370:	4b08      	ldr	r3, [pc, #32]	@ (8010394 <prvResetNextTaskUnblockTime+0x24>)
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	b923      	cbnz	r3, 8010382 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010378:	4b07      	ldr	r3, [pc, #28]	@ (8010398 <prvResetNextTaskUnblockTime+0x28>)
 801037a:	f04f 32ff 	mov.w	r2, #4294967295
 801037e:	601a      	str	r2, [r3, #0]
 8010380:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010382:	4b04      	ldr	r3, [pc, #16]	@ (8010394 <prvResetNextTaskUnblockTime+0x24>)
 8010384:	681b      	ldr	r3, [r3, #0]
 8010386:	68db      	ldr	r3, [r3, #12]
 8010388:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801038a:	685a      	ldr	r2, [r3, #4]
 801038c:	4b02      	ldr	r3, [pc, #8]	@ (8010398 <prvResetNextTaskUnblockTime+0x28>)
 801038e:	601a      	str	r2, [r3, #0]
	}
}
 8010390:	4770      	bx	lr
 8010392:	bf00      	nop
 8010394:	24002eec 	.word	0x24002eec
 8010398:	24002e84 	.word	0x24002e84

0801039c <prvInitialiseNewTask>:
{
 801039c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80103a0:	4680      	mov	r8, r0
 80103a2:	460d      	mov	r5, r1
 80103a4:	4617      	mov	r7, r2
 80103a6:	4699      	mov	r9, r3
 80103a8:	9e08      	ldr	r6, [sp, #32]
 80103aa:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 80103ae:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80103b0:	0092      	lsls	r2, r2, #2
 80103b2:	21a5      	movs	r1, #165	@ 0xa5
 80103b4:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80103b6:	f003 fe1d 	bl	8013ff4 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80103ba:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80103bc:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 80103c0:	443a      	add	r2, r7
 80103c2:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80103c6:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 80103ca:	2d00      	cmp	r5, #0
 80103cc:	d042      	beq.n	8010454 <prvInitialiseNewTask+0xb8>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80103ce:	f04f 0c00 	mov.w	ip, #0
 80103d2:	f1bc 0f0f 	cmp.w	ip, #15
 80103d6:	d809      	bhi.n	80103ec <prvInitialiseNewTask+0x50>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80103d8:	f815 300c 	ldrb.w	r3, [r5, ip]
 80103dc:	eb04 020c 	add.w	r2, r4, ip
 80103e0:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 80103e4:	b113      	cbz	r3, 80103ec <prvInitialiseNewTask+0x50>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80103e6:	f10c 0c01 	add.w	ip, ip, #1
 80103ea:	e7f2      	b.n	80103d2 <prvInitialiseNewTask+0x36>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80103ec:	2300      	movs	r3, #0
 80103ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80103f2:	2e37      	cmp	r6, #55	@ 0x37
 80103f4:	d900      	bls.n	80103f8 <prvInitialiseNewTask+0x5c>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80103f6:	2637      	movs	r6, #55	@ 0x37
	pxNewTCB->uxPriority = uxPriority;
 80103f8:	62e6      	str	r6, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80103fa:	64e6      	str	r6, [r4, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80103fc:	2500      	movs	r5, #0
 80103fe:	6525      	str	r5, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010400:	1d20      	adds	r0, r4, #4
 8010402:	f7ff fbfc 	bl	800fbfe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010406:	f104 0018 	add.w	r0, r4, #24
 801040a:	f7ff fbf8 	bl	800fbfe <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801040e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010410:	f1c6 0638 	rsb	r6, r6, #56	@ 0x38
 8010414:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010416:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8010418:	f8c4 50a0 	str.w	r5, [r4, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801041c:	f884 50a4 	strb.w	r5, [r4, #164]	@ 0xa4
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010420:	224c      	movs	r2, #76	@ 0x4c
 8010422:	4629      	mov	r1, r5
 8010424:	f104 0054 	add.w	r0, r4, #84	@ 0x54
 8010428:	f003 fde4 	bl	8013ff4 <memset>
 801042c:	4b0b      	ldr	r3, [pc, #44]	@ (801045c <prvInitialiseNewTask+0xc0>)
 801042e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8010430:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010434:	65e2      	str	r2, [r4, #92]	@ 0x5c
 8010436:	33d0      	adds	r3, #208	@ 0xd0
 8010438:	6623      	str	r3, [r4, #96]	@ 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801043a:	464a      	mov	r2, r9
 801043c:	4641      	mov	r1, r8
 801043e:	4638      	mov	r0, r7
 8010440:	f000 ff9e 	bl	8011380 <pxPortInitialiseStack>
 8010444:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8010446:	f1ba 0f00 	cmp.w	sl, #0
 801044a:	d001      	beq.n	8010450 <prvInitialiseNewTask+0xb4>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801044c:	f8ca 4000 	str.w	r4, [sl]
}
 8010450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010454:	2300      	movs	r3, #0
 8010456:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 801045a:	e7ca      	b.n	80103f2 <prvInitialiseNewTask+0x56>
 801045c:	2400fbec 	.word	0x2400fbec

08010460 <prvInitialiseTaskLists>:
{
 8010460:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010462:	2400      	movs	r4, #0
 8010464:	e007      	b.n	8010476 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010466:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 801046a:	0093      	lsls	r3, r2, #2
 801046c:	480e      	ldr	r0, [pc, #56]	@ (80104a8 <prvInitialiseTaskLists+0x48>)
 801046e:	4418      	add	r0, r3
 8010470:	f7ff fbba 	bl	800fbe8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010474:	3401      	adds	r4, #1
 8010476:	2c37      	cmp	r4, #55	@ 0x37
 8010478:	d9f5      	bls.n	8010466 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 801047a:	4d0c      	ldr	r5, [pc, #48]	@ (80104ac <prvInitialiseTaskLists+0x4c>)
 801047c:	4628      	mov	r0, r5
 801047e:	f7ff fbb3 	bl	800fbe8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010482:	4c0b      	ldr	r4, [pc, #44]	@ (80104b0 <prvInitialiseTaskLists+0x50>)
 8010484:	4620      	mov	r0, r4
 8010486:	f7ff fbaf 	bl	800fbe8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801048a:	480a      	ldr	r0, [pc, #40]	@ (80104b4 <prvInitialiseTaskLists+0x54>)
 801048c:	f7ff fbac 	bl	800fbe8 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8010490:	4809      	ldr	r0, [pc, #36]	@ (80104b8 <prvInitialiseTaskLists+0x58>)
 8010492:	f7ff fba9 	bl	800fbe8 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8010496:	4809      	ldr	r0, [pc, #36]	@ (80104bc <prvInitialiseTaskLists+0x5c>)
 8010498:	f7ff fba6 	bl	800fbe8 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 801049c:	4b08      	ldr	r3, [pc, #32]	@ (80104c0 <prvInitialiseTaskLists+0x60>)
 801049e:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80104a0:	4b08      	ldr	r3, [pc, #32]	@ (80104c4 <prvInitialiseTaskLists+0x64>)
 80104a2:	601c      	str	r4, [r3, #0]
}
 80104a4:	bd38      	pop	{r3, r4, r5, pc}
 80104a6:	bf00      	nop
 80104a8:	24002f18 	.word	0x24002f18
 80104ac:	24002f04 	.word	0x24002f04
 80104b0:	24002ef0 	.word	0x24002ef0
 80104b4:	24002ed4 	.word	0x24002ed4
 80104b8:	24002ec0 	.word	0x24002ec0
 80104bc:	24002ea8 	.word	0x24002ea8
 80104c0:	24002eec 	.word	0x24002eec
 80104c4:	24002ee8 	.word	0x24002ee8

080104c8 <prvAddNewTaskToReadyList>:
{
 80104c8:	b510      	push	{r4, lr}
 80104ca:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80104cc:	f000 ff82 	bl	80113d4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80104d0:	4a22      	ldr	r2, [pc, #136]	@ (801055c <prvAddNewTaskToReadyList+0x94>)
 80104d2:	6813      	ldr	r3, [r2, #0]
 80104d4:	3301      	adds	r3, #1
 80104d6:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80104d8:	4b21      	ldr	r3, [pc, #132]	@ (8010560 <prvAddNewTaskToReadyList+0x98>)
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	b15b      	cbz	r3, 80104f6 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 80104de:	4b21      	ldr	r3, [pc, #132]	@ (8010564 <prvAddNewTaskToReadyList+0x9c>)
 80104e0:	681b      	ldr	r3, [r3, #0]
 80104e2:	b96b      	cbnz	r3, 8010500 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80104e4:	4b1e      	ldr	r3, [pc, #120]	@ (8010560 <prvAddNewTaskToReadyList+0x98>)
 80104e6:	681b      	ldr	r3, [r3, #0]
 80104e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104ea:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80104ec:	429a      	cmp	r2, r3
 80104ee:	d807      	bhi.n	8010500 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 80104f0:	4b1b      	ldr	r3, [pc, #108]	@ (8010560 <prvAddNewTaskToReadyList+0x98>)
 80104f2:	601c      	str	r4, [r3, #0]
 80104f4:	e004      	b.n	8010500 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 80104f6:	4b1a      	ldr	r3, [pc, #104]	@ (8010560 <prvAddNewTaskToReadyList+0x98>)
 80104f8:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80104fa:	6813      	ldr	r3, [r2, #0]
 80104fc:	2b01      	cmp	r3, #1
 80104fe:	d029      	beq.n	8010554 <prvAddNewTaskToReadyList+0x8c>
		uxTaskNumber++;
 8010500:	4a19      	ldr	r2, [pc, #100]	@ (8010568 <prvAddNewTaskToReadyList+0xa0>)
 8010502:	6813      	ldr	r3, [r2, #0]
 8010504:	3301      	adds	r3, #1
 8010506:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010508:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 801050a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 801050c:	4b17      	ldr	r3, [pc, #92]	@ (801056c <prvAddNewTaskToReadyList+0xa4>)
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	4298      	cmp	r0, r3
 8010512:	d901      	bls.n	8010518 <prvAddNewTaskToReadyList+0x50>
 8010514:	4b15      	ldr	r3, [pc, #84]	@ (801056c <prvAddNewTaskToReadyList+0xa4>)
 8010516:	6018      	str	r0, [r3, #0]
 8010518:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 801051c:	1d21      	adds	r1, r4, #4
 801051e:	4b14      	ldr	r3, [pc, #80]	@ (8010570 <prvAddNewTaskToReadyList+0xa8>)
 8010520:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010524:	f7ff fb6e 	bl	800fc04 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8010528:	f000 ff76 	bl	8011418 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 801052c:	4b0d      	ldr	r3, [pc, #52]	@ (8010564 <prvAddNewTaskToReadyList+0x9c>)
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	b17b      	cbz	r3, 8010552 <prvAddNewTaskToReadyList+0x8a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010532:	4b0b      	ldr	r3, [pc, #44]	@ (8010560 <prvAddNewTaskToReadyList+0x98>)
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010538:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 801053a:	429a      	cmp	r2, r3
 801053c:	d209      	bcs.n	8010552 <prvAddNewTaskToReadyList+0x8a>
			taskYIELD_IF_USING_PREEMPTION();
 801053e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8010542:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010546:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 801054a:	f3bf 8f4f 	dsb	sy
 801054e:	f3bf 8f6f 	isb	sy
}
 8010552:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 8010554:	f7ff ff84 	bl	8010460 <prvInitialiseTaskLists>
 8010558:	e7d2      	b.n	8010500 <prvAddNewTaskToReadyList+0x38>
 801055a:	bf00      	nop
 801055c:	24002ea4 	.word	0x24002ea4
 8010560:	24003378 	.word	0x24003378
 8010564:	24002e98 	.word	0x24002e98
 8010568:	24002e88 	.word	0x24002e88
 801056c:	24002e9c 	.word	0x24002e9c
 8010570:	24002f18 	.word	0x24002f18

08010574 <prvDeleteTCB>:
	{
 8010574:	b510      	push	{r4, lr}
 8010576:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010578:	3054      	adds	r0, #84	@ 0x54
 801057a:	f003 fdaf 	bl	80140dc <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801057e:	f894 30a5 	ldrb.w	r3, [r4, #165]	@ 0xa5
 8010582:	b163      	cbz	r3, 801059e <prvDeleteTCB+0x2a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010584:	2b01      	cmp	r3, #1
 8010586:	d011      	beq.n	80105ac <prvDeleteTCB+0x38>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010588:	2b02      	cmp	r3, #2
 801058a:	d00e      	beq.n	80105aa <prvDeleteTCB+0x36>
 801058c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010590:	f383 8811 	msr	BASEPRI, r3
 8010594:	f3bf 8f6f 	isb	sy
 8010598:	f3bf 8f4f 	dsb	sy
 801059c:	e7fe      	b.n	801059c <prvDeleteTCB+0x28>
				vPortFree( pxTCB->pxStack );
 801059e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80105a0:	f001 f954 	bl	801184c <vPortFree>
				vPortFree( pxTCB );
 80105a4:	4620      	mov	r0, r4
 80105a6:	f001 f951 	bl	801184c <vPortFree>
	}
 80105aa:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 80105ac:	4620      	mov	r0, r4
 80105ae:	f001 f94d 	bl	801184c <vPortFree>
 80105b2:	e7fa      	b.n	80105aa <prvDeleteTCB+0x36>

080105b4 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80105b4:	4b0f      	ldr	r3, [pc, #60]	@ (80105f4 <prvCheckTasksWaitingTermination+0x40>)
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	b1d3      	cbz	r3, 80105f0 <prvCheckTasksWaitingTermination+0x3c>
{
 80105ba:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 80105bc:	f000 ff0a 	bl	80113d4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80105c0:	4b0d      	ldr	r3, [pc, #52]	@ (80105f8 <prvCheckTasksWaitingTermination+0x44>)
 80105c2:	68db      	ldr	r3, [r3, #12]
 80105c4:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80105c6:	1d20      	adds	r0, r4, #4
 80105c8:	f7ff fb40 	bl	800fc4c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80105cc:	4a0b      	ldr	r2, [pc, #44]	@ (80105fc <prvCheckTasksWaitingTermination+0x48>)
 80105ce:	6813      	ldr	r3, [r2, #0]
 80105d0:	3b01      	subs	r3, #1
 80105d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80105d4:	4a07      	ldr	r2, [pc, #28]	@ (80105f4 <prvCheckTasksWaitingTermination+0x40>)
 80105d6:	6813      	ldr	r3, [r2, #0]
 80105d8:	3b01      	subs	r3, #1
 80105da:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 80105dc:	f000 ff1c 	bl	8011418 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80105e0:	4620      	mov	r0, r4
 80105e2:	f7ff ffc7 	bl	8010574 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80105e6:	4b03      	ldr	r3, [pc, #12]	@ (80105f4 <prvCheckTasksWaitingTermination+0x40>)
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d1e6      	bne.n	80105bc <prvCheckTasksWaitingTermination+0x8>
}
 80105ee:	bd10      	pop	{r4, pc}
 80105f0:	4770      	bx	lr
 80105f2:	bf00      	nop
 80105f4:	24002ebc 	.word	0x24002ebc
 80105f8:	24002ec0 	.word	0x24002ec0
 80105fc:	24002ea4 	.word	0x24002ea4

08010600 <prvIdleTask>:
{
 8010600:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 8010602:	f7ff ffd7 	bl	80105b4 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010606:	4b07      	ldr	r3, [pc, #28]	@ (8010624 <prvIdleTask+0x24>)
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	2b01      	cmp	r3, #1
 801060c:	d9f9      	bls.n	8010602 <prvIdleTask+0x2>
				taskYIELD();
 801060e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8010612:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010616:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 801061a:	f3bf 8f4f 	dsb	sy
 801061e:	f3bf 8f6f 	isb	sy
 8010622:	e7ee      	b.n	8010602 <prvIdleTask+0x2>
 8010624:	24002f18 	.word	0x24002f18

08010628 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010628:	b570      	push	{r4, r5, r6, lr}
 801062a:	4604      	mov	r4, r0
 801062c:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801062e:	4b19      	ldr	r3, [pc, #100]	@ (8010694 <prvAddCurrentTaskToDelayedList+0x6c>)
 8010630:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010632:	4b19      	ldr	r3, [pc, #100]	@ (8010698 <prvAddCurrentTaskToDelayedList+0x70>)
 8010634:	6818      	ldr	r0, [r3, #0]
 8010636:	3004      	adds	r0, #4
 8010638:	f7ff fb08 	bl	800fc4c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801063c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8010640:	bf14      	ite	ne
 8010642:	2300      	movne	r3, #0
 8010644:	2301      	moveq	r3, #1
 8010646:	2d00      	cmp	r5, #0
 8010648:	bf08      	it	eq
 801064a:	2300      	moveq	r3, #0
 801064c:	b96b      	cbnz	r3, 801066a <prvAddCurrentTaskToDelayedList+0x42>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 801064e:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010650:	4b11      	ldr	r3, [pc, #68]	@ (8010698 <prvAddCurrentTaskToDelayedList+0x70>)
 8010652:	681b      	ldr	r3, [r3, #0]
 8010654:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8010656:	42a6      	cmp	r6, r4
 8010658:	d90e      	bls.n	8010678 <prvAddCurrentTaskToDelayedList+0x50>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801065a:	4b10      	ldr	r3, [pc, #64]	@ (801069c <prvAddCurrentTaskToDelayedList+0x74>)
 801065c:	6818      	ldr	r0, [r3, #0]
 801065e:	4b0e      	ldr	r3, [pc, #56]	@ (8010698 <prvAddCurrentTaskToDelayedList+0x70>)
 8010660:	6819      	ldr	r1, [r3, #0]
 8010662:	3104      	adds	r1, #4
 8010664:	f7ff fad9 	bl	800fc1a <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010668:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801066a:	4b0b      	ldr	r3, [pc, #44]	@ (8010698 <prvAddCurrentTaskToDelayedList+0x70>)
 801066c:	6819      	ldr	r1, [r3, #0]
 801066e:	3104      	adds	r1, #4
 8010670:	480b      	ldr	r0, [pc, #44]	@ (80106a0 <prvAddCurrentTaskToDelayedList+0x78>)
 8010672:	f7ff fac7 	bl	800fc04 <vListInsertEnd>
 8010676:	e7f7      	b.n	8010668 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010678:	4b0a      	ldr	r3, [pc, #40]	@ (80106a4 <prvAddCurrentTaskToDelayedList+0x7c>)
 801067a:	6818      	ldr	r0, [r3, #0]
 801067c:	4b06      	ldr	r3, [pc, #24]	@ (8010698 <prvAddCurrentTaskToDelayedList+0x70>)
 801067e:	6819      	ldr	r1, [r3, #0]
 8010680:	3104      	adds	r1, #4
 8010682:	f7ff faca 	bl	800fc1a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010686:	4b08      	ldr	r3, [pc, #32]	@ (80106a8 <prvAddCurrentTaskToDelayedList+0x80>)
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	42a3      	cmp	r3, r4
 801068c:	d9ec      	bls.n	8010668 <prvAddCurrentTaskToDelayedList+0x40>
					xNextTaskUnblockTime = xTimeToWake;
 801068e:	4b06      	ldr	r3, [pc, #24]	@ (80106a8 <prvAddCurrentTaskToDelayedList+0x80>)
 8010690:	601c      	str	r4, [r3, #0]
}
 8010692:	e7e9      	b.n	8010668 <prvAddCurrentTaskToDelayedList+0x40>
 8010694:	24002ea0 	.word	0x24002ea0
 8010698:	24003378 	.word	0x24003378
 801069c:	24002ee8 	.word	0x24002ee8
 80106a0:	24002ea8 	.word	0x24002ea8
 80106a4:	24002eec 	.word	0x24002eec
 80106a8:	24002e84 	.word	0x24002e84

080106ac <xTaskCreateStatic>:
	{
 80106ac:	b530      	push	{r4, r5, lr}
 80106ae:	b087      	sub	sp, #28
 80106b0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 80106b2:	b17c      	cbz	r4, 80106d4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80106b4:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80106b6:	b1b5      	cbz	r5, 80106e6 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 80106b8:	25a8      	movs	r5, #168	@ 0xa8
 80106ba:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80106bc:	9d04      	ldr	r5, [sp, #16]
 80106be:	2da8      	cmp	r5, #168	@ 0xa8
 80106c0:	d01a      	beq.n	80106f8 <xTaskCreateStatic+0x4c>
 80106c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106c6:	f383 8811 	msr	BASEPRI, r3
 80106ca:	f3bf 8f6f 	isb	sy
 80106ce:	f3bf 8f4f 	dsb	sy
 80106d2:	e7fe      	b.n	80106d2 <xTaskCreateStatic+0x26>
 80106d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106d8:	f383 8811 	msr	BASEPRI, r3
 80106dc:	f3bf 8f6f 	isb	sy
 80106e0:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 80106e4:	e7fe      	b.n	80106e4 <xTaskCreateStatic+0x38>
 80106e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106ea:	f383 8811 	msr	BASEPRI, r3
 80106ee:	f3bf 8f6f 	isb	sy
 80106f2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80106f6:	e7fe      	b.n	80106f6 <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80106f8:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80106fa:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80106fc:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80106fe:	2402      	movs	r4, #2
 8010700:	f885 40a5 	strb.w	r4, [r5, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010704:	2400      	movs	r4, #0
 8010706:	9403      	str	r4, [sp, #12]
 8010708:	9502      	str	r5, [sp, #8]
 801070a:	ac05      	add	r4, sp, #20
 801070c:	9401      	str	r4, [sp, #4]
 801070e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8010710:	9400      	str	r4, [sp, #0]
 8010712:	f7ff fe43 	bl	801039c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010716:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8010718:	f7ff fed6 	bl	80104c8 <prvAddNewTaskToReadyList>
	}
 801071c:	9805      	ldr	r0, [sp, #20]
 801071e:	b007      	add	sp, #28
 8010720:	bd30      	pop	{r4, r5, pc}

08010722 <xTaskCreate>:
	{
 8010722:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010726:	b085      	sub	sp, #20
 8010728:	4607      	mov	r7, r0
 801072a:	4688      	mov	r8, r1
 801072c:	4614      	mov	r4, r2
 801072e:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010730:	0090      	lsls	r0, r2, #2
 8010732:	f001 f809 	bl	8011748 <pvPortMalloc>
			if( pxStack != NULL )
 8010736:	b308      	cbz	r0, 801077c <xTaskCreate+0x5a>
 8010738:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801073a:	20a8      	movs	r0, #168	@ 0xa8
 801073c:	f001 f804 	bl	8011748 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8010740:	4605      	mov	r5, r0
 8010742:	b1a8      	cbz	r0, 8010770 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 8010744:	f8c0 9030 	str.w	r9, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010748:	2300      	movs	r3, #0
 801074a:	f880 30a5 	strb.w	r3, [r0, #165]	@ 0xa5
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801074e:	9303      	str	r3, [sp, #12]
 8010750:	9002      	str	r0, [sp, #8]
 8010752:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010754:	9301      	str	r3, [sp, #4]
 8010756:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010758:	9300      	str	r3, [sp, #0]
 801075a:	4633      	mov	r3, r6
 801075c:	4622      	mov	r2, r4
 801075e:	4641      	mov	r1, r8
 8010760:	4638      	mov	r0, r7
 8010762:	f7ff fe1b 	bl	801039c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010766:	4628      	mov	r0, r5
 8010768:	f7ff feae 	bl	80104c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801076c:	2001      	movs	r0, #1
 801076e:	e007      	b.n	8010780 <xTaskCreate+0x5e>
					vPortFree( pxStack );
 8010770:	4648      	mov	r0, r9
 8010772:	f001 f86b 	bl	801184c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010776:	f04f 30ff 	mov.w	r0, #4294967295
 801077a:	e001      	b.n	8010780 <xTaskCreate+0x5e>
 801077c:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8010780:	b005      	add	sp, #20
 8010782:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08010788 <vTaskStartScheduler>:
{
 8010788:	b510      	push	{r4, lr}
 801078a:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801078c:	2400      	movs	r4, #0
 801078e:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010790:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010792:	aa07      	add	r2, sp, #28
 8010794:	a906      	add	r1, sp, #24
 8010796:	a805      	add	r0, sp, #20
 8010798:	f7ff fa0e 	bl	800fbb8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801079c:	9b05      	ldr	r3, [sp, #20]
 801079e:	9302      	str	r3, [sp, #8]
 80107a0:	9b06      	ldr	r3, [sp, #24]
 80107a2:	9301      	str	r3, [sp, #4]
 80107a4:	9400      	str	r4, [sp, #0]
 80107a6:	4623      	mov	r3, r4
 80107a8:	9a07      	ldr	r2, [sp, #28]
 80107aa:	491a      	ldr	r1, [pc, #104]	@ (8010814 <vTaskStartScheduler+0x8c>)
 80107ac:	481a      	ldr	r0, [pc, #104]	@ (8010818 <vTaskStartScheduler+0x90>)
 80107ae:	f7ff ff7d 	bl	80106ac <xTaskCreateStatic>
 80107b2:	4b1a      	ldr	r3, [pc, #104]	@ (801081c <vTaskStartScheduler+0x94>)
 80107b4:	6018      	str	r0, [r3, #0]
		if( xIdleTaskHandle != NULL )
 80107b6:	b1e8      	cbz	r0, 80107f4 <vTaskStartScheduler+0x6c>
			xReturn = xTimerCreateTimerTask();
 80107b8:	f000 fb8c 	bl	8010ed4 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80107bc:	2801      	cmp	r0, #1
 80107be:	d11a      	bne.n	80107f6 <vTaskStartScheduler+0x6e>
 80107c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107c4:	f383 8811 	msr	BASEPRI, r3
 80107c8:	f3bf 8f6f 	isb	sy
 80107cc:	f3bf 8f4f 	dsb	sy
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80107d0:	4b13      	ldr	r3, [pc, #76]	@ (8010820 <vTaskStartScheduler+0x98>)
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	3354      	adds	r3, #84	@ 0x54
 80107d6:	4a13      	ldr	r2, [pc, #76]	@ (8010824 <vTaskStartScheduler+0x9c>)
 80107d8:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 80107da:	4b13      	ldr	r3, [pc, #76]	@ (8010828 <vTaskStartScheduler+0xa0>)
 80107dc:	f04f 32ff 	mov.w	r2, #4294967295
 80107e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80107e2:	4b12      	ldr	r3, [pc, #72]	@ (801082c <vTaskStartScheduler+0xa4>)
 80107e4:	2201      	movs	r2, #1
 80107e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80107e8:	4b11      	ldr	r3, [pc, #68]	@ (8010830 <vTaskStartScheduler+0xa8>)
 80107ea:	2200      	movs	r2, #0
 80107ec:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80107ee:	f000 fe8b 	bl	8011508 <xPortStartScheduler>
		}
 80107f2:	e003      	b.n	80107fc <vTaskStartScheduler+0x74>
			xReturn = pdFAIL;
 80107f4:	2000      	movs	r0, #0
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80107f6:	f1b0 3fff 	cmp.w	r0, #4294967295
 80107fa:	d001      	beq.n	8010800 <vTaskStartScheduler+0x78>
}
 80107fc:	b008      	add	sp, #32
 80107fe:	bd10      	pop	{r4, pc}
 8010800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010804:	f383 8811 	msr	BASEPRI, r3
 8010808:	f3bf 8f6f 	isb	sy
 801080c:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010810:	e7fe      	b.n	8010810 <vTaskStartScheduler+0x88>
 8010812:	bf00      	nop
 8010814:	08016f0c 	.word	0x08016f0c
 8010818:	08010601 	.word	0x08010601
 801081c:	24002e80 	.word	0x24002e80
 8010820:	24003378 	.word	0x24003378
 8010824:	2400002c 	.word	0x2400002c
 8010828:	24002e84 	.word	0x24002e84
 801082c:	24002e98 	.word	0x24002e98
 8010830:	24002ea0 	.word	0x24002ea0

08010834 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8010834:	4a02      	ldr	r2, [pc, #8]	@ (8010840 <vTaskSuspendAll+0xc>)
 8010836:	6813      	ldr	r3, [r2, #0]
 8010838:	3301      	adds	r3, #1
 801083a:	6013      	str	r3, [r2, #0]
}
 801083c:	4770      	bx	lr
 801083e:	bf00      	nop
 8010840:	24002e7c 	.word	0x24002e7c

08010844 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8010844:	4b01      	ldr	r3, [pc, #4]	@ (801084c <xTaskGetTickCount+0x8>)
 8010846:	6818      	ldr	r0, [r3, #0]
}
 8010848:	4770      	bx	lr
 801084a:	bf00      	nop
 801084c:	24002ea0 	.word	0x24002ea0

08010850 <xTaskIncrementTick>:
{
 8010850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010852:	4b3a      	ldr	r3, [pc, #232]	@ (801093c <xTaskIncrementTick+0xec>)
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d169      	bne.n	801092e <xTaskIncrementTick+0xde>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801085a:	4b39      	ldr	r3, [pc, #228]	@ (8010940 <xTaskIncrementTick+0xf0>)
 801085c:	681d      	ldr	r5, [r3, #0]
 801085e:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8010860:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010862:	b9c5      	cbnz	r5, 8010896 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8010864:	4b37      	ldr	r3, [pc, #220]	@ (8010944 <xTaskIncrementTick+0xf4>)
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	b143      	cbz	r3, 801087e <xTaskIncrementTick+0x2e>
 801086c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010870:	f383 8811 	msr	BASEPRI, r3
 8010874:	f3bf 8f6f 	isb	sy
 8010878:	f3bf 8f4f 	dsb	sy
 801087c:	e7fe      	b.n	801087c <xTaskIncrementTick+0x2c>
 801087e:	4a31      	ldr	r2, [pc, #196]	@ (8010944 <xTaskIncrementTick+0xf4>)
 8010880:	6811      	ldr	r1, [r2, #0]
 8010882:	4b31      	ldr	r3, [pc, #196]	@ (8010948 <xTaskIncrementTick+0xf8>)
 8010884:	6818      	ldr	r0, [r3, #0]
 8010886:	6010      	str	r0, [r2, #0]
 8010888:	6019      	str	r1, [r3, #0]
 801088a:	4a30      	ldr	r2, [pc, #192]	@ (801094c <xTaskIncrementTick+0xfc>)
 801088c:	6813      	ldr	r3, [r2, #0]
 801088e:	3301      	adds	r3, #1
 8010890:	6013      	str	r3, [r2, #0]
 8010892:	f7ff fd6d 	bl	8010370 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010896:	4b2e      	ldr	r3, [pc, #184]	@ (8010950 <xTaskIncrementTick+0x100>)
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	42ab      	cmp	r3, r5
 801089c:	d93d      	bls.n	801091a <xTaskIncrementTick+0xca>
BaseType_t xSwitchRequired = pdFALSE;
 801089e:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80108a0:	4b2c      	ldr	r3, [pc, #176]	@ (8010954 <xTaskIncrementTick+0x104>)
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108a6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80108aa:	009a      	lsls	r2, r3, #2
 80108ac:	4b2a      	ldr	r3, [pc, #168]	@ (8010958 <xTaskIncrementTick+0x108>)
 80108ae:	589b      	ldr	r3, [r3, r2]
 80108b0:	2b01      	cmp	r3, #1
 80108b2:	d900      	bls.n	80108b6 <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 80108b4:	2701      	movs	r7, #1
			if( xYieldPending != pdFALSE )
 80108b6:	4b29      	ldr	r3, [pc, #164]	@ (801095c <xTaskIncrementTick+0x10c>)
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d03c      	beq.n	8010938 <xTaskIncrementTick+0xe8>
				xSwitchRequired = pdTRUE;
 80108be:	2701      	movs	r7, #1
	return xSwitchRequired;
 80108c0:	e03a      	b.n	8010938 <xTaskIncrementTick+0xe8>
							xSwitchRequired = pdTRUE;
 80108c2:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80108c4:	4b1f      	ldr	r3, [pc, #124]	@ (8010944 <xTaskIncrementTick+0xf4>)
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	b343      	cbz	r3, 801091e <xTaskIncrementTick+0xce>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80108cc:	4b1d      	ldr	r3, [pc, #116]	@ (8010944 <xTaskIncrementTick+0xf4>)
 80108ce:	681b      	ldr	r3, [r3, #0]
 80108d0:	68db      	ldr	r3, [r3, #12]
 80108d2:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80108d4:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 80108d6:	429d      	cmp	r5, r3
 80108d8:	d326      	bcc.n	8010928 <xTaskIncrementTick+0xd8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80108da:	1d26      	adds	r6, r4, #4
 80108dc:	4630      	mov	r0, r6
 80108de:	f7ff f9b5 	bl	800fc4c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80108e2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80108e4:	b11b      	cbz	r3, 80108ee <xTaskIncrementTick+0x9e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80108e6:	f104 0018 	add.w	r0, r4, #24
 80108ea:	f7ff f9af 	bl	800fc4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80108ee:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80108f0:	4a1b      	ldr	r2, [pc, #108]	@ (8010960 <xTaskIncrementTick+0x110>)
 80108f2:	6812      	ldr	r2, [r2, #0]
 80108f4:	4293      	cmp	r3, r2
 80108f6:	d901      	bls.n	80108fc <xTaskIncrementTick+0xac>
 80108f8:	4a19      	ldr	r2, [pc, #100]	@ (8010960 <xTaskIncrementTick+0x110>)
 80108fa:	6013      	str	r3, [r2, #0]
 80108fc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8010900:	009a      	lsls	r2, r3, #2
 8010902:	4631      	mov	r1, r6
 8010904:	4814      	ldr	r0, [pc, #80]	@ (8010958 <xTaskIncrementTick+0x108>)
 8010906:	4410      	add	r0, r2
 8010908:	f7ff f97c 	bl	800fc04 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801090c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801090e:	4b11      	ldr	r3, [pc, #68]	@ (8010954 <xTaskIncrementTick+0x104>)
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010914:	429a      	cmp	r2, r3
 8010916:	d2d4      	bcs.n	80108c2 <xTaskIncrementTick+0x72>
 8010918:	e7d4      	b.n	80108c4 <xTaskIncrementTick+0x74>
BaseType_t xSwitchRequired = pdFALSE;
 801091a:	2700      	movs	r7, #0
 801091c:	e7d2      	b.n	80108c4 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801091e:	4b0c      	ldr	r3, [pc, #48]	@ (8010950 <xTaskIncrementTick+0x100>)
 8010920:	f04f 32ff 	mov.w	r2, #4294967295
 8010924:	601a      	str	r2, [r3, #0]
					break;
 8010926:	e7bb      	b.n	80108a0 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8010928:	4a09      	ldr	r2, [pc, #36]	@ (8010950 <xTaskIncrementTick+0x100>)
 801092a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801092c:	e7b8      	b.n	80108a0 <xTaskIncrementTick+0x50>
		++xPendedTicks;
 801092e:	4a0d      	ldr	r2, [pc, #52]	@ (8010964 <xTaskIncrementTick+0x114>)
 8010930:	6813      	ldr	r3, [r2, #0]
 8010932:	3301      	adds	r3, #1
 8010934:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8010936:	2700      	movs	r7, #0
}
 8010938:	4638      	mov	r0, r7
 801093a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801093c:	24002e7c 	.word	0x24002e7c
 8010940:	24002ea0 	.word	0x24002ea0
 8010944:	24002eec 	.word	0x24002eec
 8010948:	24002ee8 	.word	0x24002ee8
 801094c:	24002e8c 	.word	0x24002e8c
 8010950:	24002e84 	.word	0x24002e84
 8010954:	24003378 	.word	0x24003378
 8010958:	24002f18 	.word	0x24002f18
 801095c:	24002e90 	.word	0x24002e90
 8010960:	24002e9c 	.word	0x24002e9c
 8010964:	24002e94 	.word	0x24002e94

08010968 <xTaskResumeAll>:
{
 8010968:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 801096a:	4b35      	ldr	r3, [pc, #212]	@ (8010a40 <xTaskResumeAll+0xd8>)
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	b943      	cbnz	r3, 8010982 <xTaskResumeAll+0x1a>
 8010970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010974:	f383 8811 	msr	BASEPRI, r3
 8010978:	f3bf 8f6f 	isb	sy
 801097c:	f3bf 8f4f 	dsb	sy
 8010980:	e7fe      	b.n	8010980 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 8010982:	f000 fd27 	bl	80113d4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8010986:	4b2e      	ldr	r3, [pc, #184]	@ (8010a40 <xTaskResumeAll+0xd8>)
 8010988:	681a      	ldr	r2, [r3, #0]
 801098a:	3a01      	subs	r2, #1
 801098c:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	2b00      	cmp	r3, #0
 8010992:	d14f      	bne.n	8010a34 <xTaskResumeAll+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010994:	4b2b      	ldr	r3, [pc, #172]	@ (8010a44 <xTaskResumeAll+0xdc>)
 8010996:	681b      	ldr	r3, [r3, #0]
 8010998:	b90b      	cbnz	r3, 801099e <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 801099a:	2400      	movs	r4, #0
 801099c:	e04b      	b.n	8010a36 <xTaskResumeAll+0xce>
TCB_t *pxTCB = NULL;
 801099e:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80109a0:	4b29      	ldr	r3, [pc, #164]	@ (8010a48 <xTaskResumeAll+0xe0>)
 80109a2:	681b      	ldr	r3, [r3, #0]
 80109a4:	b31b      	cbz	r3, 80109ee <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80109a6:	4b28      	ldr	r3, [pc, #160]	@ (8010a48 <xTaskResumeAll+0xe0>)
 80109a8:	68db      	ldr	r3, [r3, #12]
 80109aa:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80109ac:	f104 0018 	add.w	r0, r4, #24
 80109b0:	f7ff f94c 	bl	800fc4c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80109b4:	1d25      	adds	r5, r4, #4
 80109b6:	4628      	mov	r0, r5
 80109b8:	f7ff f948 	bl	800fc4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80109bc:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80109be:	4b23      	ldr	r3, [pc, #140]	@ (8010a4c <xTaskResumeAll+0xe4>)
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	4298      	cmp	r0, r3
 80109c4:	d901      	bls.n	80109ca <xTaskResumeAll+0x62>
 80109c6:	4b21      	ldr	r3, [pc, #132]	@ (8010a4c <xTaskResumeAll+0xe4>)
 80109c8:	6018      	str	r0, [r3, #0]
 80109ca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80109ce:	4629      	mov	r1, r5
 80109d0:	4b1f      	ldr	r3, [pc, #124]	@ (8010a50 <xTaskResumeAll+0xe8>)
 80109d2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80109d6:	f7ff f915 	bl	800fc04 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80109da:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80109dc:	4b1d      	ldr	r3, [pc, #116]	@ (8010a54 <xTaskResumeAll+0xec>)
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109e2:	429a      	cmp	r2, r3
 80109e4:	d3dc      	bcc.n	80109a0 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 80109e6:	4b1c      	ldr	r3, [pc, #112]	@ (8010a58 <xTaskResumeAll+0xf0>)
 80109e8:	2201      	movs	r2, #1
 80109ea:	601a      	str	r2, [r3, #0]
 80109ec:	e7d8      	b.n	80109a0 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 80109ee:	b10c      	cbz	r4, 80109f4 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 80109f0:	f7ff fcbe 	bl	8010370 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80109f4:	4b19      	ldr	r3, [pc, #100]	@ (8010a5c <xTaskResumeAll+0xf4>)
 80109f6:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 80109f8:	b984      	cbnz	r4, 8010a1c <xTaskResumeAll+0xb4>
				if( xYieldPending != pdFALSE )
 80109fa:	4b17      	ldr	r3, [pc, #92]	@ (8010a58 <xTaskResumeAll+0xf0>)
 80109fc:	681c      	ldr	r4, [r3, #0]
 80109fe:	b1d4      	cbz	r4, 8010a36 <xTaskResumeAll+0xce>
					taskYIELD_IF_USING_PREEMPTION();
 8010a00:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8010a04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a08:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8010a0c:	f3bf 8f4f 	dsb	sy
 8010a10:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8010a14:	2401      	movs	r4, #1
 8010a16:	e00e      	b.n	8010a36 <xTaskResumeAll+0xce>
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010a18:	3c01      	subs	r4, #1
 8010a1a:	d007      	beq.n	8010a2c <xTaskResumeAll+0xc4>
							if( xTaskIncrementTick() != pdFALSE )
 8010a1c:	f7ff ff18 	bl	8010850 <xTaskIncrementTick>
 8010a20:	2800      	cmp	r0, #0
 8010a22:	d0f9      	beq.n	8010a18 <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 8010a24:	4b0c      	ldr	r3, [pc, #48]	@ (8010a58 <xTaskResumeAll+0xf0>)
 8010a26:	2201      	movs	r2, #1
 8010a28:	601a      	str	r2, [r3, #0]
 8010a2a:	e7f5      	b.n	8010a18 <xTaskResumeAll+0xb0>
						xPendedTicks = 0;
 8010a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8010a5c <xTaskResumeAll+0xf4>)
 8010a2e:	2200      	movs	r2, #0
 8010a30:	601a      	str	r2, [r3, #0]
 8010a32:	e7e2      	b.n	80109fa <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 8010a34:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8010a36:	f000 fcef 	bl	8011418 <vPortExitCritical>
}
 8010a3a:	4620      	mov	r0, r4
 8010a3c:	bd38      	pop	{r3, r4, r5, pc}
 8010a3e:	bf00      	nop
 8010a40:	24002e7c 	.word	0x24002e7c
 8010a44:	24002ea4 	.word	0x24002ea4
 8010a48:	24002ed4 	.word	0x24002ed4
 8010a4c:	24002e9c 	.word	0x24002e9c
 8010a50:	24002f18 	.word	0x24002f18
 8010a54:	24003378 	.word	0x24003378
 8010a58:	24002e90 	.word	0x24002e90
 8010a5c:	24002e94 	.word	0x24002e94

08010a60 <vTaskDelay>:
	{
 8010a60:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010a62:	b1a8      	cbz	r0, 8010a90 <vTaskDelay+0x30>
 8010a64:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 8010a66:	4b10      	ldr	r3, [pc, #64]	@ (8010aa8 <vTaskDelay+0x48>)
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	b143      	cbz	r3, 8010a7e <vTaskDelay+0x1e>
 8010a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a70:	f383 8811 	msr	BASEPRI, r3
 8010a74:	f3bf 8f6f 	isb	sy
 8010a78:	f3bf 8f4f 	dsb	sy
 8010a7c:	e7fe      	b.n	8010a7c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8010a7e:	f7ff fed9 	bl	8010834 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010a82:	2100      	movs	r1, #0
 8010a84:	4620      	mov	r0, r4
 8010a86:	f7ff fdcf 	bl	8010628 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8010a8a:	f7ff ff6d 	bl	8010968 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8010a8e:	b948      	cbnz	r0, 8010aa4 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 8010a90:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8010a94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a98:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8010a9c:	f3bf 8f4f 	dsb	sy
 8010aa0:	f3bf 8f6f 	isb	sy
	}
 8010aa4:	bd10      	pop	{r4, pc}
 8010aa6:	bf00      	nop
 8010aa8:	24002e7c 	.word	0x24002e7c

08010aac <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010aac:	4b22      	ldr	r3, [pc, #136]	@ (8010b38 <vTaskSwitchContext+0x8c>)
 8010aae:	681b      	ldr	r3, [r3, #0]
 8010ab0:	b11b      	cbz	r3, 8010aba <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8010ab2:	4b22      	ldr	r3, [pc, #136]	@ (8010b3c <vTaskSwitchContext+0x90>)
 8010ab4:	2201      	movs	r2, #1
 8010ab6:	601a      	str	r2, [r3, #0]
 8010ab8:	4770      	bx	lr
		xYieldPending = pdFALSE;
 8010aba:	4b20      	ldr	r3, [pc, #128]	@ (8010b3c <vTaskSwitchContext+0x90>)
 8010abc:	2200      	movs	r2, #0
 8010abe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ac0:	4b1f      	ldr	r3, [pc, #124]	@ (8010b40 <vTaskSwitchContext+0x94>)
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8010ac8:	008a      	lsls	r2, r1, #2
 8010aca:	491e      	ldr	r1, [pc, #120]	@ (8010b44 <vTaskSwitchContext+0x98>)
 8010acc:	588a      	ldr	r2, [r1, r2]
 8010ace:	b95a      	cbnz	r2, 8010ae8 <vTaskSwitchContext+0x3c>
 8010ad0:	b10b      	cbz	r3, 8010ad6 <vTaskSwitchContext+0x2a>
 8010ad2:	3b01      	subs	r3, #1
 8010ad4:	e7f6      	b.n	8010ac4 <vTaskSwitchContext+0x18>
 8010ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ada:	f383 8811 	msr	BASEPRI, r3
 8010ade:	f3bf 8f6f 	isb	sy
 8010ae2:	f3bf 8f4f 	dsb	sy
 8010ae6:	e7fe      	b.n	8010ae6 <vTaskSwitchContext+0x3a>
 8010ae8:	4608      	mov	r0, r1
 8010aea:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8010aee:	008a      	lsls	r2, r1, #2
 8010af0:	4402      	add	r2, r0
 8010af2:	6851      	ldr	r1, [r2, #4]
 8010af4:	6849      	ldr	r1, [r1, #4]
 8010af6:	6051      	str	r1, [r2, #4]
 8010af8:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 8010afc:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8010b00:	3208      	adds	r2, #8
 8010b02:	4402      	add	r2, r0
 8010b04:	4291      	cmp	r1, r2
 8010b06:	d00f      	beq.n	8010b28 <vTaskSwitchContext+0x7c>
 8010b08:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8010b0c:	0091      	lsls	r1, r2, #2
 8010b0e:	4a0d      	ldr	r2, [pc, #52]	@ (8010b44 <vTaskSwitchContext+0x98>)
 8010b10:	440a      	add	r2, r1
 8010b12:	6852      	ldr	r2, [r2, #4]
 8010b14:	68d1      	ldr	r1, [r2, #12]
 8010b16:	4a0c      	ldr	r2, [pc, #48]	@ (8010b48 <vTaskSwitchContext+0x9c>)
 8010b18:	6011      	str	r1, [r2, #0]
 8010b1a:	4909      	ldr	r1, [pc, #36]	@ (8010b40 <vTaskSwitchContext+0x94>)
 8010b1c:	600b      	str	r3, [r1, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010b1e:	6813      	ldr	r3, [r2, #0]
 8010b20:	3354      	adds	r3, #84	@ 0x54
 8010b22:	4a0a      	ldr	r2, [pc, #40]	@ (8010b4c <vTaskSwitchContext+0xa0>)
 8010b24:	6013      	str	r3, [r2, #0]
}
 8010b26:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010b28:	6848      	ldr	r0, [r1, #4]
 8010b2a:	4662      	mov	r2, ip
 8010b2c:	0091      	lsls	r1, r2, #2
 8010b2e:	4a05      	ldr	r2, [pc, #20]	@ (8010b44 <vTaskSwitchContext+0x98>)
 8010b30:	440a      	add	r2, r1
 8010b32:	6050      	str	r0, [r2, #4]
 8010b34:	e7e8      	b.n	8010b08 <vTaskSwitchContext+0x5c>
 8010b36:	bf00      	nop
 8010b38:	24002e7c 	.word	0x24002e7c
 8010b3c:	24002e90 	.word	0x24002e90
 8010b40:	24002e9c 	.word	0x24002e9c
 8010b44:	24002f18 	.word	0x24002f18
 8010b48:	24003378 	.word	0x24003378
 8010b4c:	2400002c 	.word	0x2400002c

08010b50 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8010b50:	b158      	cbz	r0, 8010b6a <vTaskPlaceOnEventList+0x1a>
{
 8010b52:	b510      	push	{r4, lr}
 8010b54:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010b56:	4a09      	ldr	r2, [pc, #36]	@ (8010b7c <vTaskPlaceOnEventList+0x2c>)
 8010b58:	6811      	ldr	r1, [r2, #0]
 8010b5a:	3118      	adds	r1, #24
 8010b5c:	f7ff f85d 	bl	800fc1a <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010b60:	2101      	movs	r1, #1
 8010b62:	4620      	mov	r0, r4
 8010b64:	f7ff fd60 	bl	8010628 <prvAddCurrentTaskToDelayedList>
}
 8010b68:	bd10      	pop	{r4, pc}
 8010b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b6e:	f383 8811 	msr	BASEPRI, r3
 8010b72:	f3bf 8f6f 	isb	sy
 8010b76:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8010b7a:	e7fe      	b.n	8010b7a <vTaskPlaceOnEventList+0x2a>
 8010b7c:	24003378 	.word	0x24003378

08010b80 <vTaskPlaceOnEventListRestricted>:
	{
 8010b80:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8010b82:	b170      	cbz	r0, 8010ba2 <vTaskPlaceOnEventListRestricted+0x22>
 8010b84:	460d      	mov	r5, r1
 8010b86:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010b88:	4a0a      	ldr	r2, [pc, #40]	@ (8010bb4 <vTaskPlaceOnEventListRestricted+0x34>)
 8010b8a:	6811      	ldr	r1, [r2, #0]
 8010b8c:	3118      	adds	r1, #24
 8010b8e:	f7ff f839 	bl	800fc04 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 8010b92:	b10c      	cbz	r4, 8010b98 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 8010b94:	f04f 35ff 	mov.w	r5, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010b98:	4621      	mov	r1, r4
 8010b9a:	4628      	mov	r0, r5
 8010b9c:	f7ff fd44 	bl	8010628 <prvAddCurrentTaskToDelayedList>
	}
 8010ba0:	bd38      	pop	{r3, r4, r5, pc}
 8010ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ba6:	f383 8811 	msr	BASEPRI, r3
 8010baa:	f3bf 8f6f 	isb	sy
 8010bae:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8010bb2:	e7fe      	b.n	8010bb2 <vTaskPlaceOnEventListRestricted+0x32>
 8010bb4:	24003378 	.word	0x24003378

08010bb8 <xTaskRemoveFromEventList>:
{
 8010bb8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010bba:	68c3      	ldr	r3, [r0, #12]
 8010bbc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8010bbe:	b324      	cbz	r4, 8010c0a <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010bc0:	f104 0518 	add.w	r5, r4, #24
 8010bc4:	4628      	mov	r0, r5
 8010bc6:	f7ff f841 	bl	800fc4c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010bca:	4b18      	ldr	r3, [pc, #96]	@ (8010c2c <xTaskRemoveFromEventList+0x74>)
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	bb2b      	cbnz	r3, 8010c1c <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010bd0:	1d25      	adds	r5, r4, #4
 8010bd2:	4628      	mov	r0, r5
 8010bd4:	f7ff f83a 	bl	800fc4c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010bd8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8010bda:	4b15      	ldr	r3, [pc, #84]	@ (8010c30 <xTaskRemoveFromEventList+0x78>)
 8010bdc:	681b      	ldr	r3, [r3, #0]
 8010bde:	4298      	cmp	r0, r3
 8010be0:	d901      	bls.n	8010be6 <xTaskRemoveFromEventList+0x2e>
 8010be2:	4b13      	ldr	r3, [pc, #76]	@ (8010c30 <xTaskRemoveFromEventList+0x78>)
 8010be4:	6018      	str	r0, [r3, #0]
 8010be6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8010bea:	4629      	mov	r1, r5
 8010bec:	4b11      	ldr	r3, [pc, #68]	@ (8010c34 <xTaskRemoveFromEventList+0x7c>)
 8010bee:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010bf2:	f7ff f807 	bl	800fc04 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010bf6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8010bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8010c38 <xTaskRemoveFromEventList+0x80>)
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bfe:	429a      	cmp	r2, r3
 8010c00:	d911      	bls.n	8010c26 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 8010c02:	2001      	movs	r0, #1
 8010c04:	4b0d      	ldr	r3, [pc, #52]	@ (8010c3c <xTaskRemoveFromEventList+0x84>)
 8010c06:	6018      	str	r0, [r3, #0]
}
 8010c08:	bd38      	pop	{r3, r4, r5, pc}
 8010c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c0e:	f383 8811 	msr	BASEPRI, r3
 8010c12:	f3bf 8f6f 	isb	sy
 8010c16:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8010c1a:	e7fe      	b.n	8010c1a <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010c1c:	4629      	mov	r1, r5
 8010c1e:	4808      	ldr	r0, [pc, #32]	@ (8010c40 <xTaskRemoveFromEventList+0x88>)
 8010c20:	f7fe fff0 	bl	800fc04 <vListInsertEnd>
 8010c24:	e7e7      	b.n	8010bf6 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 8010c26:	2000      	movs	r0, #0
	return xReturn;
 8010c28:	e7ee      	b.n	8010c08 <xTaskRemoveFromEventList+0x50>
 8010c2a:	bf00      	nop
 8010c2c:	24002e7c 	.word	0x24002e7c
 8010c30:	24002e9c 	.word	0x24002e9c
 8010c34:	24002f18 	.word	0x24002f18
 8010c38:	24003378 	.word	0x24003378
 8010c3c:	24002e90 	.word	0x24002e90
 8010c40:	24002ed4 	.word	0x24002ed4

08010c44 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010c44:	4b03      	ldr	r3, [pc, #12]	@ (8010c54 <vTaskInternalSetTimeOutState+0x10>)
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010c4a:	4b03      	ldr	r3, [pc, #12]	@ (8010c58 <vTaskInternalSetTimeOutState+0x14>)
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	6043      	str	r3, [r0, #4]
}
 8010c50:	4770      	bx	lr
 8010c52:	bf00      	nop
 8010c54:	24002e8c 	.word	0x24002e8c
 8010c58:	24002ea0 	.word	0x24002ea0

08010c5c <xTaskCheckForTimeOut>:
{
 8010c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8010c5e:	b1c8      	cbz	r0, 8010c94 <xTaskCheckForTimeOut+0x38>
 8010c60:	460c      	mov	r4, r1
 8010c62:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8010c64:	b1f9      	cbz	r1, 8010ca6 <xTaskCheckForTimeOut+0x4a>
	taskENTER_CRITICAL();
 8010c66:	f000 fbb5 	bl	80113d4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8010c6a:	4b1b      	ldr	r3, [pc, #108]	@ (8010cd8 <xTaskCheckForTimeOut+0x7c>)
 8010c6c:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010c6e:	686b      	ldr	r3, [r5, #4]
 8010c70:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 8010c72:	6822      	ldr	r2, [r4, #0]
 8010c74:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010c78:	d026      	beq.n	8010cc8 <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010c7a:	4e18      	ldr	r6, [pc, #96]	@ (8010cdc <xTaskCheckForTimeOut+0x80>)
 8010c7c:	6836      	ldr	r6, [r6, #0]
 8010c7e:	682f      	ldr	r7, [r5, #0]
 8010c80:	42b7      	cmp	r7, r6
 8010c82:	d001      	beq.n	8010c88 <xTaskCheckForTimeOut+0x2c>
 8010c84:	428b      	cmp	r3, r1
 8010c86:	d924      	bls.n	8010cd2 <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010c88:	4282      	cmp	r2, r0
 8010c8a:	d815      	bhi.n	8010cb8 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
 8010c8c:	2300      	movs	r3, #0
 8010c8e:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8010c90:	2401      	movs	r4, #1
 8010c92:	e01a      	b.n	8010cca <xTaskCheckForTimeOut+0x6e>
 8010c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c98:	f383 8811 	msr	BASEPRI, r3
 8010c9c:	f3bf 8f6f 	isb	sy
 8010ca0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8010ca4:	e7fe      	b.n	8010ca4 <xTaskCheckForTimeOut+0x48>
 8010ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010caa:	f383 8811 	msr	BASEPRI, r3
 8010cae:	f3bf 8f6f 	isb	sy
 8010cb2:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8010cb6:	e7fe      	b.n	8010cb6 <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
 8010cb8:	1a5b      	subs	r3, r3, r1
 8010cba:	4413      	add	r3, r2
 8010cbc:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010cbe:	4628      	mov	r0, r5
 8010cc0:	f7ff ffc0 	bl	8010c44 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010cc4:	2400      	movs	r4, #0
 8010cc6:	e000      	b.n	8010cca <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
 8010cc8:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8010cca:	f000 fba5 	bl	8011418 <vPortExitCritical>
}
 8010cce:	4620      	mov	r0, r4
 8010cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
 8010cd2:	2401      	movs	r4, #1
 8010cd4:	e7f9      	b.n	8010cca <xTaskCheckForTimeOut+0x6e>
 8010cd6:	bf00      	nop
 8010cd8:	24002ea0 	.word	0x24002ea0
 8010cdc:	24002e8c 	.word	0x24002e8c

08010ce0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8010ce0:	4b01      	ldr	r3, [pc, #4]	@ (8010ce8 <vTaskMissedYield+0x8>)
 8010ce2:	2201      	movs	r2, #1
 8010ce4:	601a      	str	r2, [r3, #0]
}
 8010ce6:	4770      	bx	lr
 8010ce8:	24002e90 	.word	0x24002e90

08010cec <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8010cec:	4b01      	ldr	r3, [pc, #4]	@ (8010cf4 <xTaskGetCurrentTaskHandle+0x8>)
 8010cee:	6818      	ldr	r0, [r3, #0]
	}
 8010cf0:	4770      	bx	lr
 8010cf2:	bf00      	nop
 8010cf4:	24003378 	.word	0x24003378

08010cf8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8010cf8:	4b05      	ldr	r3, [pc, #20]	@ (8010d10 <xTaskGetSchedulerState+0x18>)
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	b133      	cbz	r3, 8010d0c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010cfe:	4b05      	ldr	r3, [pc, #20]	@ (8010d14 <xTaskGetSchedulerState+0x1c>)
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	b10b      	cbz	r3, 8010d08 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 8010d04:	2000      	movs	r0, #0
	}
 8010d06:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 8010d08:	2002      	movs	r0, #2
 8010d0a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010d0c:	2001      	movs	r0, #1
 8010d0e:	4770      	bx	lr
 8010d10:	24002e98 	.word	0x24002e98
 8010d14:	24002e7c 	.word	0x24002e7c

08010d18 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8010d18:	2800      	cmp	r0, #0
 8010d1a:	d03b      	beq.n	8010d94 <xTaskPriorityDisinherit+0x7c>
	{
 8010d1c:	b538      	push	{r3, r4, r5, lr}
 8010d1e:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8010d20:	4b1e      	ldr	r3, [pc, #120]	@ (8010d9c <xTaskPriorityDisinherit+0x84>)
 8010d22:	681b      	ldr	r3, [r3, #0]
 8010d24:	4283      	cmp	r3, r0
 8010d26:	d008      	beq.n	8010d3a <xTaskPriorityDisinherit+0x22>
 8010d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d2c:	f383 8811 	msr	BASEPRI, r3
 8010d30:	f3bf 8f6f 	isb	sy
 8010d34:	f3bf 8f4f 	dsb	sy
 8010d38:	e7fe      	b.n	8010d38 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8010d3a:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8010d3c:	b943      	cbnz	r3, 8010d50 <xTaskPriorityDisinherit+0x38>
 8010d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d42:	f383 8811 	msr	BASEPRI, r3
 8010d46:	f3bf 8f6f 	isb	sy
 8010d4a:	f3bf 8f4f 	dsb	sy
 8010d4e:	e7fe      	b.n	8010d4e <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8010d50:	3b01      	subs	r3, #1
 8010d52:	6503      	str	r3, [r0, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010d54:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8010d56:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8010d58:	4291      	cmp	r1, r2
 8010d5a:	d01d      	beq.n	8010d98 <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010d5c:	b10b      	cbz	r3, 8010d62 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 8010d5e:	2000      	movs	r0, #0
	}
 8010d60:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010d62:	1d05      	adds	r5, r0, #4
 8010d64:	4628      	mov	r0, r5
 8010d66:	f7fe ff71 	bl	800fc4c <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010d6a:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8010d6c:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010d6e:	f1c0 0338 	rsb	r3, r0, #56	@ 0x38
 8010d72:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8010d74:	4b0a      	ldr	r3, [pc, #40]	@ (8010da0 <xTaskPriorityDisinherit+0x88>)
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	4298      	cmp	r0, r3
 8010d7a:	d901      	bls.n	8010d80 <xTaskPriorityDisinherit+0x68>
 8010d7c:	4b08      	ldr	r3, [pc, #32]	@ (8010da0 <xTaskPriorityDisinherit+0x88>)
 8010d7e:	6018      	str	r0, [r3, #0]
 8010d80:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8010d84:	4629      	mov	r1, r5
 8010d86:	4b07      	ldr	r3, [pc, #28]	@ (8010da4 <xTaskPriorityDisinherit+0x8c>)
 8010d88:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010d8c:	f7fe ff3a 	bl	800fc04 <vListInsertEnd>
					xReturn = pdTRUE;
 8010d90:	2001      	movs	r0, #1
 8010d92:	e7e5      	b.n	8010d60 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 8010d94:	2000      	movs	r0, #0
	}
 8010d96:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 8010d98:	2000      	movs	r0, #0
 8010d9a:	e7e1      	b.n	8010d60 <xTaskPriorityDisinherit+0x48>
 8010d9c:	24003378 	.word	0x24003378
 8010da0:	24002e9c 	.word	0x24002e9c
 8010da4:	24002f18 	.word	0x24002f18

08010da8 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010da8:	4b06      	ldr	r3, [pc, #24]	@ (8010dc4 <prvGetNextExpireTime+0x1c>)
 8010daa:	681a      	ldr	r2, [r3, #0]
 8010dac:	6813      	ldr	r3, [r2, #0]
 8010dae:	b92b      	cbnz	r3, 8010dbc <prvGetNextExpireTime+0x14>
 8010db0:	2301      	movs	r3, #1
 8010db2:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010db4:	b923      	cbnz	r3, 8010dc0 <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010db6:	68d3      	ldr	r3, [r2, #12]
 8010db8:	6818      	ldr	r0, [r3, #0]
 8010dba:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010dbc:	2300      	movs	r3, #0
 8010dbe:	e7f8      	b.n	8010db2 <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010dc0:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8010dc2:	4770      	bx	lr
 8010dc4:	2400347c 	.word	0x2400347c

08010dc8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010dc8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010dca:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010dcc:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010dce:	4291      	cmp	r1, r2
 8010dd0:	d80c      	bhi.n	8010dec <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010dd2:	1ad2      	subs	r2, r2, r3
 8010dd4:	6983      	ldr	r3, [r0, #24]
 8010dd6:	429a      	cmp	r2, r3
 8010dd8:	d301      	bcc.n	8010dde <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010dda:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8010ddc:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010dde:	1d01      	adds	r1, r0, #4
 8010de0:	4b0b      	ldr	r3, [pc, #44]	@ (8010e10 <prvInsertTimerInActiveList+0x48>)
 8010de2:	6818      	ldr	r0, [r3, #0]
 8010de4:	f7fe ff19 	bl	800fc1a <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8010de8:	2000      	movs	r0, #0
 8010dea:	e7f7      	b.n	8010ddc <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010dec:	429a      	cmp	r2, r3
 8010dee:	bf2c      	ite	cs
 8010df0:	2200      	movcs	r2, #0
 8010df2:	2201      	movcc	r2, #1
 8010df4:	4299      	cmp	r1, r3
 8010df6:	bf38      	it	cc
 8010df8:	2200      	movcc	r2, #0
 8010dfa:	b10a      	cbz	r2, 8010e00 <prvInsertTimerInActiveList+0x38>
			xProcessTimerNow = pdTRUE;
 8010dfc:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8010dfe:	e7ed      	b.n	8010ddc <prvInsertTimerInActiveList+0x14>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010e00:	1d01      	adds	r1, r0, #4
 8010e02:	4b04      	ldr	r3, [pc, #16]	@ (8010e14 <prvInsertTimerInActiveList+0x4c>)
 8010e04:	6818      	ldr	r0, [r3, #0]
 8010e06:	f7fe ff08 	bl	800fc1a <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8010e0a:	2000      	movs	r0, #0
 8010e0c:	e7e6      	b.n	8010ddc <prvInsertTimerInActiveList+0x14>
 8010e0e:	bf00      	nop
 8010e10:	24003478 	.word	0x24003478
 8010e14:	2400347c 	.word	0x2400347c

08010e18 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010e18:	b530      	push	{r4, r5, lr}
 8010e1a:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010e1c:	f000 fada 	bl	80113d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010e20:	4b11      	ldr	r3, [pc, #68]	@ (8010e68 <prvCheckForValidListAndQueue+0x50>)
 8010e22:	681b      	ldr	r3, [r3, #0]
 8010e24:	b11b      	cbz	r3, 8010e2e <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010e26:	f000 faf7 	bl	8011418 <vPortExitCritical>
}
 8010e2a:	b003      	add	sp, #12
 8010e2c:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 8010e2e:	4d0f      	ldr	r5, [pc, #60]	@ (8010e6c <prvCheckForValidListAndQueue+0x54>)
 8010e30:	4628      	mov	r0, r5
 8010e32:	f7fe fed9 	bl	800fbe8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010e36:	4c0e      	ldr	r4, [pc, #56]	@ (8010e70 <prvCheckForValidListAndQueue+0x58>)
 8010e38:	4620      	mov	r0, r4
 8010e3a:	f7fe fed5 	bl	800fbe8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8010e74 <prvCheckForValidListAndQueue+0x5c>)
 8010e40:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010e42:	4b0d      	ldr	r3, [pc, #52]	@ (8010e78 <prvCheckForValidListAndQueue+0x60>)
 8010e44:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010e46:	2300      	movs	r3, #0
 8010e48:	9300      	str	r3, [sp, #0]
 8010e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8010e7c <prvCheckForValidListAndQueue+0x64>)
 8010e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8010e80 <prvCheckForValidListAndQueue+0x68>)
 8010e4e:	2110      	movs	r1, #16
 8010e50:	200a      	movs	r0, #10
 8010e52:	f7ff f801 	bl	800fe58 <xQueueGenericCreateStatic>
 8010e56:	4b04      	ldr	r3, [pc, #16]	@ (8010e68 <prvCheckForValidListAndQueue+0x50>)
 8010e58:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 8010e5a:	2800      	cmp	r0, #0
 8010e5c:	d0e3      	beq.n	8010e26 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010e5e:	4909      	ldr	r1, [pc, #36]	@ (8010e84 <prvCheckForValidListAndQueue+0x6c>)
 8010e60:	f7ff fa48 	bl	80102f4 <vQueueAddToRegistry>
 8010e64:	e7df      	b.n	8010e26 <prvCheckForValidListAndQueue+0xe>
 8010e66:	bf00      	nop
 8010e68:	24003474 	.word	0x24003474
 8010e6c:	24003494 	.word	0x24003494
 8010e70:	24003480 	.word	0x24003480
 8010e74:	2400347c 	.word	0x2400347c
 8010e78:	24003478 	.word	0x24003478
 8010e7c:	2400337c 	.word	0x2400337c
 8010e80:	240033cc 	.word	0x240033cc
 8010e84:	08016f14 	.word	0x08016f14

08010e88 <prvInitialiseNewTimer>:
{
 8010e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e8c:	9f07      	ldr	r7, [sp, #28]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8010e8e:	b941      	cbnz	r1, 8010ea2 <prvInitialiseNewTimer+0x1a>
 8010e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e94:	f383 8811 	msr	BASEPRI, r3
 8010e98:	f3bf 8f6f 	isb	sy
 8010e9c:	f3bf 8f4f 	dsb	sy
 8010ea0:	e7fe      	b.n	8010ea0 <prvInitialiseNewTimer+0x18>
 8010ea2:	4606      	mov	r6, r0
 8010ea4:	4614      	mov	r4, r2
 8010ea6:	461d      	mov	r5, r3
 8010ea8:	4688      	mov	r8, r1
	if( pxNewTimer != NULL )
 8010eaa:	b18f      	cbz	r7, 8010ed0 <prvInitialiseNewTimer+0x48>
		prvCheckForValidListAndQueue();
 8010eac:	f7ff ffb4 	bl	8010e18 <prvCheckForValidListAndQueue>
		pxNewTimer->pcTimerName = pcTimerName;
 8010eb0:	603e      	str	r6, [r7, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8010eb2:	f8c7 8018 	str.w	r8, [r7, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8010eb6:	61fd      	str	r5, [r7, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8010eb8:	9b06      	ldr	r3, [sp, #24]
 8010eba:	623b      	str	r3, [r7, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8010ebc:	1d38      	adds	r0, r7, #4
 8010ebe:	f7fe fe9e 	bl	800fbfe <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8010ec2:	b12c      	cbz	r4, 8010ed0 <prvInitialiseNewTimer+0x48>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8010ec4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010ec8:	f043 0304 	orr.w	r3, r3, #4
 8010ecc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
}
 8010ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010ed4 <xTimerCreateTimerTask>:
{
 8010ed4:	b510      	push	{r4, lr}
 8010ed6:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8010ed8:	f7ff ff9e 	bl	8010e18 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8010edc:	4b12      	ldr	r3, [pc, #72]	@ (8010f28 <xTimerCreateTimerTask+0x54>)
 8010ede:	681b      	ldr	r3, [r3, #0]
 8010ee0:	b1cb      	cbz	r3, 8010f16 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010ee2:	2400      	movs	r4, #0
 8010ee4:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010ee6:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010ee8:	aa07      	add	r2, sp, #28
 8010eea:	a906      	add	r1, sp, #24
 8010eec:	a805      	add	r0, sp, #20
 8010eee:	f7fe fe6f 	bl	800fbd0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010ef2:	9b05      	ldr	r3, [sp, #20]
 8010ef4:	9302      	str	r3, [sp, #8]
 8010ef6:	9b06      	ldr	r3, [sp, #24]
 8010ef8:	9301      	str	r3, [sp, #4]
 8010efa:	2302      	movs	r3, #2
 8010efc:	9300      	str	r3, [sp, #0]
 8010efe:	4623      	mov	r3, r4
 8010f00:	9a07      	ldr	r2, [sp, #28]
 8010f02:	490a      	ldr	r1, [pc, #40]	@ (8010f2c <xTimerCreateTimerTask+0x58>)
 8010f04:	480a      	ldr	r0, [pc, #40]	@ (8010f30 <xTimerCreateTimerTask+0x5c>)
 8010f06:	f7ff fbd1 	bl	80106ac <xTaskCreateStatic>
 8010f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8010f34 <xTimerCreateTimerTask+0x60>)
 8010f0c:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8010f0e:	b110      	cbz	r0, 8010f16 <xTimerCreateTimerTask+0x42>
}
 8010f10:	2001      	movs	r0, #1
 8010f12:	b008      	add	sp, #32
 8010f14:	bd10      	pop	{r4, pc}
 8010f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f1a:	f383 8811 	msr	BASEPRI, r3
 8010f1e:	f3bf 8f6f 	isb	sy
 8010f22:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8010f26:	e7fe      	b.n	8010f26 <xTimerCreateTimerTask+0x52>
 8010f28:	24003474 	.word	0x24003474
 8010f2c:	08016f1c 	.word	0x08016f1c
 8010f30:	080112c9 	.word	0x080112c9
 8010f34:	24003470 	.word	0x24003470

08010f38 <xTimerCreate>:
	{
 8010f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f3c:	b082      	sub	sp, #8
 8010f3e:	4604      	mov	r4, r0
 8010f40:	4688      	mov	r8, r1
 8010f42:	4617      	mov	r7, r2
 8010f44:	461d      	mov	r5, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8010f46:	202c      	movs	r0, #44	@ 0x2c
 8010f48:	f000 fbfe 	bl	8011748 <pvPortMalloc>
		if( pxNewTimer != NULL )
 8010f4c:	4606      	mov	r6, r0
 8010f4e:	b158      	cbz	r0, 8010f68 <xTimerCreate+0x30>
			pxNewTimer->ucStatus = 0x00;
 8010f50:	2300      	movs	r3, #0
 8010f52:	f880 3028 	strb.w	r3, [r0, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8010f56:	9001      	str	r0, [sp, #4]
 8010f58:	9b08      	ldr	r3, [sp, #32]
 8010f5a:	9300      	str	r3, [sp, #0]
 8010f5c:	462b      	mov	r3, r5
 8010f5e:	463a      	mov	r2, r7
 8010f60:	4641      	mov	r1, r8
 8010f62:	4620      	mov	r0, r4
 8010f64:	f7ff ff90 	bl	8010e88 <prvInitialiseNewTimer>
	}
 8010f68:	4630      	mov	r0, r6
 8010f6a:	b002      	add	sp, #8
 8010f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010f70 <xTimerCreateStatic>:
	{
 8010f70:	b510      	push	{r4, lr}
 8010f72:	b084      	sub	sp, #16
 8010f74:	4684      	mov	ip, r0
			volatile size_t xSize = sizeof( StaticTimer_t );
 8010f76:	202c      	movs	r0, #44	@ 0x2c
 8010f78:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Timer_t ) );
 8010f7a:	9803      	ldr	r0, [sp, #12]
 8010f7c:	282c      	cmp	r0, #44	@ 0x2c
 8010f7e:	d008      	beq.n	8010f92 <xTimerCreateStatic+0x22>
 8010f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f84:	f383 8811 	msr	BASEPRI, r3
 8010f88:	f3bf 8f6f 	isb	sy
 8010f8c:	f3bf 8f4f 	dsb	sy
 8010f90:	e7fe      	b.n	8010f90 <xTimerCreateStatic+0x20>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010f92:	9803      	ldr	r0, [sp, #12]
		configASSERT( pxTimerBuffer );
 8010f94:	9807      	ldr	r0, [sp, #28]
 8010f96:	b160      	cbz	r0, 8010fb2 <xTimerCreateStatic+0x42>
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8010f98:	2002      	movs	r0, #2
 8010f9a:	9c07      	ldr	r4, [sp, #28]
 8010f9c:	f884 0028 	strb.w	r0, [r4, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8010fa0:	9401      	str	r4, [sp, #4]
 8010fa2:	9806      	ldr	r0, [sp, #24]
 8010fa4:	9000      	str	r0, [sp, #0]
 8010fa6:	4660      	mov	r0, ip
 8010fa8:	f7ff ff6e 	bl	8010e88 <prvInitialiseNewTimer>
	}
 8010fac:	9807      	ldr	r0, [sp, #28]
 8010fae:	b004      	add	sp, #16
 8010fb0:	bd10      	pop	{r4, pc}
 8010fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fb6:	f383 8811 	msr	BASEPRI, r3
 8010fba:	f3bf 8f6f 	isb	sy
 8010fbe:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTimerBuffer );
 8010fc2:	e7fe      	b.n	8010fc2 <xTimerCreateStatic+0x52>

08010fc4 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8010fc4:	b1b8      	cbz	r0, 8010ff6 <xTimerGenericCommand+0x32>
 8010fc6:	469c      	mov	ip, r3
 8010fc8:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 8010fca:	4818      	ldr	r0, [pc, #96]	@ (801102c <xTimerGenericCommand+0x68>)
 8010fcc:	6800      	ldr	r0, [r0, #0]
 8010fce:	b358      	cbz	r0, 8011028 <xTimerGenericCommand+0x64>
{
 8010fd0:	b500      	push	{lr}
 8010fd2:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 8010fd4:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010fd6:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010fd8:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010fda:	2905      	cmp	r1, #5
 8010fdc:	dc1c      	bgt.n	8011018 <xTimerGenericCommand+0x54>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010fde:	f7ff fe8b 	bl	8010cf8 <xTaskGetSchedulerState>
 8010fe2:	2802      	cmp	r0, #2
 8010fe4:	d010      	beq.n	8011008 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010fe6:	2300      	movs	r3, #0
 8010fe8:	461a      	mov	r2, r3
 8010fea:	4669      	mov	r1, sp
 8010fec:	480f      	ldr	r0, [pc, #60]	@ (801102c <xTimerGenericCommand+0x68>)
 8010fee:	6800      	ldr	r0, [r0, #0]
 8010ff0:	f7fe ff85 	bl	800fefe <xQueueGenericSend>
 8010ff4:	e015      	b.n	8011022 <xTimerGenericCommand+0x5e>
 8010ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ffa:	f383 8811 	msr	BASEPRI, r3
 8010ffe:	f3bf 8f6f 	isb	sy
 8011002:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8011006:	e7fe      	b.n	8011006 <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011008:	2300      	movs	r3, #0
 801100a:	9a06      	ldr	r2, [sp, #24]
 801100c:	4669      	mov	r1, sp
 801100e:	4807      	ldr	r0, [pc, #28]	@ (801102c <xTimerGenericCommand+0x68>)
 8011010:	6800      	ldr	r0, [r0, #0]
 8011012:	f7fe ff74 	bl	800fefe <xQueueGenericSend>
 8011016:	e004      	b.n	8011022 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011018:	2300      	movs	r3, #0
 801101a:	4662      	mov	r2, ip
 801101c:	4669      	mov	r1, sp
 801101e:	f7ff f852 	bl	80100c6 <xQueueGenericSendFromISR>
}
 8011022:	b005      	add	sp, #20
 8011024:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 8011028:	2000      	movs	r0, #0
}
 801102a:	4770      	bx	lr
 801102c:	24003474 	.word	0x24003474

08011030 <prvSwitchTimerLists>:
{
 8011030:	b570      	push	{r4, r5, r6, lr}
 8011032:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011034:	4b1b      	ldr	r3, [pc, #108]	@ (80110a4 <prvSwitchTimerLists+0x74>)
 8011036:	681b      	ldr	r3, [r3, #0]
 8011038:	681a      	ldr	r2, [r3, #0]
 801103a:	b362      	cbz	r2, 8011096 <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801103c:	68db      	ldr	r3, [r3, #12]
 801103e:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011040:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011042:	1d25      	adds	r5, r4, #4
 8011044:	4628      	mov	r0, r5
 8011046:	f7fe fe01 	bl	800fc4c <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801104a:	6a23      	ldr	r3, [r4, #32]
 801104c:	4620      	mov	r0, r4
 801104e:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011050:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8011054:	f013 0f04 	tst.w	r3, #4
 8011058:	d0ec      	beq.n	8011034 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801105a:	69a3      	ldr	r3, [r4, #24]
 801105c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 801105e:	429e      	cmp	r6, r3
 8011060:	d207      	bcs.n	8011072 <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8011062:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011064:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011066:	4629      	mov	r1, r5
 8011068:	4b0e      	ldr	r3, [pc, #56]	@ (80110a4 <prvSwitchTimerLists+0x74>)
 801106a:	6818      	ldr	r0, [r3, #0]
 801106c:	f7fe fdd5 	bl	800fc1a <vListInsert>
 8011070:	e7e0      	b.n	8011034 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011072:	2100      	movs	r1, #0
 8011074:	9100      	str	r1, [sp, #0]
 8011076:	460b      	mov	r3, r1
 8011078:	4632      	mov	r2, r6
 801107a:	4620      	mov	r0, r4
 801107c:	f7ff ffa2 	bl	8010fc4 <xTimerGenericCommand>
				configASSERT( xResult );
 8011080:	2800      	cmp	r0, #0
 8011082:	d1d7      	bne.n	8011034 <prvSwitchTimerLists+0x4>
 8011084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011088:	f383 8811 	msr	BASEPRI, r3
 801108c:	f3bf 8f6f 	isb	sy
 8011090:	f3bf 8f4f 	dsb	sy
 8011094:	e7fe      	b.n	8011094 <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 8011096:	4a04      	ldr	r2, [pc, #16]	@ (80110a8 <prvSwitchTimerLists+0x78>)
 8011098:	6810      	ldr	r0, [r2, #0]
 801109a:	4902      	ldr	r1, [pc, #8]	@ (80110a4 <prvSwitchTimerLists+0x74>)
 801109c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 801109e:	6013      	str	r3, [r2, #0]
}
 80110a0:	b002      	add	sp, #8
 80110a2:	bd70      	pop	{r4, r5, r6, pc}
 80110a4:	2400347c 	.word	0x2400347c
 80110a8:	24003478 	.word	0x24003478

080110ac <prvSampleTimeNow>:
{
 80110ac:	b538      	push	{r3, r4, r5, lr}
 80110ae:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 80110b0:	f7ff fbc8 	bl	8010844 <xTaskGetTickCount>
 80110b4:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 80110b6:	4b07      	ldr	r3, [pc, #28]	@ (80110d4 <prvSampleTimeNow+0x28>)
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	4283      	cmp	r3, r0
 80110bc:	d805      	bhi.n	80110ca <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 80110be:	2300      	movs	r3, #0
 80110c0:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 80110c2:	4b04      	ldr	r3, [pc, #16]	@ (80110d4 <prvSampleTimeNow+0x28>)
 80110c4:	601c      	str	r4, [r3, #0]
}
 80110c6:	4620      	mov	r0, r4
 80110c8:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 80110ca:	f7ff ffb1 	bl	8011030 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80110ce:	2301      	movs	r3, #1
 80110d0:	602b      	str	r3, [r5, #0]
 80110d2:	e7f6      	b.n	80110c2 <prvSampleTimeNow+0x16>
 80110d4:	2400346c 	.word	0x2400346c

080110d8 <prvProcessExpiredTimer>:
{
 80110d8:	b570      	push	{r4, r5, r6, lr}
 80110da:	b082      	sub	sp, #8
 80110dc:	4606      	mov	r6, r0
 80110de:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80110e0:	4917      	ldr	r1, [pc, #92]	@ (8011140 <prvProcessExpiredTimer+0x68>)
 80110e2:	6809      	ldr	r1, [r1, #0]
 80110e4:	68c9      	ldr	r1, [r1, #12]
 80110e6:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80110e8:	1d20      	adds	r0, r4, #4
 80110ea:	f7fe fdaf 	bl	800fc4c <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80110ee:	f894 c028 	ldrb.w	ip, [r4, #40]	@ 0x28
 80110f2:	f01c 0f04 	tst.w	ip, #4
 80110f6:	d108      	bne.n	801110a <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80110f8:	f02c 0c01 	bic.w	ip, ip, #1
 80110fc:	f884 c028 	strb.w	ip, [r4, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011100:	6a23      	ldr	r3, [r4, #32]
 8011102:	4620      	mov	r0, r4
 8011104:	4798      	blx	r3
}
 8011106:	b002      	add	sp, #8
 8011108:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801110a:	69a1      	ldr	r1, [r4, #24]
 801110c:	4633      	mov	r3, r6
 801110e:	462a      	mov	r2, r5
 8011110:	4431      	add	r1, r6
 8011112:	4620      	mov	r0, r4
 8011114:	f7ff fe58 	bl	8010dc8 <prvInsertTimerInActiveList>
 8011118:	2800      	cmp	r0, #0
 801111a:	d0f1      	beq.n	8011100 <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801111c:	2100      	movs	r1, #0
 801111e:	9100      	str	r1, [sp, #0]
 8011120:	460b      	mov	r3, r1
 8011122:	4632      	mov	r2, r6
 8011124:	4620      	mov	r0, r4
 8011126:	f7ff ff4d 	bl	8010fc4 <xTimerGenericCommand>
			configASSERT( xResult );
 801112a:	2800      	cmp	r0, #0
 801112c:	d1e8      	bne.n	8011100 <prvProcessExpiredTimer+0x28>
 801112e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011132:	f383 8811 	msr	BASEPRI, r3
 8011136:	f3bf 8f6f 	isb	sy
 801113a:	f3bf 8f4f 	dsb	sy
 801113e:	e7fe      	b.n	801113e <prvProcessExpiredTimer+0x66>
 8011140:	2400347c 	.word	0x2400347c

08011144 <prvProcessTimerOrBlockTask>:
{
 8011144:	b570      	push	{r4, r5, r6, lr}
 8011146:	b082      	sub	sp, #8
 8011148:	4606      	mov	r6, r0
 801114a:	460c      	mov	r4, r1
	vTaskSuspendAll();
 801114c:	f7ff fb72 	bl	8010834 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011150:	a801      	add	r0, sp, #4
 8011152:	f7ff ffab 	bl	80110ac <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8011156:	9b01      	ldr	r3, [sp, #4]
 8011158:	bb3b      	cbnz	r3, 80111aa <prvProcessTimerOrBlockTask+0x66>
 801115a:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801115c:	42b0      	cmp	r0, r6
 801115e:	bf28      	it	cs
 8011160:	2c00      	cmpcs	r4, #0
 8011162:	d019      	beq.n	8011198 <prvProcessTimerOrBlockTask+0x54>
				if( xListWasEmpty != pdFALSE )
 8011164:	b124      	cbz	r4, 8011170 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011166:	4a13      	ldr	r2, [pc, #76]	@ (80111b4 <prvProcessTimerOrBlockTask+0x70>)
 8011168:	6812      	ldr	r2, [r2, #0]
 801116a:	6812      	ldr	r2, [r2, #0]
 801116c:	b9da      	cbnz	r2, 80111a6 <prvProcessTimerOrBlockTask+0x62>
 801116e:	2401      	movs	r4, #1
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011170:	4622      	mov	r2, r4
 8011172:	1b71      	subs	r1, r6, r5
 8011174:	4b10      	ldr	r3, [pc, #64]	@ (80111b8 <prvProcessTimerOrBlockTask+0x74>)
 8011176:	6818      	ldr	r0, [r3, #0]
 8011178:	f7ff f8d0 	bl	801031c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801117c:	f7ff fbf4 	bl	8010968 <xTaskResumeAll>
 8011180:	b9a8      	cbnz	r0, 80111ae <prvProcessTimerOrBlockTask+0x6a>
					portYIELD_WITHIN_API();
 8011182:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8011186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801118a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 801118e:	f3bf 8f4f 	dsb	sy
 8011192:	f3bf 8f6f 	isb	sy
 8011196:	e00a      	b.n	80111ae <prvProcessTimerOrBlockTask+0x6a>
				( void ) xTaskResumeAll();
 8011198:	f7ff fbe6 	bl	8010968 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801119c:	4629      	mov	r1, r5
 801119e:	4630      	mov	r0, r6
 80111a0:	f7ff ff9a 	bl	80110d8 <prvProcessExpiredTimer>
 80111a4:	e003      	b.n	80111ae <prvProcessTimerOrBlockTask+0x6a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80111a6:	461c      	mov	r4, r3
 80111a8:	e7e2      	b.n	8011170 <prvProcessTimerOrBlockTask+0x2c>
			( void ) xTaskResumeAll();
 80111aa:	f7ff fbdd 	bl	8010968 <xTaskResumeAll>
}
 80111ae:	b002      	add	sp, #8
 80111b0:	bd70      	pop	{r4, r5, r6, pc}
 80111b2:	bf00      	nop
 80111b4:	24003478 	.word	0x24003478
 80111b8:	24003474 	.word	0x24003474

080111bc <prvProcessReceivedCommands>:
{
 80111bc:	b510      	push	{r4, lr}
 80111be:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80111c0:	e002      	b.n	80111c8 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80111c2:	9b04      	ldr	r3, [sp, #16]
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	da0f      	bge.n	80111e8 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80111c8:	2200      	movs	r2, #0
 80111ca:	a904      	add	r1, sp, #16
 80111cc:	4b3d      	ldr	r3, [pc, #244]	@ (80112c4 <prvProcessReceivedCommands+0x108>)
 80111ce:	6818      	ldr	r0, [r3, #0]
 80111d0:	f7fe ffe0 	bl	8010194 <xQueueReceive>
 80111d4:	2800      	cmp	r0, #0
 80111d6:	d073      	beq.n	80112c0 <prvProcessReceivedCommands+0x104>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80111d8:	9b04      	ldr	r3, [sp, #16]
 80111da:	2b00      	cmp	r3, #0
 80111dc:	daf1      	bge.n	80111c2 <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80111de:	9907      	ldr	r1, [sp, #28]
 80111e0:	9806      	ldr	r0, [sp, #24]
 80111e2:	9b05      	ldr	r3, [sp, #20]
 80111e4:	4798      	blx	r3
 80111e6:	e7ec      	b.n	80111c2 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80111e8:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80111ea:	6963      	ldr	r3, [r4, #20]
 80111ec:	b113      	cbz	r3, 80111f4 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80111ee:	1d20      	adds	r0, r4, #4
 80111f0:	f7fe fd2c 	bl	800fc4c <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80111f4:	a803      	add	r0, sp, #12
 80111f6:	f7ff ff59 	bl	80110ac <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 80111fa:	9b04      	ldr	r3, [sp, #16]
 80111fc:	2b09      	cmp	r3, #9
 80111fe:	d8e3      	bhi.n	80111c8 <prvProcessReceivedCommands+0xc>
 8011200:	e8df f003 	tbb	[pc, r3]
 8011204:	30050505 	.word	0x30050505
 8011208:	05055037 	.word	0x05055037
 801120c:	3730      	.short	0x3730
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801120e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8011212:	f043 0301 	orr.w	r3, r3, #1
 8011216:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801121a:	9b05      	ldr	r3, [sp, #20]
 801121c:	69a1      	ldr	r1, [r4, #24]
 801121e:	4602      	mov	r2, r0
 8011220:	4419      	add	r1, r3
 8011222:	4620      	mov	r0, r4
 8011224:	f7ff fdd0 	bl	8010dc8 <prvInsertTimerInActiveList>
 8011228:	2800      	cmp	r0, #0
 801122a:	d0cd      	beq.n	80111c8 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801122c:	6a23      	ldr	r3, [r4, #32]
 801122e:	4620      	mov	r0, r4
 8011230:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011232:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8011236:	f013 0f04 	tst.w	r3, #4
 801123a:	d0c5      	beq.n	80111c8 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801123c:	69a2      	ldr	r2, [r4, #24]
 801123e:	2100      	movs	r1, #0
 8011240:	9100      	str	r1, [sp, #0]
 8011242:	460b      	mov	r3, r1
 8011244:	9805      	ldr	r0, [sp, #20]
 8011246:	4402      	add	r2, r0
 8011248:	4620      	mov	r0, r4
 801124a:	f7ff febb 	bl	8010fc4 <xTimerGenericCommand>
							configASSERT( xResult );
 801124e:	2800      	cmp	r0, #0
 8011250:	d1ba      	bne.n	80111c8 <prvProcessReceivedCommands+0xc>
 8011252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011256:	f383 8811 	msr	BASEPRI, r3
 801125a:	f3bf 8f6f 	isb	sy
 801125e:	f3bf 8f4f 	dsb	sy
 8011262:	e7fe      	b.n	8011262 <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011264:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8011268:	f023 0301 	bic.w	r3, r3, #1
 801126c:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					break;
 8011270:	e7aa      	b.n	80111c8 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011272:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8011276:	f043 0301 	orr.w	r3, r3, #1
 801127a:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801127e:	9905      	ldr	r1, [sp, #20]
 8011280:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8011282:	b131      	cbz	r1, 8011292 <prvProcessReceivedCommands+0xd6>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011284:	4603      	mov	r3, r0
 8011286:	4602      	mov	r2, r0
 8011288:	4401      	add	r1, r0
 801128a:	4620      	mov	r0, r4
 801128c:	f7ff fd9c 	bl	8010dc8 <prvInsertTimerInActiveList>
					break;
 8011290:	e79a      	b.n	80111c8 <prvProcessReceivedCommands+0xc>
 8011292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011296:	f383 8811 	msr	BASEPRI, r3
 801129a:	f3bf 8f6f 	isb	sy
 801129e:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80112a2:	e7fe      	b.n	80112a2 <prvProcessReceivedCommands+0xe6>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80112a4:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80112a8:	f013 0f02 	tst.w	r3, #2
 80112ac:	d004      	beq.n	80112b8 <prvProcessReceivedCommands+0xfc>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80112ae:	f023 0301 	bic.w	r3, r3, #1
 80112b2:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 80112b6:	e787      	b.n	80111c8 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 80112b8:	4620      	mov	r0, r4
 80112ba:	f000 fac7 	bl	801184c <vPortFree>
 80112be:	e783      	b.n	80111c8 <prvProcessReceivedCommands+0xc>
}
 80112c0:	b008      	add	sp, #32
 80112c2:	bd10      	pop	{r4, pc}
 80112c4:	24003474 	.word	0x24003474

080112c8 <prvTimerTask>:
{
 80112c8:	b500      	push	{lr}
 80112ca:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80112cc:	a801      	add	r0, sp, #4
 80112ce:	f7ff fd6b 	bl	8010da8 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80112d2:	9901      	ldr	r1, [sp, #4]
 80112d4:	f7ff ff36 	bl	8011144 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 80112d8:	f7ff ff70 	bl	80111bc <prvProcessReceivedCommands>
	for( ;; )
 80112dc:	e7f6      	b.n	80112cc <prvTimerTask+0x4>

080112de <pvTimerGetTimerID>:
void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
Timer_t * const pxTimer = xTimer;
void *pvReturn;

	configASSERT( xTimer );
 80112de:	b140      	cbz	r0, 80112f2 <pvTimerGetTimerID+0x14>
{
 80112e0:	b510      	push	{r4, lr}
 80112e2:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
 80112e4:	f000 f876 	bl	80113d4 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 80112e8:	69e4      	ldr	r4, [r4, #28]
	}
	taskEXIT_CRITICAL();
 80112ea:	f000 f895 	bl	8011418 <vPortExitCritical>

	return pvReturn;
}
 80112ee:	4620      	mov	r0, r4
 80112f0:	bd10      	pop	{r4, pc}
 80112f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112f6:	f383 8811 	msr	BASEPRI, r3
 80112fa:	f3bf 8f6f 	isb	sy
 80112fe:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 8011302:	e7fe      	b.n	8011302 <pvTimerGetTimerID+0x24>

08011304 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011304:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8011306:	2300      	movs	r3, #0
 8011308:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801130a:	4b0d      	ldr	r3, [pc, #52]	@ (8011340 <prvTaskExitError+0x3c>)
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011312:	d008      	beq.n	8011326 <prvTaskExitError+0x22>
 8011314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011318:	f383 8811 	msr	BASEPRI, r3
 801131c:	f3bf 8f6f 	isb	sy
 8011320:	f3bf 8f4f 	dsb	sy
 8011324:	e7fe      	b.n	8011324 <prvTaskExitError+0x20>
 8011326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801132a:	f383 8811 	msr	BASEPRI, r3
 801132e:	f3bf 8f6f 	isb	sy
 8011332:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011336:	9b01      	ldr	r3, [sp, #4]
 8011338:	2b00      	cmp	r3, #0
 801133a:	d0fc      	beq.n	8011336 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801133c:	b002      	add	sp, #8
 801133e:	4770      	bx	lr
 8011340:	2400001c 	.word	0x2400001c

08011344 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011344:	4808      	ldr	r0, [pc, #32]	@ (8011368 <prvPortStartFirstTask+0x24>)
 8011346:	6800      	ldr	r0, [r0, #0]
 8011348:	6800      	ldr	r0, [r0, #0]
 801134a:	f380 8808 	msr	MSP, r0
 801134e:	f04f 0000 	mov.w	r0, #0
 8011352:	f380 8814 	msr	CONTROL, r0
 8011356:	b662      	cpsie	i
 8011358:	b661      	cpsie	f
 801135a:	f3bf 8f4f 	dsb	sy
 801135e:	f3bf 8f6f 	isb	sy
 8011362:	df00      	svc	0
 8011364:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011366:	0000      	.short	0x0000
 8011368:	e000ed08 	.word	0xe000ed08

0801136c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 801136c:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 801137c <vPortEnableVFP+0x10>
 8011370:	6801      	ldr	r1, [r0, #0]
 8011372:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8011376:	6001      	str	r1, [r0, #0]
 8011378:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 801137a:	0000      	.short	0x0000
 801137c:	e000ed88 	.word	0xe000ed88

08011380 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011380:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011384:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011388:	f021 0101 	bic.w	r1, r1, #1
 801138c:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011390:	4b05      	ldr	r3, [pc, #20]	@ (80113a8 <pxPortInitialiseStack+0x28>)
 8011392:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011396:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801139a:	f06f 0302 	mvn.w	r3, #2
 801139e:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80113a2:	3844      	subs	r0, #68	@ 0x44
 80113a4:	4770      	bx	lr
 80113a6:	bf00      	nop
 80113a8:	08011305 	.word	0x08011305
 80113ac:	00000000 	.word	0x00000000

080113b0 <SVC_Handler>:
	__asm volatile (
 80113b0:	4b07      	ldr	r3, [pc, #28]	@ (80113d0 <pxCurrentTCBConst2>)
 80113b2:	6819      	ldr	r1, [r3, #0]
 80113b4:	6808      	ldr	r0, [r1, #0]
 80113b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113ba:	f380 8809 	msr	PSP, r0
 80113be:	f3bf 8f6f 	isb	sy
 80113c2:	f04f 0000 	mov.w	r0, #0
 80113c6:	f380 8811 	msr	BASEPRI, r0
 80113ca:	4770      	bx	lr
 80113cc:	f3af 8000 	nop.w

080113d0 <pxCurrentTCBConst2>:
 80113d0:	24003378 	.word	0x24003378

080113d4 <vPortEnterCritical>:
 80113d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113d8:	f383 8811 	msr	BASEPRI, r3
 80113dc:	f3bf 8f6f 	isb	sy
 80113e0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 80113e4:	4a0b      	ldr	r2, [pc, #44]	@ (8011414 <vPortEnterCritical+0x40>)
 80113e6:	6813      	ldr	r3, [r2, #0]
 80113e8:	3301      	adds	r3, #1
 80113ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80113ec:	2b01      	cmp	r3, #1
 80113ee:	d000      	beq.n	80113f2 <vPortEnterCritical+0x1e>
}
 80113f0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80113f2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80113f6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 80113fa:	f013 0fff 	tst.w	r3, #255	@ 0xff
 80113fe:	d0f7      	beq.n	80113f0 <vPortEnterCritical+0x1c>
 8011400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011404:	f383 8811 	msr	BASEPRI, r3
 8011408:	f3bf 8f6f 	isb	sy
 801140c:	f3bf 8f4f 	dsb	sy
 8011410:	e7fe      	b.n	8011410 <vPortEnterCritical+0x3c>
 8011412:	bf00      	nop
 8011414:	2400001c 	.word	0x2400001c

08011418 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8011418:	4b09      	ldr	r3, [pc, #36]	@ (8011440 <vPortExitCritical+0x28>)
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	b943      	cbnz	r3, 8011430 <vPortExitCritical+0x18>
 801141e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011422:	f383 8811 	msr	BASEPRI, r3
 8011426:	f3bf 8f6f 	isb	sy
 801142a:	f3bf 8f4f 	dsb	sy
 801142e:	e7fe      	b.n	801142e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8011430:	3b01      	subs	r3, #1
 8011432:	4a03      	ldr	r2, [pc, #12]	@ (8011440 <vPortExitCritical+0x28>)
 8011434:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011436:	b90b      	cbnz	r3, 801143c <vPortExitCritical+0x24>
	__asm volatile
 8011438:	f383 8811 	msr	BASEPRI, r3
}
 801143c:	4770      	bx	lr
 801143e:	bf00      	nop
 8011440:	2400001c 	.word	0x2400001c
	...

08011450 <PendSV_Handler>:
	__asm volatile
 8011450:	f3ef 8009 	mrs	r0, PSP
 8011454:	f3bf 8f6f 	isb	sy
 8011458:	4b15      	ldr	r3, [pc, #84]	@ (80114b0 <pxCurrentTCBConst>)
 801145a:	681a      	ldr	r2, [r3, #0]
 801145c:	f01e 0f10 	tst.w	lr, #16
 8011460:	bf08      	it	eq
 8011462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801146a:	6010      	str	r0, [r2, #0]
 801146c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011470:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011474:	f380 8811 	msr	BASEPRI, r0
 8011478:	f3bf 8f4f 	dsb	sy
 801147c:	f3bf 8f6f 	isb	sy
 8011480:	f7ff fb14 	bl	8010aac <vTaskSwitchContext>
 8011484:	f04f 0000 	mov.w	r0, #0
 8011488:	f380 8811 	msr	BASEPRI, r0
 801148c:	bc09      	pop	{r0, r3}
 801148e:	6819      	ldr	r1, [r3, #0]
 8011490:	6808      	ldr	r0, [r1, #0]
 8011492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011496:	f01e 0f10 	tst.w	lr, #16
 801149a:	bf08      	it	eq
 801149c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80114a0:	f380 8809 	msr	PSP, r0
 80114a4:	f3bf 8f6f 	isb	sy
 80114a8:	4770      	bx	lr
 80114aa:	bf00      	nop
 80114ac:	f3af 8000 	nop.w

080114b0 <pxCurrentTCBConst>:
 80114b0:	24003378 	.word	0x24003378

080114b4 <xPortSysTickHandler>:
{
 80114b4:	b508      	push	{r3, lr}
	__asm volatile
 80114b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114ba:	f383 8811 	msr	BASEPRI, r3
 80114be:	f3bf 8f6f 	isb	sy
 80114c2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80114c6:	f7ff f9c3 	bl	8010850 <xTaskIncrementTick>
 80114ca:	b128      	cbz	r0, 80114d8 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80114cc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80114d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80114d4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 80114d8:	2300      	movs	r3, #0
 80114da:	f383 8811 	msr	BASEPRI, r3
}
 80114de:	bd08      	pop	{r3, pc}

080114e0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80114e0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 80114e4:	2300      	movs	r3, #0
 80114e6:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80114e8:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80114ea:	4b05      	ldr	r3, [pc, #20]	@ (8011500 <vPortSetupTimerInterrupt+0x20>)
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	4905      	ldr	r1, [pc, #20]	@ (8011504 <vPortSetupTimerInterrupt+0x24>)
 80114f0:	fba1 1303 	umull	r1, r3, r1, r3
 80114f4:	099b      	lsrs	r3, r3, #6
 80114f6:	3b01      	subs	r3, #1
 80114f8:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80114fa:	2307      	movs	r3, #7
 80114fc:	6113      	str	r3, [r2, #16]
}
 80114fe:	4770      	bx	lr
 8011500:	24000004 	.word	0x24000004
 8011504:	10624dd3 	.word	0x10624dd3

08011508 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011508:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 801150c:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8011510:	4b3d      	ldr	r3, [pc, #244]	@ (8011608 <xPortStartScheduler+0x100>)
 8011512:	429a      	cmp	r2, r3
 8011514:	d01c      	beq.n	8011550 <xPortStartScheduler+0x48>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011516:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 801151a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 801151e:	4b3b      	ldr	r3, [pc, #236]	@ (801160c <xPortStartScheduler+0x104>)
 8011520:	429a      	cmp	r2, r3
 8011522:	d01e      	beq.n	8011562 <xPortStartScheduler+0x5a>
{
 8011524:	b530      	push	{r4, r5, lr}
 8011526:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011528:	4b39      	ldr	r3, [pc, #228]	@ (8011610 <xPortStartScheduler+0x108>)
 801152a:	781a      	ldrb	r2, [r3, #0]
 801152c:	b2d2      	uxtb	r2, r2
 801152e:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011530:	22ff      	movs	r2, #255	@ 0xff
 8011532:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011534:	781b      	ldrb	r3, [r3, #0]
 8011536:	b2db      	uxtb	r3, r3
 8011538:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 801153c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8011540:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8011544:	4a33      	ldr	r2, [pc, #204]	@ (8011614 <xPortStartScheduler+0x10c>)
 8011546:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011548:	4b33      	ldr	r3, [pc, #204]	@ (8011618 <xPortStartScheduler+0x110>)
 801154a:	2207      	movs	r2, #7
 801154c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801154e:	e01b      	b.n	8011588 <xPortStartScheduler+0x80>
	__asm volatile
 8011550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011554:	f383 8811 	msr	BASEPRI, r3
 8011558:	f3bf 8f6f 	isb	sy
 801155c:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011560:	e7fe      	b.n	8011560 <xPortStartScheduler+0x58>
 8011562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011566:	f383 8811 	msr	BASEPRI, r3
 801156a:	f3bf 8f6f 	isb	sy
 801156e:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011572:	e7fe      	b.n	8011572 <xPortStartScheduler+0x6a>
			ulMaxPRIGROUPValue--;
 8011574:	4a28      	ldr	r2, [pc, #160]	@ (8011618 <xPortStartScheduler+0x110>)
 8011576:	6813      	ldr	r3, [r2, #0]
 8011578:	3b01      	subs	r3, #1
 801157a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 801157c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8011580:	005b      	lsls	r3, r3, #1
 8011582:	b2db      	uxtb	r3, r3
 8011584:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011588:	f89d 3003 	ldrb.w	r3, [sp, #3]
 801158c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011590:	d1f0      	bne.n	8011574 <xPortStartScheduler+0x6c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011592:	4b21      	ldr	r3, [pc, #132]	@ (8011618 <xPortStartScheduler+0x110>)
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	2b03      	cmp	r3, #3
 8011598:	d008      	beq.n	80115ac <xPortStartScheduler+0xa4>
 801159a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801159e:	f383 8811 	msr	BASEPRI, r3
 80115a2:	f3bf 8f6f 	isb	sy
 80115a6:	f3bf 8f4f 	dsb	sy
 80115aa:	e7fe      	b.n	80115aa <xPortStartScheduler+0xa2>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80115ac:	021b      	lsls	r3, r3, #8
 80115ae:	4a1a      	ldr	r2, [pc, #104]	@ (8011618 <xPortStartScheduler+0x110>)
 80115b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80115b2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80115b6:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80115b8:	9b01      	ldr	r3, [sp, #4]
 80115ba:	b2db      	uxtb	r3, r3
 80115bc:	4a14      	ldr	r2, [pc, #80]	@ (8011610 <xPortStartScheduler+0x108>)
 80115be:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80115c0:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
 80115c4:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 80115c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80115cc:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80115d0:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 80115d4:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80115d8:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 80115dc:	f7ff ff80 	bl	80114e0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80115e0:	2500      	movs	r5, #0
 80115e2:	4b0e      	ldr	r3, [pc, #56]	@ (801161c <xPortStartScheduler+0x114>)
 80115e4:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 80115e6:	f7ff fec1 	bl	801136c <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80115ea:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 80115ee:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80115f2:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 80115f6:	f7ff fea5 	bl	8011344 <prvPortStartFirstTask>
	vTaskSwitchContext();
 80115fa:	f7ff fa57 	bl	8010aac <vTaskSwitchContext>
	prvTaskExitError();
 80115fe:	f7ff fe81 	bl	8011304 <prvTaskExitError>
}
 8011602:	4628      	mov	r0, r5
 8011604:	b003      	add	sp, #12
 8011606:	bd30      	pop	{r4, r5, pc}
 8011608:	410fc271 	.word	0x410fc271
 801160c:	410fc270 	.word	0x410fc270
 8011610:	e000e400 	.word	0xe000e400
 8011614:	240034ac 	.word	0x240034ac
 8011618:	240034a8 	.word	0x240034a8
 801161c:	2400001c 	.word	0x2400001c

08011620 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011620:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011624:	2b0f      	cmp	r3, #15
 8011626:	d90f      	bls.n	8011648 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011628:	4a11      	ldr	r2, [pc, #68]	@ (8011670 <vPortValidateInterruptPriority+0x50>)
 801162a:	5c9b      	ldrb	r3, [r3, r2]
 801162c:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 801162e:	4a11      	ldr	r2, [pc, #68]	@ (8011674 <vPortValidateInterruptPriority+0x54>)
 8011630:	7812      	ldrb	r2, [r2, #0]
 8011632:	429a      	cmp	r2, r3
 8011634:	d908      	bls.n	8011648 <vPortValidateInterruptPriority+0x28>
 8011636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801163a:	f383 8811 	msr	BASEPRI, r3
 801163e:	f3bf 8f6f 	isb	sy
 8011642:	f3bf 8f4f 	dsb	sy
 8011646:	e7fe      	b.n	8011646 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011648:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 801164c:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8011650:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011654:	4a08      	ldr	r2, [pc, #32]	@ (8011678 <vPortValidateInterruptPriority+0x58>)
 8011656:	6812      	ldr	r2, [r2, #0]
 8011658:	4293      	cmp	r3, r2
 801165a:	d908      	bls.n	801166e <vPortValidateInterruptPriority+0x4e>
 801165c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011660:	f383 8811 	msr	BASEPRI, r3
 8011664:	f3bf 8f6f 	isb	sy
 8011668:	f3bf 8f4f 	dsb	sy
 801166c:	e7fe      	b.n	801166c <vPortValidateInterruptPriority+0x4c>
	}
 801166e:	4770      	bx	lr
 8011670:	e000e3f0 	.word	0xe000e3f0
 8011674:	240034ac 	.word	0x240034ac
 8011678:	240034a8 	.word	0x240034a8

0801167c <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801167c:	4a13      	ldr	r2, [pc, #76]	@ (80116cc <prvHeapInit+0x50>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801167e:	f012 0f07 	tst.w	r2, #7
 8011682:	d01f      	beq.n	80116c4 <prvHeapInit+0x48>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011684:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011686:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801168a:	f24c 7310 	movw	r3, #50960	@ 0xc710
 801168e:	1a5b      	subs	r3, r3, r1
 8011690:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011692:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011694:	480e      	ldr	r0, [pc, #56]	@ (80116d0 <prvHeapInit+0x54>)
 8011696:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011698:	2100      	movs	r1, #0
 801169a:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801169c:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 801169e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80116a0:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 80116a4:	480b      	ldr	r0, [pc, #44]	@ (80116d4 <prvHeapInit+0x58>)
 80116a6:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 80116a8:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80116aa:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80116ac:	1a99      	subs	r1, r3, r2
 80116ae:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80116b0:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80116b2:	4b09      	ldr	r3, [pc, #36]	@ (80116d8 <prvHeapInit+0x5c>)
 80116b4:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80116b6:	4b09      	ldr	r3, [pc, #36]	@ (80116dc <prvHeapInit+0x60>)
 80116b8:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80116ba:	4b09      	ldr	r3, [pc, #36]	@ (80116e0 <prvHeapInit+0x64>)
 80116bc:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80116c0:	601a      	str	r2, [r3, #0]
}
 80116c2:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80116c4:	f24c 7310 	movw	r3, #50960	@ 0xc710
 80116c8:	e7e4      	b.n	8011694 <prvHeapInit+0x18>
 80116ca:	bf00      	nop
 80116cc:	240034d0 	.word	0x240034d0
 80116d0:	240034c8 	.word	0x240034c8
 80116d4:	240034c4 	.word	0x240034c4
 80116d8:	240034bc 	.word	0x240034bc
 80116dc:	240034c0 	.word	0x240034c0
 80116e0:	240034b0 	.word	0x240034b0

080116e4 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80116e4:	4b16      	ldr	r3, [pc, #88]	@ (8011740 <prvInsertBlockIntoFreeList+0x5c>)
 80116e6:	461a      	mov	r2, r3
 80116e8:	681b      	ldr	r3, [r3, #0]
 80116ea:	4283      	cmp	r3, r0
 80116ec:	d3fb      	bcc.n	80116e6 <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80116ee:	6851      	ldr	r1, [r2, #4]
 80116f0:	eb02 0c01 	add.w	ip, r2, r1
 80116f4:	4584      	cmp	ip, r0
 80116f6:	d009      	beq.n	801170c <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80116f8:	6841      	ldr	r1, [r0, #4]
 80116fa:	eb00 0c01 	add.w	ip, r0, r1
 80116fe:	4563      	cmp	r3, ip
 8011700:	d009      	beq.n	8011716 <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011702:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011704:	4290      	cmp	r0, r2
 8011706:	d019      	beq.n	801173c <prvInsertBlockIntoFreeList+0x58>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011708:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 801170a:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801170c:	6840      	ldr	r0, [r0, #4]
 801170e:	4401      	add	r1, r0
 8011710:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8011712:	4610      	mov	r0, r2
 8011714:	e7f0      	b.n	80116f8 <prvInsertBlockIntoFreeList+0x14>
{
 8011716:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011718:	4c0a      	ldr	r4, [pc, #40]	@ (8011744 <prvInsertBlockIntoFreeList+0x60>)
 801171a:	6824      	ldr	r4, [r4, #0]
 801171c:	42a3      	cmp	r3, r4
 801171e:	d00b      	beq.n	8011738 <prvInsertBlockIntoFreeList+0x54>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011720:	685b      	ldr	r3, [r3, #4]
 8011722:	4419      	add	r1, r3
 8011724:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011726:	6813      	ldr	r3, [r2, #0]
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 801172c:	4290      	cmp	r0, r2
 801172e:	d000      	beq.n	8011732 <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011730:	6010      	str	r0, [r2, #0]
	}
}
 8011732:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011736:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011738:	6004      	str	r4, [r0, #0]
 801173a:	e7f7      	b.n	801172c <prvInsertBlockIntoFreeList+0x48>
 801173c:	4770      	bx	lr
 801173e:	bf00      	nop
 8011740:	240034c8 	.word	0x240034c8
 8011744:	240034c4 	.word	0x240034c4

08011748 <pvPortMalloc>:
{
 8011748:	b538      	push	{r3, r4, r5, lr}
 801174a:	4604      	mov	r4, r0
	vTaskSuspendAll();
 801174c:	f7ff f872 	bl	8010834 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8011750:	4b38      	ldr	r3, [pc, #224]	@ (8011834 <pvPortMalloc+0xec>)
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	b1b3      	cbz	r3, 8011784 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011756:	4b38      	ldr	r3, [pc, #224]	@ (8011838 <pvPortMalloc+0xf0>)
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	421c      	tst	r4, r3
 801175c:	d150      	bne.n	8011800 <pvPortMalloc+0xb8>
			if( xWantedSize > 0 )
 801175e:	2c00      	cmp	r4, #0
 8011760:	d050      	beq.n	8011804 <pvPortMalloc+0xbc>
				xWantedSize += xHeapStructSize;
 8011762:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011766:	f014 0f07 	tst.w	r4, #7
 801176a:	d002      	beq.n	8011772 <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801176c:	f022 0207 	bic.w	r2, r2, #7
 8011770:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011772:	2a00      	cmp	r2, #0
 8011774:	d055      	beq.n	8011822 <pvPortMalloc+0xda>
 8011776:	4b31      	ldr	r3, [pc, #196]	@ (801183c <pvPortMalloc+0xf4>)
 8011778:	681b      	ldr	r3, [r3, #0]
 801177a:	4293      	cmp	r3, r2
 801177c:	d353      	bcc.n	8011826 <pvPortMalloc+0xde>
				pxBlock = xStart.pxNextFreeBlock;
 801177e:	4930      	ldr	r1, [pc, #192]	@ (8011840 <pvPortMalloc+0xf8>)
 8011780:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011782:	e004      	b.n	801178e <pvPortMalloc+0x46>
			prvHeapInit();
 8011784:	f7ff ff7a 	bl	801167c <prvHeapInit>
 8011788:	e7e5      	b.n	8011756 <pvPortMalloc+0xe>
					pxPreviousBlock = pxBlock;
 801178a:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 801178c:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801178e:	6863      	ldr	r3, [r4, #4]
 8011790:	4293      	cmp	r3, r2
 8011792:	d202      	bcs.n	801179a <pvPortMalloc+0x52>
 8011794:	6823      	ldr	r3, [r4, #0]
 8011796:	2b00      	cmp	r3, #0
 8011798:	d1f7      	bne.n	801178a <pvPortMalloc+0x42>
				if( pxBlock != pxEnd )
 801179a:	4b26      	ldr	r3, [pc, #152]	@ (8011834 <pvPortMalloc+0xec>)
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	42a3      	cmp	r3, r4
 80117a0:	d043      	beq.n	801182a <pvPortMalloc+0xe2>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80117a2:	680d      	ldr	r5, [r1, #0]
 80117a4:	3508      	adds	r5, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80117a6:	6823      	ldr	r3, [r4, #0]
 80117a8:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80117aa:	6863      	ldr	r3, [r4, #4]
 80117ac:	1a9b      	subs	r3, r3, r2
 80117ae:	2b10      	cmp	r3, #16
 80117b0:	d910      	bls.n	80117d4 <pvPortMalloc+0x8c>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80117b2:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80117b4:	f010 0f07 	tst.w	r0, #7
 80117b8:	d008      	beq.n	80117cc <pvPortMalloc+0x84>
 80117ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117be:	f383 8811 	msr	BASEPRI, r3
 80117c2:	f3bf 8f6f 	isb	sy
 80117c6:	f3bf 8f4f 	dsb	sy
 80117ca:	e7fe      	b.n	80117ca <pvPortMalloc+0x82>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80117cc:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80117ce:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80117d0:	f7ff ff88 	bl	80116e4 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80117d4:	6862      	ldr	r2, [r4, #4]
 80117d6:	4919      	ldr	r1, [pc, #100]	@ (801183c <pvPortMalloc+0xf4>)
 80117d8:	680b      	ldr	r3, [r1, #0]
 80117da:	1a9b      	subs	r3, r3, r2
 80117dc:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80117de:	4919      	ldr	r1, [pc, #100]	@ (8011844 <pvPortMalloc+0xfc>)
 80117e0:	6809      	ldr	r1, [r1, #0]
 80117e2:	428b      	cmp	r3, r1
 80117e4:	d201      	bcs.n	80117ea <pvPortMalloc+0xa2>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80117e6:	4917      	ldr	r1, [pc, #92]	@ (8011844 <pvPortMalloc+0xfc>)
 80117e8:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80117ea:	4b13      	ldr	r3, [pc, #76]	@ (8011838 <pvPortMalloc+0xf0>)
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	4313      	orrs	r3, r2
 80117f0:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80117f2:	2300      	movs	r3, #0
 80117f4:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 80117f6:	4a14      	ldr	r2, [pc, #80]	@ (8011848 <pvPortMalloc+0x100>)
 80117f8:	6813      	ldr	r3, [r2, #0]
 80117fa:	3301      	adds	r3, #1
 80117fc:	6013      	str	r3, [r2, #0]
 80117fe:	e002      	b.n	8011806 <pvPortMalloc+0xbe>
void *pvReturn = NULL;
 8011800:	2500      	movs	r5, #0
 8011802:	e000      	b.n	8011806 <pvPortMalloc+0xbe>
 8011804:	2500      	movs	r5, #0
	( void ) xTaskResumeAll();
 8011806:	f7ff f8af 	bl	8010968 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801180a:	f015 0f07 	tst.w	r5, #7
 801180e:	d00e      	beq.n	801182e <pvPortMalloc+0xe6>
 8011810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011814:	f383 8811 	msr	BASEPRI, r3
 8011818:	f3bf 8f6f 	isb	sy
 801181c:	f3bf 8f4f 	dsb	sy
 8011820:	e7fe      	b.n	8011820 <pvPortMalloc+0xd8>
void *pvReturn = NULL;
 8011822:	2500      	movs	r5, #0
 8011824:	e7ef      	b.n	8011806 <pvPortMalloc+0xbe>
 8011826:	2500      	movs	r5, #0
 8011828:	e7ed      	b.n	8011806 <pvPortMalloc+0xbe>
 801182a:	2500      	movs	r5, #0
 801182c:	e7eb      	b.n	8011806 <pvPortMalloc+0xbe>
}
 801182e:	4628      	mov	r0, r5
 8011830:	bd38      	pop	{r3, r4, r5, pc}
 8011832:	bf00      	nop
 8011834:	240034c4 	.word	0x240034c4
 8011838:	240034b0 	.word	0x240034b0
 801183c:	240034c0 	.word	0x240034c0
 8011840:	240034c8 	.word	0x240034c8
 8011844:	240034bc 	.word	0x240034bc
 8011848:	240034b8 	.word	0x240034b8

0801184c <vPortFree>:
	if( pv != NULL )
 801184c:	2800      	cmp	r0, #0
 801184e:	d034      	beq.n	80118ba <vPortFree+0x6e>
{
 8011850:	b538      	push	{r3, r4, r5, lr}
 8011852:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8011854:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011858:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801185c:	4a17      	ldr	r2, [pc, #92]	@ (80118bc <vPortFree+0x70>)
 801185e:	6812      	ldr	r2, [r2, #0]
 8011860:	4213      	tst	r3, r2
 8011862:	d108      	bne.n	8011876 <vPortFree+0x2a>
 8011864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011868:	f383 8811 	msr	BASEPRI, r3
 801186c:	f3bf 8f6f 	isb	sy
 8011870:	f3bf 8f4f 	dsb	sy
 8011874:	e7fe      	b.n	8011874 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011876:	f850 1c08 	ldr.w	r1, [r0, #-8]
 801187a:	b141      	cbz	r1, 801188e <vPortFree+0x42>
 801187c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011880:	f383 8811 	msr	BASEPRI, r3
 8011884:	f3bf 8f6f 	isb	sy
 8011888:	f3bf 8f4f 	dsb	sy
 801188c:	e7fe      	b.n	801188c <vPortFree+0x40>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 801188e:	ea23 0302 	bic.w	r3, r3, r2
 8011892:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8011896:	f7fe ffcd 	bl	8010834 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 801189a:	f854 1c04 	ldr.w	r1, [r4, #-4]
 801189e:	4a08      	ldr	r2, [pc, #32]	@ (80118c0 <vPortFree+0x74>)
 80118a0:	6813      	ldr	r3, [r2, #0]
 80118a2:	440b      	add	r3, r1
 80118a4:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80118a6:	4628      	mov	r0, r5
 80118a8:	f7ff ff1c 	bl	80116e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80118ac:	4a05      	ldr	r2, [pc, #20]	@ (80118c4 <vPortFree+0x78>)
 80118ae:	6813      	ldr	r3, [r2, #0]
 80118b0:	3301      	adds	r3, #1
 80118b2:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 80118b4:	f7ff f858 	bl	8010968 <xTaskResumeAll>
}
 80118b8:	bd38      	pop	{r3, r4, r5, pc}
 80118ba:	4770      	bx	lr
 80118bc:	240034b0 	.word	0x240034b0
 80118c0:	240034c0 	.word	0x240034c0
 80118c4:	240034b4 	.word	0x240034b4

080118c8 <arm_cos_f32>:
 80118c8:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 80118cc:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 801194c <arm_cos_f32+0x84>
 80118d0:	eee0 7a07 	vfma.f32	s15, s0, s14
 80118d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80118d8:	eebd 0ae7 	vcvt.s32.f32	s0, s15
 80118dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80118e0:	d504      	bpl.n	80118ec <arm_cos_f32+0x24>
 80118e2:	ee10 3a10 	vmov	r3, s0
 80118e6:	3b01      	subs	r3, #1
 80118e8:	ee00 3a10 	vmov	s0, r3
 80118ec:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80118f0:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8011950 <arm_cos_f32+0x88>
 80118f4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80118f8:	ee20 0a26 	vmul.f32	s0, s0, s13
 80118fc:	eebc 7ac0 	vcvt.u32.f32	s14, s0
 8011900:	ee17 3a10 	vmov	r3, s14
 8011904:	b29b      	uxth	r3, r3
 8011906:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801190a:	d219      	bcs.n	8011940 <arm_cos_f32+0x78>
 801190c:	ee07 3a90 	vmov	s15, r3
 8011910:	1c59      	adds	r1, r3, #1
 8011912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011916:	b289      	uxth	r1, r1
 8011918:	ee30 0a67 	vsub.f32	s0, s0, s15
 801191c:	4a0d      	ldr	r2, [pc, #52]	@ (8011954 <arm_cos_f32+0x8c>)
 801191e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011922:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8011926:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801192a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801192e:	edd1 6a00 	vldr	s13, [r1]
 8011932:	ed93 7a00 	vldr	s14, [r3]
 8011936:	ee20 0a26 	vmul.f32	s0, s0, s13
 801193a:	eea7 0a87 	vfma.f32	s0, s15, s14
 801193e:	4770      	bx	lr
 8011940:	ee30 0a66 	vsub.f32	s0, s0, s13
 8011944:	2101      	movs	r1, #1
 8011946:	2300      	movs	r3, #0
 8011948:	e7e8      	b.n	801191c <arm_cos_f32+0x54>
 801194a:	bf00      	nop
 801194c:	3e22f983 	.word	0x3e22f983
 8011950:	44000000 	.word	0x44000000
 8011954:	08017064 	.word	0x08017064

08011958 <arm_sin_f32>:
 8011958:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 80119d8 <arm_sin_f32+0x80>
 801195c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8011960:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011964:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8011968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801196c:	d504      	bpl.n	8011978 <arm_sin_f32+0x20>
 801196e:	ee17 3a90 	vmov	r3, s15
 8011972:	3b01      	subs	r3, #1
 8011974:	ee07 3a90 	vmov	s15, r3
 8011978:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801197c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80119dc <arm_sin_f32+0x84>
 8011980:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011984:	ee20 0a07 	vmul.f32	s0, s0, s14
 8011988:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 801198c:	ee17 3a90 	vmov	r3, s15
 8011990:	b29b      	uxth	r3, r3
 8011992:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011996:	d219      	bcs.n	80119cc <arm_sin_f32+0x74>
 8011998:	ee07 3a90 	vmov	s15, r3
 801199c:	1c59      	adds	r1, r3, #1
 801199e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80119a2:	b289      	uxth	r1, r1
 80119a4:	ee30 0a67 	vsub.f32	s0, s0, s15
 80119a8:	4a0d      	ldr	r2, [pc, #52]	@ (80119e0 <arm_sin_f32+0x88>)
 80119aa:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80119ae:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 80119b2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80119b6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80119ba:	edd1 6a00 	vldr	s13, [r1]
 80119be:	ed93 7a00 	vldr	s14, [r3]
 80119c2:	ee20 0a26 	vmul.f32	s0, s0, s13
 80119c6:	eea7 0a87 	vfma.f32	s0, s15, s14
 80119ca:	4770      	bx	lr
 80119cc:	ee30 0a47 	vsub.f32	s0, s0, s14
 80119d0:	2101      	movs	r1, #1
 80119d2:	2300      	movs	r3, #0
 80119d4:	e7e8      	b.n	80119a8 <arm_sin_f32+0x50>
 80119d6:	bf00      	nop
 80119d8:	3e22f983 	.word	0x3e22f983
 80119dc:	44000000 	.word	0x44000000
 80119e0:	08017064 	.word	0x08017064

080119e4 <arm_atan2_f32>:
 80119e4:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 80119e8:	4602      	mov	r2, r0
 80119ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119ee:	dc12      	bgt.n	8011a16 <arm_atan2_f32+0x32>
 80119f0:	d455      	bmi.n	8011a9e <arm_atan2_f32+0xba>
 80119f2:	eef5 0a40 	vcmp.f32	s1, #0.0
 80119f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119fa:	f040 814b 	bne.w	8011c94 <arm_atan2_f32+0x2b0>
 80119fe:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a06:	f300 8097 	bgt.w	8011b38 <arm_atan2_f32+0x154>
 8011a0a:	f140 8143 	bpl.w	8011c94 <arm_atan2_f32+0x2b0>
 8011a0e:	4bba      	ldr	r3, [pc, #744]	@ (8011cf8 <arm_atan2_f32+0x314>)
 8011a10:	2000      	movs	r0, #0
 8011a12:	6013      	str	r3, [r2, #0]
 8011a14:	4770      	bx	lr
 8011a16:	eec0 7a20 	vdiv.f32	s15, s0, s1
 8011a1a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a22:	f100 80b4 	bmi.w	8011b8e <arm_atan2_f32+0x1aa>
 8011a26:	2300      	movs	r3, #0
 8011a28:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8011a2c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8011a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a34:	f340 8084 	ble.w	8011b40 <arm_atan2_f32+0x15c>
 8011a38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011a3c:	ed9f 2aaf 	vldr	s4, [pc, #700]	@ 8011cfc <arm_atan2_f32+0x318>
 8011a40:	eddf 2aaf 	vldr	s5, [pc, #700]	@ 8011d00 <arm_atan2_f32+0x31c>
 8011a44:	ed9f 3aaf 	vldr	s6, [pc, #700]	@ 8011d04 <arm_atan2_f32+0x320>
 8011a48:	eddf 3aaf 	vldr	s7, [pc, #700]	@ 8011d08 <arm_atan2_f32+0x324>
 8011a4c:	ed9f 4aaf 	vldr	s8, [pc, #700]	@ 8011d0c <arm_atan2_f32+0x328>
 8011a50:	eddf 4aaf 	vldr	s9, [pc, #700]	@ 8011d10 <arm_atan2_f32+0x32c>
 8011a54:	ed9f 5aaf 	vldr	s10, [pc, #700]	@ 8011d14 <arm_atan2_f32+0x330>
 8011a58:	eddf 5aaf 	vldr	s11, [pc, #700]	@ 8011d18 <arm_atan2_f32+0x334>
 8011a5c:	ed9f 6aaf 	vldr	s12, [pc, #700]	@ 8011d1c <arm_atan2_f32+0x338>
 8011a60:	eddf 6aaf 	vldr	s13, [pc, #700]	@ 8011d20 <arm_atan2_f32+0x33c>
 8011a64:	eddf 7aaf 	vldr	s15, [pc, #700]	@ 8011d24 <arm_atan2_f32+0x340>
 8011a68:	eee7 2a02 	vfma.f32	s5, s14, s4
 8011a6c:	eea7 3a22 	vfma.f32	s6, s14, s5
 8011a70:	eee7 3a03 	vfma.f32	s7, s14, s6
 8011a74:	eea7 4a23 	vfma.f32	s8, s14, s7
 8011a78:	eee4 4a07 	vfma.f32	s9, s8, s14
 8011a7c:	eea7 5a24 	vfma.f32	s10, s14, s9
 8011a80:	eee7 5a05 	vfma.f32	s11, s14, s10
 8011a84:	eea7 6a25 	vfma.f32	s12, s14, s11
 8011a88:	eee7 6a06 	vfma.f32	s13, s14, s12
 8011a8c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8011a90:	b10b      	cbz	r3, 8011a96 <arm_atan2_f32+0xb2>
 8011a92:	eeb1 7a47 	vneg.f32	s14, s14
 8011a96:	2000      	movs	r0, #0
 8011a98:	ed82 7a00 	vstr	s14, [r2]
 8011a9c:	4770      	bx	lr
 8011a9e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011aa6:	dd76      	ble.n	8011b96 <arm_atan2_f32+0x1b2>
 8011aa8:	eec0 7a20 	vdiv.f32	s15, s0, s1
 8011aac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ab4:	f100 80c0 	bmi.w	8011c38 <arm_atan2_f32+0x254>
 8011ab8:	2300      	movs	r3, #0
 8011aba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011abe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ac6:	f340 80bb 	ble.w	8011c40 <arm_atan2_f32+0x25c>
 8011aca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8011ace:	ed9f 2a8b 	vldr	s4, [pc, #556]	@ 8011cfc <arm_atan2_f32+0x318>
 8011ad2:	eddf 2a8b 	vldr	s5, [pc, #556]	@ 8011d00 <arm_atan2_f32+0x31c>
 8011ad6:	ed9f 3a8b 	vldr	s6, [pc, #556]	@ 8011d04 <arm_atan2_f32+0x320>
 8011ada:	eddf 3a8b 	vldr	s7, [pc, #556]	@ 8011d08 <arm_atan2_f32+0x324>
 8011ade:	ed9f 4a8b 	vldr	s8, [pc, #556]	@ 8011d0c <arm_atan2_f32+0x328>
 8011ae2:	eddf 4a8b 	vldr	s9, [pc, #556]	@ 8011d10 <arm_atan2_f32+0x32c>
 8011ae6:	ed9f 5a8b 	vldr	s10, [pc, #556]	@ 8011d14 <arm_atan2_f32+0x330>
 8011aea:	eddf 5a8b 	vldr	s11, [pc, #556]	@ 8011d18 <arm_atan2_f32+0x334>
 8011aee:	ed9f 6a8b 	vldr	s12, [pc, #556]	@ 8011d1c <arm_atan2_f32+0x338>
 8011af2:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8011d20 <arm_atan2_f32+0x33c>
 8011af6:	eddf 7a8b 	vldr	s15, [pc, #556]	@ 8011d24 <arm_atan2_f32+0x340>
 8011afa:	eee6 2a82 	vfma.f32	s5, s13, s4
 8011afe:	eea6 3aa2 	vfma.f32	s6, s13, s5
 8011b02:	eee6 3a83 	vfma.f32	s7, s13, s6
 8011b06:	eea6 4aa3 	vfma.f32	s8, s13, s7
 8011b0a:	eee6 4a84 	vfma.f32	s9, s13, s8
 8011b0e:	eea6 5aa4 	vfma.f32	s10, s13, s9
 8011b12:	eee6 5a85 	vfma.f32	s11, s13, s10
 8011b16:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8011b1a:	eea6 7a86 	vfma.f32	s14, s13, s12
 8011b1e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8011b22:	b10b      	cbz	r3, 8011b28 <arm_atan2_f32+0x144>
 8011b24:	eeb1 7a47 	vneg.f32	s14, s14
 8011b28:	eddf 7a7f 	vldr	s15, [pc, #508]	@ 8011d28 <arm_atan2_f32+0x344>
 8011b2c:	2000      	movs	r0, #0
 8011b2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8011b32:	ed82 7a00 	vstr	s14, [r2]
 8011b36:	4770      	bx	lr
 8011b38:	4b7c      	ldr	r3, [pc, #496]	@ (8011d2c <arm_atan2_f32+0x348>)
 8011b3a:	2000      	movs	r0, #0
 8011b3c:	6013      	str	r3, [r2, #0]
 8011b3e:	4770      	bx	lr
 8011b40:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8011cfc <arm_atan2_f32+0x318>
 8011b44:	ed9f 3a6e 	vldr	s6, [pc, #440]	@ 8011d00 <arm_atan2_f32+0x31c>
 8011b48:	eddf 3a6e 	vldr	s7, [pc, #440]	@ 8011d04 <arm_atan2_f32+0x320>
 8011b4c:	eea7 3a87 	vfma.f32	s6, s15, s14
 8011b50:	ed9f 4a6d 	vldr	s8, [pc, #436]	@ 8011d08 <arm_atan2_f32+0x324>
 8011b54:	eddf 4a6d 	vldr	s9, [pc, #436]	@ 8011d0c <arm_atan2_f32+0x328>
 8011b58:	ed9f 5a6d 	vldr	s10, [pc, #436]	@ 8011d10 <arm_atan2_f32+0x32c>
 8011b5c:	eddf 5a6d 	vldr	s11, [pc, #436]	@ 8011d14 <arm_atan2_f32+0x330>
 8011b60:	ed9f 6a6d 	vldr	s12, [pc, #436]	@ 8011d18 <arm_atan2_f32+0x334>
 8011b64:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 8011d1c <arm_atan2_f32+0x338>
 8011b68:	eee7 3a83 	vfma.f32	s7, s15, s6
 8011b6c:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8011d20 <arm_atan2_f32+0x33c>
 8011b70:	eea7 4aa3 	vfma.f32	s8, s15, s7
 8011b74:	eee7 4a84 	vfma.f32	s9, s15, s8
 8011b78:	eea7 5aa4 	vfma.f32	s10, s15, s9
 8011b7c:	eee7 5a85 	vfma.f32	s11, s15, s10
 8011b80:	eea7 6aa5 	vfma.f32	s12, s15, s11
 8011b84:	eee7 6a86 	vfma.f32	s13, s15, s12
 8011b88:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8011b8c:	e780      	b.n	8011a90 <arm_atan2_f32+0xac>
 8011b8e:	eef1 7a67 	vneg.f32	s15, s15
 8011b92:	2301      	movs	r3, #1
 8011b94:	e748      	b.n	8011a28 <arm_atan2_f32+0x44>
 8011b96:	d408      	bmi.n	8011baa <arm_atan2_f32+0x1c6>
 8011b98:	ee10 3a10 	vmov	r3, s0
 8011b9c:	f013 4300 	ands.w	r3, r3, #2147483648	@ 0x80000000
 8011ba0:	d07b      	beq.n	8011c9a <arm_atan2_f32+0x2b6>
 8011ba2:	4b63      	ldr	r3, [pc, #396]	@ (8011d30 <arm_atan2_f32+0x34c>)
 8011ba4:	2000      	movs	r0, #0
 8011ba6:	6013      	str	r3, [r2, #0]
 8011ba8:	4770      	bx	lr
 8011baa:	eec0 7a20 	vdiv.f32	s15, s0, s1
 8011bae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bb6:	f100 809b 	bmi.w	8011cf0 <arm_atan2_f32+0x30c>
 8011bba:	2300      	movs	r3, #0
 8011bbc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011bc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bc8:	dd6b      	ble.n	8011ca2 <arm_atan2_f32+0x2be>
 8011bca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8011bce:	ed9f 2a4b 	vldr	s4, [pc, #300]	@ 8011cfc <arm_atan2_f32+0x318>
 8011bd2:	eddf 2a4b 	vldr	s5, [pc, #300]	@ 8011d00 <arm_atan2_f32+0x31c>
 8011bd6:	ed9f 3a4b 	vldr	s6, [pc, #300]	@ 8011d04 <arm_atan2_f32+0x320>
 8011bda:	eddf 3a4b 	vldr	s7, [pc, #300]	@ 8011d08 <arm_atan2_f32+0x324>
 8011bde:	ed9f 4a4b 	vldr	s8, [pc, #300]	@ 8011d0c <arm_atan2_f32+0x328>
 8011be2:	eddf 4a4b 	vldr	s9, [pc, #300]	@ 8011d10 <arm_atan2_f32+0x32c>
 8011be6:	ed9f 5a4b 	vldr	s10, [pc, #300]	@ 8011d14 <arm_atan2_f32+0x330>
 8011bea:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8011d18 <arm_atan2_f32+0x334>
 8011bee:	ed9f 6a4b 	vldr	s12, [pc, #300]	@ 8011d1c <arm_atan2_f32+0x338>
 8011bf2:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8011d20 <arm_atan2_f32+0x33c>
 8011bf6:	eddf 7a4b 	vldr	s15, [pc, #300]	@ 8011d24 <arm_atan2_f32+0x340>
 8011bfa:	eee6 2a82 	vfma.f32	s5, s13, s4
 8011bfe:	eea6 3aa2 	vfma.f32	s6, s13, s5
 8011c02:	eee6 3a83 	vfma.f32	s7, s13, s6
 8011c06:	eea6 4aa3 	vfma.f32	s8, s13, s7
 8011c0a:	eee6 4a84 	vfma.f32	s9, s13, s8
 8011c0e:	eea6 5aa4 	vfma.f32	s10, s13, s9
 8011c12:	eee6 5a85 	vfma.f32	s11, s13, s10
 8011c16:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8011c1a:	eea6 7a86 	vfma.f32	s14, s13, s12
 8011c1e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8011c22:	b10b      	cbz	r3, 8011c28 <arm_atan2_f32+0x244>
 8011c24:	eeb1 7a47 	vneg.f32	s14, s14
 8011c28:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8011d28 <arm_atan2_f32+0x344>
 8011c2c:	2000      	movs	r0, #0
 8011c2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011c32:	ed82 7a00 	vstr	s14, [r2]
 8011c36:	4770      	bx	lr
 8011c38:	eef1 7a67 	vneg.f32	s15, s15
 8011c3c:	2301      	movs	r3, #1
 8011c3e:	e73c      	b.n	8011aba <arm_atan2_f32+0xd6>
 8011c40:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8011cfc <arm_atan2_f32+0x318>
 8011c44:	ed9f 3a2e 	vldr	s6, [pc, #184]	@ 8011d00 <arm_atan2_f32+0x31c>
 8011c48:	eddf 3a2e 	vldr	s7, [pc, #184]	@ 8011d04 <arm_atan2_f32+0x320>
 8011c4c:	eea7 3a87 	vfma.f32	s6, s15, s14
 8011c50:	ed9f 4a2d 	vldr	s8, [pc, #180]	@ 8011d08 <arm_atan2_f32+0x324>
 8011c54:	eddf 4a2d 	vldr	s9, [pc, #180]	@ 8011d0c <arm_atan2_f32+0x328>
 8011c58:	ed9f 5a2d 	vldr	s10, [pc, #180]	@ 8011d10 <arm_atan2_f32+0x32c>
 8011c5c:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8011d14 <arm_atan2_f32+0x330>
 8011c60:	ed9f 6a2d 	vldr	s12, [pc, #180]	@ 8011d18 <arm_atan2_f32+0x334>
 8011c64:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8011d1c <arm_atan2_f32+0x338>
 8011c68:	eee7 3a83 	vfma.f32	s7, s15, s6
 8011c6c:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8011d20 <arm_atan2_f32+0x33c>
 8011c70:	eea7 4aa3 	vfma.f32	s8, s15, s7
 8011c74:	eee7 4a84 	vfma.f32	s9, s15, s8
 8011c78:	eea7 5aa4 	vfma.f32	s10, s15, s9
 8011c7c:	eee7 5a85 	vfma.f32	s11, s15, s10
 8011c80:	eea7 6aa5 	vfma.f32	s12, s15, s11
 8011c84:	eee7 6a86 	vfma.f32	s13, s15, s12
 8011c88:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	f43f af4b 	beq.w	8011b28 <arm_atan2_f32+0x144>
 8011c92:	e747      	b.n	8011b24 <arm_atan2_f32+0x140>
 8011c94:	f06f 0003 	mvn.w	r0, #3
 8011c98:	4770      	bx	lr
 8011c9a:	4926      	ldr	r1, [pc, #152]	@ (8011d34 <arm_atan2_f32+0x350>)
 8011c9c:	4618      	mov	r0, r3
 8011c9e:	6011      	str	r1, [r2, #0]
 8011ca0:	4770      	bx	lr
 8011ca2:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8011cfc <arm_atan2_f32+0x318>
 8011ca6:	ed9f 3a16 	vldr	s6, [pc, #88]	@ 8011d00 <arm_atan2_f32+0x31c>
 8011caa:	eddf 3a16 	vldr	s7, [pc, #88]	@ 8011d04 <arm_atan2_f32+0x320>
 8011cae:	eea7 3a87 	vfma.f32	s6, s15, s14
 8011cb2:	ed9f 4a15 	vldr	s8, [pc, #84]	@ 8011d08 <arm_atan2_f32+0x324>
 8011cb6:	eddf 4a15 	vldr	s9, [pc, #84]	@ 8011d0c <arm_atan2_f32+0x328>
 8011cba:	ed9f 5a15 	vldr	s10, [pc, #84]	@ 8011d10 <arm_atan2_f32+0x32c>
 8011cbe:	eddf 5a15 	vldr	s11, [pc, #84]	@ 8011d14 <arm_atan2_f32+0x330>
 8011cc2:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8011d18 <arm_atan2_f32+0x334>
 8011cc6:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8011d1c <arm_atan2_f32+0x338>
 8011cca:	eee7 3a83 	vfma.f32	s7, s15, s6
 8011cce:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8011d20 <arm_atan2_f32+0x33c>
 8011cd2:	eea7 4aa3 	vfma.f32	s8, s15, s7
 8011cd6:	eee7 4a84 	vfma.f32	s9, s15, s8
 8011cda:	eea7 5aa4 	vfma.f32	s10, s15, s9
 8011cde:	eee7 5a85 	vfma.f32	s11, s15, s10
 8011ce2:	eea7 6aa5 	vfma.f32	s12, s15, s11
 8011ce6:	eee7 6a86 	vfma.f32	s13, s15, s12
 8011cea:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8011cee:	e798      	b.n	8011c22 <arm_atan2_f32+0x23e>
 8011cf0:	eef1 7a67 	vneg.f32	s15, s15
 8011cf4:	2301      	movs	r3, #1
 8011cf6:	e761      	b.n	8011bbc <arm_atan2_f32+0x1d8>
 8011cf8:	bfc90fdb 	.word	0xbfc90fdb
 8011cfc:	bd0492a5 	.word	0xbd0492a5
 8011d00:	3e0945e7 	.word	0x3e0945e7
 8011d04:	be32b708 	.word	0xbe32b708
 8011d08:	bca9fceb 	.word	0xbca9fceb
 8011d0c:	3e5d693c 	.word	0x3e5d693c
 8011d10:	bb905643 	.word	0xbb905643
 8011d14:	beaa65e5 	.word	0xbeaa65e5
 8011d18:	b7c00cc9 	.word	0xb7c00cc9
 8011d1c:	3f800001 	.word	0x3f800001
 8011d20:	00000000 	.word	0x00000000
 8011d24:	3fc90fdb 	.word	0x3fc90fdb
 8011d28:	40490fdb 	.word	0x40490fdb
 8011d2c:	3fc90fdb 	.word	0x3fc90fdb
 8011d30:	c0490fdb 	.word	0xc0490fdb
 8011d34:	40490fdb 	.word	0x40490fdb

08011d38 <_ZdaPv>:
 8011d38:	f000 b802 	b.w	8011d40 <_ZdlPv>

08011d3c <_Znaj>:
 8011d3c:	f000 b802 	b.w	8011d44 <_Znwj>

08011d40 <_ZdlPv>:
 8011d40:	f001 b9e6 	b.w	8013110 <free>

08011d44 <_Znwj>:
 8011d44:	2801      	cmp	r0, #1
 8011d46:	bf38      	it	cc
 8011d48:	2001      	movcc	r0, #1
 8011d4a:	b510      	push	{r4, lr}
 8011d4c:	4604      	mov	r4, r0
 8011d4e:	4620      	mov	r0, r4
 8011d50:	f001 f9d6 	bl	8013100 <malloc>
 8011d54:	b100      	cbz	r0, 8011d58 <_Znwj+0x14>
 8011d56:	bd10      	pop	{r4, pc}
 8011d58:	f000 f806 	bl	8011d68 <_ZSt15get_new_handlerv>
 8011d5c:	b908      	cbnz	r0, 8011d62 <_Znwj+0x1e>
 8011d5e:	f001 f9c7 	bl	80130f0 <abort>
 8011d62:	4780      	blx	r0
 8011d64:	e7f3      	b.n	8011d4e <_Znwj+0xa>
	...

08011d68 <_ZSt15get_new_handlerv>:
 8011d68:	4b02      	ldr	r3, [pc, #8]	@ (8011d74 <_ZSt15get_new_handlerv+0xc>)
 8011d6a:	6818      	ldr	r0, [r3, #0]
 8011d6c:	f3bf 8f5b 	dmb	ish
 8011d70:	4770      	bx	lr
 8011d72:	bf00      	nop
 8011d74:	2400fbe0 	.word	0x2400fbe0

08011d78 <acos>:
 8011d78:	b508      	push	{r3, lr}
 8011d7a:	ed2d 8b04 	vpush	{d8-d9}
 8011d7e:	eeb0 8b40 	vmov.f64	d8, d0
 8011d82:	f000 f9f9 	bl	8012178 <__ieee754_acos>
 8011d86:	eeb4 8b48 	vcmp.f64	d8, d8
 8011d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d8e:	eeb0 9b40 	vmov.f64	d9, d0
 8011d92:	d615      	bvs.n	8011dc0 <acos+0x48>
 8011d94:	eeb0 0b48 	vmov.f64	d0, d8
 8011d98:	f000 f866 	bl	8011e68 <fabs>
 8011d9c:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8011da0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8011da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011da8:	dd0a      	ble.n	8011dc0 <acos+0x48>
 8011daa:	f002 fa4f 	bl	801424c <__errno>
 8011dae:	ecbd 8b04 	vpop	{d8-d9}
 8011db2:	2321      	movs	r3, #33	@ 0x21
 8011db4:	6003      	str	r3, [r0, #0]
 8011db6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011dba:	4804      	ldr	r0, [pc, #16]	@ (8011dcc <acos+0x54>)
 8011dbc:	f000 b908 	b.w	8011fd0 <nan>
 8011dc0:	eeb0 0b49 	vmov.f64	d0, d9
 8011dc4:	ecbd 8b04 	vpop	{d8-d9}
 8011dc8:	bd08      	pop	{r3, pc}
 8011dca:	bf00      	nop
 8011dcc:	080179f1 	.word	0x080179f1

08011dd0 <cos>:
 8011dd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011dd2:	eeb0 7b40 	vmov.f64	d7, d0
 8011dd6:	ee17 3a90 	vmov	r3, s15
 8011dda:	4a21      	ldr	r2, [pc, #132]	@ (8011e60 <cos+0x90>)
 8011ddc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011de0:	4293      	cmp	r3, r2
 8011de2:	d806      	bhi.n	8011df2 <cos+0x22>
 8011de4:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8011e58 <cos+0x88>
 8011de8:	b005      	add	sp, #20
 8011dea:	f85d eb04 	ldr.w	lr, [sp], #4
 8011dee:	f000 b903 	b.w	8011ff8 <__kernel_cos>
 8011df2:	4a1c      	ldr	r2, [pc, #112]	@ (8011e64 <cos+0x94>)
 8011df4:	4293      	cmp	r3, r2
 8011df6:	d904      	bls.n	8011e02 <cos+0x32>
 8011df8:	ee30 0b40 	vsub.f64	d0, d0, d0
 8011dfc:	b005      	add	sp, #20
 8011dfe:	f85d fb04 	ldr.w	pc, [sp], #4
 8011e02:	4668      	mov	r0, sp
 8011e04:	f000 fae8 	bl	80123d8 <__ieee754_rem_pio2>
 8011e08:	f000 0003 	and.w	r0, r0, #3
 8011e0c:	2801      	cmp	r0, #1
 8011e0e:	d009      	beq.n	8011e24 <cos+0x54>
 8011e10:	2802      	cmp	r0, #2
 8011e12:	d010      	beq.n	8011e36 <cos+0x66>
 8011e14:	b9b0      	cbnz	r0, 8011e44 <cos+0x74>
 8011e16:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011e1a:	ed9d 0b00 	vldr	d0, [sp]
 8011e1e:	f000 f8eb 	bl	8011ff8 <__kernel_cos>
 8011e22:	e7eb      	b.n	8011dfc <cos+0x2c>
 8011e24:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011e28:	ed9d 0b00 	vldr	d0, [sp]
 8011e2c:	f000 f94c 	bl	80120c8 <__kernel_sin>
 8011e30:	eeb1 0b40 	vneg.f64	d0, d0
 8011e34:	e7e2      	b.n	8011dfc <cos+0x2c>
 8011e36:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011e3a:	ed9d 0b00 	vldr	d0, [sp]
 8011e3e:	f000 f8db 	bl	8011ff8 <__kernel_cos>
 8011e42:	e7f5      	b.n	8011e30 <cos+0x60>
 8011e44:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011e48:	ed9d 0b00 	vldr	d0, [sp]
 8011e4c:	2001      	movs	r0, #1
 8011e4e:	f000 f93b 	bl	80120c8 <__kernel_sin>
 8011e52:	e7d3      	b.n	8011dfc <cos+0x2c>
 8011e54:	f3af 8000 	nop.w
	...
 8011e60:	3fe921fb 	.word	0x3fe921fb
 8011e64:	7fefffff 	.word	0x7fefffff

08011e68 <fabs>:
 8011e68:	ec51 0b10 	vmov	r0, r1, d0
 8011e6c:	4602      	mov	r2, r0
 8011e6e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8011e72:	ec43 2b10 	vmov	d0, r2, r3
 8011e76:	4770      	bx	lr

08011e78 <sin>:
 8011e78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011e7a:	eeb0 7b40 	vmov.f64	d7, d0
 8011e7e:	ee17 3a90 	vmov	r3, s15
 8011e82:	4a21      	ldr	r2, [pc, #132]	@ (8011f08 <sin+0x90>)
 8011e84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011e88:	4293      	cmp	r3, r2
 8011e8a:	d807      	bhi.n	8011e9c <sin+0x24>
 8011e8c:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8011f00 <sin+0x88>
 8011e90:	2000      	movs	r0, #0
 8011e92:	b005      	add	sp, #20
 8011e94:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e98:	f000 b916 	b.w	80120c8 <__kernel_sin>
 8011e9c:	4a1b      	ldr	r2, [pc, #108]	@ (8011f0c <sin+0x94>)
 8011e9e:	4293      	cmp	r3, r2
 8011ea0:	d904      	bls.n	8011eac <sin+0x34>
 8011ea2:	ee30 0b40 	vsub.f64	d0, d0, d0
 8011ea6:	b005      	add	sp, #20
 8011ea8:	f85d fb04 	ldr.w	pc, [sp], #4
 8011eac:	4668      	mov	r0, sp
 8011eae:	f000 fa93 	bl	80123d8 <__ieee754_rem_pio2>
 8011eb2:	f000 0003 	and.w	r0, r0, #3
 8011eb6:	2801      	cmp	r0, #1
 8011eb8:	d00a      	beq.n	8011ed0 <sin+0x58>
 8011eba:	2802      	cmp	r0, #2
 8011ebc:	d00f      	beq.n	8011ede <sin+0x66>
 8011ebe:	b9c0      	cbnz	r0, 8011ef2 <sin+0x7a>
 8011ec0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011ec4:	ed9d 0b00 	vldr	d0, [sp]
 8011ec8:	2001      	movs	r0, #1
 8011eca:	f000 f8fd 	bl	80120c8 <__kernel_sin>
 8011ece:	e7ea      	b.n	8011ea6 <sin+0x2e>
 8011ed0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011ed4:	ed9d 0b00 	vldr	d0, [sp]
 8011ed8:	f000 f88e 	bl	8011ff8 <__kernel_cos>
 8011edc:	e7e3      	b.n	8011ea6 <sin+0x2e>
 8011ede:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011ee2:	ed9d 0b00 	vldr	d0, [sp]
 8011ee6:	2001      	movs	r0, #1
 8011ee8:	f000 f8ee 	bl	80120c8 <__kernel_sin>
 8011eec:	eeb1 0b40 	vneg.f64	d0, d0
 8011ef0:	e7d9      	b.n	8011ea6 <sin+0x2e>
 8011ef2:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011ef6:	ed9d 0b00 	vldr	d0, [sp]
 8011efa:	f000 f87d 	bl	8011ff8 <__kernel_cos>
 8011efe:	e7f5      	b.n	8011eec <sin+0x74>
	...
 8011f08:	3fe921fb 	.word	0x3fe921fb
 8011f0c:	7fefffff 	.word	0x7fefffff

08011f10 <acosf>:
 8011f10:	b508      	push	{r3, lr}
 8011f12:	ed2d 8b02 	vpush	{d8}
 8011f16:	eeb0 8a40 	vmov.f32	s16, s0
 8011f1a:	f000 fba1 	bl	8012660 <__ieee754_acosf>
 8011f1e:	eeb4 8a48 	vcmp.f32	s16, s16
 8011f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f26:	eef0 8a40 	vmov.f32	s17, s0
 8011f2a:	d615      	bvs.n	8011f58 <acosf+0x48>
 8011f2c:	eeb0 0a48 	vmov.f32	s0, s16
 8011f30:	f000 f846 	bl	8011fc0 <fabsf>
 8011f34:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011f38:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f40:	dd0a      	ble.n	8011f58 <acosf+0x48>
 8011f42:	f002 f983 	bl	801424c <__errno>
 8011f46:	ecbd 8b02 	vpop	{d8}
 8011f4a:	2321      	movs	r3, #33	@ 0x21
 8011f4c:	6003      	str	r3, [r0, #0]
 8011f4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011f52:	4804      	ldr	r0, [pc, #16]	@ (8011f64 <acosf+0x54>)
 8011f54:	f000 b844 	b.w	8011fe0 <nanf>
 8011f58:	eeb0 0a68 	vmov.f32	s0, s17
 8011f5c:	ecbd 8b02 	vpop	{d8}
 8011f60:	bd08      	pop	{r3, pc}
 8011f62:	bf00      	nop
 8011f64:	080179f1 	.word	0x080179f1

08011f68 <asinf>:
 8011f68:	b508      	push	{r3, lr}
 8011f6a:	ed2d 8b02 	vpush	{d8}
 8011f6e:	eeb0 8a40 	vmov.f32	s16, s0
 8011f72:	f000 fc6b 	bl	801284c <__ieee754_asinf>
 8011f76:	eeb4 8a48 	vcmp.f32	s16, s16
 8011f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f7e:	eef0 8a40 	vmov.f32	s17, s0
 8011f82:	d615      	bvs.n	8011fb0 <asinf+0x48>
 8011f84:	eeb0 0a48 	vmov.f32	s0, s16
 8011f88:	f000 f81a 	bl	8011fc0 <fabsf>
 8011f8c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011f90:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8011f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f98:	dd0a      	ble.n	8011fb0 <asinf+0x48>
 8011f9a:	f002 f957 	bl	801424c <__errno>
 8011f9e:	ecbd 8b02 	vpop	{d8}
 8011fa2:	2321      	movs	r3, #33	@ 0x21
 8011fa4:	6003      	str	r3, [r0, #0]
 8011fa6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011faa:	4804      	ldr	r0, [pc, #16]	@ (8011fbc <asinf+0x54>)
 8011fac:	f000 b818 	b.w	8011fe0 <nanf>
 8011fb0:	eeb0 0a68 	vmov.f32	s0, s17
 8011fb4:	ecbd 8b02 	vpop	{d8}
 8011fb8:	bd08      	pop	{r3, pc}
 8011fba:	bf00      	nop
 8011fbc:	080179f1 	.word	0x080179f1

08011fc0 <fabsf>:
 8011fc0:	ee10 3a10 	vmov	r3, s0
 8011fc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011fc8:	ee00 3a10 	vmov	s0, r3
 8011fcc:	4770      	bx	lr
	...

08011fd0 <nan>:
 8011fd0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011fd8 <nan+0x8>
 8011fd4:	4770      	bx	lr
 8011fd6:	bf00      	nop
 8011fd8:	00000000 	.word	0x00000000
 8011fdc:	7ff80000 	.word	0x7ff80000

08011fe0 <nanf>:
 8011fe0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8011fe8 <nanf+0x8>
 8011fe4:	4770      	bx	lr
 8011fe6:	bf00      	nop
 8011fe8:	7fc00000 	.word	0x7fc00000

08011fec <__ieee754_sqrtf>:
 8011fec:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8011ff0:	4770      	bx	lr
 8011ff2:	0000      	movs	r0, r0
 8011ff4:	0000      	movs	r0, r0
	...

08011ff8 <__kernel_cos>:
 8011ff8:	eeb0 5b40 	vmov.f64	d5, d0
 8011ffc:	ee15 1a90 	vmov	r1, s11
 8012000:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8012004:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8012008:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 801200c:	d204      	bcs.n	8012018 <__kernel_cos+0x20>
 801200e:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 8012012:	ee17 3a90 	vmov	r3, s15
 8012016:	b343      	cbz	r3, 801206a <__kernel_cos+0x72>
 8012018:	ee25 6b05 	vmul.f64	d6, d5, d5
 801201c:	ee21 1b45 	vnmul.f64	d1, d1, d5
 8012020:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 8012090 <__kernel_cos+0x98>
 8012024:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8012098 <__kernel_cos+0xa0>
 8012028:	eea6 4b07 	vfma.f64	d4, d6, d7
 801202c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 80120a0 <__kernel_cos+0xa8>
 8012030:	eea4 7b06 	vfma.f64	d7, d4, d6
 8012034:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 80120a8 <__kernel_cos+0xb0>
 8012038:	eea7 4b06 	vfma.f64	d4, d7, d6
 801203c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 80120b0 <__kernel_cos+0xb8>
 8012040:	4b1f      	ldr	r3, [pc, #124]	@ (80120c0 <__kernel_cos+0xc8>)
 8012042:	eea4 7b06 	vfma.f64	d7, d4, d6
 8012046:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 80120b8 <__kernel_cos+0xc0>
 801204a:	4299      	cmp	r1, r3
 801204c:	eea7 4b06 	vfma.f64	d4, d7, d6
 8012050:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8012054:	ee24 4b06 	vmul.f64	d4, d4, d6
 8012058:	ee26 7b07 	vmul.f64	d7, d6, d7
 801205c:	eea6 1b04 	vfma.f64	d1, d6, d4
 8012060:	d804      	bhi.n	801206c <__kernel_cos+0x74>
 8012062:	ee37 7b41 	vsub.f64	d7, d7, d1
 8012066:	ee30 0b47 	vsub.f64	d0, d0, d7
 801206a:	4770      	bx	lr
 801206c:	4b15      	ldr	r3, [pc, #84]	@ (80120c4 <__kernel_cos+0xcc>)
 801206e:	4299      	cmp	r1, r3
 8012070:	d809      	bhi.n	8012086 <__kernel_cos+0x8e>
 8012072:	2200      	movs	r2, #0
 8012074:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 8012078:	ec43 2b16 	vmov	d6, r2, r3
 801207c:	ee30 0b46 	vsub.f64	d0, d0, d6
 8012080:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012084:	e7ed      	b.n	8012062 <__kernel_cos+0x6a>
 8012086:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 801208a:	e7f7      	b.n	801207c <__kernel_cos+0x84>
 801208c:	f3af 8000 	nop.w
 8012090:	be8838d4 	.word	0xbe8838d4
 8012094:	bda8fae9 	.word	0xbda8fae9
 8012098:	bdb4b1c4 	.word	0xbdb4b1c4
 801209c:	3e21ee9e 	.word	0x3e21ee9e
 80120a0:	809c52ad 	.word	0x809c52ad
 80120a4:	be927e4f 	.word	0xbe927e4f
 80120a8:	19cb1590 	.word	0x19cb1590
 80120ac:	3efa01a0 	.word	0x3efa01a0
 80120b0:	16c15177 	.word	0x16c15177
 80120b4:	bf56c16c 	.word	0xbf56c16c
 80120b8:	5555554c 	.word	0x5555554c
 80120bc:	3fa55555 	.word	0x3fa55555
 80120c0:	3fd33332 	.word	0x3fd33332
 80120c4:	3fe90000 	.word	0x3fe90000

080120c8 <__kernel_sin>:
 80120c8:	ee10 3a90 	vmov	r3, s1
 80120cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80120d0:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80120d4:	d204      	bcs.n	80120e0 <__kernel_sin+0x18>
 80120d6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80120da:	ee17 3a90 	vmov	r3, s15
 80120de:	b35b      	cbz	r3, 8012138 <__kernel_sin+0x70>
 80120e0:	ee20 6b00 	vmul.f64	d6, d0, d0
 80120e4:	ee20 5b06 	vmul.f64	d5, d0, d6
 80120e8:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 8012140 <__kernel_sin+0x78>
 80120ec:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8012148 <__kernel_sin+0x80>
 80120f0:	eea6 4b07 	vfma.f64	d4, d6, d7
 80120f4:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8012150 <__kernel_sin+0x88>
 80120f8:	eea4 7b06 	vfma.f64	d7, d4, d6
 80120fc:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8012158 <__kernel_sin+0x90>
 8012100:	eea7 4b06 	vfma.f64	d4, d7, d6
 8012104:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8012160 <__kernel_sin+0x98>
 8012108:	eea4 7b06 	vfma.f64	d7, d4, d6
 801210c:	b930      	cbnz	r0, 801211c <__kernel_sin+0x54>
 801210e:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8012168 <__kernel_sin+0xa0>
 8012112:	eea6 4b07 	vfma.f64	d4, d6, d7
 8012116:	eea4 0b05 	vfma.f64	d0, d4, d5
 801211a:	4770      	bx	lr
 801211c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8012120:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 8012124:	eea1 7b04 	vfma.f64	d7, d1, d4
 8012128:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801212c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8012170 <__kernel_sin+0xa8>
 8012130:	eea5 1b07 	vfma.f64	d1, d5, d7
 8012134:	ee30 0b41 	vsub.f64	d0, d0, d1
 8012138:	4770      	bx	lr
 801213a:	bf00      	nop
 801213c:	f3af 8000 	nop.w
 8012140:	5acfd57c 	.word	0x5acfd57c
 8012144:	3de5d93a 	.word	0x3de5d93a
 8012148:	8a2b9ceb 	.word	0x8a2b9ceb
 801214c:	be5ae5e6 	.word	0xbe5ae5e6
 8012150:	57b1fe7d 	.word	0x57b1fe7d
 8012154:	3ec71de3 	.word	0x3ec71de3
 8012158:	19c161d5 	.word	0x19c161d5
 801215c:	bf2a01a0 	.word	0xbf2a01a0
 8012160:	1110f8a6 	.word	0x1110f8a6
 8012164:	3f811111 	.word	0x3f811111
 8012168:	55555549 	.word	0x55555549
 801216c:	bfc55555 	.word	0xbfc55555
 8012170:	55555549 	.word	0x55555549
 8012174:	3fc55555 	.word	0x3fc55555

08012178 <__ieee754_acos>:
 8012178:	b500      	push	{lr}
 801217a:	ed2d 8b10 	vpush	{d8-d15}
 801217e:	eeb0 8b40 	vmov.f64	d8, d0
 8012182:	ee18 2a90 	vmov	r2, s17
 8012186:	4990      	ldr	r1, [pc, #576]	@ (80123c8 <__ieee754_acos+0x250>)
 8012188:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 801218c:	428b      	cmp	r3, r1
 801218e:	b087      	sub	sp, #28
 8012190:	d918      	bls.n	80121c4 <__ieee754_acos+0x4c>
 8012192:	ee10 1a10 	vmov	r1, s0
 8012196:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 801219a:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 801219e:	430b      	orrs	r3, r1
 80121a0:	d10b      	bne.n	80121ba <__ieee754_acos+0x42>
 80121a2:	ed9f 0b6b 	vldr	d0, [pc, #428]	@ 8012350 <__ieee754_acos+0x1d8>
 80121a6:	ed9f 7b6c 	vldr	d7, [pc, #432]	@ 8012358 <__ieee754_acos+0x1e0>
 80121aa:	2a00      	cmp	r2, #0
 80121ac:	fe37 0b00 	vselgt.f64	d0, d7, d0
 80121b0:	b007      	add	sp, #28
 80121b2:	ecbd 8b10 	vpop	{d8-d15}
 80121b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80121ba:	ee30 8b40 	vsub.f64	d8, d0, d0
 80121be:	ee88 0b08 	vdiv.f64	d0, d8, d8
 80121c2:	e7f5      	b.n	80121b0 <__ieee754_acos+0x38>
 80121c4:	4981      	ldr	r1, [pc, #516]	@ (80123cc <__ieee754_acos+0x254>)
 80121c6:	428b      	cmp	r3, r1
 80121c8:	d83b      	bhi.n	8012242 <__ieee754_acos+0xca>
 80121ca:	4a81      	ldr	r2, [pc, #516]	@ (80123d0 <__ieee754_acos+0x258>)
 80121cc:	4293      	cmp	r3, r2
 80121ce:	ed9f 0b64 	vldr	d0, [pc, #400]	@ 8012360 <__ieee754_acos+0x1e8>
 80121d2:	d9ed      	bls.n	80121b0 <__ieee754_acos+0x38>
 80121d4:	ee28 7b08 	vmul.f64	d7, d8, d8
 80121d8:	ed9f 5b63 	vldr	d5, [pc, #396]	@ 8012368 <__ieee754_acos+0x1f0>
 80121dc:	ed9f 6b64 	vldr	d6, [pc, #400]	@ 8012370 <__ieee754_acos+0x1f8>
 80121e0:	eea7 6b05 	vfma.f64	d6, d7, d5
 80121e4:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 8012378 <__ieee754_acos+0x200>
 80121e8:	eea6 5b07 	vfma.f64	d5, d6, d7
 80121ec:	ed9f 6b64 	vldr	d6, [pc, #400]	@ 8012380 <__ieee754_acos+0x208>
 80121f0:	eea5 6b07 	vfma.f64	d6, d5, d7
 80121f4:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 8012388 <__ieee754_acos+0x210>
 80121f8:	eea6 5b07 	vfma.f64	d5, d6, d7
 80121fc:	ed9f 6b64 	vldr	d6, [pc, #400]	@ 8012390 <__ieee754_acos+0x218>
 8012200:	ed9f 4b65 	vldr	d4, [pc, #404]	@ 8012398 <__ieee754_acos+0x220>
 8012204:	eea5 6b07 	vfma.f64	d6, d5, d7
 8012208:	ee26 6b07 	vmul.f64	d6, d6, d7
 801220c:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 80123a0 <__ieee754_acos+0x228>
 8012210:	eea7 4b05 	vfma.f64	d4, d7, d5
 8012214:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 80123a8 <__ieee754_acos+0x230>
 8012218:	eea4 5b07 	vfma.f64	d5, d4, d7
 801221c:	ed9f 4b64 	vldr	d4, [pc, #400]	@ 80123b0 <__ieee754_acos+0x238>
 8012220:	eea5 4b07 	vfma.f64	d4, d5, d7
 8012224:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8012228:	eea4 5b07 	vfma.f64	d5, d4, d7
 801222c:	ed9f 7b62 	vldr	d7, [pc, #392]	@ 80123b8 <__ieee754_acos+0x240>
 8012230:	ee86 4b05 	vdiv.f64	d4, d6, d5
 8012234:	eea8 7b44 	vfms.f64	d7, d8, d4
 8012238:	ee38 7b47 	vsub.f64	d7, d8, d7
 801223c:	ee30 0b47 	vsub.f64	d0, d0, d7
 8012240:	e7b6      	b.n	80121b0 <__ieee754_acos+0x38>
 8012242:	2a00      	cmp	r2, #0
 8012244:	ed9f eb48 	vldr	d14, [pc, #288]	@ 8012368 <__ieee754_acos+0x1f0>
 8012248:	eeb7 9b00 	vmov.f64	d9, #112	@ 0x3f800000  1.0
 801224c:	eeb6 0b00 	vmov.f64	d0, #96	@ 0x3f000000  0.5
 8012250:	ed9f db47 	vldr	d13, [pc, #284]	@ 8012370 <__ieee754_acos+0x1f8>
 8012254:	ed9f cb48 	vldr	d12, [pc, #288]	@ 8012378 <__ieee754_acos+0x200>
 8012258:	ed9f bb49 	vldr	d11, [pc, #292]	@ 8012380 <__ieee754_acos+0x208>
 801225c:	ed9f ab4a 	vldr	d10, [pc, #296]	@ 8012388 <__ieee754_acos+0x210>
 8012260:	ed9f fb4b 	vldr	d15, [pc, #300]	@ 8012390 <__ieee754_acos+0x218>
 8012264:	ed9f 3b4c 	vldr	d3, [pc, #304]	@ 8012398 <__ieee754_acos+0x220>
 8012268:	ed9f 2b4f 	vldr	d2, [pc, #316]	@ 80123a8 <__ieee754_acos+0x230>
 801226c:	ed9f 1b50 	vldr	d1, [pc, #320]	@ 80123b0 <__ieee754_acos+0x238>
 8012270:	da2a      	bge.n	80122c8 <__ieee754_acos+0x150>
 8012272:	ee38 8b09 	vadd.f64	d8, d8, d9
 8012276:	ee28 0b00 	vmul.f64	d0, d8, d0
 801227a:	ed9f 7b49 	vldr	d7, [pc, #292]	@ 80123a0 <__ieee754_acos+0x228>
 801227e:	eea0 db0e 	vfma.f64	d13, d0, d14
 8012282:	eead cb00 	vfma.f64	d12, d13, d0
 8012286:	eea0 3b07 	vfma.f64	d3, d0, d7
 801228a:	eeac bb00 	vfma.f64	d11, d12, d0
 801228e:	eea3 2b00 	vfma.f64	d2, d3, d0
 8012292:	eeab ab00 	vfma.f64	d10, d11, d0
 8012296:	eea2 1b00 	vfma.f64	d1, d2, d0
 801229a:	eeaa fb00 	vfma.f64	d15, d10, d0
 801229e:	eea1 9b00 	vfma.f64	d9, d1, d0
 80122a2:	ee2f 8b00 	vmul.f64	d8, d15, d0
 80122a6:	f000 fbb5 	bl	8012a14 <__ieee754_sqrt>
 80122aa:	ee88 6b09 	vdiv.f64	d6, d8, d9
 80122ae:	ed9f 7b44 	vldr	d7, [pc, #272]	@ 80123c0 <__ieee754_acos+0x248>
 80122b2:	eea0 7b06 	vfma.f64	d7, d0, d6
 80122b6:	ee37 7b00 	vadd.f64	d7, d7, d0
 80122ba:	ed9f 0b25 	vldr	d0, [pc, #148]	@ 8012350 <__ieee754_acos+0x1d8>
 80122be:	eeb0 6b00 	vmov.f64	d6, #0	@ 0x40000000  2.0
 80122c2:	eea7 0b46 	vfms.f64	d0, d7, d6
 80122c6:	e773      	b.n	80121b0 <__ieee754_acos+0x38>
 80122c8:	ee39 8b48 	vsub.f64	d8, d9, d8
 80122cc:	ee28 8b00 	vmul.f64	d8, d8, d0
 80122d0:	eeb0 0b48 	vmov.f64	d0, d8
 80122d4:	ed8d 1b04 	vstr	d1, [sp, #16]
 80122d8:	ed8d 2b02 	vstr	d2, [sp, #8]
 80122dc:	ed8d 3b00 	vstr	d3, [sp]
 80122e0:	f000 fb98 	bl	8012a14 <__ieee754_sqrt>
 80122e4:	eeb0 5b48 	vmov.f64	d5, d8
 80122e8:	eea8 db0e 	vfma.f64	d13, d8, d14
 80122ec:	ec53 2b10 	vmov	r2, r3, d0
 80122f0:	eead cb08 	vfma.f64	d12, d13, d8
 80122f4:	2200      	movs	r2, #0
 80122f6:	ec43 2b17 	vmov	d7, r2, r3
 80122fa:	eeac bb08 	vfma.f64	d11, d12, d8
 80122fe:	ee30 6b07 	vadd.f64	d6, d0, d7
 8012302:	eea7 5b47 	vfms.f64	d5, d7, d7
 8012306:	ed9d 3b00 	vldr	d3, [sp]
 801230a:	ee85 4b06 	vdiv.f64	d4, d5, d6
 801230e:	eeab ab08 	vfma.f64	d10, d11, d8
 8012312:	ed9f 6b23 	vldr	d6, [pc, #140]	@ 80123a0 <__ieee754_acos+0x228>
 8012316:	eeaa fb08 	vfma.f64	d15, d10, d8
 801231a:	ee2f fb08 	vmul.f64	d15, d15, d8
 801231e:	ed9d 2b02 	vldr	d2, [sp, #8]
 8012322:	eea8 3b06 	vfma.f64	d3, d8, d6
 8012326:	eeb0 6b44 	vmov.f64	d6, d4
 801232a:	ed9d 1b04 	vldr	d1, [sp, #16]
 801232e:	eea3 2b08 	vfma.f64	d2, d3, d8
 8012332:	eea2 1b08 	vfma.f64	d1, d2, d8
 8012336:	eea1 9b08 	vfma.f64	d9, d1, d8
 801233a:	ee8f 5b09 	vdiv.f64	d5, d15, d9
 801233e:	eea0 6b05 	vfma.f64	d6, d0, d5
 8012342:	ee37 0b06 	vadd.f64	d0, d7, d6
 8012346:	ee30 0b00 	vadd.f64	d0, d0, d0
 801234a:	e731      	b.n	80121b0 <__ieee754_acos+0x38>
 801234c:	f3af 8000 	nop.w
 8012350:	54442d18 	.word	0x54442d18
 8012354:	400921fb 	.word	0x400921fb
	...
 8012360:	54442d18 	.word	0x54442d18
 8012364:	3ff921fb 	.word	0x3ff921fb
 8012368:	0dfdf709 	.word	0x0dfdf709
 801236c:	3f023de1 	.word	0x3f023de1
 8012370:	7501b288 	.word	0x7501b288
 8012374:	3f49efe0 	.word	0x3f49efe0
 8012378:	b5688f3b 	.word	0xb5688f3b
 801237c:	bfa48228 	.word	0xbfa48228
 8012380:	0e884455 	.word	0x0e884455
 8012384:	3fc9c155 	.word	0x3fc9c155
 8012388:	03eb6f7d 	.word	0x03eb6f7d
 801238c:	bfd4d612 	.word	0xbfd4d612
 8012390:	55555555 	.word	0x55555555
 8012394:	3fc55555 	.word	0x3fc55555
 8012398:	1b8d0159 	.word	0x1b8d0159
 801239c:	bfe6066c 	.word	0xbfe6066c
 80123a0:	b12e9282 	.word	0xb12e9282
 80123a4:	3fb3b8c5 	.word	0x3fb3b8c5
 80123a8:	9c598ac8 	.word	0x9c598ac8
 80123ac:	40002ae5 	.word	0x40002ae5
 80123b0:	1c8a2d4b 	.word	0x1c8a2d4b
 80123b4:	c0033a27 	.word	0xc0033a27
 80123b8:	33145c07 	.word	0x33145c07
 80123bc:	3c91a626 	.word	0x3c91a626
 80123c0:	33145c07 	.word	0x33145c07
 80123c4:	bc91a626 	.word	0xbc91a626
 80123c8:	3fefffff 	.word	0x3fefffff
 80123cc:	3fdfffff 	.word	0x3fdfffff
 80123d0:	3c600000 	.word	0x3c600000
 80123d4:	00000000 	.word	0x00000000

080123d8 <__ieee754_rem_pio2>:
 80123d8:	b570      	push	{r4, r5, r6, lr}
 80123da:	eeb0 7b40 	vmov.f64	d7, d0
 80123de:	ee17 5a90 	vmov	r5, s15
 80123e2:	4b99      	ldr	r3, [pc, #612]	@ (8012648 <__ieee754_rem_pio2+0x270>)
 80123e4:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 80123e8:	429e      	cmp	r6, r3
 80123ea:	b088      	sub	sp, #32
 80123ec:	4604      	mov	r4, r0
 80123ee:	d807      	bhi.n	8012400 <__ieee754_rem_pio2+0x28>
 80123f0:	2200      	movs	r2, #0
 80123f2:	2300      	movs	r3, #0
 80123f4:	ed84 0b00 	vstr	d0, [r4]
 80123f8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80123fc:	2000      	movs	r0, #0
 80123fe:	e01b      	b.n	8012438 <__ieee754_rem_pio2+0x60>
 8012400:	4b92      	ldr	r3, [pc, #584]	@ (801264c <__ieee754_rem_pio2+0x274>)
 8012402:	429e      	cmp	r6, r3
 8012404:	d83b      	bhi.n	801247e <__ieee754_rem_pio2+0xa6>
 8012406:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 801240a:	2d00      	cmp	r5, #0
 801240c:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8012608 <__ieee754_rem_pio2+0x230>
 8012410:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8012414:	dd19      	ble.n	801244a <__ieee754_rem_pio2+0x72>
 8012416:	ee30 7b46 	vsub.f64	d7, d0, d6
 801241a:	429e      	cmp	r6, r3
 801241c:	d00e      	beq.n	801243c <__ieee754_rem_pio2+0x64>
 801241e:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 8012610 <__ieee754_rem_pio2+0x238>
 8012422:	ee37 6b45 	vsub.f64	d6, d7, d5
 8012426:	ee37 7b46 	vsub.f64	d7, d7, d6
 801242a:	ed84 6b00 	vstr	d6, [r4]
 801242e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8012432:	ed84 7b02 	vstr	d7, [r4, #8]
 8012436:	2001      	movs	r0, #1
 8012438:	b008      	add	sp, #32
 801243a:	bd70      	pop	{r4, r5, r6, pc}
 801243c:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 8012618 <__ieee754_rem_pio2+0x240>
 8012440:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 8012620 <__ieee754_rem_pio2+0x248>
 8012444:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012448:	e7eb      	b.n	8012422 <__ieee754_rem_pio2+0x4a>
 801244a:	429e      	cmp	r6, r3
 801244c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8012450:	d00e      	beq.n	8012470 <__ieee754_rem_pio2+0x98>
 8012452:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 8012610 <__ieee754_rem_pio2+0x238>
 8012456:	ee37 6b05 	vadd.f64	d6, d7, d5
 801245a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801245e:	ed84 6b00 	vstr	d6, [r4]
 8012462:	ee37 7b05 	vadd.f64	d7, d7, d5
 8012466:	f04f 30ff 	mov.w	r0, #4294967295
 801246a:	ed84 7b02 	vstr	d7, [r4, #8]
 801246e:	e7e3      	b.n	8012438 <__ieee754_rem_pio2+0x60>
 8012470:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 8012618 <__ieee754_rem_pio2+0x240>
 8012474:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 8012620 <__ieee754_rem_pio2+0x248>
 8012478:	ee37 7b06 	vadd.f64	d7, d7, d6
 801247c:	e7eb      	b.n	8012456 <__ieee754_rem_pio2+0x7e>
 801247e:	4b74      	ldr	r3, [pc, #464]	@ (8012650 <__ieee754_rem_pio2+0x278>)
 8012480:	429e      	cmp	r6, r3
 8012482:	d870      	bhi.n	8012566 <__ieee754_rem_pio2+0x18e>
 8012484:	f7ff fcf0 	bl	8011e68 <fabs>
 8012488:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801248c:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8012628 <__ieee754_rem_pio2+0x250>
 8012490:	eea0 7b06 	vfma.f64	d7, d0, d6
 8012494:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8012498:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801249c:	ee17 0a90 	vmov	r0, s15
 80124a0:	eeb1 4b45 	vneg.f64	d4, d5
 80124a4:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8012608 <__ieee754_rem_pio2+0x230>
 80124a8:	eea5 0b47 	vfms.f64	d0, d5, d7
 80124ac:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8012610 <__ieee754_rem_pio2+0x238>
 80124b0:	281f      	cmp	r0, #31
 80124b2:	ee25 7b07 	vmul.f64	d7, d5, d7
 80124b6:	ee30 6b47 	vsub.f64	d6, d0, d7
 80124ba:	dc05      	bgt.n	80124c8 <__ieee754_rem_pio2+0xf0>
 80124bc:	4b65      	ldr	r3, [pc, #404]	@ (8012654 <__ieee754_rem_pio2+0x27c>)
 80124be:	1e42      	subs	r2, r0, #1
 80124c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80124c4:	42b3      	cmp	r3, r6
 80124c6:	d109      	bne.n	80124dc <__ieee754_rem_pio2+0x104>
 80124c8:	ee16 3a90 	vmov	r3, s13
 80124cc:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80124d0:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 80124d4:	2b10      	cmp	r3, #16
 80124d6:	ea4f 5226 	mov.w	r2, r6, asr #20
 80124da:	dc02      	bgt.n	80124e2 <__ieee754_rem_pio2+0x10a>
 80124dc:	ed84 6b00 	vstr	d6, [r4]
 80124e0:	e01a      	b.n	8012518 <__ieee754_rem_pio2+0x140>
 80124e2:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 8012618 <__ieee754_rem_pio2+0x240>
 80124e6:	eeb0 6b40 	vmov.f64	d6, d0
 80124ea:	eea4 6b03 	vfma.f64	d6, d4, d3
 80124ee:	ee30 7b46 	vsub.f64	d7, d0, d6
 80124f2:	eea4 7b03 	vfma.f64	d7, d4, d3
 80124f6:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 8012620 <__ieee754_rem_pio2+0x248>
 80124fa:	ee95 7b03 	vfnms.f64	d7, d5, d3
 80124fe:	ee36 3b47 	vsub.f64	d3, d6, d7
 8012502:	ee13 3a90 	vmov	r3, s7
 8012506:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801250a:	1ad3      	subs	r3, r2, r3
 801250c:	2b31      	cmp	r3, #49	@ 0x31
 801250e:	dc17      	bgt.n	8012540 <__ieee754_rem_pio2+0x168>
 8012510:	eeb0 0b46 	vmov.f64	d0, d6
 8012514:	ed84 3b00 	vstr	d3, [r4]
 8012518:	ed94 6b00 	vldr	d6, [r4]
 801251c:	2d00      	cmp	r5, #0
 801251e:	ee30 0b46 	vsub.f64	d0, d0, d6
 8012522:	ee30 0b47 	vsub.f64	d0, d0, d7
 8012526:	ed84 0b02 	vstr	d0, [r4, #8]
 801252a:	da85      	bge.n	8012438 <__ieee754_rem_pio2+0x60>
 801252c:	eeb1 6b46 	vneg.f64	d6, d6
 8012530:	eeb1 0b40 	vneg.f64	d0, d0
 8012534:	ed84 6b00 	vstr	d6, [r4]
 8012538:	ed84 0b02 	vstr	d0, [r4, #8]
 801253c:	4240      	negs	r0, r0
 801253e:	e77b      	b.n	8012438 <__ieee754_rem_pio2+0x60>
 8012540:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 8012630 <__ieee754_rem_pio2+0x258>
 8012544:	eeb0 0b46 	vmov.f64	d0, d6
 8012548:	eea4 0b07 	vfma.f64	d0, d4, d7
 801254c:	ee36 6b40 	vsub.f64	d6, d6, d0
 8012550:	eea4 6b07 	vfma.f64	d6, d4, d7
 8012554:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 8012638 <__ieee754_rem_pio2+0x260>
 8012558:	eeb0 7b46 	vmov.f64	d7, d6
 801255c:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8012560:	ee30 6b47 	vsub.f64	d6, d0, d7
 8012564:	e7ba      	b.n	80124dc <__ieee754_rem_pio2+0x104>
 8012566:	4b3c      	ldr	r3, [pc, #240]	@ (8012658 <__ieee754_rem_pio2+0x280>)
 8012568:	429e      	cmp	r6, r3
 801256a:	d906      	bls.n	801257a <__ieee754_rem_pio2+0x1a2>
 801256c:	ee30 7b40 	vsub.f64	d7, d0, d0
 8012570:	ed80 7b02 	vstr	d7, [r0, #8]
 8012574:	ed80 7b00 	vstr	d7, [r0]
 8012578:	e740      	b.n	80123fc <__ieee754_rem_pio2+0x24>
 801257a:	ee10 3a10 	vmov	r3, s0
 801257e:	1532      	asrs	r2, r6, #20
 8012580:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 8012584:	4618      	mov	r0, r3
 8012586:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 801258a:	ec41 0b17 	vmov	d7, r0, r1
 801258e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8012592:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8012640 <__ieee754_rem_pio2+0x268>
 8012596:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801259a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801259e:	ed8d 6b02 	vstr	d6, [sp, #8]
 80125a2:	ee27 7b05 	vmul.f64	d7, d7, d5
 80125a6:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80125aa:	a808      	add	r0, sp, #32
 80125ac:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80125b0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80125b4:	ed8d 6b04 	vstr	d6, [sp, #16]
 80125b8:	ee27 7b05 	vmul.f64	d7, d7, d5
 80125bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80125c0:	2103      	movs	r1, #3
 80125c2:	ed30 7b02 	vldmdb	r0!, {d7}
 80125c6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80125ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80125ce:	460b      	mov	r3, r1
 80125d0:	f101 31ff 	add.w	r1, r1, #4294967295
 80125d4:	d0f5      	beq.n	80125c2 <__ieee754_rem_pio2+0x1ea>
 80125d6:	4921      	ldr	r1, [pc, #132]	@ (801265c <__ieee754_rem_pio2+0x284>)
 80125d8:	9101      	str	r1, [sp, #4]
 80125da:	2102      	movs	r1, #2
 80125dc:	9100      	str	r1, [sp, #0]
 80125de:	a802      	add	r0, sp, #8
 80125e0:	4621      	mov	r1, r4
 80125e2:	f000 fa1d 	bl	8012a20 <__kernel_rem_pio2>
 80125e6:	2d00      	cmp	r5, #0
 80125e8:	f6bf af26 	bge.w	8012438 <__ieee754_rem_pio2+0x60>
 80125ec:	ed94 7b00 	vldr	d7, [r4]
 80125f0:	eeb1 7b47 	vneg.f64	d7, d7
 80125f4:	ed84 7b00 	vstr	d7, [r4]
 80125f8:	ed94 7b02 	vldr	d7, [r4, #8]
 80125fc:	eeb1 7b47 	vneg.f64	d7, d7
 8012600:	ed84 7b02 	vstr	d7, [r4, #8]
 8012604:	e79a      	b.n	801253c <__ieee754_rem_pio2+0x164>
 8012606:	bf00      	nop
 8012608:	54400000 	.word	0x54400000
 801260c:	3ff921fb 	.word	0x3ff921fb
 8012610:	1a626331 	.word	0x1a626331
 8012614:	3dd0b461 	.word	0x3dd0b461
 8012618:	1a600000 	.word	0x1a600000
 801261c:	3dd0b461 	.word	0x3dd0b461
 8012620:	2e037073 	.word	0x2e037073
 8012624:	3ba3198a 	.word	0x3ba3198a
 8012628:	6dc9c883 	.word	0x6dc9c883
 801262c:	3fe45f30 	.word	0x3fe45f30
 8012630:	2e000000 	.word	0x2e000000
 8012634:	3ba3198a 	.word	0x3ba3198a
 8012638:	252049c1 	.word	0x252049c1
 801263c:	397b839a 	.word	0x397b839a
 8012640:	00000000 	.word	0x00000000
 8012644:	41700000 	.word	0x41700000
 8012648:	3fe921fb 	.word	0x3fe921fb
 801264c:	4002d97b 	.word	0x4002d97b
 8012650:	413921fb 	.word	0x413921fb
 8012654:	080179f4 	.word	0x080179f4
 8012658:	7fefffff 	.word	0x7fefffff
 801265c:	08017a74 	.word	0x08017a74

08012660 <__ieee754_acosf>:
 8012660:	b508      	push	{r3, lr}
 8012662:	ee10 3a10 	vmov	r3, s0
 8012666:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801266a:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 801266e:	ed2d 8b0c 	vpush	{d8-d13}
 8012672:	d109      	bne.n	8012688 <__ieee754_acosf+0x28>
 8012674:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 8012808 <__ieee754_acosf+0x1a8>
 8012678:	eddf 7a64 	vldr	s15, [pc, #400]	@ 801280c <__ieee754_acosf+0x1ac>
 801267c:	2b00      	cmp	r3, #0
 801267e:	fe37 0a80 	vselgt.f32	s0, s15, s0
 8012682:	ecbd 8b0c 	vpop	{d8-d13}
 8012686:	bd08      	pop	{r3, pc}
 8012688:	d904      	bls.n	8012694 <__ieee754_acosf+0x34>
 801268a:	ee30 8a40 	vsub.f32	s16, s0, s0
 801268e:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8012692:	e7f6      	b.n	8012682 <__ieee754_acosf+0x22>
 8012694:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 8012698:	d23c      	bcs.n	8012714 <__ieee754_acosf+0xb4>
 801269a:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 801269e:	f240 80af 	bls.w	8012800 <__ieee754_acosf+0x1a0>
 80126a2:	ee60 7a00 	vmul.f32	s15, s0, s0
 80126a6:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 8012810 <__ieee754_acosf+0x1b0>
 80126aa:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8012814 <__ieee754_acosf+0x1b4>
 80126ae:	ed9f 6a5a 	vldr	s12, [pc, #360]	@ 8012818 <__ieee754_acosf+0x1b8>
 80126b2:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80126b6:	eddf 6a59 	vldr	s13, [pc, #356]	@ 801281c <__ieee754_acosf+0x1bc>
 80126ba:	eee7 6a27 	vfma.f32	s13, s14, s15
 80126be:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8012820 <__ieee754_acosf+0x1c0>
 80126c2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80126c6:	eddf 6a57 	vldr	s13, [pc, #348]	@ 8012824 <__ieee754_acosf+0x1c4>
 80126ca:	eee7 6a27 	vfma.f32	s13, s14, s15
 80126ce:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8012828 <__ieee754_acosf+0x1c8>
 80126d2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80126d6:	eddf 6a55 	vldr	s13, [pc, #340]	@ 801282c <__ieee754_acosf+0x1cc>
 80126da:	eea7 6aa6 	vfma.f32	s12, s15, s13
 80126de:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8012830 <__ieee754_acosf+0x1d0>
 80126e2:	eee6 6a27 	vfma.f32	s13, s12, s15
 80126e6:	ed9f 6a53 	vldr	s12, [pc, #332]	@ 8012834 <__ieee754_acosf+0x1d4>
 80126ea:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80126ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80126f2:	eee6 6a27 	vfma.f32	s13, s12, s15
 80126f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80126fa:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 8012838 <__ieee754_acosf+0x1d8>
 80126fe:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8012702:	eee0 7a46 	vfms.f32	s15, s0, s12
 8012706:	ee70 7a67 	vsub.f32	s15, s0, s15
 801270a:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 801283c <__ieee754_acosf+0x1dc>
 801270e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012712:	e7b6      	b.n	8012682 <__ieee754_acosf+0x22>
 8012714:	2b00      	cmp	r3, #0
 8012716:	eddf da3e 	vldr	s27, [pc, #248]	@ 8012810 <__ieee754_acosf+0x1b0>
 801271a:	eddf ca3e 	vldr	s25, [pc, #248]	@ 8012814 <__ieee754_acosf+0x1b4>
 801271e:	ed9f ca3f 	vldr	s24, [pc, #252]	@ 801281c <__ieee754_acosf+0x1bc>
 8012722:	eddf ba3f 	vldr	s23, [pc, #252]	@ 8012820 <__ieee754_acosf+0x1c0>
 8012726:	ed9f ba3f 	vldr	s22, [pc, #252]	@ 8012824 <__ieee754_acosf+0x1c4>
 801272a:	eddf 8a3f 	vldr	s17, [pc, #252]	@ 8012828 <__ieee754_acosf+0x1c8>
 801272e:	ed9f da3f 	vldr	s26, [pc, #252]	@ 801282c <__ieee754_acosf+0x1cc>
 8012732:	eddf aa39 	vldr	s21, [pc, #228]	@ 8012818 <__ieee754_acosf+0x1b8>
 8012736:	ed9f aa3e 	vldr	s20, [pc, #248]	@ 8012830 <__ieee754_acosf+0x1d0>
 801273a:	eddf 9a3e 	vldr	s19, [pc, #248]	@ 8012834 <__ieee754_acosf+0x1d4>
 801273e:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 8012742:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012746:	da28      	bge.n	801279a <__ieee754_acosf+0x13a>
 8012748:	ee30 8a09 	vadd.f32	s16, s0, s18
 801274c:	ee28 0a27 	vmul.f32	s0, s16, s15
 8012750:	eee0 ca2d 	vfma.f32	s25, s0, s27
 8012754:	eee0 aa0d 	vfma.f32	s21, s0, s26
 8012758:	eeac ca80 	vfma.f32	s24, s25, s0
 801275c:	eeaa aa80 	vfma.f32	s20, s21, s0
 8012760:	eeec ba00 	vfma.f32	s23, s24, s0
 8012764:	eeea 9a00 	vfma.f32	s19, s20, s0
 8012768:	eeab ba80 	vfma.f32	s22, s23, s0
 801276c:	eea9 9a80 	vfma.f32	s18, s19, s0
 8012770:	eeeb 8a00 	vfma.f32	s17, s22, s0
 8012774:	ee68 8a80 	vmul.f32	s17, s17, s0
 8012778:	f7ff fc38 	bl	8011fec <__ieee754_sqrtf>
 801277c:	ee88 7a89 	vdiv.f32	s14, s17, s18
 8012780:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8012840 <__ieee754_acosf+0x1e0>
 8012784:	eee0 7a07 	vfma.f32	s15, s0, s14
 8012788:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 801278c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8012790:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8012844 <__ieee754_acosf+0x1e4>
 8012794:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8012798:	e773      	b.n	8012682 <__ieee754_acosf+0x22>
 801279a:	ee39 8a40 	vsub.f32	s16, s18, s0
 801279e:	ee28 8a27 	vmul.f32	s16, s16, s15
 80127a2:	eeb0 0a48 	vmov.f32	s0, s16
 80127a6:	f7ff fc21 	bl	8011fec <__ieee754_sqrtf>
 80127aa:	eee8 ca2d 	vfma.f32	s25, s16, s27
 80127ae:	eee8 aa0d 	vfma.f32	s21, s16, s26
 80127b2:	eeac ca88 	vfma.f32	s24, s25, s16
 80127b6:	eeaa aa88 	vfma.f32	s20, s21, s16
 80127ba:	eeec ba08 	vfma.f32	s23, s24, s16
 80127be:	ee10 3a10 	vmov	r3, s0
 80127c2:	eeab ba88 	vfma.f32	s22, s23, s16
 80127c6:	f36f 030b 	bfc	r3, #0, #12
 80127ca:	eeea 9a08 	vfma.f32	s19, s20, s16
 80127ce:	ee07 3a90 	vmov	s15, r3
 80127d2:	eeeb 8a08 	vfma.f32	s17, s22, s16
 80127d6:	eeb0 6a48 	vmov.f32	s12, s16
 80127da:	eea7 6ae7 	vfms.f32	s12, s15, s15
 80127de:	eea9 9a88 	vfma.f32	s18, s19, s16
 80127e2:	ee70 6a27 	vadd.f32	s13, s0, s15
 80127e6:	ee68 8a88 	vmul.f32	s17, s17, s16
 80127ea:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80127ee:	eec8 6a89 	vdiv.f32	s13, s17, s18
 80127f2:	eea0 7a26 	vfma.f32	s14, s0, s13
 80127f6:	ee37 0a87 	vadd.f32	s0, s15, s14
 80127fa:	ee30 0a00 	vadd.f32	s0, s0, s0
 80127fe:	e740      	b.n	8012682 <__ieee754_acosf+0x22>
 8012800:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8012848 <__ieee754_acosf+0x1e8>
 8012804:	e73d      	b.n	8012682 <__ieee754_acosf+0x22>
 8012806:	bf00      	nop
 8012808:	40490fdb 	.word	0x40490fdb
 801280c:	00000000 	.word	0x00000000
 8012810:	3811ef08 	.word	0x3811ef08
 8012814:	3a4f7f04 	.word	0x3a4f7f04
 8012818:	bf303361 	.word	0xbf303361
 801281c:	bd241146 	.word	0xbd241146
 8012820:	3e4e0aa8 	.word	0x3e4e0aa8
 8012824:	bea6b090 	.word	0xbea6b090
 8012828:	3e2aaaab 	.word	0x3e2aaaab
 801282c:	3d9dc62e 	.word	0x3d9dc62e
 8012830:	4001572d 	.word	0x4001572d
 8012834:	c019d139 	.word	0xc019d139
 8012838:	33a22168 	.word	0x33a22168
 801283c:	3fc90fda 	.word	0x3fc90fda
 8012840:	b3a22168 	.word	0xb3a22168
 8012844:	40490fda 	.word	0x40490fda
 8012848:	3fc90fdb 	.word	0x3fc90fdb

0801284c <__ieee754_asinf>:
 801284c:	b538      	push	{r3, r4, r5, lr}
 801284e:	ee10 5a10 	vmov	r5, s0
 8012852:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8012856:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 801285a:	ed2d 8b04 	vpush	{d8-d9}
 801285e:	d10c      	bne.n	801287a <__ieee754_asinf+0x2e>
 8012860:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80129d4 <__ieee754_asinf+0x188>
 8012864:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80129d8 <__ieee754_asinf+0x18c>
 8012868:	ee60 7a27 	vmul.f32	s15, s0, s15
 801286c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8012870:	eeb0 0a67 	vmov.f32	s0, s15
 8012874:	ecbd 8b04 	vpop	{d8-d9}
 8012878:	bd38      	pop	{r3, r4, r5, pc}
 801287a:	d904      	bls.n	8012886 <__ieee754_asinf+0x3a>
 801287c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8012880:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8012884:	e7f6      	b.n	8012874 <__ieee754_asinf+0x28>
 8012886:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 801288a:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801288e:	d20b      	bcs.n	80128a8 <__ieee754_asinf+0x5c>
 8012890:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8012894:	d252      	bcs.n	801293c <__ieee754_asinf+0xf0>
 8012896:	eddf 7a51 	vldr	s15, [pc, #324]	@ 80129dc <__ieee754_asinf+0x190>
 801289a:	ee70 7a27 	vadd.f32	s15, s0, s15
 801289e:	eef4 7ae8 	vcmpe.f32	s15, s17
 80128a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128a6:	dce5      	bgt.n	8012874 <__ieee754_asinf+0x28>
 80128a8:	f7ff fb8a 	bl	8011fc0 <fabsf>
 80128ac:	ee38 8ac0 	vsub.f32	s16, s17, s0
 80128b0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80128b4:	ee28 8a27 	vmul.f32	s16, s16, s15
 80128b8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80129e0 <__ieee754_asinf+0x194>
 80128bc:	eddf 7a49 	vldr	s15, [pc, #292]	@ 80129e4 <__ieee754_asinf+0x198>
 80128c0:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 80129e8 <__ieee754_asinf+0x19c>
 80128c4:	eea8 7a27 	vfma.f32	s14, s16, s15
 80128c8:	eddf 7a48 	vldr	s15, [pc, #288]	@ 80129ec <__ieee754_asinf+0x1a0>
 80128cc:	eee7 7a08 	vfma.f32	s15, s14, s16
 80128d0:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80129f0 <__ieee754_asinf+0x1a4>
 80128d4:	eea7 7a88 	vfma.f32	s14, s15, s16
 80128d8:	eddf 7a46 	vldr	s15, [pc, #280]	@ 80129f4 <__ieee754_asinf+0x1a8>
 80128dc:	eee7 7a08 	vfma.f32	s15, s14, s16
 80128e0:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80129f8 <__ieee754_asinf+0x1ac>
 80128e4:	eea7 9a88 	vfma.f32	s18, s15, s16
 80128e8:	eddf 7a44 	vldr	s15, [pc, #272]	@ 80129fc <__ieee754_asinf+0x1b0>
 80128ec:	eee8 7a07 	vfma.f32	s15, s16, s14
 80128f0:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8012a00 <__ieee754_asinf+0x1b4>
 80128f4:	eea7 7a88 	vfma.f32	s14, s15, s16
 80128f8:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8012a04 <__ieee754_asinf+0x1b8>
 80128fc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8012900:	eeb0 0a48 	vmov.f32	s0, s16
 8012904:	eee7 8a88 	vfma.f32	s17, s15, s16
 8012908:	f7ff fb70 	bl	8011fec <__ieee754_sqrtf>
 801290c:	4b3e      	ldr	r3, [pc, #248]	@ (8012a08 <__ieee754_asinf+0x1bc>)
 801290e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8012912:	429c      	cmp	r4, r3
 8012914:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8012918:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801291c:	d93d      	bls.n	801299a <__ieee754_asinf+0x14e>
 801291e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8012922:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8012a0c <__ieee754_asinf+0x1c0>
 8012926:	eee0 7a26 	vfma.f32	s15, s0, s13
 801292a:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 80129d8 <__ieee754_asinf+0x18c>
 801292e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012932:	2d00      	cmp	r5, #0
 8012934:	bfd8      	it	le
 8012936:	eeb1 0a40 	vnegle.f32	s0, s0
 801293a:	e79b      	b.n	8012874 <__ieee754_asinf+0x28>
 801293c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8012940:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80129e4 <__ieee754_asinf+0x198>
 8012944:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80129e0 <__ieee754_asinf+0x194>
 8012948:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 80129f8 <__ieee754_asinf+0x1ac>
 801294c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8012950:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80129ec <__ieee754_asinf+0x1a0>
 8012954:	eee7 6a27 	vfma.f32	s13, s14, s15
 8012958:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80129f0 <__ieee754_asinf+0x1a4>
 801295c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012960:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80129f4 <__ieee754_asinf+0x1a8>
 8012964:	eee7 6a27 	vfma.f32	s13, s14, s15
 8012968:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80129e8 <__ieee754_asinf+0x19c>
 801296c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012970:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80129fc <__ieee754_asinf+0x1b0>
 8012974:	eee7 6a86 	vfma.f32	s13, s15, s12
 8012978:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8012a00 <__ieee754_asinf+0x1b4>
 801297c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8012980:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8012a04 <__ieee754_asinf+0x1b8>
 8012984:	eee6 6a27 	vfma.f32	s13, s12, s15
 8012988:	ee27 7a27 	vmul.f32	s14, s14, s15
 801298c:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8012990:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8012994:	eea0 0a27 	vfma.f32	s0, s0, s15
 8012998:	e76c      	b.n	8012874 <__ieee754_asinf+0x28>
 801299a:	ee10 3a10 	vmov	r3, s0
 801299e:	f36f 030b 	bfc	r3, #0, #12
 80129a2:	ee07 3a10 	vmov	s14, r3
 80129a6:	eea7 8a47 	vfms.f32	s16, s14, s14
 80129aa:	ee70 5a00 	vadd.f32	s11, s0, s0
 80129ae:	ee30 0a07 	vadd.f32	s0, s0, s14
 80129b2:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80129d4 <__ieee754_asinf+0x188>
 80129b6:	ee88 5a00 	vdiv.f32	s10, s16, s0
 80129ba:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8012a10 <__ieee754_asinf+0x1c4>
 80129be:	eee5 7a66 	vfms.f32	s15, s10, s13
 80129c2:	eed5 7a86 	vfnms.f32	s15, s11, s12
 80129c6:	eeb0 6a40 	vmov.f32	s12, s0
 80129ca:	eea7 6a66 	vfms.f32	s12, s14, s13
 80129ce:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80129d2:	e7ac      	b.n	801292e <__ieee754_asinf+0xe2>
 80129d4:	b33bbd2e 	.word	0xb33bbd2e
 80129d8:	3fc90fdb 	.word	0x3fc90fdb
 80129dc:	7149f2ca 	.word	0x7149f2ca
 80129e0:	3a4f7f04 	.word	0x3a4f7f04
 80129e4:	3811ef08 	.word	0x3811ef08
 80129e8:	3e2aaaab 	.word	0x3e2aaaab
 80129ec:	bd241146 	.word	0xbd241146
 80129f0:	3e4e0aa8 	.word	0x3e4e0aa8
 80129f4:	bea6b090 	.word	0xbea6b090
 80129f8:	3d9dc62e 	.word	0x3d9dc62e
 80129fc:	bf303361 	.word	0xbf303361
 8012a00:	4001572d 	.word	0x4001572d
 8012a04:	c019d139 	.word	0xc019d139
 8012a08:	3f799999 	.word	0x3f799999
 8012a0c:	333bbd2e 	.word	0x333bbd2e
 8012a10:	3f490fdb 	.word	0x3f490fdb

08012a14 <__ieee754_sqrt>:
 8012a14:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8012a18:	4770      	bx	lr
 8012a1a:	0000      	movs	r0, r0
 8012a1c:	0000      	movs	r0, r0
	...

08012a20 <__kernel_rem_pio2>:
 8012a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a24:	ed2d 8b06 	vpush	{d8-d10}
 8012a28:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 8012a2c:	469b      	mov	fp, r3
 8012a2e:	460f      	mov	r7, r1
 8012a30:	4bb9      	ldr	r3, [pc, #740]	@ (8012d18 <__kernel_rem_pio2+0x2f8>)
 8012a32:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 8012a34:	9ea3      	ldr	r6, [sp, #652]	@ 0x28c
 8012a36:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8012a3a:	9001      	str	r0, [sp, #4]
 8012a3c:	f112 0f14 	cmn.w	r2, #20
 8012a40:	bfa8      	it	ge
 8012a42:	1ed3      	subge	r3, r2, #3
 8012a44:	f10b 3aff 	add.w	sl, fp, #4294967295
 8012a48:	bfb8      	it	lt
 8012a4a:	2300      	movlt	r3, #0
 8012a4c:	f06f 0517 	mvn.w	r5, #23
 8012a50:	ed9f 6bab 	vldr	d6, [pc, #684]	@ 8012d00 <__kernel_rem_pio2+0x2e0>
 8012a54:	bfa4      	itt	ge
 8012a56:	2018      	movge	r0, #24
 8012a58:	fb93 f3f0 	sdivge	r3, r3, r0
 8012a5c:	fb03 5505 	mla	r5, r3, r5, r5
 8012a60:	eba3 040a 	sub.w	r4, r3, sl
 8012a64:	4415      	add	r5, r2
 8012a66:	eb09 0c0a 	add.w	ip, r9, sl
 8012a6a:	a81a      	add	r0, sp, #104	@ 0x68
 8012a6c:	eb06 0e84 	add.w	lr, r6, r4, lsl #2
 8012a70:	2200      	movs	r2, #0
 8012a72:	4562      	cmp	r2, ip
 8012a74:	dd0e      	ble.n	8012a94 <__kernel_rem_pio2+0x74>
 8012a76:	aa1a      	add	r2, sp, #104	@ 0x68
 8012a78:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8012a7c:	f50d 78d4 	add.w	r8, sp, #424	@ 0x1a8
 8012a80:	2400      	movs	r4, #0
 8012a82:	454c      	cmp	r4, r9
 8012a84:	dc23      	bgt.n	8012ace <__kernel_rem_pio2+0xae>
 8012a86:	ed9f 7b9e 	vldr	d7, [pc, #632]	@ 8012d00 <__kernel_rem_pio2+0x2e0>
 8012a8a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8012a8e:	4694      	mov	ip, r2
 8012a90:	2000      	movs	r0, #0
 8012a92:	e015      	b.n	8012ac0 <__kernel_rem_pio2+0xa0>
 8012a94:	42d4      	cmn	r4, r2
 8012a96:	d409      	bmi.n	8012aac <__kernel_rem_pio2+0x8c>
 8012a98:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 8012a9c:	ee07 1a90 	vmov	s15, r1
 8012aa0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012aa4:	eca0 7b02 	vstmia	r0!, {d7}
 8012aa8:	3201      	adds	r2, #1
 8012aaa:	e7e2      	b.n	8012a72 <__kernel_rem_pio2+0x52>
 8012aac:	eeb0 7b46 	vmov.f64	d7, d6
 8012ab0:	e7f8      	b.n	8012aa4 <__kernel_rem_pio2+0x84>
 8012ab2:	ecbe 5b02 	vldmia	lr!, {d5}
 8012ab6:	ed3c 6b02 	vldmdb	ip!, {d6}
 8012aba:	3001      	adds	r0, #1
 8012abc:	eea5 7b06 	vfma.f64	d7, d5, d6
 8012ac0:	4550      	cmp	r0, sl
 8012ac2:	ddf6      	ble.n	8012ab2 <__kernel_rem_pio2+0x92>
 8012ac4:	eca8 7b02 	vstmia	r8!, {d7}
 8012ac8:	3401      	adds	r4, #1
 8012aca:	3208      	adds	r2, #8
 8012acc:	e7d9      	b.n	8012a82 <__kernel_rem_pio2+0x62>
 8012ace:	aa06      	add	r2, sp, #24
 8012ad0:	ed9f 9b8d 	vldr	d9, [pc, #564]	@ 8012d08 <__kernel_rem_pio2+0x2e8>
 8012ad4:	ed9f ab8e 	vldr	d10, [pc, #568]	@ 8012d10 <__kernel_rem_pio2+0x2f0>
 8012ad8:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 8012adc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012ae0:	9203      	str	r2, [sp, #12]
 8012ae2:	9302      	str	r3, [sp, #8]
 8012ae4:	464c      	mov	r4, r9
 8012ae6:	00e3      	lsls	r3, r4, #3
 8012ae8:	9304      	str	r3, [sp, #16]
 8012aea:	ab92      	add	r3, sp, #584	@ 0x248
 8012aec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012af0:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 8012af4:	aa6a      	add	r2, sp, #424	@ 0x1a8
 8012af6:	ab06      	add	r3, sp, #24
 8012af8:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8012afc:	461e      	mov	r6, r3
 8012afe:	4620      	mov	r0, r4
 8012b00:	2800      	cmp	r0, #0
 8012b02:	dc4a      	bgt.n	8012b9a <__kernel_rem_pio2+0x17a>
 8012b04:	4628      	mov	r0, r5
 8012b06:	9305      	str	r3, [sp, #20]
 8012b08:	f000 f9fe 	bl	8012f08 <scalbn>
 8012b0c:	eeb0 8b40 	vmov.f64	d8, d0
 8012b10:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 8012b14:	ee28 0b00 	vmul.f64	d0, d8, d0
 8012b18:	f000 fa72 	bl	8013000 <floor>
 8012b1c:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 8012b20:	eea0 8b47 	vfms.f64	d8, d0, d7
 8012b24:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8012b28:	2d00      	cmp	r5, #0
 8012b2a:	ee17 8a90 	vmov	r8, s15
 8012b2e:	9b05      	ldr	r3, [sp, #20]
 8012b30:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012b34:	ee38 8b47 	vsub.f64	d8, d8, d7
 8012b38:	dd41      	ble.n	8012bbe <__kernel_rem_pio2+0x19e>
 8012b3a:	1e60      	subs	r0, r4, #1
 8012b3c:	aa06      	add	r2, sp, #24
 8012b3e:	f1c5 0c18 	rsb	ip, r5, #24
 8012b42:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8012b46:	fa46 f20c 	asr.w	r2, r6, ip
 8012b4a:	4490      	add	r8, r2
 8012b4c:	fa02 f20c 	lsl.w	r2, r2, ip
 8012b50:	1ab6      	subs	r6, r6, r2
 8012b52:	aa06      	add	r2, sp, #24
 8012b54:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 8012b58:	f1c5 0217 	rsb	r2, r5, #23
 8012b5c:	4116      	asrs	r6, r2
 8012b5e:	2e00      	cmp	r6, #0
 8012b60:	dd3c      	ble.n	8012bdc <__kernel_rem_pio2+0x1bc>
 8012b62:	f04f 0c00 	mov.w	ip, #0
 8012b66:	f108 0801 	add.w	r8, r8, #1
 8012b6a:	4660      	mov	r0, ip
 8012b6c:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 8012b70:	4564      	cmp	r4, ip
 8012b72:	dc66      	bgt.n	8012c42 <__kernel_rem_pio2+0x222>
 8012b74:	2d00      	cmp	r5, #0
 8012b76:	dd03      	ble.n	8012b80 <__kernel_rem_pio2+0x160>
 8012b78:	2d01      	cmp	r5, #1
 8012b7a:	d072      	beq.n	8012c62 <__kernel_rem_pio2+0x242>
 8012b7c:	2d02      	cmp	r5, #2
 8012b7e:	d07a      	beq.n	8012c76 <__kernel_rem_pio2+0x256>
 8012b80:	2e02      	cmp	r6, #2
 8012b82:	d12b      	bne.n	8012bdc <__kernel_rem_pio2+0x1bc>
 8012b84:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8012b88:	ee30 8b48 	vsub.f64	d8, d0, d8
 8012b8c:	b330      	cbz	r0, 8012bdc <__kernel_rem_pio2+0x1bc>
 8012b8e:	4628      	mov	r0, r5
 8012b90:	f000 f9ba 	bl	8012f08 <scalbn>
 8012b94:	ee38 8b40 	vsub.f64	d8, d8, d0
 8012b98:	e020      	b.n	8012bdc <__kernel_rem_pio2+0x1bc>
 8012b9a:	ee20 7b09 	vmul.f64	d7, d0, d9
 8012b9e:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8012ba2:	3801      	subs	r0, #1
 8012ba4:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8012ba8:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8012bac:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8012bb0:	eca6 0a01 	vstmia	r6!, {s0}
 8012bb4:	ed32 0b02 	vldmdb	r2!, {d0}
 8012bb8:	ee37 0b00 	vadd.f64	d0, d7, d0
 8012bbc:	e7a0      	b.n	8012b00 <__kernel_rem_pio2+0xe0>
 8012bbe:	d105      	bne.n	8012bcc <__kernel_rem_pio2+0x1ac>
 8012bc0:	1e62      	subs	r2, r4, #1
 8012bc2:	a906      	add	r1, sp, #24
 8012bc4:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8012bc8:	15f6      	asrs	r6, r6, #23
 8012bca:	e7c8      	b.n	8012b5e <__kernel_rem_pio2+0x13e>
 8012bcc:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8012bd0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012bd8:	da31      	bge.n	8012c3e <__kernel_rem_pio2+0x21e>
 8012bda:	2600      	movs	r6, #0
 8012bdc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012be4:	f040 809c 	bne.w	8012d20 <__kernel_rem_pio2+0x300>
 8012be8:	1e62      	subs	r2, r4, #1
 8012bea:	2000      	movs	r0, #0
 8012bec:	454a      	cmp	r2, r9
 8012bee:	da49      	bge.n	8012c84 <__kernel_rem_pio2+0x264>
 8012bf0:	2800      	cmp	r0, #0
 8012bf2:	d062      	beq.n	8012cba <__kernel_rem_pio2+0x29a>
 8012bf4:	3c01      	subs	r4, #1
 8012bf6:	ab06      	add	r3, sp, #24
 8012bf8:	3d18      	subs	r5, #24
 8012bfa:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	d0f8      	beq.n	8012bf4 <__kernel_rem_pio2+0x1d4>
 8012c02:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8012c06:	4628      	mov	r0, r5
 8012c08:	f000 f97e 	bl	8012f08 <scalbn>
 8012c0c:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 8012d08 <__kernel_rem_pio2+0x2e8>
 8012c10:	1c62      	adds	r2, r4, #1
 8012c12:	a96a      	add	r1, sp, #424	@ 0x1a8
 8012c14:	00d3      	lsls	r3, r2, #3
 8012c16:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8012c1a:	4622      	mov	r2, r4
 8012c1c:	2a00      	cmp	r2, #0
 8012c1e:	f280 80a9 	bge.w	8012d74 <__kernel_rem_pio2+0x354>
 8012c22:	4622      	mov	r2, r4
 8012c24:	2a00      	cmp	r2, #0
 8012c26:	f2c0 80c7 	blt.w	8012db8 <__kernel_rem_pio2+0x398>
 8012c2a:	a96a      	add	r1, sp, #424	@ 0x1a8
 8012c2c:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8012c30:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 8012d00 <__kernel_rem_pio2+0x2e0>
 8012c34:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 8012d1c <__kernel_rem_pio2+0x2fc>
 8012c38:	2000      	movs	r0, #0
 8012c3a:	1aa1      	subs	r1, r4, r2
 8012c3c:	e0b1      	b.n	8012da2 <__kernel_rem_pio2+0x382>
 8012c3e:	2602      	movs	r6, #2
 8012c40:	e78f      	b.n	8012b62 <__kernel_rem_pio2+0x142>
 8012c42:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c46:	b948      	cbnz	r0, 8012c5c <__kernel_rem_pio2+0x23c>
 8012c48:	b122      	cbz	r2, 8012c54 <__kernel_rem_pio2+0x234>
 8012c4a:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 8012c4e:	f843 2c04 	str.w	r2, [r3, #-4]
 8012c52:	2201      	movs	r2, #1
 8012c54:	f10c 0c01 	add.w	ip, ip, #1
 8012c58:	4610      	mov	r0, r2
 8012c5a:	e789      	b.n	8012b70 <__kernel_rem_pio2+0x150>
 8012c5c:	ebae 0202 	sub.w	r2, lr, r2
 8012c60:	e7f5      	b.n	8012c4e <__kernel_rem_pio2+0x22e>
 8012c62:	1e62      	subs	r2, r4, #1
 8012c64:	ab06      	add	r3, sp, #24
 8012c66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c6a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012c6e:	a906      	add	r1, sp, #24
 8012c70:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012c74:	e784      	b.n	8012b80 <__kernel_rem_pio2+0x160>
 8012c76:	1e62      	subs	r2, r4, #1
 8012c78:	ab06      	add	r3, sp, #24
 8012c7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c7e:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012c82:	e7f4      	b.n	8012c6e <__kernel_rem_pio2+0x24e>
 8012c84:	ab06      	add	r3, sp, #24
 8012c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c8a:	3a01      	subs	r2, #1
 8012c8c:	4318      	orrs	r0, r3
 8012c8e:	e7ad      	b.n	8012bec <__kernel_rem_pio2+0x1cc>
 8012c90:	3301      	adds	r3, #1
 8012c92:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8012c96:	2800      	cmp	r0, #0
 8012c98:	d0fa      	beq.n	8012c90 <__kernel_rem_pio2+0x270>
 8012c9a:	9a04      	ldr	r2, [sp, #16]
 8012c9c:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8012ca0:	446a      	add	r2, sp
 8012ca2:	eb04 000b 	add.w	r0, r4, fp
 8012ca6:	a91a      	add	r1, sp, #104	@ 0x68
 8012ca8:	1c66      	adds	r6, r4, #1
 8012caa:	3a98      	subs	r2, #152	@ 0x98
 8012cac:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8012cb0:	4423      	add	r3, r4
 8012cb2:	42b3      	cmp	r3, r6
 8012cb4:	da04      	bge.n	8012cc0 <__kernel_rem_pio2+0x2a0>
 8012cb6:	461c      	mov	r4, r3
 8012cb8:	e715      	b.n	8012ae6 <__kernel_rem_pio2+0xc6>
 8012cba:	9a03      	ldr	r2, [sp, #12]
 8012cbc:	2301      	movs	r3, #1
 8012cbe:	e7e8      	b.n	8012c92 <__kernel_rem_pio2+0x272>
 8012cc0:	9902      	ldr	r1, [sp, #8]
 8012cc2:	f8dd c004 	ldr.w	ip, [sp, #4]
 8012cc6:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 8012cca:	9104      	str	r1, [sp, #16]
 8012ccc:	ee07 1a90 	vmov	s15, r1
 8012cd0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012cd4:	2400      	movs	r4, #0
 8012cd6:	eca0 7b02 	vstmia	r0!, {d7}
 8012cda:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8012d00 <__kernel_rem_pio2+0x2e0>
 8012cde:	4686      	mov	lr, r0
 8012ce0:	4554      	cmp	r4, sl
 8012ce2:	dd03      	ble.n	8012cec <__kernel_rem_pio2+0x2cc>
 8012ce4:	eca2 7b02 	vstmia	r2!, {d7}
 8012ce8:	3601      	adds	r6, #1
 8012cea:	e7e2      	b.n	8012cb2 <__kernel_rem_pio2+0x292>
 8012cec:	ecbc 5b02 	vldmia	ip!, {d5}
 8012cf0:	ed3e 6b02 	vldmdb	lr!, {d6}
 8012cf4:	3401      	adds	r4, #1
 8012cf6:	eea5 7b06 	vfma.f64	d7, d5, d6
 8012cfa:	e7f1      	b.n	8012ce0 <__kernel_rem_pio2+0x2c0>
 8012cfc:	f3af 8000 	nop.w
	...
 8012d0c:	3e700000 	.word	0x3e700000
 8012d10:	00000000 	.word	0x00000000
 8012d14:	41700000 	.word	0x41700000
 8012d18:	08017bc0 	.word	0x08017bc0
 8012d1c:	08017b80 	.word	0x08017b80
 8012d20:	4268      	negs	r0, r5
 8012d22:	eeb0 0b48 	vmov.f64	d0, d8
 8012d26:	f000 f8ef 	bl	8012f08 <scalbn>
 8012d2a:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 8012ef0 <__kernel_rem_pio2+0x4d0>
 8012d2e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8012d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d36:	db17      	blt.n	8012d68 <__kernel_rem_pio2+0x348>
 8012d38:	ed9f 7b6f 	vldr	d7, [pc, #444]	@ 8012ef8 <__kernel_rem_pio2+0x4d8>
 8012d3c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8012d40:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8012d44:	aa06      	add	r2, sp, #24
 8012d46:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8012d4a:	eea5 0b46 	vfms.f64	d0, d5, d6
 8012d4e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8012d52:	3518      	adds	r5, #24
 8012d54:	ee10 3a10 	vmov	r3, s0
 8012d58:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8012d5c:	ee17 3a10 	vmov	r3, s14
 8012d60:	3401      	adds	r4, #1
 8012d62:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8012d66:	e74c      	b.n	8012c02 <__kernel_rem_pio2+0x1e2>
 8012d68:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8012d6c:	aa06      	add	r2, sp, #24
 8012d6e:	ee10 3a10 	vmov	r3, s0
 8012d72:	e7f6      	b.n	8012d62 <__kernel_rem_pio2+0x342>
 8012d74:	a806      	add	r0, sp, #24
 8012d76:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8012d7a:	9001      	str	r0, [sp, #4]
 8012d7c:	ee07 0a90 	vmov	s15, r0
 8012d80:	3a01      	subs	r2, #1
 8012d82:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012d86:	ee27 7b00 	vmul.f64	d7, d7, d0
 8012d8a:	ee20 0b06 	vmul.f64	d0, d0, d6
 8012d8e:	ed21 7b02 	vstmdb	r1!, {d7}
 8012d92:	e743      	b.n	8012c1c <__kernel_rem_pio2+0x1fc>
 8012d94:	ecbc 5b02 	vldmia	ip!, {d5}
 8012d98:	ecb5 6b02 	vldmia	r5!, {d6}
 8012d9c:	3001      	adds	r0, #1
 8012d9e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8012da2:	4548      	cmp	r0, r9
 8012da4:	dc01      	bgt.n	8012daa <__kernel_rem_pio2+0x38a>
 8012da6:	4288      	cmp	r0, r1
 8012da8:	ddf4      	ble.n	8012d94 <__kernel_rem_pio2+0x374>
 8012daa:	a842      	add	r0, sp, #264	@ 0x108
 8012dac:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8012db0:	ed81 7b00 	vstr	d7, [r1]
 8012db4:	3a01      	subs	r2, #1
 8012db6:	e735      	b.n	8012c24 <__kernel_rem_pio2+0x204>
 8012db8:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 8012dba:	2a02      	cmp	r2, #2
 8012dbc:	dc0a      	bgt.n	8012dd4 <__kernel_rem_pio2+0x3b4>
 8012dbe:	2a00      	cmp	r2, #0
 8012dc0:	dc29      	bgt.n	8012e16 <__kernel_rem_pio2+0x3f6>
 8012dc2:	d042      	beq.n	8012e4a <__kernel_rem_pio2+0x42a>
 8012dc4:	f008 0007 	and.w	r0, r8, #7
 8012dc8:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 8012dcc:	ecbd 8b06 	vpop	{d8-d10}
 8012dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012dd4:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 8012dd6:	2a03      	cmp	r2, #3
 8012dd8:	d1f4      	bne.n	8012dc4 <__kernel_rem_pio2+0x3a4>
 8012dda:	a942      	add	r1, sp, #264	@ 0x108
 8012ddc:	f1a3 0208 	sub.w	r2, r3, #8
 8012de0:	440a      	add	r2, r1
 8012de2:	4611      	mov	r1, r2
 8012de4:	4620      	mov	r0, r4
 8012de6:	2800      	cmp	r0, #0
 8012de8:	dc50      	bgt.n	8012e8c <__kernel_rem_pio2+0x46c>
 8012dea:	4621      	mov	r1, r4
 8012dec:	2901      	cmp	r1, #1
 8012dee:	dc5d      	bgt.n	8012eac <__kernel_rem_pio2+0x48c>
 8012df0:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 8012f00 <__kernel_rem_pio2+0x4e0>
 8012df4:	aa42      	add	r2, sp, #264	@ 0x108
 8012df6:	4413      	add	r3, r2
 8012df8:	2c01      	cmp	r4, #1
 8012dfa:	dc67      	bgt.n	8012ecc <__kernel_rem_pio2+0x4ac>
 8012dfc:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 8012e00:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 8012e04:	2e00      	cmp	r6, #0
 8012e06:	d167      	bne.n	8012ed8 <__kernel_rem_pio2+0x4b8>
 8012e08:	ed87 5b00 	vstr	d5, [r7]
 8012e0c:	ed87 6b02 	vstr	d6, [r7, #8]
 8012e10:	ed87 7b04 	vstr	d7, [r7, #16]
 8012e14:	e7d6      	b.n	8012dc4 <__kernel_rem_pio2+0x3a4>
 8012e16:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 8012f00 <__kernel_rem_pio2+0x4e0>
 8012e1a:	aa42      	add	r2, sp, #264	@ 0x108
 8012e1c:	4413      	add	r3, r2
 8012e1e:	4622      	mov	r2, r4
 8012e20:	2a00      	cmp	r2, #0
 8012e22:	da24      	bge.n	8012e6e <__kernel_rem_pio2+0x44e>
 8012e24:	b34e      	cbz	r6, 8012e7a <__kernel_rem_pio2+0x45a>
 8012e26:	eeb1 7b46 	vneg.f64	d7, d6
 8012e2a:	ed87 7b00 	vstr	d7, [r7]
 8012e2e:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 8012e32:	aa44      	add	r2, sp, #272	@ 0x110
 8012e34:	2301      	movs	r3, #1
 8012e36:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012e3a:	429c      	cmp	r4, r3
 8012e3c:	da20      	bge.n	8012e80 <__kernel_rem_pio2+0x460>
 8012e3e:	b10e      	cbz	r6, 8012e44 <__kernel_rem_pio2+0x424>
 8012e40:	eeb1 7b47 	vneg.f64	d7, d7
 8012e44:	ed87 7b02 	vstr	d7, [r7, #8]
 8012e48:	e7bc      	b.n	8012dc4 <__kernel_rem_pio2+0x3a4>
 8012e4a:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 8012f00 <__kernel_rem_pio2+0x4e0>
 8012e4e:	aa42      	add	r2, sp, #264	@ 0x108
 8012e50:	4413      	add	r3, r2
 8012e52:	2c00      	cmp	r4, #0
 8012e54:	da05      	bge.n	8012e62 <__kernel_rem_pio2+0x442>
 8012e56:	b10e      	cbz	r6, 8012e5c <__kernel_rem_pio2+0x43c>
 8012e58:	eeb1 7b47 	vneg.f64	d7, d7
 8012e5c:	ed87 7b00 	vstr	d7, [r7]
 8012e60:	e7b0      	b.n	8012dc4 <__kernel_rem_pio2+0x3a4>
 8012e62:	ed33 6b02 	vldmdb	r3!, {d6}
 8012e66:	3c01      	subs	r4, #1
 8012e68:	ee37 7b06 	vadd.f64	d7, d7, d6
 8012e6c:	e7f1      	b.n	8012e52 <__kernel_rem_pio2+0x432>
 8012e6e:	ed33 7b02 	vldmdb	r3!, {d7}
 8012e72:	3a01      	subs	r2, #1
 8012e74:	ee36 6b07 	vadd.f64	d6, d6, d7
 8012e78:	e7d2      	b.n	8012e20 <__kernel_rem_pio2+0x400>
 8012e7a:	eeb0 7b46 	vmov.f64	d7, d6
 8012e7e:	e7d4      	b.n	8012e2a <__kernel_rem_pio2+0x40a>
 8012e80:	ecb2 6b02 	vldmia	r2!, {d6}
 8012e84:	3301      	adds	r3, #1
 8012e86:	ee37 7b06 	vadd.f64	d7, d7, d6
 8012e8a:	e7d6      	b.n	8012e3a <__kernel_rem_pio2+0x41a>
 8012e8c:	ed31 7b02 	vldmdb	r1!, {d7}
 8012e90:	ed91 5b02 	vldr	d5, [r1, #8]
 8012e94:	3801      	subs	r0, #1
 8012e96:	ee37 6b05 	vadd.f64	d6, d7, d5
 8012e9a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012e9e:	ed81 6b00 	vstr	d6, [r1]
 8012ea2:	ee37 7b05 	vadd.f64	d7, d7, d5
 8012ea6:	ed81 7b02 	vstr	d7, [r1, #8]
 8012eaa:	e79c      	b.n	8012de6 <__kernel_rem_pio2+0x3c6>
 8012eac:	ed32 7b02 	vldmdb	r2!, {d7}
 8012eb0:	ed92 5b02 	vldr	d5, [r2, #8]
 8012eb4:	3901      	subs	r1, #1
 8012eb6:	ee37 6b05 	vadd.f64	d6, d7, d5
 8012eba:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012ebe:	ed82 6b00 	vstr	d6, [r2]
 8012ec2:	ee37 7b05 	vadd.f64	d7, d7, d5
 8012ec6:	ed82 7b02 	vstr	d7, [r2, #8]
 8012eca:	e78f      	b.n	8012dec <__kernel_rem_pio2+0x3cc>
 8012ecc:	ed33 6b02 	vldmdb	r3!, {d6}
 8012ed0:	3c01      	subs	r4, #1
 8012ed2:	ee37 7b06 	vadd.f64	d7, d7, d6
 8012ed6:	e78f      	b.n	8012df8 <__kernel_rem_pio2+0x3d8>
 8012ed8:	eeb1 5b45 	vneg.f64	d5, d5
 8012edc:	eeb1 6b46 	vneg.f64	d6, d6
 8012ee0:	ed87 5b00 	vstr	d5, [r7]
 8012ee4:	eeb1 7b47 	vneg.f64	d7, d7
 8012ee8:	ed87 6b02 	vstr	d6, [r7, #8]
 8012eec:	e790      	b.n	8012e10 <__kernel_rem_pio2+0x3f0>
 8012eee:	bf00      	nop
 8012ef0:	00000000 	.word	0x00000000
 8012ef4:	41700000 	.word	0x41700000
 8012ef8:	00000000 	.word	0x00000000
 8012efc:	3e700000 	.word	0x3e700000
	...

08012f08 <scalbn>:
 8012f08:	ee10 1a90 	vmov	r1, s1
 8012f0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012f10:	b98b      	cbnz	r3, 8012f36 <scalbn+0x2e>
 8012f12:	ee10 3a10 	vmov	r3, s0
 8012f16:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8012f1a:	4319      	orrs	r1, r3
 8012f1c:	d00a      	beq.n	8012f34 <scalbn+0x2c>
 8012f1e:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8012fc8 <scalbn+0xc0>
 8012f22:	4b35      	ldr	r3, [pc, #212]	@ (8012ff8 <scalbn+0xf0>)
 8012f24:	ee20 0b07 	vmul.f64	d0, d0, d7
 8012f28:	4298      	cmp	r0, r3
 8012f2a:	da0b      	bge.n	8012f44 <scalbn+0x3c>
 8012f2c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8012fd0 <scalbn+0xc8>
 8012f30:	ee20 0b07 	vmul.f64	d0, d0, d7
 8012f34:	4770      	bx	lr
 8012f36:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8012f3a:	4293      	cmp	r3, r2
 8012f3c:	d107      	bne.n	8012f4e <scalbn+0x46>
 8012f3e:	ee30 0b00 	vadd.f64	d0, d0, d0
 8012f42:	4770      	bx	lr
 8012f44:	ee10 1a90 	vmov	r1, s1
 8012f48:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012f4c:	3b36      	subs	r3, #54	@ 0x36
 8012f4e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8012f52:	4290      	cmp	r0, r2
 8012f54:	dd0d      	ble.n	8012f72 <scalbn+0x6a>
 8012f56:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 8012fd8 <scalbn+0xd0>
 8012f5a:	ee10 3a90 	vmov	r3, s1
 8012f5e:	eeb0 6b47 	vmov.f64	d6, d7
 8012f62:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 8012fe0 <scalbn+0xd8>
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	fe27 7b05 	vselge.f64	d7, d7, d5
 8012f6c:	ee27 0b06 	vmul.f64	d0, d7, d6
 8012f70:	4770      	bx	lr
 8012f72:	4418      	add	r0, r3
 8012f74:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 8012f78:	4298      	cmp	r0, r3
 8012f7a:	dcec      	bgt.n	8012f56 <scalbn+0x4e>
 8012f7c:	2800      	cmp	r0, #0
 8012f7e:	dd08      	ble.n	8012f92 <scalbn+0x8a>
 8012f80:	ec53 2b10 	vmov	r2, r3, d0
 8012f84:	f36f 511e 	bfc	r1, #20, #11
 8012f88:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8012f8c:	ec43 2b10 	vmov	d0, r2, r3
 8012f90:	4770      	bx	lr
 8012f92:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 8012f96:	da09      	bge.n	8012fac <scalbn+0xa4>
 8012f98:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8012fd0 <scalbn+0xc8>
 8012f9c:	ee10 3a90 	vmov	r3, s1
 8012fa0:	eeb0 6b47 	vmov.f64	d6, d7
 8012fa4:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 8012fe8 <scalbn+0xe0>
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	e7dd      	b.n	8012f68 <scalbn+0x60>
 8012fac:	ec53 2b10 	vmov	r2, r3, d0
 8012fb0:	3036      	adds	r0, #54	@ 0x36
 8012fb2:	f36f 511e 	bfc	r1, #20, #11
 8012fb6:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8012fba:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8012ff0 <scalbn+0xe8>
 8012fbe:	ec43 2b10 	vmov	d0, r2, r3
 8012fc2:	e7b5      	b.n	8012f30 <scalbn+0x28>
 8012fc4:	f3af 8000 	nop.w
 8012fc8:	00000000 	.word	0x00000000
 8012fcc:	43500000 	.word	0x43500000
 8012fd0:	c2f8f359 	.word	0xc2f8f359
 8012fd4:	01a56e1f 	.word	0x01a56e1f
 8012fd8:	8800759c 	.word	0x8800759c
 8012fdc:	7e37e43c 	.word	0x7e37e43c
 8012fe0:	8800759c 	.word	0x8800759c
 8012fe4:	fe37e43c 	.word	0xfe37e43c
 8012fe8:	c2f8f359 	.word	0xc2f8f359
 8012fec:	81a56e1f 	.word	0x81a56e1f
 8012ff0:	00000000 	.word	0x00000000
 8012ff4:	3c900000 	.word	0x3c900000
 8012ff8:	ffff3cb0 	.word	0xffff3cb0
 8012ffc:	00000000 	.word	0x00000000

08013000 <floor>:
 8013000:	ee10 3a90 	vmov	r3, s1
 8013004:	f3c3 500a 	ubfx	r0, r3, #20, #11
 8013008:	ee10 2a10 	vmov	r2, s0
 801300c:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8013010:	2913      	cmp	r1, #19
 8013012:	b530      	push	{r4, r5, lr}
 8013014:	4615      	mov	r5, r2
 8013016:	dc33      	bgt.n	8013080 <floor+0x80>
 8013018:	2900      	cmp	r1, #0
 801301a:	da18      	bge.n	801304e <floor+0x4e>
 801301c:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 80130e0 <floor+0xe0>
 8013020:	ee30 0b07 	vadd.f64	d0, d0, d7
 8013024:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8013028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801302c:	dd0a      	ble.n	8013044 <floor+0x44>
 801302e:	2b00      	cmp	r3, #0
 8013030:	da50      	bge.n	80130d4 <floor+0xd4>
 8013032:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013036:	4313      	orrs	r3, r2
 8013038:	2200      	movs	r2, #0
 801303a:	4293      	cmp	r3, r2
 801303c:	4b2a      	ldr	r3, [pc, #168]	@ (80130e8 <floor+0xe8>)
 801303e:	bf08      	it	eq
 8013040:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8013044:	4619      	mov	r1, r3
 8013046:	4610      	mov	r0, r2
 8013048:	ec41 0b10 	vmov	d0, r0, r1
 801304c:	e01f      	b.n	801308e <floor+0x8e>
 801304e:	4827      	ldr	r0, [pc, #156]	@ (80130ec <floor+0xec>)
 8013050:	4108      	asrs	r0, r1
 8013052:	ea03 0400 	and.w	r4, r3, r0
 8013056:	4314      	orrs	r4, r2
 8013058:	d019      	beq.n	801308e <floor+0x8e>
 801305a:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80130e0 <floor+0xe0>
 801305e:	ee30 0b07 	vadd.f64	d0, d0, d7
 8013062:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8013066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801306a:	ddeb      	ble.n	8013044 <floor+0x44>
 801306c:	2b00      	cmp	r3, #0
 801306e:	bfbe      	ittt	lt
 8013070:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 8013074:	410a      	asrlt	r2, r1
 8013076:	189b      	addlt	r3, r3, r2
 8013078:	ea23 0300 	bic.w	r3, r3, r0
 801307c:	2200      	movs	r2, #0
 801307e:	e7e1      	b.n	8013044 <floor+0x44>
 8013080:	2933      	cmp	r1, #51	@ 0x33
 8013082:	dd05      	ble.n	8013090 <floor+0x90>
 8013084:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8013088:	d101      	bne.n	801308e <floor+0x8e>
 801308a:	ee30 0b00 	vadd.f64	d0, d0, d0
 801308e:	bd30      	pop	{r4, r5, pc}
 8013090:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 8013094:	f04f 30ff 	mov.w	r0, #4294967295
 8013098:	40e0      	lsrs	r0, r4
 801309a:	4210      	tst	r0, r2
 801309c:	d0f7      	beq.n	801308e <floor+0x8e>
 801309e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 80130e0 <floor+0xe0>
 80130a2:	ee30 0b07 	vadd.f64	d0, d0, d7
 80130a6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80130aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130ae:	ddc9      	ble.n	8013044 <floor+0x44>
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	da02      	bge.n	80130ba <floor+0xba>
 80130b4:	2914      	cmp	r1, #20
 80130b6:	d103      	bne.n	80130c0 <floor+0xc0>
 80130b8:	3301      	adds	r3, #1
 80130ba:	ea22 0200 	bic.w	r2, r2, r0
 80130be:	e7c1      	b.n	8013044 <floor+0x44>
 80130c0:	2401      	movs	r4, #1
 80130c2:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 80130c6:	fa04 f101 	lsl.w	r1, r4, r1
 80130ca:	440a      	add	r2, r1
 80130cc:	42aa      	cmp	r2, r5
 80130ce:	bf38      	it	cc
 80130d0:	191b      	addcc	r3, r3, r4
 80130d2:	e7f2      	b.n	80130ba <floor+0xba>
 80130d4:	2200      	movs	r2, #0
 80130d6:	4613      	mov	r3, r2
 80130d8:	e7b4      	b.n	8013044 <floor+0x44>
 80130da:	bf00      	nop
 80130dc:	f3af 8000 	nop.w
 80130e0:	8800759c 	.word	0x8800759c
 80130e4:	7e37e43c 	.word	0x7e37e43c
 80130e8:	bff00000 	.word	0xbff00000
 80130ec:	000fffff 	.word	0x000fffff

080130f0 <abort>:
 80130f0:	b508      	push	{r3, lr}
 80130f2:	2006      	movs	r0, #6
 80130f4:	f000 ffd6 	bl	80140a4 <raise>
 80130f8:	2001      	movs	r0, #1
 80130fa:	f7ee fa9f 	bl	800163c <_exit>
	...

08013100 <malloc>:
 8013100:	4b02      	ldr	r3, [pc, #8]	@ (801310c <malloc+0xc>)
 8013102:	4601      	mov	r1, r0
 8013104:	6818      	ldr	r0, [r3, #0]
 8013106:	f000 b82d 	b.w	8013164 <_malloc_r>
 801310a:	bf00      	nop
 801310c:	2400002c 	.word	0x2400002c

08013110 <free>:
 8013110:	4b02      	ldr	r3, [pc, #8]	@ (801311c <free+0xc>)
 8013112:	4601      	mov	r1, r0
 8013114:	6818      	ldr	r0, [r3, #0]
 8013116:	f001 bebd 	b.w	8014e94 <_free_r>
 801311a:	bf00      	nop
 801311c:	2400002c 	.word	0x2400002c

08013120 <sbrk_aligned>:
 8013120:	b570      	push	{r4, r5, r6, lr}
 8013122:	4e0f      	ldr	r6, [pc, #60]	@ (8013160 <sbrk_aligned+0x40>)
 8013124:	460c      	mov	r4, r1
 8013126:	6831      	ldr	r1, [r6, #0]
 8013128:	4605      	mov	r5, r0
 801312a:	b911      	cbnz	r1, 8013132 <sbrk_aligned+0x12>
 801312c:	f001 f86c 	bl	8014208 <_sbrk_r>
 8013130:	6030      	str	r0, [r6, #0]
 8013132:	4621      	mov	r1, r4
 8013134:	4628      	mov	r0, r5
 8013136:	f001 f867 	bl	8014208 <_sbrk_r>
 801313a:	1c43      	adds	r3, r0, #1
 801313c:	d103      	bne.n	8013146 <sbrk_aligned+0x26>
 801313e:	f04f 34ff 	mov.w	r4, #4294967295
 8013142:	4620      	mov	r0, r4
 8013144:	bd70      	pop	{r4, r5, r6, pc}
 8013146:	1cc4      	adds	r4, r0, #3
 8013148:	f024 0403 	bic.w	r4, r4, #3
 801314c:	42a0      	cmp	r0, r4
 801314e:	d0f8      	beq.n	8013142 <sbrk_aligned+0x22>
 8013150:	1a21      	subs	r1, r4, r0
 8013152:	4628      	mov	r0, r5
 8013154:	f001 f858 	bl	8014208 <_sbrk_r>
 8013158:	3001      	adds	r0, #1
 801315a:	d1f2      	bne.n	8013142 <sbrk_aligned+0x22>
 801315c:	e7ef      	b.n	801313e <sbrk_aligned+0x1e>
 801315e:	bf00      	nop
 8013160:	2400fbe4 	.word	0x2400fbe4

08013164 <_malloc_r>:
 8013164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013168:	1ccd      	adds	r5, r1, #3
 801316a:	f025 0503 	bic.w	r5, r5, #3
 801316e:	3508      	adds	r5, #8
 8013170:	2d0c      	cmp	r5, #12
 8013172:	bf38      	it	cc
 8013174:	250c      	movcc	r5, #12
 8013176:	2d00      	cmp	r5, #0
 8013178:	4606      	mov	r6, r0
 801317a:	db01      	blt.n	8013180 <_malloc_r+0x1c>
 801317c:	42a9      	cmp	r1, r5
 801317e:	d904      	bls.n	801318a <_malloc_r+0x26>
 8013180:	230c      	movs	r3, #12
 8013182:	6033      	str	r3, [r6, #0]
 8013184:	2000      	movs	r0, #0
 8013186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801318a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013260 <_malloc_r+0xfc>
 801318e:	f000 f869 	bl	8013264 <__malloc_lock>
 8013192:	f8d8 3000 	ldr.w	r3, [r8]
 8013196:	461c      	mov	r4, r3
 8013198:	bb44      	cbnz	r4, 80131ec <_malloc_r+0x88>
 801319a:	4629      	mov	r1, r5
 801319c:	4630      	mov	r0, r6
 801319e:	f7ff ffbf 	bl	8013120 <sbrk_aligned>
 80131a2:	1c43      	adds	r3, r0, #1
 80131a4:	4604      	mov	r4, r0
 80131a6:	d158      	bne.n	801325a <_malloc_r+0xf6>
 80131a8:	f8d8 4000 	ldr.w	r4, [r8]
 80131ac:	4627      	mov	r7, r4
 80131ae:	2f00      	cmp	r7, #0
 80131b0:	d143      	bne.n	801323a <_malloc_r+0xd6>
 80131b2:	2c00      	cmp	r4, #0
 80131b4:	d04b      	beq.n	801324e <_malloc_r+0xea>
 80131b6:	6823      	ldr	r3, [r4, #0]
 80131b8:	4639      	mov	r1, r7
 80131ba:	4630      	mov	r0, r6
 80131bc:	eb04 0903 	add.w	r9, r4, r3
 80131c0:	f001 f822 	bl	8014208 <_sbrk_r>
 80131c4:	4581      	cmp	r9, r0
 80131c6:	d142      	bne.n	801324e <_malloc_r+0xea>
 80131c8:	6821      	ldr	r1, [r4, #0]
 80131ca:	1a6d      	subs	r5, r5, r1
 80131cc:	4629      	mov	r1, r5
 80131ce:	4630      	mov	r0, r6
 80131d0:	f7ff ffa6 	bl	8013120 <sbrk_aligned>
 80131d4:	3001      	adds	r0, #1
 80131d6:	d03a      	beq.n	801324e <_malloc_r+0xea>
 80131d8:	6823      	ldr	r3, [r4, #0]
 80131da:	442b      	add	r3, r5
 80131dc:	6023      	str	r3, [r4, #0]
 80131de:	f8d8 3000 	ldr.w	r3, [r8]
 80131e2:	685a      	ldr	r2, [r3, #4]
 80131e4:	bb62      	cbnz	r2, 8013240 <_malloc_r+0xdc>
 80131e6:	f8c8 7000 	str.w	r7, [r8]
 80131ea:	e00f      	b.n	801320c <_malloc_r+0xa8>
 80131ec:	6822      	ldr	r2, [r4, #0]
 80131ee:	1b52      	subs	r2, r2, r5
 80131f0:	d420      	bmi.n	8013234 <_malloc_r+0xd0>
 80131f2:	2a0b      	cmp	r2, #11
 80131f4:	d917      	bls.n	8013226 <_malloc_r+0xc2>
 80131f6:	1961      	adds	r1, r4, r5
 80131f8:	42a3      	cmp	r3, r4
 80131fa:	6025      	str	r5, [r4, #0]
 80131fc:	bf18      	it	ne
 80131fe:	6059      	strne	r1, [r3, #4]
 8013200:	6863      	ldr	r3, [r4, #4]
 8013202:	bf08      	it	eq
 8013204:	f8c8 1000 	streq.w	r1, [r8]
 8013208:	5162      	str	r2, [r4, r5]
 801320a:	604b      	str	r3, [r1, #4]
 801320c:	4630      	mov	r0, r6
 801320e:	f000 f82f 	bl	8013270 <__malloc_unlock>
 8013212:	f104 000b 	add.w	r0, r4, #11
 8013216:	1d23      	adds	r3, r4, #4
 8013218:	f020 0007 	bic.w	r0, r0, #7
 801321c:	1ac2      	subs	r2, r0, r3
 801321e:	bf1c      	itt	ne
 8013220:	1a1b      	subne	r3, r3, r0
 8013222:	50a3      	strne	r3, [r4, r2]
 8013224:	e7af      	b.n	8013186 <_malloc_r+0x22>
 8013226:	6862      	ldr	r2, [r4, #4]
 8013228:	42a3      	cmp	r3, r4
 801322a:	bf0c      	ite	eq
 801322c:	f8c8 2000 	streq.w	r2, [r8]
 8013230:	605a      	strne	r2, [r3, #4]
 8013232:	e7eb      	b.n	801320c <_malloc_r+0xa8>
 8013234:	4623      	mov	r3, r4
 8013236:	6864      	ldr	r4, [r4, #4]
 8013238:	e7ae      	b.n	8013198 <_malloc_r+0x34>
 801323a:	463c      	mov	r4, r7
 801323c:	687f      	ldr	r7, [r7, #4]
 801323e:	e7b6      	b.n	80131ae <_malloc_r+0x4a>
 8013240:	461a      	mov	r2, r3
 8013242:	685b      	ldr	r3, [r3, #4]
 8013244:	42a3      	cmp	r3, r4
 8013246:	d1fb      	bne.n	8013240 <_malloc_r+0xdc>
 8013248:	2300      	movs	r3, #0
 801324a:	6053      	str	r3, [r2, #4]
 801324c:	e7de      	b.n	801320c <_malloc_r+0xa8>
 801324e:	230c      	movs	r3, #12
 8013250:	6033      	str	r3, [r6, #0]
 8013252:	4630      	mov	r0, r6
 8013254:	f000 f80c 	bl	8013270 <__malloc_unlock>
 8013258:	e794      	b.n	8013184 <_malloc_r+0x20>
 801325a:	6005      	str	r5, [r0, #0]
 801325c:	e7d6      	b.n	801320c <_malloc_r+0xa8>
 801325e:	bf00      	nop
 8013260:	2400fbe8 	.word	0x2400fbe8

08013264 <__malloc_lock>:
 8013264:	4801      	ldr	r0, [pc, #4]	@ (801326c <__malloc_lock+0x8>)
 8013266:	f001 b81c 	b.w	80142a2 <__retarget_lock_acquire_recursive>
 801326a:	bf00      	nop
 801326c:	2400fd2c 	.word	0x2400fd2c

08013270 <__malloc_unlock>:
 8013270:	4801      	ldr	r0, [pc, #4]	@ (8013278 <__malloc_unlock+0x8>)
 8013272:	f001 b817 	b.w	80142a4 <__retarget_lock_release_recursive>
 8013276:	bf00      	nop
 8013278:	2400fd2c 	.word	0x2400fd2c

0801327c <__cvt>:
 801327c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801327e:	ed2d 8b02 	vpush	{d8}
 8013282:	eeb0 8b40 	vmov.f64	d8, d0
 8013286:	b085      	sub	sp, #20
 8013288:	4617      	mov	r7, r2
 801328a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801328c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801328e:	ee18 2a90 	vmov	r2, s17
 8013292:	f025 0520 	bic.w	r5, r5, #32
 8013296:	2a00      	cmp	r2, #0
 8013298:	bfb6      	itet	lt
 801329a:	222d      	movlt	r2, #45	@ 0x2d
 801329c:	2200      	movge	r2, #0
 801329e:	eeb1 8b40 	vneglt.f64	d8, d0
 80132a2:	2d46      	cmp	r5, #70	@ 0x46
 80132a4:	460c      	mov	r4, r1
 80132a6:	701a      	strb	r2, [r3, #0]
 80132a8:	d004      	beq.n	80132b4 <__cvt+0x38>
 80132aa:	2d45      	cmp	r5, #69	@ 0x45
 80132ac:	d100      	bne.n	80132b0 <__cvt+0x34>
 80132ae:	3401      	adds	r4, #1
 80132b0:	2102      	movs	r1, #2
 80132b2:	e000      	b.n	80132b6 <__cvt+0x3a>
 80132b4:	2103      	movs	r1, #3
 80132b6:	ab03      	add	r3, sp, #12
 80132b8:	9301      	str	r3, [sp, #4]
 80132ba:	ab02      	add	r3, sp, #8
 80132bc:	9300      	str	r3, [sp, #0]
 80132be:	4622      	mov	r2, r4
 80132c0:	4633      	mov	r3, r6
 80132c2:	eeb0 0b48 	vmov.f64	d0, d8
 80132c6:	f001 f887 	bl	80143d8 <_dtoa_r>
 80132ca:	2d47      	cmp	r5, #71	@ 0x47
 80132cc:	d114      	bne.n	80132f8 <__cvt+0x7c>
 80132ce:	07fb      	lsls	r3, r7, #31
 80132d0:	d50a      	bpl.n	80132e8 <__cvt+0x6c>
 80132d2:	1902      	adds	r2, r0, r4
 80132d4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80132d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132dc:	bf08      	it	eq
 80132de:	9203      	streq	r2, [sp, #12]
 80132e0:	2130      	movs	r1, #48	@ 0x30
 80132e2:	9b03      	ldr	r3, [sp, #12]
 80132e4:	4293      	cmp	r3, r2
 80132e6:	d319      	bcc.n	801331c <__cvt+0xa0>
 80132e8:	9b03      	ldr	r3, [sp, #12]
 80132ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80132ec:	1a1b      	subs	r3, r3, r0
 80132ee:	6013      	str	r3, [r2, #0]
 80132f0:	b005      	add	sp, #20
 80132f2:	ecbd 8b02 	vpop	{d8}
 80132f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80132f8:	2d46      	cmp	r5, #70	@ 0x46
 80132fa:	eb00 0204 	add.w	r2, r0, r4
 80132fe:	d1e9      	bne.n	80132d4 <__cvt+0x58>
 8013300:	7803      	ldrb	r3, [r0, #0]
 8013302:	2b30      	cmp	r3, #48	@ 0x30
 8013304:	d107      	bne.n	8013316 <__cvt+0x9a>
 8013306:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801330a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801330e:	bf1c      	itt	ne
 8013310:	f1c4 0401 	rsbne	r4, r4, #1
 8013314:	6034      	strne	r4, [r6, #0]
 8013316:	6833      	ldr	r3, [r6, #0]
 8013318:	441a      	add	r2, r3
 801331a:	e7db      	b.n	80132d4 <__cvt+0x58>
 801331c:	1c5c      	adds	r4, r3, #1
 801331e:	9403      	str	r4, [sp, #12]
 8013320:	7019      	strb	r1, [r3, #0]
 8013322:	e7de      	b.n	80132e2 <__cvt+0x66>

08013324 <__exponent>:
 8013324:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013326:	2900      	cmp	r1, #0
 8013328:	bfba      	itte	lt
 801332a:	4249      	neglt	r1, r1
 801332c:	232d      	movlt	r3, #45	@ 0x2d
 801332e:	232b      	movge	r3, #43	@ 0x2b
 8013330:	2909      	cmp	r1, #9
 8013332:	7002      	strb	r2, [r0, #0]
 8013334:	7043      	strb	r3, [r0, #1]
 8013336:	dd29      	ble.n	801338c <__exponent+0x68>
 8013338:	f10d 0307 	add.w	r3, sp, #7
 801333c:	461d      	mov	r5, r3
 801333e:	270a      	movs	r7, #10
 8013340:	461a      	mov	r2, r3
 8013342:	fbb1 f6f7 	udiv	r6, r1, r7
 8013346:	fb07 1416 	mls	r4, r7, r6, r1
 801334a:	3430      	adds	r4, #48	@ 0x30
 801334c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8013350:	460c      	mov	r4, r1
 8013352:	2c63      	cmp	r4, #99	@ 0x63
 8013354:	f103 33ff 	add.w	r3, r3, #4294967295
 8013358:	4631      	mov	r1, r6
 801335a:	dcf1      	bgt.n	8013340 <__exponent+0x1c>
 801335c:	3130      	adds	r1, #48	@ 0x30
 801335e:	1e94      	subs	r4, r2, #2
 8013360:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013364:	1c41      	adds	r1, r0, #1
 8013366:	4623      	mov	r3, r4
 8013368:	42ab      	cmp	r3, r5
 801336a:	d30a      	bcc.n	8013382 <__exponent+0x5e>
 801336c:	f10d 0309 	add.w	r3, sp, #9
 8013370:	1a9b      	subs	r3, r3, r2
 8013372:	42ac      	cmp	r4, r5
 8013374:	bf88      	it	hi
 8013376:	2300      	movhi	r3, #0
 8013378:	3302      	adds	r3, #2
 801337a:	4403      	add	r3, r0
 801337c:	1a18      	subs	r0, r3, r0
 801337e:	b003      	add	sp, #12
 8013380:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013382:	f813 6b01 	ldrb.w	r6, [r3], #1
 8013386:	f801 6f01 	strb.w	r6, [r1, #1]!
 801338a:	e7ed      	b.n	8013368 <__exponent+0x44>
 801338c:	2330      	movs	r3, #48	@ 0x30
 801338e:	3130      	adds	r1, #48	@ 0x30
 8013390:	7083      	strb	r3, [r0, #2]
 8013392:	70c1      	strb	r1, [r0, #3]
 8013394:	1d03      	adds	r3, r0, #4
 8013396:	e7f1      	b.n	801337c <__exponent+0x58>

08013398 <_printf_float>:
 8013398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801339c:	b08d      	sub	sp, #52	@ 0x34
 801339e:	460c      	mov	r4, r1
 80133a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80133a4:	4616      	mov	r6, r2
 80133a6:	461f      	mov	r7, r3
 80133a8:	4605      	mov	r5, r0
 80133aa:	f000 fe83 	bl	80140b4 <_localeconv_r>
 80133ae:	f8d0 b000 	ldr.w	fp, [r0]
 80133b2:	4658      	mov	r0, fp
 80133b4:	f7ec fffc 	bl	80003b0 <strlen>
 80133b8:	2300      	movs	r3, #0
 80133ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80133bc:	f8d8 3000 	ldr.w	r3, [r8]
 80133c0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80133c4:	6822      	ldr	r2, [r4, #0]
 80133c6:	9005      	str	r0, [sp, #20]
 80133c8:	3307      	adds	r3, #7
 80133ca:	f023 0307 	bic.w	r3, r3, #7
 80133ce:	f103 0108 	add.w	r1, r3, #8
 80133d2:	f8c8 1000 	str.w	r1, [r8]
 80133d6:	ed93 0b00 	vldr	d0, [r3]
 80133da:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8013638 <_printf_float+0x2a0>
 80133de:	eeb0 7bc0 	vabs.f64	d7, d0
 80133e2:	eeb4 7b46 	vcmp.f64	d7, d6
 80133e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133ea:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80133ee:	dd24      	ble.n	801343a <_printf_float+0xa2>
 80133f0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80133f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133f8:	d502      	bpl.n	8013400 <_printf_float+0x68>
 80133fa:	232d      	movs	r3, #45	@ 0x2d
 80133fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013400:	498f      	ldr	r1, [pc, #572]	@ (8013640 <_printf_float+0x2a8>)
 8013402:	4b90      	ldr	r3, [pc, #576]	@ (8013644 <_printf_float+0x2ac>)
 8013404:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8013408:	bf8c      	ite	hi
 801340a:	4688      	movhi	r8, r1
 801340c:	4698      	movls	r8, r3
 801340e:	f022 0204 	bic.w	r2, r2, #4
 8013412:	2303      	movs	r3, #3
 8013414:	6123      	str	r3, [r4, #16]
 8013416:	6022      	str	r2, [r4, #0]
 8013418:	f04f 0a00 	mov.w	sl, #0
 801341c:	9700      	str	r7, [sp, #0]
 801341e:	4633      	mov	r3, r6
 8013420:	aa0b      	add	r2, sp, #44	@ 0x2c
 8013422:	4621      	mov	r1, r4
 8013424:	4628      	mov	r0, r5
 8013426:	f000 f9d1 	bl	80137cc <_printf_common>
 801342a:	3001      	adds	r0, #1
 801342c:	f040 8089 	bne.w	8013542 <_printf_float+0x1aa>
 8013430:	f04f 30ff 	mov.w	r0, #4294967295
 8013434:	b00d      	add	sp, #52	@ 0x34
 8013436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801343a:	eeb4 0b40 	vcmp.f64	d0, d0
 801343e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013442:	d709      	bvc.n	8013458 <_printf_float+0xc0>
 8013444:	ee10 3a90 	vmov	r3, s1
 8013448:	2b00      	cmp	r3, #0
 801344a:	bfbc      	itt	lt
 801344c:	232d      	movlt	r3, #45	@ 0x2d
 801344e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8013452:	497d      	ldr	r1, [pc, #500]	@ (8013648 <_printf_float+0x2b0>)
 8013454:	4b7d      	ldr	r3, [pc, #500]	@ (801364c <_printf_float+0x2b4>)
 8013456:	e7d5      	b.n	8013404 <_printf_float+0x6c>
 8013458:	6863      	ldr	r3, [r4, #4]
 801345a:	1c59      	adds	r1, r3, #1
 801345c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8013460:	d139      	bne.n	80134d6 <_printf_float+0x13e>
 8013462:	2306      	movs	r3, #6
 8013464:	6063      	str	r3, [r4, #4]
 8013466:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801346a:	2300      	movs	r3, #0
 801346c:	6022      	str	r2, [r4, #0]
 801346e:	9303      	str	r3, [sp, #12]
 8013470:	ab0a      	add	r3, sp, #40	@ 0x28
 8013472:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8013476:	ab09      	add	r3, sp, #36	@ 0x24
 8013478:	9300      	str	r3, [sp, #0]
 801347a:	6861      	ldr	r1, [r4, #4]
 801347c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013480:	4628      	mov	r0, r5
 8013482:	f7ff fefb 	bl	801327c <__cvt>
 8013486:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801348a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801348c:	4680      	mov	r8, r0
 801348e:	d129      	bne.n	80134e4 <_printf_float+0x14c>
 8013490:	1cc8      	adds	r0, r1, #3
 8013492:	db02      	blt.n	801349a <_printf_float+0x102>
 8013494:	6863      	ldr	r3, [r4, #4]
 8013496:	4299      	cmp	r1, r3
 8013498:	dd41      	ble.n	801351e <_printf_float+0x186>
 801349a:	f1a9 0902 	sub.w	r9, r9, #2
 801349e:	fa5f f989 	uxtb.w	r9, r9
 80134a2:	3901      	subs	r1, #1
 80134a4:	464a      	mov	r2, r9
 80134a6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80134aa:	9109      	str	r1, [sp, #36]	@ 0x24
 80134ac:	f7ff ff3a 	bl	8013324 <__exponent>
 80134b0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80134b2:	1813      	adds	r3, r2, r0
 80134b4:	2a01      	cmp	r2, #1
 80134b6:	4682      	mov	sl, r0
 80134b8:	6123      	str	r3, [r4, #16]
 80134ba:	dc02      	bgt.n	80134c2 <_printf_float+0x12a>
 80134bc:	6822      	ldr	r2, [r4, #0]
 80134be:	07d2      	lsls	r2, r2, #31
 80134c0:	d501      	bpl.n	80134c6 <_printf_float+0x12e>
 80134c2:	3301      	adds	r3, #1
 80134c4:	6123      	str	r3, [r4, #16]
 80134c6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	d0a6      	beq.n	801341c <_printf_float+0x84>
 80134ce:	232d      	movs	r3, #45	@ 0x2d
 80134d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80134d4:	e7a2      	b.n	801341c <_printf_float+0x84>
 80134d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80134da:	d1c4      	bne.n	8013466 <_printf_float+0xce>
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d1c2      	bne.n	8013466 <_printf_float+0xce>
 80134e0:	2301      	movs	r3, #1
 80134e2:	e7bf      	b.n	8013464 <_printf_float+0xcc>
 80134e4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80134e8:	d9db      	bls.n	80134a2 <_printf_float+0x10a>
 80134ea:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80134ee:	d118      	bne.n	8013522 <_printf_float+0x18a>
 80134f0:	2900      	cmp	r1, #0
 80134f2:	6863      	ldr	r3, [r4, #4]
 80134f4:	dd0b      	ble.n	801350e <_printf_float+0x176>
 80134f6:	6121      	str	r1, [r4, #16]
 80134f8:	b913      	cbnz	r3, 8013500 <_printf_float+0x168>
 80134fa:	6822      	ldr	r2, [r4, #0]
 80134fc:	07d0      	lsls	r0, r2, #31
 80134fe:	d502      	bpl.n	8013506 <_printf_float+0x16e>
 8013500:	3301      	adds	r3, #1
 8013502:	440b      	add	r3, r1
 8013504:	6123      	str	r3, [r4, #16]
 8013506:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013508:	f04f 0a00 	mov.w	sl, #0
 801350c:	e7db      	b.n	80134c6 <_printf_float+0x12e>
 801350e:	b913      	cbnz	r3, 8013516 <_printf_float+0x17e>
 8013510:	6822      	ldr	r2, [r4, #0]
 8013512:	07d2      	lsls	r2, r2, #31
 8013514:	d501      	bpl.n	801351a <_printf_float+0x182>
 8013516:	3302      	adds	r3, #2
 8013518:	e7f4      	b.n	8013504 <_printf_float+0x16c>
 801351a:	2301      	movs	r3, #1
 801351c:	e7f2      	b.n	8013504 <_printf_float+0x16c>
 801351e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8013522:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013524:	4299      	cmp	r1, r3
 8013526:	db05      	blt.n	8013534 <_printf_float+0x19c>
 8013528:	6823      	ldr	r3, [r4, #0]
 801352a:	6121      	str	r1, [r4, #16]
 801352c:	07d8      	lsls	r0, r3, #31
 801352e:	d5ea      	bpl.n	8013506 <_printf_float+0x16e>
 8013530:	1c4b      	adds	r3, r1, #1
 8013532:	e7e7      	b.n	8013504 <_printf_float+0x16c>
 8013534:	2900      	cmp	r1, #0
 8013536:	bfd4      	ite	le
 8013538:	f1c1 0202 	rsble	r2, r1, #2
 801353c:	2201      	movgt	r2, #1
 801353e:	4413      	add	r3, r2
 8013540:	e7e0      	b.n	8013504 <_printf_float+0x16c>
 8013542:	6823      	ldr	r3, [r4, #0]
 8013544:	055a      	lsls	r2, r3, #21
 8013546:	d407      	bmi.n	8013558 <_printf_float+0x1c0>
 8013548:	6923      	ldr	r3, [r4, #16]
 801354a:	4642      	mov	r2, r8
 801354c:	4631      	mov	r1, r6
 801354e:	4628      	mov	r0, r5
 8013550:	47b8      	blx	r7
 8013552:	3001      	adds	r0, #1
 8013554:	d12a      	bne.n	80135ac <_printf_float+0x214>
 8013556:	e76b      	b.n	8013430 <_printf_float+0x98>
 8013558:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801355c:	f240 80e0 	bls.w	8013720 <_printf_float+0x388>
 8013560:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8013564:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801356c:	d133      	bne.n	80135d6 <_printf_float+0x23e>
 801356e:	4a38      	ldr	r2, [pc, #224]	@ (8013650 <_printf_float+0x2b8>)
 8013570:	2301      	movs	r3, #1
 8013572:	4631      	mov	r1, r6
 8013574:	4628      	mov	r0, r5
 8013576:	47b8      	blx	r7
 8013578:	3001      	adds	r0, #1
 801357a:	f43f af59 	beq.w	8013430 <_printf_float+0x98>
 801357e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8013582:	4543      	cmp	r3, r8
 8013584:	db02      	blt.n	801358c <_printf_float+0x1f4>
 8013586:	6823      	ldr	r3, [r4, #0]
 8013588:	07d8      	lsls	r0, r3, #31
 801358a:	d50f      	bpl.n	80135ac <_printf_float+0x214>
 801358c:	9b05      	ldr	r3, [sp, #20]
 801358e:	465a      	mov	r2, fp
 8013590:	4631      	mov	r1, r6
 8013592:	4628      	mov	r0, r5
 8013594:	47b8      	blx	r7
 8013596:	3001      	adds	r0, #1
 8013598:	f43f af4a 	beq.w	8013430 <_printf_float+0x98>
 801359c:	f04f 0900 	mov.w	r9, #0
 80135a0:	f108 38ff 	add.w	r8, r8, #4294967295
 80135a4:	f104 0a1a 	add.w	sl, r4, #26
 80135a8:	45c8      	cmp	r8, r9
 80135aa:	dc09      	bgt.n	80135c0 <_printf_float+0x228>
 80135ac:	6823      	ldr	r3, [r4, #0]
 80135ae:	079b      	lsls	r3, r3, #30
 80135b0:	f100 8107 	bmi.w	80137c2 <_printf_float+0x42a>
 80135b4:	68e0      	ldr	r0, [r4, #12]
 80135b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80135b8:	4298      	cmp	r0, r3
 80135ba:	bfb8      	it	lt
 80135bc:	4618      	movlt	r0, r3
 80135be:	e739      	b.n	8013434 <_printf_float+0x9c>
 80135c0:	2301      	movs	r3, #1
 80135c2:	4652      	mov	r2, sl
 80135c4:	4631      	mov	r1, r6
 80135c6:	4628      	mov	r0, r5
 80135c8:	47b8      	blx	r7
 80135ca:	3001      	adds	r0, #1
 80135cc:	f43f af30 	beq.w	8013430 <_printf_float+0x98>
 80135d0:	f109 0901 	add.w	r9, r9, #1
 80135d4:	e7e8      	b.n	80135a8 <_printf_float+0x210>
 80135d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80135d8:	2b00      	cmp	r3, #0
 80135da:	dc3b      	bgt.n	8013654 <_printf_float+0x2bc>
 80135dc:	4a1c      	ldr	r2, [pc, #112]	@ (8013650 <_printf_float+0x2b8>)
 80135de:	2301      	movs	r3, #1
 80135e0:	4631      	mov	r1, r6
 80135e2:	4628      	mov	r0, r5
 80135e4:	47b8      	blx	r7
 80135e6:	3001      	adds	r0, #1
 80135e8:	f43f af22 	beq.w	8013430 <_printf_float+0x98>
 80135ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80135f0:	ea59 0303 	orrs.w	r3, r9, r3
 80135f4:	d102      	bne.n	80135fc <_printf_float+0x264>
 80135f6:	6823      	ldr	r3, [r4, #0]
 80135f8:	07d9      	lsls	r1, r3, #31
 80135fa:	d5d7      	bpl.n	80135ac <_printf_float+0x214>
 80135fc:	9b05      	ldr	r3, [sp, #20]
 80135fe:	465a      	mov	r2, fp
 8013600:	4631      	mov	r1, r6
 8013602:	4628      	mov	r0, r5
 8013604:	47b8      	blx	r7
 8013606:	3001      	adds	r0, #1
 8013608:	f43f af12 	beq.w	8013430 <_printf_float+0x98>
 801360c:	f04f 0a00 	mov.w	sl, #0
 8013610:	f104 0b1a 	add.w	fp, r4, #26
 8013614:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013616:	425b      	negs	r3, r3
 8013618:	4553      	cmp	r3, sl
 801361a:	dc01      	bgt.n	8013620 <_printf_float+0x288>
 801361c:	464b      	mov	r3, r9
 801361e:	e794      	b.n	801354a <_printf_float+0x1b2>
 8013620:	2301      	movs	r3, #1
 8013622:	465a      	mov	r2, fp
 8013624:	4631      	mov	r1, r6
 8013626:	4628      	mov	r0, r5
 8013628:	47b8      	blx	r7
 801362a:	3001      	adds	r0, #1
 801362c:	f43f af00 	beq.w	8013430 <_printf_float+0x98>
 8013630:	f10a 0a01 	add.w	sl, sl, #1
 8013634:	e7ee      	b.n	8013614 <_printf_float+0x27c>
 8013636:	bf00      	nop
 8013638:	ffffffff 	.word	0xffffffff
 801363c:	7fefffff 	.word	0x7fefffff
 8013640:	0801786c 	.word	0x0801786c
 8013644:	08017868 	.word	0x08017868
 8013648:	08017874 	.word	0x08017874
 801364c:	08017870 	.word	0x08017870
 8013650:	080179a7 	.word	0x080179a7
 8013654:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013656:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801365a:	4553      	cmp	r3, sl
 801365c:	bfa8      	it	ge
 801365e:	4653      	movge	r3, sl
 8013660:	2b00      	cmp	r3, #0
 8013662:	4699      	mov	r9, r3
 8013664:	dc37      	bgt.n	80136d6 <_printf_float+0x33e>
 8013666:	2300      	movs	r3, #0
 8013668:	9307      	str	r3, [sp, #28]
 801366a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801366e:	f104 021a 	add.w	r2, r4, #26
 8013672:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013674:	9907      	ldr	r1, [sp, #28]
 8013676:	9306      	str	r3, [sp, #24]
 8013678:	eba3 0309 	sub.w	r3, r3, r9
 801367c:	428b      	cmp	r3, r1
 801367e:	dc31      	bgt.n	80136e4 <_printf_float+0x34c>
 8013680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013682:	459a      	cmp	sl, r3
 8013684:	dc3b      	bgt.n	80136fe <_printf_float+0x366>
 8013686:	6823      	ldr	r3, [r4, #0]
 8013688:	07da      	lsls	r2, r3, #31
 801368a:	d438      	bmi.n	80136fe <_printf_float+0x366>
 801368c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801368e:	ebaa 0903 	sub.w	r9, sl, r3
 8013692:	9b06      	ldr	r3, [sp, #24]
 8013694:	ebaa 0303 	sub.w	r3, sl, r3
 8013698:	4599      	cmp	r9, r3
 801369a:	bfa8      	it	ge
 801369c:	4699      	movge	r9, r3
 801369e:	f1b9 0f00 	cmp.w	r9, #0
 80136a2:	dc34      	bgt.n	801370e <_printf_float+0x376>
 80136a4:	f04f 0800 	mov.w	r8, #0
 80136a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80136ac:	f104 0b1a 	add.w	fp, r4, #26
 80136b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80136b2:	ebaa 0303 	sub.w	r3, sl, r3
 80136b6:	eba3 0309 	sub.w	r3, r3, r9
 80136ba:	4543      	cmp	r3, r8
 80136bc:	f77f af76 	ble.w	80135ac <_printf_float+0x214>
 80136c0:	2301      	movs	r3, #1
 80136c2:	465a      	mov	r2, fp
 80136c4:	4631      	mov	r1, r6
 80136c6:	4628      	mov	r0, r5
 80136c8:	47b8      	blx	r7
 80136ca:	3001      	adds	r0, #1
 80136cc:	f43f aeb0 	beq.w	8013430 <_printf_float+0x98>
 80136d0:	f108 0801 	add.w	r8, r8, #1
 80136d4:	e7ec      	b.n	80136b0 <_printf_float+0x318>
 80136d6:	4642      	mov	r2, r8
 80136d8:	4631      	mov	r1, r6
 80136da:	4628      	mov	r0, r5
 80136dc:	47b8      	blx	r7
 80136de:	3001      	adds	r0, #1
 80136e0:	d1c1      	bne.n	8013666 <_printf_float+0x2ce>
 80136e2:	e6a5      	b.n	8013430 <_printf_float+0x98>
 80136e4:	2301      	movs	r3, #1
 80136e6:	4631      	mov	r1, r6
 80136e8:	4628      	mov	r0, r5
 80136ea:	9206      	str	r2, [sp, #24]
 80136ec:	47b8      	blx	r7
 80136ee:	3001      	adds	r0, #1
 80136f0:	f43f ae9e 	beq.w	8013430 <_printf_float+0x98>
 80136f4:	9b07      	ldr	r3, [sp, #28]
 80136f6:	9a06      	ldr	r2, [sp, #24]
 80136f8:	3301      	adds	r3, #1
 80136fa:	9307      	str	r3, [sp, #28]
 80136fc:	e7b9      	b.n	8013672 <_printf_float+0x2da>
 80136fe:	9b05      	ldr	r3, [sp, #20]
 8013700:	465a      	mov	r2, fp
 8013702:	4631      	mov	r1, r6
 8013704:	4628      	mov	r0, r5
 8013706:	47b8      	blx	r7
 8013708:	3001      	adds	r0, #1
 801370a:	d1bf      	bne.n	801368c <_printf_float+0x2f4>
 801370c:	e690      	b.n	8013430 <_printf_float+0x98>
 801370e:	9a06      	ldr	r2, [sp, #24]
 8013710:	464b      	mov	r3, r9
 8013712:	4442      	add	r2, r8
 8013714:	4631      	mov	r1, r6
 8013716:	4628      	mov	r0, r5
 8013718:	47b8      	blx	r7
 801371a:	3001      	adds	r0, #1
 801371c:	d1c2      	bne.n	80136a4 <_printf_float+0x30c>
 801371e:	e687      	b.n	8013430 <_printf_float+0x98>
 8013720:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8013724:	f1b9 0f01 	cmp.w	r9, #1
 8013728:	dc01      	bgt.n	801372e <_printf_float+0x396>
 801372a:	07db      	lsls	r3, r3, #31
 801372c:	d536      	bpl.n	801379c <_printf_float+0x404>
 801372e:	2301      	movs	r3, #1
 8013730:	4642      	mov	r2, r8
 8013732:	4631      	mov	r1, r6
 8013734:	4628      	mov	r0, r5
 8013736:	47b8      	blx	r7
 8013738:	3001      	adds	r0, #1
 801373a:	f43f ae79 	beq.w	8013430 <_printf_float+0x98>
 801373e:	9b05      	ldr	r3, [sp, #20]
 8013740:	465a      	mov	r2, fp
 8013742:	4631      	mov	r1, r6
 8013744:	4628      	mov	r0, r5
 8013746:	47b8      	blx	r7
 8013748:	3001      	adds	r0, #1
 801374a:	f43f ae71 	beq.w	8013430 <_printf_float+0x98>
 801374e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8013752:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801375a:	f109 39ff 	add.w	r9, r9, #4294967295
 801375e:	d018      	beq.n	8013792 <_printf_float+0x3fa>
 8013760:	464b      	mov	r3, r9
 8013762:	f108 0201 	add.w	r2, r8, #1
 8013766:	4631      	mov	r1, r6
 8013768:	4628      	mov	r0, r5
 801376a:	47b8      	blx	r7
 801376c:	3001      	adds	r0, #1
 801376e:	d10c      	bne.n	801378a <_printf_float+0x3f2>
 8013770:	e65e      	b.n	8013430 <_printf_float+0x98>
 8013772:	2301      	movs	r3, #1
 8013774:	465a      	mov	r2, fp
 8013776:	4631      	mov	r1, r6
 8013778:	4628      	mov	r0, r5
 801377a:	47b8      	blx	r7
 801377c:	3001      	adds	r0, #1
 801377e:	f43f ae57 	beq.w	8013430 <_printf_float+0x98>
 8013782:	f108 0801 	add.w	r8, r8, #1
 8013786:	45c8      	cmp	r8, r9
 8013788:	dbf3      	blt.n	8013772 <_printf_float+0x3da>
 801378a:	4653      	mov	r3, sl
 801378c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013790:	e6dc      	b.n	801354c <_printf_float+0x1b4>
 8013792:	f04f 0800 	mov.w	r8, #0
 8013796:	f104 0b1a 	add.w	fp, r4, #26
 801379a:	e7f4      	b.n	8013786 <_printf_float+0x3ee>
 801379c:	2301      	movs	r3, #1
 801379e:	4642      	mov	r2, r8
 80137a0:	e7e1      	b.n	8013766 <_printf_float+0x3ce>
 80137a2:	2301      	movs	r3, #1
 80137a4:	464a      	mov	r2, r9
 80137a6:	4631      	mov	r1, r6
 80137a8:	4628      	mov	r0, r5
 80137aa:	47b8      	blx	r7
 80137ac:	3001      	adds	r0, #1
 80137ae:	f43f ae3f 	beq.w	8013430 <_printf_float+0x98>
 80137b2:	f108 0801 	add.w	r8, r8, #1
 80137b6:	68e3      	ldr	r3, [r4, #12]
 80137b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80137ba:	1a5b      	subs	r3, r3, r1
 80137bc:	4543      	cmp	r3, r8
 80137be:	dcf0      	bgt.n	80137a2 <_printf_float+0x40a>
 80137c0:	e6f8      	b.n	80135b4 <_printf_float+0x21c>
 80137c2:	f04f 0800 	mov.w	r8, #0
 80137c6:	f104 0919 	add.w	r9, r4, #25
 80137ca:	e7f4      	b.n	80137b6 <_printf_float+0x41e>

080137cc <_printf_common>:
 80137cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80137d0:	4616      	mov	r6, r2
 80137d2:	4698      	mov	r8, r3
 80137d4:	688a      	ldr	r2, [r1, #8]
 80137d6:	690b      	ldr	r3, [r1, #16]
 80137d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80137dc:	4293      	cmp	r3, r2
 80137de:	bfb8      	it	lt
 80137e0:	4613      	movlt	r3, r2
 80137e2:	6033      	str	r3, [r6, #0]
 80137e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80137e8:	4607      	mov	r7, r0
 80137ea:	460c      	mov	r4, r1
 80137ec:	b10a      	cbz	r2, 80137f2 <_printf_common+0x26>
 80137ee:	3301      	adds	r3, #1
 80137f0:	6033      	str	r3, [r6, #0]
 80137f2:	6823      	ldr	r3, [r4, #0]
 80137f4:	0699      	lsls	r1, r3, #26
 80137f6:	bf42      	ittt	mi
 80137f8:	6833      	ldrmi	r3, [r6, #0]
 80137fa:	3302      	addmi	r3, #2
 80137fc:	6033      	strmi	r3, [r6, #0]
 80137fe:	6825      	ldr	r5, [r4, #0]
 8013800:	f015 0506 	ands.w	r5, r5, #6
 8013804:	d106      	bne.n	8013814 <_printf_common+0x48>
 8013806:	f104 0a19 	add.w	sl, r4, #25
 801380a:	68e3      	ldr	r3, [r4, #12]
 801380c:	6832      	ldr	r2, [r6, #0]
 801380e:	1a9b      	subs	r3, r3, r2
 8013810:	42ab      	cmp	r3, r5
 8013812:	dc26      	bgt.n	8013862 <_printf_common+0x96>
 8013814:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013818:	6822      	ldr	r2, [r4, #0]
 801381a:	3b00      	subs	r3, #0
 801381c:	bf18      	it	ne
 801381e:	2301      	movne	r3, #1
 8013820:	0692      	lsls	r2, r2, #26
 8013822:	d42b      	bmi.n	801387c <_printf_common+0xb0>
 8013824:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013828:	4641      	mov	r1, r8
 801382a:	4638      	mov	r0, r7
 801382c:	47c8      	blx	r9
 801382e:	3001      	adds	r0, #1
 8013830:	d01e      	beq.n	8013870 <_printf_common+0xa4>
 8013832:	6823      	ldr	r3, [r4, #0]
 8013834:	6922      	ldr	r2, [r4, #16]
 8013836:	f003 0306 	and.w	r3, r3, #6
 801383a:	2b04      	cmp	r3, #4
 801383c:	bf02      	ittt	eq
 801383e:	68e5      	ldreq	r5, [r4, #12]
 8013840:	6833      	ldreq	r3, [r6, #0]
 8013842:	1aed      	subeq	r5, r5, r3
 8013844:	68a3      	ldr	r3, [r4, #8]
 8013846:	bf0c      	ite	eq
 8013848:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801384c:	2500      	movne	r5, #0
 801384e:	4293      	cmp	r3, r2
 8013850:	bfc4      	itt	gt
 8013852:	1a9b      	subgt	r3, r3, r2
 8013854:	18ed      	addgt	r5, r5, r3
 8013856:	2600      	movs	r6, #0
 8013858:	341a      	adds	r4, #26
 801385a:	42b5      	cmp	r5, r6
 801385c:	d11a      	bne.n	8013894 <_printf_common+0xc8>
 801385e:	2000      	movs	r0, #0
 8013860:	e008      	b.n	8013874 <_printf_common+0xa8>
 8013862:	2301      	movs	r3, #1
 8013864:	4652      	mov	r2, sl
 8013866:	4641      	mov	r1, r8
 8013868:	4638      	mov	r0, r7
 801386a:	47c8      	blx	r9
 801386c:	3001      	adds	r0, #1
 801386e:	d103      	bne.n	8013878 <_printf_common+0xac>
 8013870:	f04f 30ff 	mov.w	r0, #4294967295
 8013874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013878:	3501      	adds	r5, #1
 801387a:	e7c6      	b.n	801380a <_printf_common+0x3e>
 801387c:	18e1      	adds	r1, r4, r3
 801387e:	1c5a      	adds	r2, r3, #1
 8013880:	2030      	movs	r0, #48	@ 0x30
 8013882:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013886:	4422      	add	r2, r4
 8013888:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801388c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013890:	3302      	adds	r3, #2
 8013892:	e7c7      	b.n	8013824 <_printf_common+0x58>
 8013894:	2301      	movs	r3, #1
 8013896:	4622      	mov	r2, r4
 8013898:	4641      	mov	r1, r8
 801389a:	4638      	mov	r0, r7
 801389c:	47c8      	blx	r9
 801389e:	3001      	adds	r0, #1
 80138a0:	d0e6      	beq.n	8013870 <_printf_common+0xa4>
 80138a2:	3601      	adds	r6, #1
 80138a4:	e7d9      	b.n	801385a <_printf_common+0x8e>
	...

080138a8 <_printf_i>:
 80138a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80138ac:	7e0f      	ldrb	r7, [r1, #24]
 80138ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80138b0:	2f78      	cmp	r7, #120	@ 0x78
 80138b2:	4691      	mov	r9, r2
 80138b4:	4680      	mov	r8, r0
 80138b6:	460c      	mov	r4, r1
 80138b8:	469a      	mov	sl, r3
 80138ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80138be:	d807      	bhi.n	80138d0 <_printf_i+0x28>
 80138c0:	2f62      	cmp	r7, #98	@ 0x62
 80138c2:	d80a      	bhi.n	80138da <_printf_i+0x32>
 80138c4:	2f00      	cmp	r7, #0
 80138c6:	f000 80d1 	beq.w	8013a6c <_printf_i+0x1c4>
 80138ca:	2f58      	cmp	r7, #88	@ 0x58
 80138cc:	f000 80b8 	beq.w	8013a40 <_printf_i+0x198>
 80138d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80138d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80138d8:	e03a      	b.n	8013950 <_printf_i+0xa8>
 80138da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80138de:	2b15      	cmp	r3, #21
 80138e0:	d8f6      	bhi.n	80138d0 <_printf_i+0x28>
 80138e2:	a101      	add	r1, pc, #4	@ (adr r1, 80138e8 <_printf_i+0x40>)
 80138e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80138e8:	08013941 	.word	0x08013941
 80138ec:	08013955 	.word	0x08013955
 80138f0:	080138d1 	.word	0x080138d1
 80138f4:	080138d1 	.word	0x080138d1
 80138f8:	080138d1 	.word	0x080138d1
 80138fc:	080138d1 	.word	0x080138d1
 8013900:	08013955 	.word	0x08013955
 8013904:	080138d1 	.word	0x080138d1
 8013908:	080138d1 	.word	0x080138d1
 801390c:	080138d1 	.word	0x080138d1
 8013910:	080138d1 	.word	0x080138d1
 8013914:	08013a53 	.word	0x08013a53
 8013918:	0801397f 	.word	0x0801397f
 801391c:	08013a0d 	.word	0x08013a0d
 8013920:	080138d1 	.word	0x080138d1
 8013924:	080138d1 	.word	0x080138d1
 8013928:	08013a75 	.word	0x08013a75
 801392c:	080138d1 	.word	0x080138d1
 8013930:	0801397f 	.word	0x0801397f
 8013934:	080138d1 	.word	0x080138d1
 8013938:	080138d1 	.word	0x080138d1
 801393c:	08013a15 	.word	0x08013a15
 8013940:	6833      	ldr	r3, [r6, #0]
 8013942:	1d1a      	adds	r2, r3, #4
 8013944:	681b      	ldr	r3, [r3, #0]
 8013946:	6032      	str	r2, [r6, #0]
 8013948:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801394c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013950:	2301      	movs	r3, #1
 8013952:	e09c      	b.n	8013a8e <_printf_i+0x1e6>
 8013954:	6833      	ldr	r3, [r6, #0]
 8013956:	6820      	ldr	r0, [r4, #0]
 8013958:	1d19      	adds	r1, r3, #4
 801395a:	6031      	str	r1, [r6, #0]
 801395c:	0606      	lsls	r6, r0, #24
 801395e:	d501      	bpl.n	8013964 <_printf_i+0xbc>
 8013960:	681d      	ldr	r5, [r3, #0]
 8013962:	e003      	b.n	801396c <_printf_i+0xc4>
 8013964:	0645      	lsls	r5, r0, #25
 8013966:	d5fb      	bpl.n	8013960 <_printf_i+0xb8>
 8013968:	f9b3 5000 	ldrsh.w	r5, [r3]
 801396c:	2d00      	cmp	r5, #0
 801396e:	da03      	bge.n	8013978 <_printf_i+0xd0>
 8013970:	232d      	movs	r3, #45	@ 0x2d
 8013972:	426d      	negs	r5, r5
 8013974:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013978:	4858      	ldr	r0, [pc, #352]	@ (8013adc <_printf_i+0x234>)
 801397a:	230a      	movs	r3, #10
 801397c:	e011      	b.n	80139a2 <_printf_i+0xfa>
 801397e:	6821      	ldr	r1, [r4, #0]
 8013980:	6833      	ldr	r3, [r6, #0]
 8013982:	0608      	lsls	r0, r1, #24
 8013984:	f853 5b04 	ldr.w	r5, [r3], #4
 8013988:	d402      	bmi.n	8013990 <_printf_i+0xe8>
 801398a:	0649      	lsls	r1, r1, #25
 801398c:	bf48      	it	mi
 801398e:	b2ad      	uxthmi	r5, r5
 8013990:	2f6f      	cmp	r7, #111	@ 0x6f
 8013992:	4852      	ldr	r0, [pc, #328]	@ (8013adc <_printf_i+0x234>)
 8013994:	6033      	str	r3, [r6, #0]
 8013996:	bf14      	ite	ne
 8013998:	230a      	movne	r3, #10
 801399a:	2308      	moveq	r3, #8
 801399c:	2100      	movs	r1, #0
 801399e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80139a2:	6866      	ldr	r6, [r4, #4]
 80139a4:	60a6      	str	r6, [r4, #8]
 80139a6:	2e00      	cmp	r6, #0
 80139a8:	db05      	blt.n	80139b6 <_printf_i+0x10e>
 80139aa:	6821      	ldr	r1, [r4, #0]
 80139ac:	432e      	orrs	r6, r5
 80139ae:	f021 0104 	bic.w	r1, r1, #4
 80139b2:	6021      	str	r1, [r4, #0]
 80139b4:	d04b      	beq.n	8013a4e <_printf_i+0x1a6>
 80139b6:	4616      	mov	r6, r2
 80139b8:	fbb5 f1f3 	udiv	r1, r5, r3
 80139bc:	fb03 5711 	mls	r7, r3, r1, r5
 80139c0:	5dc7      	ldrb	r7, [r0, r7]
 80139c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80139c6:	462f      	mov	r7, r5
 80139c8:	42bb      	cmp	r3, r7
 80139ca:	460d      	mov	r5, r1
 80139cc:	d9f4      	bls.n	80139b8 <_printf_i+0x110>
 80139ce:	2b08      	cmp	r3, #8
 80139d0:	d10b      	bne.n	80139ea <_printf_i+0x142>
 80139d2:	6823      	ldr	r3, [r4, #0]
 80139d4:	07df      	lsls	r7, r3, #31
 80139d6:	d508      	bpl.n	80139ea <_printf_i+0x142>
 80139d8:	6923      	ldr	r3, [r4, #16]
 80139da:	6861      	ldr	r1, [r4, #4]
 80139dc:	4299      	cmp	r1, r3
 80139de:	bfde      	ittt	le
 80139e0:	2330      	movle	r3, #48	@ 0x30
 80139e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80139e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80139ea:	1b92      	subs	r2, r2, r6
 80139ec:	6122      	str	r2, [r4, #16]
 80139ee:	f8cd a000 	str.w	sl, [sp]
 80139f2:	464b      	mov	r3, r9
 80139f4:	aa03      	add	r2, sp, #12
 80139f6:	4621      	mov	r1, r4
 80139f8:	4640      	mov	r0, r8
 80139fa:	f7ff fee7 	bl	80137cc <_printf_common>
 80139fe:	3001      	adds	r0, #1
 8013a00:	d14a      	bne.n	8013a98 <_printf_i+0x1f0>
 8013a02:	f04f 30ff 	mov.w	r0, #4294967295
 8013a06:	b004      	add	sp, #16
 8013a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a0c:	6823      	ldr	r3, [r4, #0]
 8013a0e:	f043 0320 	orr.w	r3, r3, #32
 8013a12:	6023      	str	r3, [r4, #0]
 8013a14:	4832      	ldr	r0, [pc, #200]	@ (8013ae0 <_printf_i+0x238>)
 8013a16:	2778      	movs	r7, #120	@ 0x78
 8013a18:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013a1c:	6823      	ldr	r3, [r4, #0]
 8013a1e:	6831      	ldr	r1, [r6, #0]
 8013a20:	061f      	lsls	r7, r3, #24
 8013a22:	f851 5b04 	ldr.w	r5, [r1], #4
 8013a26:	d402      	bmi.n	8013a2e <_printf_i+0x186>
 8013a28:	065f      	lsls	r7, r3, #25
 8013a2a:	bf48      	it	mi
 8013a2c:	b2ad      	uxthmi	r5, r5
 8013a2e:	6031      	str	r1, [r6, #0]
 8013a30:	07d9      	lsls	r1, r3, #31
 8013a32:	bf44      	itt	mi
 8013a34:	f043 0320 	orrmi.w	r3, r3, #32
 8013a38:	6023      	strmi	r3, [r4, #0]
 8013a3a:	b11d      	cbz	r5, 8013a44 <_printf_i+0x19c>
 8013a3c:	2310      	movs	r3, #16
 8013a3e:	e7ad      	b.n	801399c <_printf_i+0xf4>
 8013a40:	4826      	ldr	r0, [pc, #152]	@ (8013adc <_printf_i+0x234>)
 8013a42:	e7e9      	b.n	8013a18 <_printf_i+0x170>
 8013a44:	6823      	ldr	r3, [r4, #0]
 8013a46:	f023 0320 	bic.w	r3, r3, #32
 8013a4a:	6023      	str	r3, [r4, #0]
 8013a4c:	e7f6      	b.n	8013a3c <_printf_i+0x194>
 8013a4e:	4616      	mov	r6, r2
 8013a50:	e7bd      	b.n	80139ce <_printf_i+0x126>
 8013a52:	6833      	ldr	r3, [r6, #0]
 8013a54:	6825      	ldr	r5, [r4, #0]
 8013a56:	6961      	ldr	r1, [r4, #20]
 8013a58:	1d18      	adds	r0, r3, #4
 8013a5a:	6030      	str	r0, [r6, #0]
 8013a5c:	062e      	lsls	r6, r5, #24
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	d501      	bpl.n	8013a66 <_printf_i+0x1be>
 8013a62:	6019      	str	r1, [r3, #0]
 8013a64:	e002      	b.n	8013a6c <_printf_i+0x1c4>
 8013a66:	0668      	lsls	r0, r5, #25
 8013a68:	d5fb      	bpl.n	8013a62 <_printf_i+0x1ba>
 8013a6a:	8019      	strh	r1, [r3, #0]
 8013a6c:	2300      	movs	r3, #0
 8013a6e:	6123      	str	r3, [r4, #16]
 8013a70:	4616      	mov	r6, r2
 8013a72:	e7bc      	b.n	80139ee <_printf_i+0x146>
 8013a74:	6833      	ldr	r3, [r6, #0]
 8013a76:	1d1a      	adds	r2, r3, #4
 8013a78:	6032      	str	r2, [r6, #0]
 8013a7a:	681e      	ldr	r6, [r3, #0]
 8013a7c:	6862      	ldr	r2, [r4, #4]
 8013a7e:	2100      	movs	r1, #0
 8013a80:	4630      	mov	r0, r6
 8013a82:	f7ec fc45 	bl	8000310 <memchr>
 8013a86:	b108      	cbz	r0, 8013a8c <_printf_i+0x1e4>
 8013a88:	1b80      	subs	r0, r0, r6
 8013a8a:	6060      	str	r0, [r4, #4]
 8013a8c:	6863      	ldr	r3, [r4, #4]
 8013a8e:	6123      	str	r3, [r4, #16]
 8013a90:	2300      	movs	r3, #0
 8013a92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013a96:	e7aa      	b.n	80139ee <_printf_i+0x146>
 8013a98:	6923      	ldr	r3, [r4, #16]
 8013a9a:	4632      	mov	r2, r6
 8013a9c:	4649      	mov	r1, r9
 8013a9e:	4640      	mov	r0, r8
 8013aa0:	47d0      	blx	sl
 8013aa2:	3001      	adds	r0, #1
 8013aa4:	d0ad      	beq.n	8013a02 <_printf_i+0x15a>
 8013aa6:	6823      	ldr	r3, [r4, #0]
 8013aa8:	079b      	lsls	r3, r3, #30
 8013aaa:	d413      	bmi.n	8013ad4 <_printf_i+0x22c>
 8013aac:	68e0      	ldr	r0, [r4, #12]
 8013aae:	9b03      	ldr	r3, [sp, #12]
 8013ab0:	4298      	cmp	r0, r3
 8013ab2:	bfb8      	it	lt
 8013ab4:	4618      	movlt	r0, r3
 8013ab6:	e7a6      	b.n	8013a06 <_printf_i+0x15e>
 8013ab8:	2301      	movs	r3, #1
 8013aba:	4632      	mov	r2, r6
 8013abc:	4649      	mov	r1, r9
 8013abe:	4640      	mov	r0, r8
 8013ac0:	47d0      	blx	sl
 8013ac2:	3001      	adds	r0, #1
 8013ac4:	d09d      	beq.n	8013a02 <_printf_i+0x15a>
 8013ac6:	3501      	adds	r5, #1
 8013ac8:	68e3      	ldr	r3, [r4, #12]
 8013aca:	9903      	ldr	r1, [sp, #12]
 8013acc:	1a5b      	subs	r3, r3, r1
 8013ace:	42ab      	cmp	r3, r5
 8013ad0:	dcf2      	bgt.n	8013ab8 <_printf_i+0x210>
 8013ad2:	e7eb      	b.n	8013aac <_printf_i+0x204>
 8013ad4:	2500      	movs	r5, #0
 8013ad6:	f104 0619 	add.w	r6, r4, #25
 8013ada:	e7f5      	b.n	8013ac8 <_printf_i+0x220>
 8013adc:	08017878 	.word	0x08017878
 8013ae0:	08017889 	.word	0x08017889

08013ae4 <std>:
 8013ae4:	2300      	movs	r3, #0
 8013ae6:	b510      	push	{r4, lr}
 8013ae8:	4604      	mov	r4, r0
 8013aea:	e9c0 3300 	strd	r3, r3, [r0]
 8013aee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013af2:	6083      	str	r3, [r0, #8]
 8013af4:	8181      	strh	r1, [r0, #12]
 8013af6:	6643      	str	r3, [r0, #100]	@ 0x64
 8013af8:	81c2      	strh	r2, [r0, #14]
 8013afa:	6183      	str	r3, [r0, #24]
 8013afc:	4619      	mov	r1, r3
 8013afe:	2208      	movs	r2, #8
 8013b00:	305c      	adds	r0, #92	@ 0x5c
 8013b02:	f000 fa77 	bl	8013ff4 <memset>
 8013b06:	4b0d      	ldr	r3, [pc, #52]	@ (8013b3c <std+0x58>)
 8013b08:	6263      	str	r3, [r4, #36]	@ 0x24
 8013b0a:	4b0d      	ldr	r3, [pc, #52]	@ (8013b40 <std+0x5c>)
 8013b0c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8013b44 <std+0x60>)
 8013b10:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013b12:	4b0d      	ldr	r3, [pc, #52]	@ (8013b48 <std+0x64>)
 8013b14:	6323      	str	r3, [r4, #48]	@ 0x30
 8013b16:	4b0d      	ldr	r3, [pc, #52]	@ (8013b4c <std+0x68>)
 8013b18:	6224      	str	r4, [r4, #32]
 8013b1a:	429c      	cmp	r4, r3
 8013b1c:	d006      	beq.n	8013b2c <std+0x48>
 8013b1e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013b22:	4294      	cmp	r4, r2
 8013b24:	d002      	beq.n	8013b2c <std+0x48>
 8013b26:	33d0      	adds	r3, #208	@ 0xd0
 8013b28:	429c      	cmp	r4, r3
 8013b2a:	d105      	bne.n	8013b38 <std+0x54>
 8013b2c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013b34:	f000 bbb4 	b.w	80142a0 <__retarget_lock_init_recursive>
 8013b38:	bd10      	pop	{r4, pc}
 8013b3a:	bf00      	nop
 8013b3c:	08013e0d 	.word	0x08013e0d
 8013b40:	08013e33 	.word	0x08013e33
 8013b44:	08013e6b 	.word	0x08013e6b
 8013b48:	08013e8f 	.word	0x08013e8f
 8013b4c:	2400fbec 	.word	0x2400fbec

08013b50 <stdio_exit_handler>:
 8013b50:	4a02      	ldr	r2, [pc, #8]	@ (8013b5c <stdio_exit_handler+0xc>)
 8013b52:	4903      	ldr	r1, [pc, #12]	@ (8013b60 <stdio_exit_handler+0x10>)
 8013b54:	4803      	ldr	r0, [pc, #12]	@ (8013b64 <stdio_exit_handler+0x14>)
 8013b56:	f000 b869 	b.w	8013c2c <_fwalk_sglue>
 8013b5a:	bf00      	nop
 8013b5c:	24000020 	.word	0x24000020
 8013b60:	08016295 	.word	0x08016295
 8013b64:	24000030 	.word	0x24000030

08013b68 <cleanup_stdio>:
 8013b68:	6841      	ldr	r1, [r0, #4]
 8013b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8013b9c <cleanup_stdio+0x34>)
 8013b6c:	4299      	cmp	r1, r3
 8013b6e:	b510      	push	{r4, lr}
 8013b70:	4604      	mov	r4, r0
 8013b72:	d001      	beq.n	8013b78 <cleanup_stdio+0x10>
 8013b74:	f002 fb8e 	bl	8016294 <_fflush_r>
 8013b78:	68a1      	ldr	r1, [r4, #8]
 8013b7a:	4b09      	ldr	r3, [pc, #36]	@ (8013ba0 <cleanup_stdio+0x38>)
 8013b7c:	4299      	cmp	r1, r3
 8013b7e:	d002      	beq.n	8013b86 <cleanup_stdio+0x1e>
 8013b80:	4620      	mov	r0, r4
 8013b82:	f002 fb87 	bl	8016294 <_fflush_r>
 8013b86:	68e1      	ldr	r1, [r4, #12]
 8013b88:	4b06      	ldr	r3, [pc, #24]	@ (8013ba4 <cleanup_stdio+0x3c>)
 8013b8a:	4299      	cmp	r1, r3
 8013b8c:	d004      	beq.n	8013b98 <cleanup_stdio+0x30>
 8013b8e:	4620      	mov	r0, r4
 8013b90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013b94:	f002 bb7e 	b.w	8016294 <_fflush_r>
 8013b98:	bd10      	pop	{r4, pc}
 8013b9a:	bf00      	nop
 8013b9c:	2400fbec 	.word	0x2400fbec
 8013ba0:	2400fc54 	.word	0x2400fc54
 8013ba4:	2400fcbc 	.word	0x2400fcbc

08013ba8 <global_stdio_init.part.0>:
 8013ba8:	b510      	push	{r4, lr}
 8013baa:	4b0b      	ldr	r3, [pc, #44]	@ (8013bd8 <global_stdio_init.part.0+0x30>)
 8013bac:	4c0b      	ldr	r4, [pc, #44]	@ (8013bdc <global_stdio_init.part.0+0x34>)
 8013bae:	4a0c      	ldr	r2, [pc, #48]	@ (8013be0 <global_stdio_init.part.0+0x38>)
 8013bb0:	601a      	str	r2, [r3, #0]
 8013bb2:	4620      	mov	r0, r4
 8013bb4:	2200      	movs	r2, #0
 8013bb6:	2104      	movs	r1, #4
 8013bb8:	f7ff ff94 	bl	8013ae4 <std>
 8013bbc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013bc0:	2201      	movs	r2, #1
 8013bc2:	2109      	movs	r1, #9
 8013bc4:	f7ff ff8e 	bl	8013ae4 <std>
 8013bc8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013bcc:	2202      	movs	r2, #2
 8013bce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013bd2:	2112      	movs	r1, #18
 8013bd4:	f7ff bf86 	b.w	8013ae4 <std>
 8013bd8:	2400fd24 	.word	0x2400fd24
 8013bdc:	2400fbec 	.word	0x2400fbec
 8013be0:	08013b51 	.word	0x08013b51

08013be4 <__sfp_lock_acquire>:
 8013be4:	4801      	ldr	r0, [pc, #4]	@ (8013bec <__sfp_lock_acquire+0x8>)
 8013be6:	f000 bb5c 	b.w	80142a2 <__retarget_lock_acquire_recursive>
 8013bea:	bf00      	nop
 8013bec:	2400fd2d 	.word	0x2400fd2d

08013bf0 <__sfp_lock_release>:
 8013bf0:	4801      	ldr	r0, [pc, #4]	@ (8013bf8 <__sfp_lock_release+0x8>)
 8013bf2:	f000 bb57 	b.w	80142a4 <__retarget_lock_release_recursive>
 8013bf6:	bf00      	nop
 8013bf8:	2400fd2d 	.word	0x2400fd2d

08013bfc <__sinit>:
 8013bfc:	b510      	push	{r4, lr}
 8013bfe:	4604      	mov	r4, r0
 8013c00:	f7ff fff0 	bl	8013be4 <__sfp_lock_acquire>
 8013c04:	6a23      	ldr	r3, [r4, #32]
 8013c06:	b11b      	cbz	r3, 8013c10 <__sinit+0x14>
 8013c08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013c0c:	f7ff bff0 	b.w	8013bf0 <__sfp_lock_release>
 8013c10:	4b04      	ldr	r3, [pc, #16]	@ (8013c24 <__sinit+0x28>)
 8013c12:	6223      	str	r3, [r4, #32]
 8013c14:	4b04      	ldr	r3, [pc, #16]	@ (8013c28 <__sinit+0x2c>)
 8013c16:	681b      	ldr	r3, [r3, #0]
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d1f5      	bne.n	8013c08 <__sinit+0xc>
 8013c1c:	f7ff ffc4 	bl	8013ba8 <global_stdio_init.part.0>
 8013c20:	e7f2      	b.n	8013c08 <__sinit+0xc>
 8013c22:	bf00      	nop
 8013c24:	08013b69 	.word	0x08013b69
 8013c28:	2400fd24 	.word	0x2400fd24

08013c2c <_fwalk_sglue>:
 8013c2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013c30:	4607      	mov	r7, r0
 8013c32:	4688      	mov	r8, r1
 8013c34:	4614      	mov	r4, r2
 8013c36:	2600      	movs	r6, #0
 8013c38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013c3c:	f1b9 0901 	subs.w	r9, r9, #1
 8013c40:	d505      	bpl.n	8013c4e <_fwalk_sglue+0x22>
 8013c42:	6824      	ldr	r4, [r4, #0]
 8013c44:	2c00      	cmp	r4, #0
 8013c46:	d1f7      	bne.n	8013c38 <_fwalk_sglue+0xc>
 8013c48:	4630      	mov	r0, r6
 8013c4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c4e:	89ab      	ldrh	r3, [r5, #12]
 8013c50:	2b01      	cmp	r3, #1
 8013c52:	d907      	bls.n	8013c64 <_fwalk_sglue+0x38>
 8013c54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013c58:	3301      	adds	r3, #1
 8013c5a:	d003      	beq.n	8013c64 <_fwalk_sglue+0x38>
 8013c5c:	4629      	mov	r1, r5
 8013c5e:	4638      	mov	r0, r7
 8013c60:	47c0      	blx	r8
 8013c62:	4306      	orrs	r6, r0
 8013c64:	3568      	adds	r5, #104	@ 0x68
 8013c66:	e7e9      	b.n	8013c3c <_fwalk_sglue+0x10>

08013c68 <iprintf>:
 8013c68:	b40f      	push	{r0, r1, r2, r3}
 8013c6a:	b507      	push	{r0, r1, r2, lr}
 8013c6c:	4906      	ldr	r1, [pc, #24]	@ (8013c88 <iprintf+0x20>)
 8013c6e:	ab04      	add	r3, sp, #16
 8013c70:	6808      	ldr	r0, [r1, #0]
 8013c72:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c76:	6881      	ldr	r1, [r0, #8]
 8013c78:	9301      	str	r3, [sp, #4]
 8013c7a:	f002 f821 	bl	8015cc0 <_vfiprintf_r>
 8013c7e:	b003      	add	sp, #12
 8013c80:	f85d eb04 	ldr.w	lr, [sp], #4
 8013c84:	b004      	add	sp, #16
 8013c86:	4770      	bx	lr
 8013c88:	2400002c 	.word	0x2400002c

08013c8c <_puts_r>:
 8013c8c:	6a03      	ldr	r3, [r0, #32]
 8013c8e:	b570      	push	{r4, r5, r6, lr}
 8013c90:	6884      	ldr	r4, [r0, #8]
 8013c92:	4605      	mov	r5, r0
 8013c94:	460e      	mov	r6, r1
 8013c96:	b90b      	cbnz	r3, 8013c9c <_puts_r+0x10>
 8013c98:	f7ff ffb0 	bl	8013bfc <__sinit>
 8013c9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013c9e:	07db      	lsls	r3, r3, #31
 8013ca0:	d405      	bmi.n	8013cae <_puts_r+0x22>
 8013ca2:	89a3      	ldrh	r3, [r4, #12]
 8013ca4:	0598      	lsls	r0, r3, #22
 8013ca6:	d402      	bmi.n	8013cae <_puts_r+0x22>
 8013ca8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013caa:	f000 fafa 	bl	80142a2 <__retarget_lock_acquire_recursive>
 8013cae:	89a3      	ldrh	r3, [r4, #12]
 8013cb0:	0719      	lsls	r1, r3, #28
 8013cb2:	d502      	bpl.n	8013cba <_puts_r+0x2e>
 8013cb4:	6923      	ldr	r3, [r4, #16]
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	d135      	bne.n	8013d26 <_puts_r+0x9a>
 8013cba:	4621      	mov	r1, r4
 8013cbc:	4628      	mov	r0, r5
 8013cbe:	f000 f929 	bl	8013f14 <__swsetup_r>
 8013cc2:	b380      	cbz	r0, 8013d26 <_puts_r+0x9a>
 8013cc4:	f04f 35ff 	mov.w	r5, #4294967295
 8013cc8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013cca:	07da      	lsls	r2, r3, #31
 8013ccc:	d405      	bmi.n	8013cda <_puts_r+0x4e>
 8013cce:	89a3      	ldrh	r3, [r4, #12]
 8013cd0:	059b      	lsls	r3, r3, #22
 8013cd2:	d402      	bmi.n	8013cda <_puts_r+0x4e>
 8013cd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013cd6:	f000 fae5 	bl	80142a4 <__retarget_lock_release_recursive>
 8013cda:	4628      	mov	r0, r5
 8013cdc:	bd70      	pop	{r4, r5, r6, pc}
 8013cde:	2b00      	cmp	r3, #0
 8013ce0:	da04      	bge.n	8013cec <_puts_r+0x60>
 8013ce2:	69a2      	ldr	r2, [r4, #24]
 8013ce4:	429a      	cmp	r2, r3
 8013ce6:	dc17      	bgt.n	8013d18 <_puts_r+0x8c>
 8013ce8:	290a      	cmp	r1, #10
 8013cea:	d015      	beq.n	8013d18 <_puts_r+0x8c>
 8013cec:	6823      	ldr	r3, [r4, #0]
 8013cee:	1c5a      	adds	r2, r3, #1
 8013cf0:	6022      	str	r2, [r4, #0]
 8013cf2:	7019      	strb	r1, [r3, #0]
 8013cf4:	68a3      	ldr	r3, [r4, #8]
 8013cf6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8013cfa:	3b01      	subs	r3, #1
 8013cfc:	60a3      	str	r3, [r4, #8]
 8013cfe:	2900      	cmp	r1, #0
 8013d00:	d1ed      	bne.n	8013cde <_puts_r+0x52>
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	da11      	bge.n	8013d2a <_puts_r+0x9e>
 8013d06:	4622      	mov	r2, r4
 8013d08:	210a      	movs	r1, #10
 8013d0a:	4628      	mov	r0, r5
 8013d0c:	f000 f8c3 	bl	8013e96 <__swbuf_r>
 8013d10:	3001      	adds	r0, #1
 8013d12:	d0d7      	beq.n	8013cc4 <_puts_r+0x38>
 8013d14:	250a      	movs	r5, #10
 8013d16:	e7d7      	b.n	8013cc8 <_puts_r+0x3c>
 8013d18:	4622      	mov	r2, r4
 8013d1a:	4628      	mov	r0, r5
 8013d1c:	f000 f8bb 	bl	8013e96 <__swbuf_r>
 8013d20:	3001      	adds	r0, #1
 8013d22:	d1e7      	bne.n	8013cf4 <_puts_r+0x68>
 8013d24:	e7ce      	b.n	8013cc4 <_puts_r+0x38>
 8013d26:	3e01      	subs	r6, #1
 8013d28:	e7e4      	b.n	8013cf4 <_puts_r+0x68>
 8013d2a:	6823      	ldr	r3, [r4, #0]
 8013d2c:	1c5a      	adds	r2, r3, #1
 8013d2e:	6022      	str	r2, [r4, #0]
 8013d30:	220a      	movs	r2, #10
 8013d32:	701a      	strb	r2, [r3, #0]
 8013d34:	e7ee      	b.n	8013d14 <_puts_r+0x88>
	...

08013d38 <puts>:
 8013d38:	4b02      	ldr	r3, [pc, #8]	@ (8013d44 <puts+0xc>)
 8013d3a:	4601      	mov	r1, r0
 8013d3c:	6818      	ldr	r0, [r3, #0]
 8013d3e:	f7ff bfa5 	b.w	8013c8c <_puts_r>
 8013d42:	bf00      	nop
 8013d44:	2400002c 	.word	0x2400002c

08013d48 <sniprintf>:
 8013d48:	b40c      	push	{r2, r3}
 8013d4a:	b530      	push	{r4, r5, lr}
 8013d4c:	4b18      	ldr	r3, [pc, #96]	@ (8013db0 <sniprintf+0x68>)
 8013d4e:	1e0c      	subs	r4, r1, #0
 8013d50:	681d      	ldr	r5, [r3, #0]
 8013d52:	b09d      	sub	sp, #116	@ 0x74
 8013d54:	da08      	bge.n	8013d68 <sniprintf+0x20>
 8013d56:	238b      	movs	r3, #139	@ 0x8b
 8013d58:	602b      	str	r3, [r5, #0]
 8013d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8013d5e:	b01d      	add	sp, #116	@ 0x74
 8013d60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013d64:	b002      	add	sp, #8
 8013d66:	4770      	bx	lr
 8013d68:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013d6c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013d70:	f04f 0300 	mov.w	r3, #0
 8013d74:	931b      	str	r3, [sp, #108]	@ 0x6c
 8013d76:	bf14      	ite	ne
 8013d78:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013d7c:	4623      	moveq	r3, r4
 8013d7e:	9304      	str	r3, [sp, #16]
 8013d80:	9307      	str	r3, [sp, #28]
 8013d82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013d86:	9002      	str	r0, [sp, #8]
 8013d88:	9006      	str	r0, [sp, #24]
 8013d8a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013d8e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013d90:	ab21      	add	r3, sp, #132	@ 0x84
 8013d92:	a902      	add	r1, sp, #8
 8013d94:	4628      	mov	r0, r5
 8013d96:	9301      	str	r3, [sp, #4]
 8013d98:	f001 fc9c 	bl	80156d4 <_svfiprintf_r>
 8013d9c:	1c43      	adds	r3, r0, #1
 8013d9e:	bfbc      	itt	lt
 8013da0:	238b      	movlt	r3, #139	@ 0x8b
 8013da2:	602b      	strlt	r3, [r5, #0]
 8013da4:	2c00      	cmp	r4, #0
 8013da6:	d0da      	beq.n	8013d5e <sniprintf+0x16>
 8013da8:	9b02      	ldr	r3, [sp, #8]
 8013daa:	2200      	movs	r2, #0
 8013dac:	701a      	strb	r2, [r3, #0]
 8013dae:	e7d6      	b.n	8013d5e <sniprintf+0x16>
 8013db0:	2400002c 	.word	0x2400002c

08013db4 <siscanf>:
 8013db4:	b40e      	push	{r1, r2, r3}
 8013db6:	b570      	push	{r4, r5, r6, lr}
 8013db8:	b09d      	sub	sp, #116	@ 0x74
 8013dba:	ac21      	add	r4, sp, #132	@ 0x84
 8013dbc:	2500      	movs	r5, #0
 8013dbe:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8013dc2:	f854 6b04 	ldr.w	r6, [r4], #4
 8013dc6:	f8ad 2014 	strh.w	r2, [sp, #20]
 8013dca:	951b      	str	r5, [sp, #108]	@ 0x6c
 8013dcc:	9002      	str	r0, [sp, #8]
 8013dce:	9006      	str	r0, [sp, #24]
 8013dd0:	f7ec faee 	bl	80003b0 <strlen>
 8013dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8013e04 <siscanf+0x50>)
 8013dd6:	9003      	str	r0, [sp, #12]
 8013dd8:	9007      	str	r0, [sp, #28]
 8013dda:	480b      	ldr	r0, [pc, #44]	@ (8013e08 <siscanf+0x54>)
 8013ddc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013dde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013de2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013de6:	4632      	mov	r2, r6
 8013de8:	4623      	mov	r3, r4
 8013dea:	a902      	add	r1, sp, #8
 8013dec:	6800      	ldr	r0, [r0, #0]
 8013dee:	950f      	str	r5, [sp, #60]	@ 0x3c
 8013df0:	9514      	str	r5, [sp, #80]	@ 0x50
 8013df2:	9401      	str	r4, [sp, #4]
 8013df4:	f001 fdc4 	bl	8015980 <__ssvfiscanf_r>
 8013df8:	b01d      	add	sp, #116	@ 0x74
 8013dfa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013dfe:	b003      	add	sp, #12
 8013e00:	4770      	bx	lr
 8013e02:	bf00      	nop
 8013e04:	08013e2f 	.word	0x08013e2f
 8013e08:	2400002c 	.word	0x2400002c

08013e0c <__sread>:
 8013e0c:	b510      	push	{r4, lr}
 8013e0e:	460c      	mov	r4, r1
 8013e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e14:	f000 f9d2 	bl	80141bc <_read_r>
 8013e18:	2800      	cmp	r0, #0
 8013e1a:	bfab      	itete	ge
 8013e1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013e1e:	89a3      	ldrhlt	r3, [r4, #12]
 8013e20:	181b      	addge	r3, r3, r0
 8013e22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013e26:	bfac      	ite	ge
 8013e28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013e2a:	81a3      	strhlt	r3, [r4, #12]
 8013e2c:	bd10      	pop	{r4, pc}

08013e2e <__seofread>:
 8013e2e:	2000      	movs	r0, #0
 8013e30:	4770      	bx	lr

08013e32 <__swrite>:
 8013e32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e36:	461f      	mov	r7, r3
 8013e38:	898b      	ldrh	r3, [r1, #12]
 8013e3a:	05db      	lsls	r3, r3, #23
 8013e3c:	4605      	mov	r5, r0
 8013e3e:	460c      	mov	r4, r1
 8013e40:	4616      	mov	r6, r2
 8013e42:	d505      	bpl.n	8013e50 <__swrite+0x1e>
 8013e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e48:	2302      	movs	r3, #2
 8013e4a:	2200      	movs	r2, #0
 8013e4c:	f000 f9a4 	bl	8014198 <_lseek_r>
 8013e50:	89a3      	ldrh	r3, [r4, #12]
 8013e52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013e5a:	81a3      	strh	r3, [r4, #12]
 8013e5c:	4632      	mov	r2, r6
 8013e5e:	463b      	mov	r3, r7
 8013e60:	4628      	mov	r0, r5
 8013e62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013e66:	f000 b9df 	b.w	8014228 <_write_r>

08013e6a <__sseek>:
 8013e6a:	b510      	push	{r4, lr}
 8013e6c:	460c      	mov	r4, r1
 8013e6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e72:	f000 f991 	bl	8014198 <_lseek_r>
 8013e76:	1c43      	adds	r3, r0, #1
 8013e78:	89a3      	ldrh	r3, [r4, #12]
 8013e7a:	bf15      	itete	ne
 8013e7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013e7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013e82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013e86:	81a3      	strheq	r3, [r4, #12]
 8013e88:	bf18      	it	ne
 8013e8a:	81a3      	strhne	r3, [r4, #12]
 8013e8c:	bd10      	pop	{r4, pc}

08013e8e <__sclose>:
 8013e8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013e92:	f000 b913 	b.w	80140bc <_close_r>

08013e96 <__swbuf_r>:
 8013e96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e98:	460e      	mov	r6, r1
 8013e9a:	4614      	mov	r4, r2
 8013e9c:	4605      	mov	r5, r0
 8013e9e:	b118      	cbz	r0, 8013ea8 <__swbuf_r+0x12>
 8013ea0:	6a03      	ldr	r3, [r0, #32]
 8013ea2:	b90b      	cbnz	r3, 8013ea8 <__swbuf_r+0x12>
 8013ea4:	f7ff feaa 	bl	8013bfc <__sinit>
 8013ea8:	69a3      	ldr	r3, [r4, #24]
 8013eaa:	60a3      	str	r3, [r4, #8]
 8013eac:	89a3      	ldrh	r3, [r4, #12]
 8013eae:	071a      	lsls	r2, r3, #28
 8013eb0:	d501      	bpl.n	8013eb6 <__swbuf_r+0x20>
 8013eb2:	6923      	ldr	r3, [r4, #16]
 8013eb4:	b943      	cbnz	r3, 8013ec8 <__swbuf_r+0x32>
 8013eb6:	4621      	mov	r1, r4
 8013eb8:	4628      	mov	r0, r5
 8013eba:	f000 f82b 	bl	8013f14 <__swsetup_r>
 8013ebe:	b118      	cbz	r0, 8013ec8 <__swbuf_r+0x32>
 8013ec0:	f04f 37ff 	mov.w	r7, #4294967295
 8013ec4:	4638      	mov	r0, r7
 8013ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ec8:	6823      	ldr	r3, [r4, #0]
 8013eca:	6922      	ldr	r2, [r4, #16]
 8013ecc:	1a98      	subs	r0, r3, r2
 8013ece:	6963      	ldr	r3, [r4, #20]
 8013ed0:	b2f6      	uxtb	r6, r6
 8013ed2:	4283      	cmp	r3, r0
 8013ed4:	4637      	mov	r7, r6
 8013ed6:	dc05      	bgt.n	8013ee4 <__swbuf_r+0x4e>
 8013ed8:	4621      	mov	r1, r4
 8013eda:	4628      	mov	r0, r5
 8013edc:	f002 f9da 	bl	8016294 <_fflush_r>
 8013ee0:	2800      	cmp	r0, #0
 8013ee2:	d1ed      	bne.n	8013ec0 <__swbuf_r+0x2a>
 8013ee4:	68a3      	ldr	r3, [r4, #8]
 8013ee6:	3b01      	subs	r3, #1
 8013ee8:	60a3      	str	r3, [r4, #8]
 8013eea:	6823      	ldr	r3, [r4, #0]
 8013eec:	1c5a      	adds	r2, r3, #1
 8013eee:	6022      	str	r2, [r4, #0]
 8013ef0:	701e      	strb	r6, [r3, #0]
 8013ef2:	6962      	ldr	r2, [r4, #20]
 8013ef4:	1c43      	adds	r3, r0, #1
 8013ef6:	429a      	cmp	r2, r3
 8013ef8:	d004      	beq.n	8013f04 <__swbuf_r+0x6e>
 8013efa:	89a3      	ldrh	r3, [r4, #12]
 8013efc:	07db      	lsls	r3, r3, #31
 8013efe:	d5e1      	bpl.n	8013ec4 <__swbuf_r+0x2e>
 8013f00:	2e0a      	cmp	r6, #10
 8013f02:	d1df      	bne.n	8013ec4 <__swbuf_r+0x2e>
 8013f04:	4621      	mov	r1, r4
 8013f06:	4628      	mov	r0, r5
 8013f08:	f002 f9c4 	bl	8016294 <_fflush_r>
 8013f0c:	2800      	cmp	r0, #0
 8013f0e:	d0d9      	beq.n	8013ec4 <__swbuf_r+0x2e>
 8013f10:	e7d6      	b.n	8013ec0 <__swbuf_r+0x2a>
	...

08013f14 <__swsetup_r>:
 8013f14:	b538      	push	{r3, r4, r5, lr}
 8013f16:	4b29      	ldr	r3, [pc, #164]	@ (8013fbc <__swsetup_r+0xa8>)
 8013f18:	4605      	mov	r5, r0
 8013f1a:	6818      	ldr	r0, [r3, #0]
 8013f1c:	460c      	mov	r4, r1
 8013f1e:	b118      	cbz	r0, 8013f28 <__swsetup_r+0x14>
 8013f20:	6a03      	ldr	r3, [r0, #32]
 8013f22:	b90b      	cbnz	r3, 8013f28 <__swsetup_r+0x14>
 8013f24:	f7ff fe6a 	bl	8013bfc <__sinit>
 8013f28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013f2c:	0719      	lsls	r1, r3, #28
 8013f2e:	d422      	bmi.n	8013f76 <__swsetup_r+0x62>
 8013f30:	06da      	lsls	r2, r3, #27
 8013f32:	d407      	bmi.n	8013f44 <__swsetup_r+0x30>
 8013f34:	2209      	movs	r2, #9
 8013f36:	602a      	str	r2, [r5, #0]
 8013f38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013f3c:	81a3      	strh	r3, [r4, #12]
 8013f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8013f42:	e033      	b.n	8013fac <__swsetup_r+0x98>
 8013f44:	0758      	lsls	r0, r3, #29
 8013f46:	d512      	bpl.n	8013f6e <__swsetup_r+0x5a>
 8013f48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013f4a:	b141      	cbz	r1, 8013f5e <__swsetup_r+0x4a>
 8013f4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013f50:	4299      	cmp	r1, r3
 8013f52:	d002      	beq.n	8013f5a <__swsetup_r+0x46>
 8013f54:	4628      	mov	r0, r5
 8013f56:	f000 ff9d 	bl	8014e94 <_free_r>
 8013f5a:	2300      	movs	r3, #0
 8013f5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8013f5e:	89a3      	ldrh	r3, [r4, #12]
 8013f60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013f64:	81a3      	strh	r3, [r4, #12]
 8013f66:	2300      	movs	r3, #0
 8013f68:	6063      	str	r3, [r4, #4]
 8013f6a:	6923      	ldr	r3, [r4, #16]
 8013f6c:	6023      	str	r3, [r4, #0]
 8013f6e:	89a3      	ldrh	r3, [r4, #12]
 8013f70:	f043 0308 	orr.w	r3, r3, #8
 8013f74:	81a3      	strh	r3, [r4, #12]
 8013f76:	6923      	ldr	r3, [r4, #16]
 8013f78:	b94b      	cbnz	r3, 8013f8e <__swsetup_r+0x7a>
 8013f7a:	89a3      	ldrh	r3, [r4, #12]
 8013f7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013f80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013f84:	d003      	beq.n	8013f8e <__swsetup_r+0x7a>
 8013f86:	4621      	mov	r1, r4
 8013f88:	4628      	mov	r0, r5
 8013f8a:	f002 f9d1 	bl	8016330 <__smakebuf_r>
 8013f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013f92:	f013 0201 	ands.w	r2, r3, #1
 8013f96:	d00a      	beq.n	8013fae <__swsetup_r+0x9a>
 8013f98:	2200      	movs	r2, #0
 8013f9a:	60a2      	str	r2, [r4, #8]
 8013f9c:	6962      	ldr	r2, [r4, #20]
 8013f9e:	4252      	negs	r2, r2
 8013fa0:	61a2      	str	r2, [r4, #24]
 8013fa2:	6922      	ldr	r2, [r4, #16]
 8013fa4:	b942      	cbnz	r2, 8013fb8 <__swsetup_r+0xa4>
 8013fa6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013faa:	d1c5      	bne.n	8013f38 <__swsetup_r+0x24>
 8013fac:	bd38      	pop	{r3, r4, r5, pc}
 8013fae:	0799      	lsls	r1, r3, #30
 8013fb0:	bf58      	it	pl
 8013fb2:	6962      	ldrpl	r2, [r4, #20]
 8013fb4:	60a2      	str	r2, [r4, #8]
 8013fb6:	e7f4      	b.n	8013fa2 <__swsetup_r+0x8e>
 8013fb8:	2000      	movs	r0, #0
 8013fba:	e7f7      	b.n	8013fac <__swsetup_r+0x98>
 8013fbc:	2400002c 	.word	0x2400002c

08013fc0 <memmove>:
 8013fc0:	4288      	cmp	r0, r1
 8013fc2:	b510      	push	{r4, lr}
 8013fc4:	eb01 0402 	add.w	r4, r1, r2
 8013fc8:	d902      	bls.n	8013fd0 <memmove+0x10>
 8013fca:	4284      	cmp	r4, r0
 8013fcc:	4623      	mov	r3, r4
 8013fce:	d807      	bhi.n	8013fe0 <memmove+0x20>
 8013fd0:	1e43      	subs	r3, r0, #1
 8013fd2:	42a1      	cmp	r1, r4
 8013fd4:	d008      	beq.n	8013fe8 <memmove+0x28>
 8013fd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013fda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013fde:	e7f8      	b.n	8013fd2 <memmove+0x12>
 8013fe0:	4402      	add	r2, r0
 8013fe2:	4601      	mov	r1, r0
 8013fe4:	428a      	cmp	r2, r1
 8013fe6:	d100      	bne.n	8013fea <memmove+0x2a>
 8013fe8:	bd10      	pop	{r4, pc}
 8013fea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013fee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013ff2:	e7f7      	b.n	8013fe4 <memmove+0x24>

08013ff4 <memset>:
 8013ff4:	4402      	add	r2, r0
 8013ff6:	4603      	mov	r3, r0
 8013ff8:	4293      	cmp	r3, r2
 8013ffa:	d100      	bne.n	8013ffe <memset+0xa>
 8013ffc:	4770      	bx	lr
 8013ffe:	f803 1b01 	strb.w	r1, [r3], #1
 8014002:	e7f9      	b.n	8013ff8 <memset+0x4>

08014004 <strncmp>:
 8014004:	b510      	push	{r4, lr}
 8014006:	b16a      	cbz	r2, 8014024 <strncmp+0x20>
 8014008:	3901      	subs	r1, #1
 801400a:	1884      	adds	r4, r0, r2
 801400c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014010:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8014014:	429a      	cmp	r2, r3
 8014016:	d103      	bne.n	8014020 <strncmp+0x1c>
 8014018:	42a0      	cmp	r0, r4
 801401a:	d001      	beq.n	8014020 <strncmp+0x1c>
 801401c:	2a00      	cmp	r2, #0
 801401e:	d1f5      	bne.n	801400c <strncmp+0x8>
 8014020:	1ad0      	subs	r0, r2, r3
 8014022:	bd10      	pop	{r4, pc}
 8014024:	4610      	mov	r0, r2
 8014026:	e7fc      	b.n	8014022 <strncmp+0x1e>

08014028 <strstr>:
 8014028:	780a      	ldrb	r2, [r1, #0]
 801402a:	b570      	push	{r4, r5, r6, lr}
 801402c:	b96a      	cbnz	r2, 801404a <strstr+0x22>
 801402e:	bd70      	pop	{r4, r5, r6, pc}
 8014030:	429a      	cmp	r2, r3
 8014032:	d109      	bne.n	8014048 <strstr+0x20>
 8014034:	460c      	mov	r4, r1
 8014036:	4605      	mov	r5, r0
 8014038:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801403c:	2b00      	cmp	r3, #0
 801403e:	d0f6      	beq.n	801402e <strstr+0x6>
 8014040:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8014044:	429e      	cmp	r6, r3
 8014046:	d0f7      	beq.n	8014038 <strstr+0x10>
 8014048:	3001      	adds	r0, #1
 801404a:	7803      	ldrb	r3, [r0, #0]
 801404c:	2b00      	cmp	r3, #0
 801404e:	d1ef      	bne.n	8014030 <strstr+0x8>
 8014050:	4618      	mov	r0, r3
 8014052:	e7ec      	b.n	801402e <strstr+0x6>

08014054 <_raise_r>:
 8014054:	291f      	cmp	r1, #31
 8014056:	b538      	push	{r3, r4, r5, lr}
 8014058:	4605      	mov	r5, r0
 801405a:	460c      	mov	r4, r1
 801405c:	d904      	bls.n	8014068 <_raise_r+0x14>
 801405e:	2316      	movs	r3, #22
 8014060:	6003      	str	r3, [r0, #0]
 8014062:	f04f 30ff 	mov.w	r0, #4294967295
 8014066:	bd38      	pop	{r3, r4, r5, pc}
 8014068:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801406a:	b112      	cbz	r2, 8014072 <_raise_r+0x1e>
 801406c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014070:	b94b      	cbnz	r3, 8014086 <_raise_r+0x32>
 8014072:	4628      	mov	r0, r5
 8014074:	f000 f8c6 	bl	8014204 <_getpid_r>
 8014078:	4622      	mov	r2, r4
 801407a:	4601      	mov	r1, r0
 801407c:	4628      	mov	r0, r5
 801407e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014082:	f000 b8ad 	b.w	80141e0 <_kill_r>
 8014086:	2b01      	cmp	r3, #1
 8014088:	d00a      	beq.n	80140a0 <_raise_r+0x4c>
 801408a:	1c59      	adds	r1, r3, #1
 801408c:	d103      	bne.n	8014096 <_raise_r+0x42>
 801408e:	2316      	movs	r3, #22
 8014090:	6003      	str	r3, [r0, #0]
 8014092:	2001      	movs	r0, #1
 8014094:	e7e7      	b.n	8014066 <_raise_r+0x12>
 8014096:	2100      	movs	r1, #0
 8014098:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801409c:	4620      	mov	r0, r4
 801409e:	4798      	blx	r3
 80140a0:	2000      	movs	r0, #0
 80140a2:	e7e0      	b.n	8014066 <_raise_r+0x12>

080140a4 <raise>:
 80140a4:	4b02      	ldr	r3, [pc, #8]	@ (80140b0 <raise+0xc>)
 80140a6:	4601      	mov	r1, r0
 80140a8:	6818      	ldr	r0, [r3, #0]
 80140aa:	f7ff bfd3 	b.w	8014054 <_raise_r>
 80140ae:	bf00      	nop
 80140b0:	2400002c 	.word	0x2400002c

080140b4 <_localeconv_r>:
 80140b4:	4800      	ldr	r0, [pc, #0]	@ (80140b8 <_localeconv_r+0x4>)
 80140b6:	4770      	bx	lr
 80140b8:	2400016c 	.word	0x2400016c

080140bc <_close_r>:
 80140bc:	b538      	push	{r3, r4, r5, lr}
 80140be:	4d06      	ldr	r5, [pc, #24]	@ (80140d8 <_close_r+0x1c>)
 80140c0:	2300      	movs	r3, #0
 80140c2:	4604      	mov	r4, r0
 80140c4:	4608      	mov	r0, r1
 80140c6:	602b      	str	r3, [r5, #0]
 80140c8:	f7ed fadc 	bl	8001684 <_close>
 80140cc:	1c43      	adds	r3, r0, #1
 80140ce:	d102      	bne.n	80140d6 <_close_r+0x1a>
 80140d0:	682b      	ldr	r3, [r5, #0]
 80140d2:	b103      	cbz	r3, 80140d6 <_close_r+0x1a>
 80140d4:	6023      	str	r3, [r4, #0]
 80140d6:	bd38      	pop	{r3, r4, r5, pc}
 80140d8:	2400fd28 	.word	0x2400fd28

080140dc <_reclaim_reent>:
 80140dc:	4b2d      	ldr	r3, [pc, #180]	@ (8014194 <_reclaim_reent+0xb8>)
 80140de:	681b      	ldr	r3, [r3, #0]
 80140e0:	4283      	cmp	r3, r0
 80140e2:	b570      	push	{r4, r5, r6, lr}
 80140e4:	4604      	mov	r4, r0
 80140e6:	d053      	beq.n	8014190 <_reclaim_reent+0xb4>
 80140e8:	69c3      	ldr	r3, [r0, #28]
 80140ea:	b31b      	cbz	r3, 8014134 <_reclaim_reent+0x58>
 80140ec:	68db      	ldr	r3, [r3, #12]
 80140ee:	b163      	cbz	r3, 801410a <_reclaim_reent+0x2e>
 80140f0:	2500      	movs	r5, #0
 80140f2:	69e3      	ldr	r3, [r4, #28]
 80140f4:	68db      	ldr	r3, [r3, #12]
 80140f6:	5959      	ldr	r1, [r3, r5]
 80140f8:	b9b1      	cbnz	r1, 8014128 <_reclaim_reent+0x4c>
 80140fa:	3504      	adds	r5, #4
 80140fc:	2d80      	cmp	r5, #128	@ 0x80
 80140fe:	d1f8      	bne.n	80140f2 <_reclaim_reent+0x16>
 8014100:	69e3      	ldr	r3, [r4, #28]
 8014102:	4620      	mov	r0, r4
 8014104:	68d9      	ldr	r1, [r3, #12]
 8014106:	f000 fec5 	bl	8014e94 <_free_r>
 801410a:	69e3      	ldr	r3, [r4, #28]
 801410c:	6819      	ldr	r1, [r3, #0]
 801410e:	b111      	cbz	r1, 8014116 <_reclaim_reent+0x3a>
 8014110:	4620      	mov	r0, r4
 8014112:	f000 febf 	bl	8014e94 <_free_r>
 8014116:	69e3      	ldr	r3, [r4, #28]
 8014118:	689d      	ldr	r5, [r3, #8]
 801411a:	b15d      	cbz	r5, 8014134 <_reclaim_reent+0x58>
 801411c:	4629      	mov	r1, r5
 801411e:	4620      	mov	r0, r4
 8014120:	682d      	ldr	r5, [r5, #0]
 8014122:	f000 feb7 	bl	8014e94 <_free_r>
 8014126:	e7f8      	b.n	801411a <_reclaim_reent+0x3e>
 8014128:	680e      	ldr	r6, [r1, #0]
 801412a:	4620      	mov	r0, r4
 801412c:	f000 feb2 	bl	8014e94 <_free_r>
 8014130:	4631      	mov	r1, r6
 8014132:	e7e1      	b.n	80140f8 <_reclaim_reent+0x1c>
 8014134:	6961      	ldr	r1, [r4, #20]
 8014136:	b111      	cbz	r1, 801413e <_reclaim_reent+0x62>
 8014138:	4620      	mov	r0, r4
 801413a:	f000 feab 	bl	8014e94 <_free_r>
 801413e:	69e1      	ldr	r1, [r4, #28]
 8014140:	b111      	cbz	r1, 8014148 <_reclaim_reent+0x6c>
 8014142:	4620      	mov	r0, r4
 8014144:	f000 fea6 	bl	8014e94 <_free_r>
 8014148:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801414a:	b111      	cbz	r1, 8014152 <_reclaim_reent+0x76>
 801414c:	4620      	mov	r0, r4
 801414e:	f000 fea1 	bl	8014e94 <_free_r>
 8014152:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014154:	b111      	cbz	r1, 801415c <_reclaim_reent+0x80>
 8014156:	4620      	mov	r0, r4
 8014158:	f000 fe9c 	bl	8014e94 <_free_r>
 801415c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801415e:	b111      	cbz	r1, 8014166 <_reclaim_reent+0x8a>
 8014160:	4620      	mov	r0, r4
 8014162:	f000 fe97 	bl	8014e94 <_free_r>
 8014166:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014168:	b111      	cbz	r1, 8014170 <_reclaim_reent+0x94>
 801416a:	4620      	mov	r0, r4
 801416c:	f000 fe92 	bl	8014e94 <_free_r>
 8014170:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8014172:	b111      	cbz	r1, 801417a <_reclaim_reent+0x9e>
 8014174:	4620      	mov	r0, r4
 8014176:	f000 fe8d 	bl	8014e94 <_free_r>
 801417a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801417c:	b111      	cbz	r1, 8014184 <_reclaim_reent+0xa8>
 801417e:	4620      	mov	r0, r4
 8014180:	f000 fe88 	bl	8014e94 <_free_r>
 8014184:	6a23      	ldr	r3, [r4, #32]
 8014186:	b11b      	cbz	r3, 8014190 <_reclaim_reent+0xb4>
 8014188:	4620      	mov	r0, r4
 801418a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801418e:	4718      	bx	r3
 8014190:	bd70      	pop	{r4, r5, r6, pc}
 8014192:	bf00      	nop
 8014194:	2400002c 	.word	0x2400002c

08014198 <_lseek_r>:
 8014198:	b538      	push	{r3, r4, r5, lr}
 801419a:	4d07      	ldr	r5, [pc, #28]	@ (80141b8 <_lseek_r+0x20>)
 801419c:	4604      	mov	r4, r0
 801419e:	4608      	mov	r0, r1
 80141a0:	4611      	mov	r1, r2
 80141a2:	2200      	movs	r2, #0
 80141a4:	602a      	str	r2, [r5, #0]
 80141a6:	461a      	mov	r2, r3
 80141a8:	f7ed fa76 	bl	8001698 <_lseek>
 80141ac:	1c43      	adds	r3, r0, #1
 80141ae:	d102      	bne.n	80141b6 <_lseek_r+0x1e>
 80141b0:	682b      	ldr	r3, [r5, #0]
 80141b2:	b103      	cbz	r3, 80141b6 <_lseek_r+0x1e>
 80141b4:	6023      	str	r3, [r4, #0]
 80141b6:	bd38      	pop	{r3, r4, r5, pc}
 80141b8:	2400fd28 	.word	0x2400fd28

080141bc <_read_r>:
 80141bc:	b538      	push	{r3, r4, r5, lr}
 80141be:	4d07      	ldr	r5, [pc, #28]	@ (80141dc <_read_r+0x20>)
 80141c0:	4604      	mov	r4, r0
 80141c2:	4608      	mov	r0, r1
 80141c4:	4611      	mov	r1, r2
 80141c6:	2200      	movs	r2, #0
 80141c8:	602a      	str	r2, [r5, #0]
 80141ca:	461a      	mov	r2, r3
 80141cc:	f7ed fa3c 	bl	8001648 <_read>
 80141d0:	1c43      	adds	r3, r0, #1
 80141d2:	d102      	bne.n	80141da <_read_r+0x1e>
 80141d4:	682b      	ldr	r3, [r5, #0]
 80141d6:	b103      	cbz	r3, 80141da <_read_r+0x1e>
 80141d8:	6023      	str	r3, [r4, #0]
 80141da:	bd38      	pop	{r3, r4, r5, pc}
 80141dc:	2400fd28 	.word	0x2400fd28

080141e0 <_kill_r>:
 80141e0:	b538      	push	{r3, r4, r5, lr}
 80141e2:	4d07      	ldr	r5, [pc, #28]	@ (8014200 <_kill_r+0x20>)
 80141e4:	2300      	movs	r3, #0
 80141e6:	4604      	mov	r4, r0
 80141e8:	4608      	mov	r0, r1
 80141ea:	4611      	mov	r1, r2
 80141ec:	602b      	str	r3, [r5, #0]
 80141ee:	f7ed fa1d 	bl	800162c <_kill>
 80141f2:	1c43      	adds	r3, r0, #1
 80141f4:	d102      	bne.n	80141fc <_kill_r+0x1c>
 80141f6:	682b      	ldr	r3, [r5, #0]
 80141f8:	b103      	cbz	r3, 80141fc <_kill_r+0x1c>
 80141fa:	6023      	str	r3, [r4, #0]
 80141fc:	bd38      	pop	{r3, r4, r5, pc}
 80141fe:	bf00      	nop
 8014200:	2400fd28 	.word	0x2400fd28

08014204 <_getpid_r>:
 8014204:	f7ed ba10 	b.w	8001628 <_getpid>

08014208 <_sbrk_r>:
 8014208:	b538      	push	{r3, r4, r5, lr}
 801420a:	4d06      	ldr	r5, [pc, #24]	@ (8014224 <_sbrk_r+0x1c>)
 801420c:	2300      	movs	r3, #0
 801420e:	4604      	mov	r4, r0
 8014210:	4608      	mov	r0, r1
 8014212:	602b      	str	r3, [r5, #0]
 8014214:	f7ed fa42 	bl	800169c <_sbrk>
 8014218:	1c43      	adds	r3, r0, #1
 801421a:	d102      	bne.n	8014222 <_sbrk_r+0x1a>
 801421c:	682b      	ldr	r3, [r5, #0]
 801421e:	b103      	cbz	r3, 8014222 <_sbrk_r+0x1a>
 8014220:	6023      	str	r3, [r4, #0]
 8014222:	bd38      	pop	{r3, r4, r5, pc}
 8014224:	2400fd28 	.word	0x2400fd28

08014228 <_write_r>:
 8014228:	b538      	push	{r3, r4, r5, lr}
 801422a:	4d07      	ldr	r5, [pc, #28]	@ (8014248 <_write_r+0x20>)
 801422c:	4604      	mov	r4, r0
 801422e:	4608      	mov	r0, r1
 8014230:	4611      	mov	r1, r2
 8014232:	2200      	movs	r2, #0
 8014234:	602a      	str	r2, [r5, #0]
 8014236:	461a      	mov	r2, r3
 8014238:	f7ed fa16 	bl	8001668 <_write>
 801423c:	1c43      	adds	r3, r0, #1
 801423e:	d102      	bne.n	8014246 <_write_r+0x1e>
 8014240:	682b      	ldr	r3, [r5, #0]
 8014242:	b103      	cbz	r3, 8014246 <_write_r+0x1e>
 8014244:	6023      	str	r3, [r4, #0]
 8014246:	bd38      	pop	{r3, r4, r5, pc}
 8014248:	2400fd28 	.word	0x2400fd28

0801424c <__errno>:
 801424c:	4b01      	ldr	r3, [pc, #4]	@ (8014254 <__errno+0x8>)
 801424e:	6818      	ldr	r0, [r3, #0]
 8014250:	4770      	bx	lr
 8014252:	bf00      	nop
 8014254:	2400002c 	.word	0x2400002c

08014258 <__libc_init_array>:
 8014258:	b570      	push	{r4, r5, r6, lr}
 801425a:	4d0d      	ldr	r5, [pc, #52]	@ (8014290 <__libc_init_array+0x38>)
 801425c:	4c0d      	ldr	r4, [pc, #52]	@ (8014294 <__libc_init_array+0x3c>)
 801425e:	1b64      	subs	r4, r4, r5
 8014260:	10a4      	asrs	r4, r4, #2
 8014262:	2600      	movs	r6, #0
 8014264:	42a6      	cmp	r6, r4
 8014266:	d109      	bne.n	801427c <__libc_init_array+0x24>
 8014268:	4d0b      	ldr	r5, [pc, #44]	@ (8014298 <__libc_init_array+0x40>)
 801426a:	4c0c      	ldr	r4, [pc, #48]	@ (801429c <__libc_init_array+0x44>)
 801426c:	f002 fab8 	bl	80167e0 <_init>
 8014270:	1b64      	subs	r4, r4, r5
 8014272:	10a4      	asrs	r4, r4, #2
 8014274:	2600      	movs	r6, #0
 8014276:	42a6      	cmp	r6, r4
 8014278:	d105      	bne.n	8014286 <__libc_init_array+0x2e>
 801427a:	bd70      	pop	{r4, r5, r6, pc}
 801427c:	f855 3b04 	ldr.w	r3, [r5], #4
 8014280:	4798      	blx	r3
 8014282:	3601      	adds	r6, #1
 8014284:	e7ee      	b.n	8014264 <__libc_init_array+0xc>
 8014286:	f855 3b04 	ldr.w	r3, [r5], #4
 801428a:	4798      	blx	r3
 801428c:	3601      	adds	r6, #1
 801428e:	e7f2      	b.n	8014276 <__libc_init_array+0x1e>
 8014290:	08017dd8 	.word	0x08017dd8
 8014294:	08017dd8 	.word	0x08017dd8
 8014298:	08017dd8 	.word	0x08017dd8
 801429c:	08017de4 	.word	0x08017de4

080142a0 <__retarget_lock_init_recursive>:
 80142a0:	4770      	bx	lr

080142a2 <__retarget_lock_acquire_recursive>:
 80142a2:	4770      	bx	lr

080142a4 <__retarget_lock_release_recursive>:
 80142a4:	4770      	bx	lr

080142a6 <memcpy>:
 80142a6:	440a      	add	r2, r1
 80142a8:	4291      	cmp	r1, r2
 80142aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80142ae:	d100      	bne.n	80142b2 <memcpy+0xc>
 80142b0:	4770      	bx	lr
 80142b2:	b510      	push	{r4, lr}
 80142b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80142b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80142bc:	4291      	cmp	r1, r2
 80142be:	d1f9      	bne.n	80142b4 <memcpy+0xe>
 80142c0:	bd10      	pop	{r4, pc}

080142c2 <quorem>:
 80142c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142c6:	6903      	ldr	r3, [r0, #16]
 80142c8:	690c      	ldr	r4, [r1, #16]
 80142ca:	42a3      	cmp	r3, r4
 80142cc:	4607      	mov	r7, r0
 80142ce:	db7e      	blt.n	80143ce <quorem+0x10c>
 80142d0:	3c01      	subs	r4, #1
 80142d2:	f101 0814 	add.w	r8, r1, #20
 80142d6:	00a3      	lsls	r3, r4, #2
 80142d8:	f100 0514 	add.w	r5, r0, #20
 80142dc:	9300      	str	r3, [sp, #0]
 80142de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80142e2:	9301      	str	r3, [sp, #4]
 80142e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80142e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80142ec:	3301      	adds	r3, #1
 80142ee:	429a      	cmp	r2, r3
 80142f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80142f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80142f8:	d32e      	bcc.n	8014358 <quorem+0x96>
 80142fa:	f04f 0a00 	mov.w	sl, #0
 80142fe:	46c4      	mov	ip, r8
 8014300:	46ae      	mov	lr, r5
 8014302:	46d3      	mov	fp, sl
 8014304:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014308:	b298      	uxth	r0, r3
 801430a:	fb06 a000 	mla	r0, r6, r0, sl
 801430e:	0c02      	lsrs	r2, r0, #16
 8014310:	0c1b      	lsrs	r3, r3, #16
 8014312:	fb06 2303 	mla	r3, r6, r3, r2
 8014316:	f8de 2000 	ldr.w	r2, [lr]
 801431a:	b280      	uxth	r0, r0
 801431c:	b292      	uxth	r2, r2
 801431e:	1a12      	subs	r2, r2, r0
 8014320:	445a      	add	r2, fp
 8014322:	f8de 0000 	ldr.w	r0, [lr]
 8014326:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801432a:	b29b      	uxth	r3, r3
 801432c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014330:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014334:	b292      	uxth	r2, r2
 8014336:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801433a:	45e1      	cmp	r9, ip
 801433c:	f84e 2b04 	str.w	r2, [lr], #4
 8014340:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014344:	d2de      	bcs.n	8014304 <quorem+0x42>
 8014346:	9b00      	ldr	r3, [sp, #0]
 8014348:	58eb      	ldr	r3, [r5, r3]
 801434a:	b92b      	cbnz	r3, 8014358 <quorem+0x96>
 801434c:	9b01      	ldr	r3, [sp, #4]
 801434e:	3b04      	subs	r3, #4
 8014350:	429d      	cmp	r5, r3
 8014352:	461a      	mov	r2, r3
 8014354:	d32f      	bcc.n	80143b6 <quorem+0xf4>
 8014356:	613c      	str	r4, [r7, #16]
 8014358:	4638      	mov	r0, r7
 801435a:	f001 f857 	bl	801540c <__mcmp>
 801435e:	2800      	cmp	r0, #0
 8014360:	db25      	blt.n	80143ae <quorem+0xec>
 8014362:	4629      	mov	r1, r5
 8014364:	2000      	movs	r0, #0
 8014366:	f858 2b04 	ldr.w	r2, [r8], #4
 801436a:	f8d1 c000 	ldr.w	ip, [r1]
 801436e:	fa1f fe82 	uxth.w	lr, r2
 8014372:	fa1f f38c 	uxth.w	r3, ip
 8014376:	eba3 030e 	sub.w	r3, r3, lr
 801437a:	4403      	add	r3, r0
 801437c:	0c12      	lsrs	r2, r2, #16
 801437e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014382:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014386:	b29b      	uxth	r3, r3
 8014388:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801438c:	45c1      	cmp	r9, r8
 801438e:	f841 3b04 	str.w	r3, [r1], #4
 8014392:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014396:	d2e6      	bcs.n	8014366 <quorem+0xa4>
 8014398:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801439c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80143a0:	b922      	cbnz	r2, 80143ac <quorem+0xea>
 80143a2:	3b04      	subs	r3, #4
 80143a4:	429d      	cmp	r5, r3
 80143a6:	461a      	mov	r2, r3
 80143a8:	d30b      	bcc.n	80143c2 <quorem+0x100>
 80143aa:	613c      	str	r4, [r7, #16]
 80143ac:	3601      	adds	r6, #1
 80143ae:	4630      	mov	r0, r6
 80143b0:	b003      	add	sp, #12
 80143b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143b6:	6812      	ldr	r2, [r2, #0]
 80143b8:	3b04      	subs	r3, #4
 80143ba:	2a00      	cmp	r2, #0
 80143bc:	d1cb      	bne.n	8014356 <quorem+0x94>
 80143be:	3c01      	subs	r4, #1
 80143c0:	e7c6      	b.n	8014350 <quorem+0x8e>
 80143c2:	6812      	ldr	r2, [r2, #0]
 80143c4:	3b04      	subs	r3, #4
 80143c6:	2a00      	cmp	r2, #0
 80143c8:	d1ef      	bne.n	80143aa <quorem+0xe8>
 80143ca:	3c01      	subs	r4, #1
 80143cc:	e7ea      	b.n	80143a4 <quorem+0xe2>
 80143ce:	2000      	movs	r0, #0
 80143d0:	e7ee      	b.n	80143b0 <quorem+0xee>
 80143d2:	0000      	movs	r0, r0
 80143d4:	0000      	movs	r0, r0
	...

080143d8 <_dtoa_r>:
 80143d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143dc:	ed2d 8b02 	vpush	{d8}
 80143e0:	69c7      	ldr	r7, [r0, #28]
 80143e2:	b091      	sub	sp, #68	@ 0x44
 80143e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80143e8:	ec55 4b10 	vmov	r4, r5, d0
 80143ec:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80143ee:	9107      	str	r1, [sp, #28]
 80143f0:	4681      	mov	r9, r0
 80143f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80143f4:	930d      	str	r3, [sp, #52]	@ 0x34
 80143f6:	b97f      	cbnz	r7, 8014418 <_dtoa_r+0x40>
 80143f8:	2010      	movs	r0, #16
 80143fa:	f7fe fe81 	bl	8013100 <malloc>
 80143fe:	4602      	mov	r2, r0
 8014400:	f8c9 001c 	str.w	r0, [r9, #28]
 8014404:	b920      	cbnz	r0, 8014410 <_dtoa_r+0x38>
 8014406:	4ba0      	ldr	r3, [pc, #640]	@ (8014688 <_dtoa_r+0x2b0>)
 8014408:	21ef      	movs	r1, #239	@ 0xef
 801440a:	48a0      	ldr	r0, [pc, #640]	@ (801468c <_dtoa_r+0x2b4>)
 801440c:	f002 f862 	bl	80164d4 <__assert_func>
 8014410:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014414:	6007      	str	r7, [r0, #0]
 8014416:	60c7      	str	r7, [r0, #12]
 8014418:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801441c:	6819      	ldr	r1, [r3, #0]
 801441e:	b159      	cbz	r1, 8014438 <_dtoa_r+0x60>
 8014420:	685a      	ldr	r2, [r3, #4]
 8014422:	604a      	str	r2, [r1, #4]
 8014424:	2301      	movs	r3, #1
 8014426:	4093      	lsls	r3, r2
 8014428:	608b      	str	r3, [r1, #8]
 801442a:	4648      	mov	r0, r9
 801442c:	f000 fdbc 	bl	8014fa8 <_Bfree>
 8014430:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014434:	2200      	movs	r2, #0
 8014436:	601a      	str	r2, [r3, #0]
 8014438:	1e2b      	subs	r3, r5, #0
 801443a:	bfbb      	ittet	lt
 801443c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014440:	9303      	strlt	r3, [sp, #12]
 8014442:	2300      	movge	r3, #0
 8014444:	2201      	movlt	r2, #1
 8014446:	bfac      	ite	ge
 8014448:	6033      	strge	r3, [r6, #0]
 801444a:	6032      	strlt	r2, [r6, #0]
 801444c:	4b90      	ldr	r3, [pc, #576]	@ (8014690 <_dtoa_r+0x2b8>)
 801444e:	9e03      	ldr	r6, [sp, #12]
 8014450:	43b3      	bics	r3, r6
 8014452:	d110      	bne.n	8014476 <_dtoa_r+0x9e>
 8014454:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014456:	f242 730f 	movw	r3, #9999	@ 0x270f
 801445a:	6013      	str	r3, [r2, #0]
 801445c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8014460:	4323      	orrs	r3, r4
 8014462:	f000 84e6 	beq.w	8014e32 <_dtoa_r+0xa5a>
 8014466:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014468:	4f8a      	ldr	r7, [pc, #552]	@ (8014694 <_dtoa_r+0x2bc>)
 801446a:	2b00      	cmp	r3, #0
 801446c:	f000 84e8 	beq.w	8014e40 <_dtoa_r+0xa68>
 8014470:	1cfb      	adds	r3, r7, #3
 8014472:	f000 bce3 	b.w	8014e3c <_dtoa_r+0xa64>
 8014476:	ed9d 8b02 	vldr	d8, [sp, #8]
 801447a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801447e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014482:	d10a      	bne.n	801449a <_dtoa_r+0xc2>
 8014484:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014486:	2301      	movs	r3, #1
 8014488:	6013      	str	r3, [r2, #0]
 801448a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801448c:	b113      	cbz	r3, 8014494 <_dtoa_r+0xbc>
 801448e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8014490:	4b81      	ldr	r3, [pc, #516]	@ (8014698 <_dtoa_r+0x2c0>)
 8014492:	6013      	str	r3, [r2, #0]
 8014494:	4f81      	ldr	r7, [pc, #516]	@ (801469c <_dtoa_r+0x2c4>)
 8014496:	f000 bcd3 	b.w	8014e40 <_dtoa_r+0xa68>
 801449a:	aa0e      	add	r2, sp, #56	@ 0x38
 801449c:	a90f      	add	r1, sp, #60	@ 0x3c
 801449e:	4648      	mov	r0, r9
 80144a0:	eeb0 0b48 	vmov.f64	d0, d8
 80144a4:	f001 f862 	bl	801556c <__d2b>
 80144a8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80144ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80144ae:	9001      	str	r0, [sp, #4]
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	d045      	beq.n	8014540 <_dtoa_r+0x168>
 80144b4:	eeb0 7b48 	vmov.f64	d7, d8
 80144b8:	ee18 1a90 	vmov	r1, s17
 80144bc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80144c0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80144c4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80144c8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80144cc:	2500      	movs	r5, #0
 80144ce:	ee07 1a90 	vmov	s15, r1
 80144d2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80144d6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8014670 <_dtoa_r+0x298>
 80144da:	ee37 7b46 	vsub.f64	d7, d7, d6
 80144de:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8014678 <_dtoa_r+0x2a0>
 80144e2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80144e6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8014680 <_dtoa_r+0x2a8>
 80144ea:	ee07 3a90 	vmov	s15, r3
 80144ee:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80144f2:	eeb0 7b46 	vmov.f64	d7, d6
 80144f6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80144fa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80144fe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8014502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014506:	ee16 8a90 	vmov	r8, s13
 801450a:	d508      	bpl.n	801451e <_dtoa_r+0x146>
 801450c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8014510:	eeb4 6b47 	vcmp.f64	d6, d7
 8014514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014518:	bf18      	it	ne
 801451a:	f108 38ff 	addne.w	r8, r8, #4294967295
 801451e:	f1b8 0f16 	cmp.w	r8, #22
 8014522:	d82b      	bhi.n	801457c <_dtoa_r+0x1a4>
 8014524:	495e      	ldr	r1, [pc, #376]	@ (80146a0 <_dtoa_r+0x2c8>)
 8014526:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801452a:	ed91 7b00 	vldr	d7, [r1]
 801452e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8014532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014536:	d501      	bpl.n	801453c <_dtoa_r+0x164>
 8014538:	f108 38ff 	add.w	r8, r8, #4294967295
 801453c:	2100      	movs	r1, #0
 801453e:	e01e      	b.n	801457e <_dtoa_r+0x1a6>
 8014540:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014542:	4413      	add	r3, r2
 8014544:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8014548:	2920      	cmp	r1, #32
 801454a:	bfc1      	itttt	gt
 801454c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8014550:	408e      	lslgt	r6, r1
 8014552:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8014556:	fa24 f101 	lsrgt.w	r1, r4, r1
 801455a:	bfd6      	itet	le
 801455c:	f1c1 0120 	rsble	r1, r1, #32
 8014560:	4331      	orrgt	r1, r6
 8014562:	fa04 f101 	lslle.w	r1, r4, r1
 8014566:	ee07 1a90 	vmov	s15, r1
 801456a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801456e:	3b01      	subs	r3, #1
 8014570:	ee17 1a90 	vmov	r1, s15
 8014574:	2501      	movs	r5, #1
 8014576:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801457a:	e7a8      	b.n	80144ce <_dtoa_r+0xf6>
 801457c:	2101      	movs	r1, #1
 801457e:	1ad2      	subs	r2, r2, r3
 8014580:	1e53      	subs	r3, r2, #1
 8014582:	9306      	str	r3, [sp, #24]
 8014584:	bf45      	ittet	mi
 8014586:	f1c2 0301 	rsbmi	r3, r2, #1
 801458a:	9304      	strmi	r3, [sp, #16]
 801458c:	2300      	movpl	r3, #0
 801458e:	2300      	movmi	r3, #0
 8014590:	bf4c      	ite	mi
 8014592:	9306      	strmi	r3, [sp, #24]
 8014594:	9304      	strpl	r3, [sp, #16]
 8014596:	f1b8 0f00 	cmp.w	r8, #0
 801459a:	910c      	str	r1, [sp, #48]	@ 0x30
 801459c:	db18      	blt.n	80145d0 <_dtoa_r+0x1f8>
 801459e:	9b06      	ldr	r3, [sp, #24]
 80145a0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80145a4:	4443      	add	r3, r8
 80145a6:	9306      	str	r3, [sp, #24]
 80145a8:	2300      	movs	r3, #0
 80145aa:	9a07      	ldr	r2, [sp, #28]
 80145ac:	2a09      	cmp	r2, #9
 80145ae:	d845      	bhi.n	801463c <_dtoa_r+0x264>
 80145b0:	2a05      	cmp	r2, #5
 80145b2:	bfc4      	itt	gt
 80145b4:	3a04      	subgt	r2, #4
 80145b6:	9207      	strgt	r2, [sp, #28]
 80145b8:	9a07      	ldr	r2, [sp, #28]
 80145ba:	f1a2 0202 	sub.w	r2, r2, #2
 80145be:	bfcc      	ite	gt
 80145c0:	2400      	movgt	r4, #0
 80145c2:	2401      	movle	r4, #1
 80145c4:	2a03      	cmp	r2, #3
 80145c6:	d844      	bhi.n	8014652 <_dtoa_r+0x27a>
 80145c8:	e8df f002 	tbb	[pc, r2]
 80145cc:	0b173634 	.word	0x0b173634
 80145d0:	9b04      	ldr	r3, [sp, #16]
 80145d2:	2200      	movs	r2, #0
 80145d4:	eba3 0308 	sub.w	r3, r3, r8
 80145d8:	9304      	str	r3, [sp, #16]
 80145da:	920a      	str	r2, [sp, #40]	@ 0x28
 80145dc:	f1c8 0300 	rsb	r3, r8, #0
 80145e0:	e7e3      	b.n	80145aa <_dtoa_r+0x1d2>
 80145e2:	2201      	movs	r2, #1
 80145e4:	9208      	str	r2, [sp, #32]
 80145e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80145e8:	eb08 0b02 	add.w	fp, r8, r2
 80145ec:	f10b 0a01 	add.w	sl, fp, #1
 80145f0:	4652      	mov	r2, sl
 80145f2:	2a01      	cmp	r2, #1
 80145f4:	bfb8      	it	lt
 80145f6:	2201      	movlt	r2, #1
 80145f8:	e006      	b.n	8014608 <_dtoa_r+0x230>
 80145fa:	2201      	movs	r2, #1
 80145fc:	9208      	str	r2, [sp, #32]
 80145fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014600:	2a00      	cmp	r2, #0
 8014602:	dd29      	ble.n	8014658 <_dtoa_r+0x280>
 8014604:	4693      	mov	fp, r2
 8014606:	4692      	mov	sl, r2
 8014608:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801460c:	2100      	movs	r1, #0
 801460e:	2004      	movs	r0, #4
 8014610:	f100 0614 	add.w	r6, r0, #20
 8014614:	4296      	cmp	r6, r2
 8014616:	d926      	bls.n	8014666 <_dtoa_r+0x28e>
 8014618:	6079      	str	r1, [r7, #4]
 801461a:	4648      	mov	r0, r9
 801461c:	9305      	str	r3, [sp, #20]
 801461e:	f000 fc83 	bl	8014f28 <_Balloc>
 8014622:	9b05      	ldr	r3, [sp, #20]
 8014624:	4607      	mov	r7, r0
 8014626:	2800      	cmp	r0, #0
 8014628:	d13e      	bne.n	80146a8 <_dtoa_r+0x2d0>
 801462a:	4b1e      	ldr	r3, [pc, #120]	@ (80146a4 <_dtoa_r+0x2cc>)
 801462c:	4602      	mov	r2, r0
 801462e:	f240 11af 	movw	r1, #431	@ 0x1af
 8014632:	e6ea      	b.n	801440a <_dtoa_r+0x32>
 8014634:	2200      	movs	r2, #0
 8014636:	e7e1      	b.n	80145fc <_dtoa_r+0x224>
 8014638:	2200      	movs	r2, #0
 801463a:	e7d3      	b.n	80145e4 <_dtoa_r+0x20c>
 801463c:	2401      	movs	r4, #1
 801463e:	2200      	movs	r2, #0
 8014640:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8014644:	f04f 3bff 	mov.w	fp, #4294967295
 8014648:	2100      	movs	r1, #0
 801464a:	46da      	mov	sl, fp
 801464c:	2212      	movs	r2, #18
 801464e:	9109      	str	r1, [sp, #36]	@ 0x24
 8014650:	e7da      	b.n	8014608 <_dtoa_r+0x230>
 8014652:	2201      	movs	r2, #1
 8014654:	9208      	str	r2, [sp, #32]
 8014656:	e7f5      	b.n	8014644 <_dtoa_r+0x26c>
 8014658:	f04f 0b01 	mov.w	fp, #1
 801465c:	46da      	mov	sl, fp
 801465e:	465a      	mov	r2, fp
 8014660:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8014664:	e7d0      	b.n	8014608 <_dtoa_r+0x230>
 8014666:	3101      	adds	r1, #1
 8014668:	0040      	lsls	r0, r0, #1
 801466a:	e7d1      	b.n	8014610 <_dtoa_r+0x238>
 801466c:	f3af 8000 	nop.w
 8014670:	636f4361 	.word	0x636f4361
 8014674:	3fd287a7 	.word	0x3fd287a7
 8014678:	8b60c8b3 	.word	0x8b60c8b3
 801467c:	3fc68a28 	.word	0x3fc68a28
 8014680:	509f79fb 	.word	0x509f79fb
 8014684:	3fd34413 	.word	0x3fd34413
 8014688:	080178a7 	.word	0x080178a7
 801468c:	080178be 	.word	0x080178be
 8014690:	7ff00000 	.word	0x7ff00000
 8014694:	080178a3 	.word	0x080178a3
 8014698:	080179a8 	.word	0x080179a8
 801469c:	080179a7 	.word	0x080179a7
 80146a0:	08017d08 	.word	0x08017d08
 80146a4:	08017916 	.word	0x08017916
 80146a8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80146ac:	f1ba 0f0e 	cmp.w	sl, #14
 80146b0:	6010      	str	r0, [r2, #0]
 80146b2:	d86e      	bhi.n	8014792 <_dtoa_r+0x3ba>
 80146b4:	2c00      	cmp	r4, #0
 80146b6:	d06c      	beq.n	8014792 <_dtoa_r+0x3ba>
 80146b8:	f1b8 0f00 	cmp.w	r8, #0
 80146bc:	f340 80b4 	ble.w	8014828 <_dtoa_r+0x450>
 80146c0:	4ac8      	ldr	r2, [pc, #800]	@ (80149e4 <_dtoa_r+0x60c>)
 80146c2:	f008 010f 	and.w	r1, r8, #15
 80146c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80146ca:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80146ce:	ed92 7b00 	vldr	d7, [r2]
 80146d2:	ea4f 1128 	mov.w	r1, r8, asr #4
 80146d6:	f000 809b 	beq.w	8014810 <_dtoa_r+0x438>
 80146da:	4ac3      	ldr	r2, [pc, #780]	@ (80149e8 <_dtoa_r+0x610>)
 80146dc:	ed92 6b08 	vldr	d6, [r2, #32]
 80146e0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80146e4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80146e8:	f001 010f 	and.w	r1, r1, #15
 80146ec:	2203      	movs	r2, #3
 80146ee:	48be      	ldr	r0, [pc, #760]	@ (80149e8 <_dtoa_r+0x610>)
 80146f0:	2900      	cmp	r1, #0
 80146f2:	f040 808f 	bne.w	8014814 <_dtoa_r+0x43c>
 80146f6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80146fa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80146fe:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014702:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014704:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014708:	2900      	cmp	r1, #0
 801470a:	f000 80b3 	beq.w	8014874 <_dtoa_r+0x49c>
 801470e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8014712:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8014716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801471a:	f140 80ab 	bpl.w	8014874 <_dtoa_r+0x49c>
 801471e:	f1ba 0f00 	cmp.w	sl, #0
 8014722:	f000 80a7 	beq.w	8014874 <_dtoa_r+0x49c>
 8014726:	f1bb 0f00 	cmp.w	fp, #0
 801472a:	dd30      	ble.n	801478e <_dtoa_r+0x3b6>
 801472c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8014730:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014734:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014738:	f108 31ff 	add.w	r1, r8, #4294967295
 801473c:	9105      	str	r1, [sp, #20]
 801473e:	3201      	adds	r2, #1
 8014740:	465c      	mov	r4, fp
 8014742:	ed9d 6b02 	vldr	d6, [sp, #8]
 8014746:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801474a:	ee07 2a90 	vmov	s15, r2
 801474e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8014752:	eea7 5b06 	vfma.f64	d5, d7, d6
 8014756:	ee15 2a90 	vmov	r2, s11
 801475a:	ec51 0b15 	vmov	r0, r1, d5
 801475e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8014762:	2c00      	cmp	r4, #0
 8014764:	f040 808a 	bne.w	801487c <_dtoa_r+0x4a4>
 8014768:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801476c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8014770:	ec41 0b17 	vmov	d7, r0, r1
 8014774:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801477c:	f300 826a 	bgt.w	8014c54 <_dtoa_r+0x87c>
 8014780:	eeb1 7b47 	vneg.f64	d7, d7
 8014784:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801478c:	d423      	bmi.n	80147d6 <_dtoa_r+0x3fe>
 801478e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014792:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014794:	2a00      	cmp	r2, #0
 8014796:	f2c0 8129 	blt.w	80149ec <_dtoa_r+0x614>
 801479a:	f1b8 0f0e 	cmp.w	r8, #14
 801479e:	f300 8125 	bgt.w	80149ec <_dtoa_r+0x614>
 80147a2:	4b90      	ldr	r3, [pc, #576]	@ (80149e4 <_dtoa_r+0x60c>)
 80147a4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80147a8:	ed93 6b00 	vldr	d6, [r3]
 80147ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	f280 80c8 	bge.w	8014944 <_dtoa_r+0x56c>
 80147b4:	f1ba 0f00 	cmp.w	sl, #0
 80147b8:	f300 80c4 	bgt.w	8014944 <_dtoa_r+0x56c>
 80147bc:	d10b      	bne.n	80147d6 <_dtoa_r+0x3fe>
 80147be:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80147c2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80147c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80147ca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80147ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80147d2:	f2c0 823c 	blt.w	8014c4e <_dtoa_r+0x876>
 80147d6:	2400      	movs	r4, #0
 80147d8:	4625      	mov	r5, r4
 80147da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80147dc:	43db      	mvns	r3, r3
 80147de:	9305      	str	r3, [sp, #20]
 80147e0:	463e      	mov	r6, r7
 80147e2:	f04f 0800 	mov.w	r8, #0
 80147e6:	4621      	mov	r1, r4
 80147e8:	4648      	mov	r0, r9
 80147ea:	f000 fbdd 	bl	8014fa8 <_Bfree>
 80147ee:	2d00      	cmp	r5, #0
 80147f0:	f000 80a2 	beq.w	8014938 <_dtoa_r+0x560>
 80147f4:	f1b8 0f00 	cmp.w	r8, #0
 80147f8:	d005      	beq.n	8014806 <_dtoa_r+0x42e>
 80147fa:	45a8      	cmp	r8, r5
 80147fc:	d003      	beq.n	8014806 <_dtoa_r+0x42e>
 80147fe:	4641      	mov	r1, r8
 8014800:	4648      	mov	r0, r9
 8014802:	f000 fbd1 	bl	8014fa8 <_Bfree>
 8014806:	4629      	mov	r1, r5
 8014808:	4648      	mov	r0, r9
 801480a:	f000 fbcd 	bl	8014fa8 <_Bfree>
 801480e:	e093      	b.n	8014938 <_dtoa_r+0x560>
 8014810:	2202      	movs	r2, #2
 8014812:	e76c      	b.n	80146ee <_dtoa_r+0x316>
 8014814:	07cc      	lsls	r4, r1, #31
 8014816:	d504      	bpl.n	8014822 <_dtoa_r+0x44a>
 8014818:	ed90 6b00 	vldr	d6, [r0]
 801481c:	3201      	adds	r2, #1
 801481e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014822:	1049      	asrs	r1, r1, #1
 8014824:	3008      	adds	r0, #8
 8014826:	e763      	b.n	80146f0 <_dtoa_r+0x318>
 8014828:	d022      	beq.n	8014870 <_dtoa_r+0x498>
 801482a:	f1c8 0100 	rsb	r1, r8, #0
 801482e:	4a6d      	ldr	r2, [pc, #436]	@ (80149e4 <_dtoa_r+0x60c>)
 8014830:	f001 000f 	and.w	r0, r1, #15
 8014834:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8014838:	ed92 7b00 	vldr	d7, [r2]
 801483c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8014840:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014844:	4868      	ldr	r0, [pc, #416]	@ (80149e8 <_dtoa_r+0x610>)
 8014846:	1109      	asrs	r1, r1, #4
 8014848:	2400      	movs	r4, #0
 801484a:	2202      	movs	r2, #2
 801484c:	b929      	cbnz	r1, 801485a <_dtoa_r+0x482>
 801484e:	2c00      	cmp	r4, #0
 8014850:	f43f af57 	beq.w	8014702 <_dtoa_r+0x32a>
 8014854:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014858:	e753      	b.n	8014702 <_dtoa_r+0x32a>
 801485a:	07ce      	lsls	r6, r1, #31
 801485c:	d505      	bpl.n	801486a <_dtoa_r+0x492>
 801485e:	ed90 6b00 	vldr	d6, [r0]
 8014862:	3201      	adds	r2, #1
 8014864:	2401      	movs	r4, #1
 8014866:	ee27 7b06 	vmul.f64	d7, d7, d6
 801486a:	1049      	asrs	r1, r1, #1
 801486c:	3008      	adds	r0, #8
 801486e:	e7ed      	b.n	801484c <_dtoa_r+0x474>
 8014870:	2202      	movs	r2, #2
 8014872:	e746      	b.n	8014702 <_dtoa_r+0x32a>
 8014874:	f8cd 8014 	str.w	r8, [sp, #20]
 8014878:	4654      	mov	r4, sl
 801487a:	e762      	b.n	8014742 <_dtoa_r+0x36a>
 801487c:	4a59      	ldr	r2, [pc, #356]	@ (80149e4 <_dtoa_r+0x60c>)
 801487e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8014882:	ed12 4b02 	vldr	d4, [r2, #-8]
 8014886:	9a08      	ldr	r2, [sp, #32]
 8014888:	ec41 0b17 	vmov	d7, r0, r1
 801488c:	443c      	add	r4, r7
 801488e:	b34a      	cbz	r2, 80148e4 <_dtoa_r+0x50c>
 8014890:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8014894:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8014898:	463e      	mov	r6, r7
 801489a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801489e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80148a2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80148a6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80148aa:	ee14 2a90 	vmov	r2, s9
 80148ae:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80148b2:	3230      	adds	r2, #48	@ 0x30
 80148b4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80148b8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80148bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80148c0:	f806 2b01 	strb.w	r2, [r6], #1
 80148c4:	d438      	bmi.n	8014938 <_dtoa_r+0x560>
 80148c6:	ee32 5b46 	vsub.f64	d5, d2, d6
 80148ca:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80148ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80148d2:	d46e      	bmi.n	80149b2 <_dtoa_r+0x5da>
 80148d4:	42a6      	cmp	r6, r4
 80148d6:	f43f af5a 	beq.w	801478e <_dtoa_r+0x3b6>
 80148da:	ee27 7b03 	vmul.f64	d7, d7, d3
 80148de:	ee26 6b03 	vmul.f64	d6, d6, d3
 80148e2:	e7e0      	b.n	80148a6 <_dtoa_r+0x4ce>
 80148e4:	4621      	mov	r1, r4
 80148e6:	463e      	mov	r6, r7
 80148e8:	ee27 7b04 	vmul.f64	d7, d7, d4
 80148ec:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80148f0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80148f4:	ee14 2a90 	vmov	r2, s9
 80148f8:	3230      	adds	r2, #48	@ 0x30
 80148fa:	f806 2b01 	strb.w	r2, [r6], #1
 80148fe:	42a6      	cmp	r6, r4
 8014900:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014904:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014908:	d119      	bne.n	801493e <_dtoa_r+0x566>
 801490a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801490e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8014912:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8014916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801491a:	dc4a      	bgt.n	80149b2 <_dtoa_r+0x5da>
 801491c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8014920:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8014924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014928:	f57f af31 	bpl.w	801478e <_dtoa_r+0x3b6>
 801492c:	460e      	mov	r6, r1
 801492e:	3901      	subs	r1, #1
 8014930:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014934:	2b30      	cmp	r3, #48	@ 0x30
 8014936:	d0f9      	beq.n	801492c <_dtoa_r+0x554>
 8014938:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801493c:	e027      	b.n	801498e <_dtoa_r+0x5b6>
 801493e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014942:	e7d5      	b.n	80148f0 <_dtoa_r+0x518>
 8014944:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014948:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801494c:	463e      	mov	r6, r7
 801494e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8014952:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8014956:	ee15 3a10 	vmov	r3, s10
 801495a:	3330      	adds	r3, #48	@ 0x30
 801495c:	f806 3b01 	strb.w	r3, [r6], #1
 8014960:	1bf3      	subs	r3, r6, r7
 8014962:	459a      	cmp	sl, r3
 8014964:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8014968:	eea3 7b46 	vfms.f64	d7, d3, d6
 801496c:	d132      	bne.n	80149d4 <_dtoa_r+0x5fc>
 801496e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8014972:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8014976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801497a:	dc18      	bgt.n	80149ae <_dtoa_r+0x5d6>
 801497c:	eeb4 7b46 	vcmp.f64	d7, d6
 8014980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014984:	d103      	bne.n	801498e <_dtoa_r+0x5b6>
 8014986:	ee15 3a10 	vmov	r3, s10
 801498a:	07db      	lsls	r3, r3, #31
 801498c:	d40f      	bmi.n	80149ae <_dtoa_r+0x5d6>
 801498e:	9901      	ldr	r1, [sp, #4]
 8014990:	4648      	mov	r0, r9
 8014992:	f000 fb09 	bl	8014fa8 <_Bfree>
 8014996:	2300      	movs	r3, #0
 8014998:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801499a:	7033      	strb	r3, [r6, #0]
 801499c:	f108 0301 	add.w	r3, r8, #1
 80149a0:	6013      	str	r3, [r2, #0]
 80149a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80149a4:	2b00      	cmp	r3, #0
 80149a6:	f000 824b 	beq.w	8014e40 <_dtoa_r+0xa68>
 80149aa:	601e      	str	r6, [r3, #0]
 80149ac:	e248      	b.n	8014e40 <_dtoa_r+0xa68>
 80149ae:	f8cd 8014 	str.w	r8, [sp, #20]
 80149b2:	4633      	mov	r3, r6
 80149b4:	461e      	mov	r6, r3
 80149b6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80149ba:	2a39      	cmp	r2, #57	@ 0x39
 80149bc:	d106      	bne.n	80149cc <_dtoa_r+0x5f4>
 80149be:	429f      	cmp	r7, r3
 80149c0:	d1f8      	bne.n	80149b4 <_dtoa_r+0x5dc>
 80149c2:	9a05      	ldr	r2, [sp, #20]
 80149c4:	3201      	adds	r2, #1
 80149c6:	9205      	str	r2, [sp, #20]
 80149c8:	2230      	movs	r2, #48	@ 0x30
 80149ca:	703a      	strb	r2, [r7, #0]
 80149cc:	781a      	ldrb	r2, [r3, #0]
 80149ce:	3201      	adds	r2, #1
 80149d0:	701a      	strb	r2, [r3, #0]
 80149d2:	e7b1      	b.n	8014938 <_dtoa_r+0x560>
 80149d4:	ee27 7b04 	vmul.f64	d7, d7, d4
 80149d8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80149dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149e0:	d1b5      	bne.n	801494e <_dtoa_r+0x576>
 80149e2:	e7d4      	b.n	801498e <_dtoa_r+0x5b6>
 80149e4:	08017d08 	.word	0x08017d08
 80149e8:	08017ce0 	.word	0x08017ce0
 80149ec:	9908      	ldr	r1, [sp, #32]
 80149ee:	2900      	cmp	r1, #0
 80149f0:	f000 80e9 	beq.w	8014bc6 <_dtoa_r+0x7ee>
 80149f4:	9907      	ldr	r1, [sp, #28]
 80149f6:	2901      	cmp	r1, #1
 80149f8:	f300 80cb 	bgt.w	8014b92 <_dtoa_r+0x7ba>
 80149fc:	2d00      	cmp	r5, #0
 80149fe:	f000 80c4 	beq.w	8014b8a <_dtoa_r+0x7b2>
 8014a02:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8014a06:	9e04      	ldr	r6, [sp, #16]
 8014a08:	461c      	mov	r4, r3
 8014a0a:	9305      	str	r3, [sp, #20]
 8014a0c:	9b04      	ldr	r3, [sp, #16]
 8014a0e:	4413      	add	r3, r2
 8014a10:	9304      	str	r3, [sp, #16]
 8014a12:	9b06      	ldr	r3, [sp, #24]
 8014a14:	2101      	movs	r1, #1
 8014a16:	4413      	add	r3, r2
 8014a18:	4648      	mov	r0, r9
 8014a1a:	9306      	str	r3, [sp, #24]
 8014a1c:	f000 fb78 	bl	8015110 <__i2b>
 8014a20:	9b05      	ldr	r3, [sp, #20]
 8014a22:	4605      	mov	r5, r0
 8014a24:	b166      	cbz	r6, 8014a40 <_dtoa_r+0x668>
 8014a26:	9a06      	ldr	r2, [sp, #24]
 8014a28:	2a00      	cmp	r2, #0
 8014a2a:	dd09      	ble.n	8014a40 <_dtoa_r+0x668>
 8014a2c:	42b2      	cmp	r2, r6
 8014a2e:	9904      	ldr	r1, [sp, #16]
 8014a30:	bfa8      	it	ge
 8014a32:	4632      	movge	r2, r6
 8014a34:	1a89      	subs	r1, r1, r2
 8014a36:	9104      	str	r1, [sp, #16]
 8014a38:	9906      	ldr	r1, [sp, #24]
 8014a3a:	1ab6      	subs	r6, r6, r2
 8014a3c:	1a8a      	subs	r2, r1, r2
 8014a3e:	9206      	str	r2, [sp, #24]
 8014a40:	b30b      	cbz	r3, 8014a86 <_dtoa_r+0x6ae>
 8014a42:	9a08      	ldr	r2, [sp, #32]
 8014a44:	2a00      	cmp	r2, #0
 8014a46:	f000 80c5 	beq.w	8014bd4 <_dtoa_r+0x7fc>
 8014a4a:	2c00      	cmp	r4, #0
 8014a4c:	f000 80bf 	beq.w	8014bce <_dtoa_r+0x7f6>
 8014a50:	4629      	mov	r1, r5
 8014a52:	4622      	mov	r2, r4
 8014a54:	4648      	mov	r0, r9
 8014a56:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014a58:	f000 fc12 	bl	8015280 <__pow5mult>
 8014a5c:	9a01      	ldr	r2, [sp, #4]
 8014a5e:	4601      	mov	r1, r0
 8014a60:	4605      	mov	r5, r0
 8014a62:	4648      	mov	r0, r9
 8014a64:	f000 fb6a 	bl	801513c <__multiply>
 8014a68:	9901      	ldr	r1, [sp, #4]
 8014a6a:	9005      	str	r0, [sp, #20]
 8014a6c:	4648      	mov	r0, r9
 8014a6e:	f000 fa9b 	bl	8014fa8 <_Bfree>
 8014a72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014a74:	1b1b      	subs	r3, r3, r4
 8014a76:	f000 80b0 	beq.w	8014bda <_dtoa_r+0x802>
 8014a7a:	9905      	ldr	r1, [sp, #20]
 8014a7c:	461a      	mov	r2, r3
 8014a7e:	4648      	mov	r0, r9
 8014a80:	f000 fbfe 	bl	8015280 <__pow5mult>
 8014a84:	9001      	str	r0, [sp, #4]
 8014a86:	2101      	movs	r1, #1
 8014a88:	4648      	mov	r0, r9
 8014a8a:	f000 fb41 	bl	8015110 <__i2b>
 8014a8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014a90:	4604      	mov	r4, r0
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	f000 81da 	beq.w	8014e4c <_dtoa_r+0xa74>
 8014a98:	461a      	mov	r2, r3
 8014a9a:	4601      	mov	r1, r0
 8014a9c:	4648      	mov	r0, r9
 8014a9e:	f000 fbef 	bl	8015280 <__pow5mult>
 8014aa2:	9b07      	ldr	r3, [sp, #28]
 8014aa4:	2b01      	cmp	r3, #1
 8014aa6:	4604      	mov	r4, r0
 8014aa8:	f300 80a0 	bgt.w	8014bec <_dtoa_r+0x814>
 8014aac:	9b02      	ldr	r3, [sp, #8]
 8014aae:	2b00      	cmp	r3, #0
 8014ab0:	f040 8096 	bne.w	8014be0 <_dtoa_r+0x808>
 8014ab4:	9b03      	ldr	r3, [sp, #12]
 8014ab6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8014aba:	2a00      	cmp	r2, #0
 8014abc:	f040 8092 	bne.w	8014be4 <_dtoa_r+0x80c>
 8014ac0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8014ac4:	0d12      	lsrs	r2, r2, #20
 8014ac6:	0512      	lsls	r2, r2, #20
 8014ac8:	2a00      	cmp	r2, #0
 8014aca:	f000 808d 	beq.w	8014be8 <_dtoa_r+0x810>
 8014ace:	9b04      	ldr	r3, [sp, #16]
 8014ad0:	3301      	adds	r3, #1
 8014ad2:	9304      	str	r3, [sp, #16]
 8014ad4:	9b06      	ldr	r3, [sp, #24]
 8014ad6:	3301      	adds	r3, #1
 8014ad8:	9306      	str	r3, [sp, #24]
 8014ada:	2301      	movs	r3, #1
 8014adc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014ade:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014ae0:	2b00      	cmp	r3, #0
 8014ae2:	f000 81b9 	beq.w	8014e58 <_dtoa_r+0xa80>
 8014ae6:	6922      	ldr	r2, [r4, #16]
 8014ae8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8014aec:	6910      	ldr	r0, [r2, #16]
 8014aee:	f000 fac3 	bl	8015078 <__hi0bits>
 8014af2:	f1c0 0020 	rsb	r0, r0, #32
 8014af6:	9b06      	ldr	r3, [sp, #24]
 8014af8:	4418      	add	r0, r3
 8014afa:	f010 001f 	ands.w	r0, r0, #31
 8014afe:	f000 8081 	beq.w	8014c04 <_dtoa_r+0x82c>
 8014b02:	f1c0 0220 	rsb	r2, r0, #32
 8014b06:	2a04      	cmp	r2, #4
 8014b08:	dd73      	ble.n	8014bf2 <_dtoa_r+0x81a>
 8014b0a:	9b04      	ldr	r3, [sp, #16]
 8014b0c:	f1c0 001c 	rsb	r0, r0, #28
 8014b10:	4403      	add	r3, r0
 8014b12:	9304      	str	r3, [sp, #16]
 8014b14:	9b06      	ldr	r3, [sp, #24]
 8014b16:	4406      	add	r6, r0
 8014b18:	4403      	add	r3, r0
 8014b1a:	9306      	str	r3, [sp, #24]
 8014b1c:	9b04      	ldr	r3, [sp, #16]
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	dd05      	ble.n	8014b2e <_dtoa_r+0x756>
 8014b22:	9901      	ldr	r1, [sp, #4]
 8014b24:	461a      	mov	r2, r3
 8014b26:	4648      	mov	r0, r9
 8014b28:	f000 fc04 	bl	8015334 <__lshift>
 8014b2c:	9001      	str	r0, [sp, #4]
 8014b2e:	9b06      	ldr	r3, [sp, #24]
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	dd05      	ble.n	8014b40 <_dtoa_r+0x768>
 8014b34:	4621      	mov	r1, r4
 8014b36:	461a      	mov	r2, r3
 8014b38:	4648      	mov	r0, r9
 8014b3a:	f000 fbfb 	bl	8015334 <__lshift>
 8014b3e:	4604      	mov	r4, r0
 8014b40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d060      	beq.n	8014c08 <_dtoa_r+0x830>
 8014b46:	9801      	ldr	r0, [sp, #4]
 8014b48:	4621      	mov	r1, r4
 8014b4a:	f000 fc5f 	bl	801540c <__mcmp>
 8014b4e:	2800      	cmp	r0, #0
 8014b50:	da5a      	bge.n	8014c08 <_dtoa_r+0x830>
 8014b52:	f108 33ff 	add.w	r3, r8, #4294967295
 8014b56:	9305      	str	r3, [sp, #20]
 8014b58:	9901      	ldr	r1, [sp, #4]
 8014b5a:	2300      	movs	r3, #0
 8014b5c:	220a      	movs	r2, #10
 8014b5e:	4648      	mov	r0, r9
 8014b60:	f000 fa44 	bl	8014fec <__multadd>
 8014b64:	9b08      	ldr	r3, [sp, #32]
 8014b66:	9001      	str	r0, [sp, #4]
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	f000 8177 	beq.w	8014e5c <_dtoa_r+0xa84>
 8014b6e:	4629      	mov	r1, r5
 8014b70:	2300      	movs	r3, #0
 8014b72:	220a      	movs	r2, #10
 8014b74:	4648      	mov	r0, r9
 8014b76:	f000 fa39 	bl	8014fec <__multadd>
 8014b7a:	f1bb 0f00 	cmp.w	fp, #0
 8014b7e:	4605      	mov	r5, r0
 8014b80:	dc6e      	bgt.n	8014c60 <_dtoa_r+0x888>
 8014b82:	9b07      	ldr	r3, [sp, #28]
 8014b84:	2b02      	cmp	r3, #2
 8014b86:	dc48      	bgt.n	8014c1a <_dtoa_r+0x842>
 8014b88:	e06a      	b.n	8014c60 <_dtoa_r+0x888>
 8014b8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014b8c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8014b90:	e739      	b.n	8014a06 <_dtoa_r+0x62e>
 8014b92:	f10a 34ff 	add.w	r4, sl, #4294967295
 8014b96:	42a3      	cmp	r3, r4
 8014b98:	db07      	blt.n	8014baa <_dtoa_r+0x7d2>
 8014b9a:	f1ba 0f00 	cmp.w	sl, #0
 8014b9e:	eba3 0404 	sub.w	r4, r3, r4
 8014ba2:	db0b      	blt.n	8014bbc <_dtoa_r+0x7e4>
 8014ba4:	9e04      	ldr	r6, [sp, #16]
 8014ba6:	4652      	mov	r2, sl
 8014ba8:	e72f      	b.n	8014a0a <_dtoa_r+0x632>
 8014baa:	1ae2      	subs	r2, r4, r3
 8014bac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014bae:	9e04      	ldr	r6, [sp, #16]
 8014bb0:	4413      	add	r3, r2
 8014bb2:	930a      	str	r3, [sp, #40]	@ 0x28
 8014bb4:	4652      	mov	r2, sl
 8014bb6:	4623      	mov	r3, r4
 8014bb8:	2400      	movs	r4, #0
 8014bba:	e726      	b.n	8014a0a <_dtoa_r+0x632>
 8014bbc:	9a04      	ldr	r2, [sp, #16]
 8014bbe:	eba2 060a 	sub.w	r6, r2, sl
 8014bc2:	2200      	movs	r2, #0
 8014bc4:	e721      	b.n	8014a0a <_dtoa_r+0x632>
 8014bc6:	9e04      	ldr	r6, [sp, #16]
 8014bc8:	9d08      	ldr	r5, [sp, #32]
 8014bca:	461c      	mov	r4, r3
 8014bcc:	e72a      	b.n	8014a24 <_dtoa_r+0x64c>
 8014bce:	9a01      	ldr	r2, [sp, #4]
 8014bd0:	9205      	str	r2, [sp, #20]
 8014bd2:	e752      	b.n	8014a7a <_dtoa_r+0x6a2>
 8014bd4:	9901      	ldr	r1, [sp, #4]
 8014bd6:	461a      	mov	r2, r3
 8014bd8:	e751      	b.n	8014a7e <_dtoa_r+0x6a6>
 8014bda:	9b05      	ldr	r3, [sp, #20]
 8014bdc:	9301      	str	r3, [sp, #4]
 8014bde:	e752      	b.n	8014a86 <_dtoa_r+0x6ae>
 8014be0:	2300      	movs	r3, #0
 8014be2:	e77b      	b.n	8014adc <_dtoa_r+0x704>
 8014be4:	9b02      	ldr	r3, [sp, #8]
 8014be6:	e779      	b.n	8014adc <_dtoa_r+0x704>
 8014be8:	920b      	str	r2, [sp, #44]	@ 0x2c
 8014bea:	e778      	b.n	8014ade <_dtoa_r+0x706>
 8014bec:	2300      	movs	r3, #0
 8014bee:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014bf0:	e779      	b.n	8014ae6 <_dtoa_r+0x70e>
 8014bf2:	d093      	beq.n	8014b1c <_dtoa_r+0x744>
 8014bf4:	9b04      	ldr	r3, [sp, #16]
 8014bf6:	321c      	adds	r2, #28
 8014bf8:	4413      	add	r3, r2
 8014bfa:	9304      	str	r3, [sp, #16]
 8014bfc:	9b06      	ldr	r3, [sp, #24]
 8014bfe:	4416      	add	r6, r2
 8014c00:	4413      	add	r3, r2
 8014c02:	e78a      	b.n	8014b1a <_dtoa_r+0x742>
 8014c04:	4602      	mov	r2, r0
 8014c06:	e7f5      	b.n	8014bf4 <_dtoa_r+0x81c>
 8014c08:	f1ba 0f00 	cmp.w	sl, #0
 8014c0c:	f8cd 8014 	str.w	r8, [sp, #20]
 8014c10:	46d3      	mov	fp, sl
 8014c12:	dc21      	bgt.n	8014c58 <_dtoa_r+0x880>
 8014c14:	9b07      	ldr	r3, [sp, #28]
 8014c16:	2b02      	cmp	r3, #2
 8014c18:	dd1e      	ble.n	8014c58 <_dtoa_r+0x880>
 8014c1a:	f1bb 0f00 	cmp.w	fp, #0
 8014c1e:	f47f addc 	bne.w	80147da <_dtoa_r+0x402>
 8014c22:	4621      	mov	r1, r4
 8014c24:	465b      	mov	r3, fp
 8014c26:	2205      	movs	r2, #5
 8014c28:	4648      	mov	r0, r9
 8014c2a:	f000 f9df 	bl	8014fec <__multadd>
 8014c2e:	4601      	mov	r1, r0
 8014c30:	4604      	mov	r4, r0
 8014c32:	9801      	ldr	r0, [sp, #4]
 8014c34:	f000 fbea 	bl	801540c <__mcmp>
 8014c38:	2800      	cmp	r0, #0
 8014c3a:	f77f adce 	ble.w	80147da <_dtoa_r+0x402>
 8014c3e:	463e      	mov	r6, r7
 8014c40:	2331      	movs	r3, #49	@ 0x31
 8014c42:	f806 3b01 	strb.w	r3, [r6], #1
 8014c46:	9b05      	ldr	r3, [sp, #20]
 8014c48:	3301      	adds	r3, #1
 8014c4a:	9305      	str	r3, [sp, #20]
 8014c4c:	e5c9      	b.n	80147e2 <_dtoa_r+0x40a>
 8014c4e:	f8cd 8014 	str.w	r8, [sp, #20]
 8014c52:	4654      	mov	r4, sl
 8014c54:	4625      	mov	r5, r4
 8014c56:	e7f2      	b.n	8014c3e <_dtoa_r+0x866>
 8014c58:	9b08      	ldr	r3, [sp, #32]
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	f000 8102 	beq.w	8014e64 <_dtoa_r+0xa8c>
 8014c60:	2e00      	cmp	r6, #0
 8014c62:	dd05      	ble.n	8014c70 <_dtoa_r+0x898>
 8014c64:	4629      	mov	r1, r5
 8014c66:	4632      	mov	r2, r6
 8014c68:	4648      	mov	r0, r9
 8014c6a:	f000 fb63 	bl	8015334 <__lshift>
 8014c6e:	4605      	mov	r5, r0
 8014c70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	d058      	beq.n	8014d28 <_dtoa_r+0x950>
 8014c76:	6869      	ldr	r1, [r5, #4]
 8014c78:	4648      	mov	r0, r9
 8014c7a:	f000 f955 	bl	8014f28 <_Balloc>
 8014c7e:	4606      	mov	r6, r0
 8014c80:	b928      	cbnz	r0, 8014c8e <_dtoa_r+0x8b6>
 8014c82:	4b82      	ldr	r3, [pc, #520]	@ (8014e8c <_dtoa_r+0xab4>)
 8014c84:	4602      	mov	r2, r0
 8014c86:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8014c8a:	f7ff bbbe 	b.w	801440a <_dtoa_r+0x32>
 8014c8e:	692a      	ldr	r2, [r5, #16]
 8014c90:	3202      	adds	r2, #2
 8014c92:	0092      	lsls	r2, r2, #2
 8014c94:	f105 010c 	add.w	r1, r5, #12
 8014c98:	300c      	adds	r0, #12
 8014c9a:	f7ff fb04 	bl	80142a6 <memcpy>
 8014c9e:	2201      	movs	r2, #1
 8014ca0:	4631      	mov	r1, r6
 8014ca2:	4648      	mov	r0, r9
 8014ca4:	f000 fb46 	bl	8015334 <__lshift>
 8014ca8:	1c7b      	adds	r3, r7, #1
 8014caa:	9304      	str	r3, [sp, #16]
 8014cac:	eb07 030b 	add.w	r3, r7, fp
 8014cb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8014cb2:	9b02      	ldr	r3, [sp, #8]
 8014cb4:	f003 0301 	and.w	r3, r3, #1
 8014cb8:	46a8      	mov	r8, r5
 8014cba:	9308      	str	r3, [sp, #32]
 8014cbc:	4605      	mov	r5, r0
 8014cbe:	9b04      	ldr	r3, [sp, #16]
 8014cc0:	9801      	ldr	r0, [sp, #4]
 8014cc2:	4621      	mov	r1, r4
 8014cc4:	f103 3bff 	add.w	fp, r3, #4294967295
 8014cc8:	f7ff fafb 	bl	80142c2 <quorem>
 8014ccc:	4641      	mov	r1, r8
 8014cce:	9002      	str	r0, [sp, #8]
 8014cd0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8014cd4:	9801      	ldr	r0, [sp, #4]
 8014cd6:	f000 fb99 	bl	801540c <__mcmp>
 8014cda:	462a      	mov	r2, r5
 8014cdc:	9006      	str	r0, [sp, #24]
 8014cde:	4621      	mov	r1, r4
 8014ce0:	4648      	mov	r0, r9
 8014ce2:	f000 fbaf 	bl	8015444 <__mdiff>
 8014ce6:	68c2      	ldr	r2, [r0, #12]
 8014ce8:	4606      	mov	r6, r0
 8014cea:	b9fa      	cbnz	r2, 8014d2c <_dtoa_r+0x954>
 8014cec:	4601      	mov	r1, r0
 8014cee:	9801      	ldr	r0, [sp, #4]
 8014cf0:	f000 fb8c 	bl	801540c <__mcmp>
 8014cf4:	4602      	mov	r2, r0
 8014cf6:	4631      	mov	r1, r6
 8014cf8:	4648      	mov	r0, r9
 8014cfa:	920a      	str	r2, [sp, #40]	@ 0x28
 8014cfc:	f000 f954 	bl	8014fa8 <_Bfree>
 8014d00:	9b07      	ldr	r3, [sp, #28]
 8014d02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014d04:	9e04      	ldr	r6, [sp, #16]
 8014d06:	ea42 0103 	orr.w	r1, r2, r3
 8014d0a:	9b08      	ldr	r3, [sp, #32]
 8014d0c:	4319      	orrs	r1, r3
 8014d0e:	d10f      	bne.n	8014d30 <_dtoa_r+0x958>
 8014d10:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8014d14:	d028      	beq.n	8014d68 <_dtoa_r+0x990>
 8014d16:	9b06      	ldr	r3, [sp, #24]
 8014d18:	2b00      	cmp	r3, #0
 8014d1a:	dd02      	ble.n	8014d22 <_dtoa_r+0x94a>
 8014d1c:	9b02      	ldr	r3, [sp, #8]
 8014d1e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8014d22:	f88b a000 	strb.w	sl, [fp]
 8014d26:	e55e      	b.n	80147e6 <_dtoa_r+0x40e>
 8014d28:	4628      	mov	r0, r5
 8014d2a:	e7bd      	b.n	8014ca8 <_dtoa_r+0x8d0>
 8014d2c:	2201      	movs	r2, #1
 8014d2e:	e7e2      	b.n	8014cf6 <_dtoa_r+0x91e>
 8014d30:	9b06      	ldr	r3, [sp, #24]
 8014d32:	2b00      	cmp	r3, #0
 8014d34:	db04      	blt.n	8014d40 <_dtoa_r+0x968>
 8014d36:	9907      	ldr	r1, [sp, #28]
 8014d38:	430b      	orrs	r3, r1
 8014d3a:	9908      	ldr	r1, [sp, #32]
 8014d3c:	430b      	orrs	r3, r1
 8014d3e:	d120      	bne.n	8014d82 <_dtoa_r+0x9aa>
 8014d40:	2a00      	cmp	r2, #0
 8014d42:	ddee      	ble.n	8014d22 <_dtoa_r+0x94a>
 8014d44:	9901      	ldr	r1, [sp, #4]
 8014d46:	2201      	movs	r2, #1
 8014d48:	4648      	mov	r0, r9
 8014d4a:	f000 faf3 	bl	8015334 <__lshift>
 8014d4e:	4621      	mov	r1, r4
 8014d50:	9001      	str	r0, [sp, #4]
 8014d52:	f000 fb5b 	bl	801540c <__mcmp>
 8014d56:	2800      	cmp	r0, #0
 8014d58:	dc03      	bgt.n	8014d62 <_dtoa_r+0x98a>
 8014d5a:	d1e2      	bne.n	8014d22 <_dtoa_r+0x94a>
 8014d5c:	f01a 0f01 	tst.w	sl, #1
 8014d60:	d0df      	beq.n	8014d22 <_dtoa_r+0x94a>
 8014d62:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8014d66:	d1d9      	bne.n	8014d1c <_dtoa_r+0x944>
 8014d68:	2339      	movs	r3, #57	@ 0x39
 8014d6a:	f88b 3000 	strb.w	r3, [fp]
 8014d6e:	4633      	mov	r3, r6
 8014d70:	461e      	mov	r6, r3
 8014d72:	3b01      	subs	r3, #1
 8014d74:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8014d78:	2a39      	cmp	r2, #57	@ 0x39
 8014d7a:	d052      	beq.n	8014e22 <_dtoa_r+0xa4a>
 8014d7c:	3201      	adds	r2, #1
 8014d7e:	701a      	strb	r2, [r3, #0]
 8014d80:	e531      	b.n	80147e6 <_dtoa_r+0x40e>
 8014d82:	2a00      	cmp	r2, #0
 8014d84:	dd07      	ble.n	8014d96 <_dtoa_r+0x9be>
 8014d86:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8014d8a:	d0ed      	beq.n	8014d68 <_dtoa_r+0x990>
 8014d8c:	f10a 0301 	add.w	r3, sl, #1
 8014d90:	f88b 3000 	strb.w	r3, [fp]
 8014d94:	e527      	b.n	80147e6 <_dtoa_r+0x40e>
 8014d96:	9b04      	ldr	r3, [sp, #16]
 8014d98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014d9a:	f803 ac01 	strb.w	sl, [r3, #-1]
 8014d9e:	4293      	cmp	r3, r2
 8014da0:	d029      	beq.n	8014df6 <_dtoa_r+0xa1e>
 8014da2:	9901      	ldr	r1, [sp, #4]
 8014da4:	2300      	movs	r3, #0
 8014da6:	220a      	movs	r2, #10
 8014da8:	4648      	mov	r0, r9
 8014daa:	f000 f91f 	bl	8014fec <__multadd>
 8014dae:	45a8      	cmp	r8, r5
 8014db0:	9001      	str	r0, [sp, #4]
 8014db2:	f04f 0300 	mov.w	r3, #0
 8014db6:	f04f 020a 	mov.w	r2, #10
 8014dba:	4641      	mov	r1, r8
 8014dbc:	4648      	mov	r0, r9
 8014dbe:	d107      	bne.n	8014dd0 <_dtoa_r+0x9f8>
 8014dc0:	f000 f914 	bl	8014fec <__multadd>
 8014dc4:	4680      	mov	r8, r0
 8014dc6:	4605      	mov	r5, r0
 8014dc8:	9b04      	ldr	r3, [sp, #16]
 8014dca:	3301      	adds	r3, #1
 8014dcc:	9304      	str	r3, [sp, #16]
 8014dce:	e776      	b.n	8014cbe <_dtoa_r+0x8e6>
 8014dd0:	f000 f90c 	bl	8014fec <__multadd>
 8014dd4:	4629      	mov	r1, r5
 8014dd6:	4680      	mov	r8, r0
 8014dd8:	2300      	movs	r3, #0
 8014dda:	220a      	movs	r2, #10
 8014ddc:	4648      	mov	r0, r9
 8014dde:	f000 f905 	bl	8014fec <__multadd>
 8014de2:	4605      	mov	r5, r0
 8014de4:	e7f0      	b.n	8014dc8 <_dtoa_r+0x9f0>
 8014de6:	f1bb 0f00 	cmp.w	fp, #0
 8014dea:	bfcc      	ite	gt
 8014dec:	465e      	movgt	r6, fp
 8014dee:	2601      	movle	r6, #1
 8014df0:	443e      	add	r6, r7
 8014df2:	f04f 0800 	mov.w	r8, #0
 8014df6:	9901      	ldr	r1, [sp, #4]
 8014df8:	2201      	movs	r2, #1
 8014dfa:	4648      	mov	r0, r9
 8014dfc:	f000 fa9a 	bl	8015334 <__lshift>
 8014e00:	4621      	mov	r1, r4
 8014e02:	9001      	str	r0, [sp, #4]
 8014e04:	f000 fb02 	bl	801540c <__mcmp>
 8014e08:	2800      	cmp	r0, #0
 8014e0a:	dcb0      	bgt.n	8014d6e <_dtoa_r+0x996>
 8014e0c:	d102      	bne.n	8014e14 <_dtoa_r+0xa3c>
 8014e0e:	f01a 0f01 	tst.w	sl, #1
 8014e12:	d1ac      	bne.n	8014d6e <_dtoa_r+0x996>
 8014e14:	4633      	mov	r3, r6
 8014e16:	461e      	mov	r6, r3
 8014e18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014e1c:	2a30      	cmp	r2, #48	@ 0x30
 8014e1e:	d0fa      	beq.n	8014e16 <_dtoa_r+0xa3e>
 8014e20:	e4e1      	b.n	80147e6 <_dtoa_r+0x40e>
 8014e22:	429f      	cmp	r7, r3
 8014e24:	d1a4      	bne.n	8014d70 <_dtoa_r+0x998>
 8014e26:	9b05      	ldr	r3, [sp, #20]
 8014e28:	3301      	adds	r3, #1
 8014e2a:	9305      	str	r3, [sp, #20]
 8014e2c:	2331      	movs	r3, #49	@ 0x31
 8014e2e:	703b      	strb	r3, [r7, #0]
 8014e30:	e4d9      	b.n	80147e6 <_dtoa_r+0x40e>
 8014e32:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014e34:	4f16      	ldr	r7, [pc, #88]	@ (8014e90 <_dtoa_r+0xab8>)
 8014e36:	b11b      	cbz	r3, 8014e40 <_dtoa_r+0xa68>
 8014e38:	f107 0308 	add.w	r3, r7, #8
 8014e3c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8014e3e:	6013      	str	r3, [r2, #0]
 8014e40:	4638      	mov	r0, r7
 8014e42:	b011      	add	sp, #68	@ 0x44
 8014e44:	ecbd 8b02 	vpop	{d8}
 8014e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e4c:	9b07      	ldr	r3, [sp, #28]
 8014e4e:	2b01      	cmp	r3, #1
 8014e50:	f77f ae2c 	ble.w	8014aac <_dtoa_r+0x6d4>
 8014e54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014e56:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014e58:	2001      	movs	r0, #1
 8014e5a:	e64c      	b.n	8014af6 <_dtoa_r+0x71e>
 8014e5c:	f1bb 0f00 	cmp.w	fp, #0
 8014e60:	f77f aed8 	ble.w	8014c14 <_dtoa_r+0x83c>
 8014e64:	463e      	mov	r6, r7
 8014e66:	9801      	ldr	r0, [sp, #4]
 8014e68:	4621      	mov	r1, r4
 8014e6a:	f7ff fa2a 	bl	80142c2 <quorem>
 8014e6e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8014e72:	f806 ab01 	strb.w	sl, [r6], #1
 8014e76:	1bf2      	subs	r2, r6, r7
 8014e78:	4593      	cmp	fp, r2
 8014e7a:	ddb4      	ble.n	8014de6 <_dtoa_r+0xa0e>
 8014e7c:	9901      	ldr	r1, [sp, #4]
 8014e7e:	2300      	movs	r3, #0
 8014e80:	220a      	movs	r2, #10
 8014e82:	4648      	mov	r0, r9
 8014e84:	f000 f8b2 	bl	8014fec <__multadd>
 8014e88:	9001      	str	r0, [sp, #4]
 8014e8a:	e7ec      	b.n	8014e66 <_dtoa_r+0xa8e>
 8014e8c:	08017916 	.word	0x08017916
 8014e90:	0801789a 	.word	0x0801789a

08014e94 <_free_r>:
 8014e94:	b538      	push	{r3, r4, r5, lr}
 8014e96:	4605      	mov	r5, r0
 8014e98:	2900      	cmp	r1, #0
 8014e9a:	d041      	beq.n	8014f20 <_free_r+0x8c>
 8014e9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014ea0:	1f0c      	subs	r4, r1, #4
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	bfb8      	it	lt
 8014ea6:	18e4      	addlt	r4, r4, r3
 8014ea8:	f7fe f9dc 	bl	8013264 <__malloc_lock>
 8014eac:	4a1d      	ldr	r2, [pc, #116]	@ (8014f24 <_free_r+0x90>)
 8014eae:	6813      	ldr	r3, [r2, #0]
 8014eb0:	b933      	cbnz	r3, 8014ec0 <_free_r+0x2c>
 8014eb2:	6063      	str	r3, [r4, #4]
 8014eb4:	6014      	str	r4, [r2, #0]
 8014eb6:	4628      	mov	r0, r5
 8014eb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014ebc:	f7fe b9d8 	b.w	8013270 <__malloc_unlock>
 8014ec0:	42a3      	cmp	r3, r4
 8014ec2:	d908      	bls.n	8014ed6 <_free_r+0x42>
 8014ec4:	6820      	ldr	r0, [r4, #0]
 8014ec6:	1821      	adds	r1, r4, r0
 8014ec8:	428b      	cmp	r3, r1
 8014eca:	bf01      	itttt	eq
 8014ecc:	6819      	ldreq	r1, [r3, #0]
 8014ece:	685b      	ldreq	r3, [r3, #4]
 8014ed0:	1809      	addeq	r1, r1, r0
 8014ed2:	6021      	streq	r1, [r4, #0]
 8014ed4:	e7ed      	b.n	8014eb2 <_free_r+0x1e>
 8014ed6:	461a      	mov	r2, r3
 8014ed8:	685b      	ldr	r3, [r3, #4]
 8014eda:	b10b      	cbz	r3, 8014ee0 <_free_r+0x4c>
 8014edc:	42a3      	cmp	r3, r4
 8014ede:	d9fa      	bls.n	8014ed6 <_free_r+0x42>
 8014ee0:	6811      	ldr	r1, [r2, #0]
 8014ee2:	1850      	adds	r0, r2, r1
 8014ee4:	42a0      	cmp	r0, r4
 8014ee6:	d10b      	bne.n	8014f00 <_free_r+0x6c>
 8014ee8:	6820      	ldr	r0, [r4, #0]
 8014eea:	4401      	add	r1, r0
 8014eec:	1850      	adds	r0, r2, r1
 8014eee:	4283      	cmp	r3, r0
 8014ef0:	6011      	str	r1, [r2, #0]
 8014ef2:	d1e0      	bne.n	8014eb6 <_free_r+0x22>
 8014ef4:	6818      	ldr	r0, [r3, #0]
 8014ef6:	685b      	ldr	r3, [r3, #4]
 8014ef8:	6053      	str	r3, [r2, #4]
 8014efa:	4408      	add	r0, r1
 8014efc:	6010      	str	r0, [r2, #0]
 8014efe:	e7da      	b.n	8014eb6 <_free_r+0x22>
 8014f00:	d902      	bls.n	8014f08 <_free_r+0x74>
 8014f02:	230c      	movs	r3, #12
 8014f04:	602b      	str	r3, [r5, #0]
 8014f06:	e7d6      	b.n	8014eb6 <_free_r+0x22>
 8014f08:	6820      	ldr	r0, [r4, #0]
 8014f0a:	1821      	adds	r1, r4, r0
 8014f0c:	428b      	cmp	r3, r1
 8014f0e:	bf04      	itt	eq
 8014f10:	6819      	ldreq	r1, [r3, #0]
 8014f12:	685b      	ldreq	r3, [r3, #4]
 8014f14:	6063      	str	r3, [r4, #4]
 8014f16:	bf04      	itt	eq
 8014f18:	1809      	addeq	r1, r1, r0
 8014f1a:	6021      	streq	r1, [r4, #0]
 8014f1c:	6054      	str	r4, [r2, #4]
 8014f1e:	e7ca      	b.n	8014eb6 <_free_r+0x22>
 8014f20:	bd38      	pop	{r3, r4, r5, pc}
 8014f22:	bf00      	nop
 8014f24:	2400fbe8 	.word	0x2400fbe8

08014f28 <_Balloc>:
 8014f28:	b570      	push	{r4, r5, r6, lr}
 8014f2a:	69c6      	ldr	r6, [r0, #28]
 8014f2c:	4604      	mov	r4, r0
 8014f2e:	460d      	mov	r5, r1
 8014f30:	b976      	cbnz	r6, 8014f50 <_Balloc+0x28>
 8014f32:	2010      	movs	r0, #16
 8014f34:	f7fe f8e4 	bl	8013100 <malloc>
 8014f38:	4602      	mov	r2, r0
 8014f3a:	61e0      	str	r0, [r4, #28]
 8014f3c:	b920      	cbnz	r0, 8014f48 <_Balloc+0x20>
 8014f3e:	4b18      	ldr	r3, [pc, #96]	@ (8014fa0 <_Balloc+0x78>)
 8014f40:	4818      	ldr	r0, [pc, #96]	@ (8014fa4 <_Balloc+0x7c>)
 8014f42:	216b      	movs	r1, #107	@ 0x6b
 8014f44:	f001 fac6 	bl	80164d4 <__assert_func>
 8014f48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014f4c:	6006      	str	r6, [r0, #0]
 8014f4e:	60c6      	str	r6, [r0, #12]
 8014f50:	69e6      	ldr	r6, [r4, #28]
 8014f52:	68f3      	ldr	r3, [r6, #12]
 8014f54:	b183      	cbz	r3, 8014f78 <_Balloc+0x50>
 8014f56:	69e3      	ldr	r3, [r4, #28]
 8014f58:	68db      	ldr	r3, [r3, #12]
 8014f5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014f5e:	b9b8      	cbnz	r0, 8014f90 <_Balloc+0x68>
 8014f60:	2101      	movs	r1, #1
 8014f62:	fa01 f605 	lsl.w	r6, r1, r5
 8014f66:	1d72      	adds	r2, r6, #5
 8014f68:	0092      	lsls	r2, r2, #2
 8014f6a:	4620      	mov	r0, r4
 8014f6c:	f001 fad0 	bl	8016510 <_calloc_r>
 8014f70:	b160      	cbz	r0, 8014f8c <_Balloc+0x64>
 8014f72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8014f76:	e00e      	b.n	8014f96 <_Balloc+0x6e>
 8014f78:	2221      	movs	r2, #33	@ 0x21
 8014f7a:	2104      	movs	r1, #4
 8014f7c:	4620      	mov	r0, r4
 8014f7e:	f001 fac7 	bl	8016510 <_calloc_r>
 8014f82:	69e3      	ldr	r3, [r4, #28]
 8014f84:	60f0      	str	r0, [r6, #12]
 8014f86:	68db      	ldr	r3, [r3, #12]
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d1e4      	bne.n	8014f56 <_Balloc+0x2e>
 8014f8c:	2000      	movs	r0, #0
 8014f8e:	bd70      	pop	{r4, r5, r6, pc}
 8014f90:	6802      	ldr	r2, [r0, #0]
 8014f92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014f96:	2300      	movs	r3, #0
 8014f98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014f9c:	e7f7      	b.n	8014f8e <_Balloc+0x66>
 8014f9e:	bf00      	nop
 8014fa0:	080178a7 	.word	0x080178a7
 8014fa4:	08017927 	.word	0x08017927

08014fa8 <_Bfree>:
 8014fa8:	b570      	push	{r4, r5, r6, lr}
 8014faa:	69c6      	ldr	r6, [r0, #28]
 8014fac:	4605      	mov	r5, r0
 8014fae:	460c      	mov	r4, r1
 8014fb0:	b976      	cbnz	r6, 8014fd0 <_Bfree+0x28>
 8014fb2:	2010      	movs	r0, #16
 8014fb4:	f7fe f8a4 	bl	8013100 <malloc>
 8014fb8:	4602      	mov	r2, r0
 8014fba:	61e8      	str	r0, [r5, #28]
 8014fbc:	b920      	cbnz	r0, 8014fc8 <_Bfree+0x20>
 8014fbe:	4b09      	ldr	r3, [pc, #36]	@ (8014fe4 <_Bfree+0x3c>)
 8014fc0:	4809      	ldr	r0, [pc, #36]	@ (8014fe8 <_Bfree+0x40>)
 8014fc2:	218f      	movs	r1, #143	@ 0x8f
 8014fc4:	f001 fa86 	bl	80164d4 <__assert_func>
 8014fc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014fcc:	6006      	str	r6, [r0, #0]
 8014fce:	60c6      	str	r6, [r0, #12]
 8014fd0:	b13c      	cbz	r4, 8014fe2 <_Bfree+0x3a>
 8014fd2:	69eb      	ldr	r3, [r5, #28]
 8014fd4:	6862      	ldr	r2, [r4, #4]
 8014fd6:	68db      	ldr	r3, [r3, #12]
 8014fd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014fdc:	6021      	str	r1, [r4, #0]
 8014fde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014fe2:	bd70      	pop	{r4, r5, r6, pc}
 8014fe4:	080178a7 	.word	0x080178a7
 8014fe8:	08017927 	.word	0x08017927

08014fec <__multadd>:
 8014fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014ff0:	690d      	ldr	r5, [r1, #16]
 8014ff2:	4607      	mov	r7, r0
 8014ff4:	460c      	mov	r4, r1
 8014ff6:	461e      	mov	r6, r3
 8014ff8:	f101 0c14 	add.w	ip, r1, #20
 8014ffc:	2000      	movs	r0, #0
 8014ffe:	f8dc 3000 	ldr.w	r3, [ip]
 8015002:	b299      	uxth	r1, r3
 8015004:	fb02 6101 	mla	r1, r2, r1, r6
 8015008:	0c1e      	lsrs	r6, r3, #16
 801500a:	0c0b      	lsrs	r3, r1, #16
 801500c:	fb02 3306 	mla	r3, r2, r6, r3
 8015010:	b289      	uxth	r1, r1
 8015012:	3001      	adds	r0, #1
 8015014:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8015018:	4285      	cmp	r5, r0
 801501a:	f84c 1b04 	str.w	r1, [ip], #4
 801501e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015022:	dcec      	bgt.n	8014ffe <__multadd+0x12>
 8015024:	b30e      	cbz	r6, 801506a <__multadd+0x7e>
 8015026:	68a3      	ldr	r3, [r4, #8]
 8015028:	42ab      	cmp	r3, r5
 801502a:	dc19      	bgt.n	8015060 <__multadd+0x74>
 801502c:	6861      	ldr	r1, [r4, #4]
 801502e:	4638      	mov	r0, r7
 8015030:	3101      	adds	r1, #1
 8015032:	f7ff ff79 	bl	8014f28 <_Balloc>
 8015036:	4680      	mov	r8, r0
 8015038:	b928      	cbnz	r0, 8015046 <__multadd+0x5a>
 801503a:	4602      	mov	r2, r0
 801503c:	4b0c      	ldr	r3, [pc, #48]	@ (8015070 <__multadd+0x84>)
 801503e:	480d      	ldr	r0, [pc, #52]	@ (8015074 <__multadd+0x88>)
 8015040:	21ba      	movs	r1, #186	@ 0xba
 8015042:	f001 fa47 	bl	80164d4 <__assert_func>
 8015046:	6922      	ldr	r2, [r4, #16]
 8015048:	3202      	adds	r2, #2
 801504a:	f104 010c 	add.w	r1, r4, #12
 801504e:	0092      	lsls	r2, r2, #2
 8015050:	300c      	adds	r0, #12
 8015052:	f7ff f928 	bl	80142a6 <memcpy>
 8015056:	4621      	mov	r1, r4
 8015058:	4638      	mov	r0, r7
 801505a:	f7ff ffa5 	bl	8014fa8 <_Bfree>
 801505e:	4644      	mov	r4, r8
 8015060:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015064:	3501      	adds	r5, #1
 8015066:	615e      	str	r6, [r3, #20]
 8015068:	6125      	str	r5, [r4, #16]
 801506a:	4620      	mov	r0, r4
 801506c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015070:	08017916 	.word	0x08017916
 8015074:	08017927 	.word	0x08017927

08015078 <__hi0bits>:
 8015078:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801507c:	4603      	mov	r3, r0
 801507e:	bf36      	itet	cc
 8015080:	0403      	lslcc	r3, r0, #16
 8015082:	2000      	movcs	r0, #0
 8015084:	2010      	movcc	r0, #16
 8015086:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801508a:	bf3c      	itt	cc
 801508c:	021b      	lslcc	r3, r3, #8
 801508e:	3008      	addcc	r0, #8
 8015090:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015094:	bf3c      	itt	cc
 8015096:	011b      	lslcc	r3, r3, #4
 8015098:	3004      	addcc	r0, #4
 801509a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801509e:	bf3c      	itt	cc
 80150a0:	009b      	lslcc	r3, r3, #2
 80150a2:	3002      	addcc	r0, #2
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	db05      	blt.n	80150b4 <__hi0bits+0x3c>
 80150a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80150ac:	f100 0001 	add.w	r0, r0, #1
 80150b0:	bf08      	it	eq
 80150b2:	2020      	moveq	r0, #32
 80150b4:	4770      	bx	lr

080150b6 <__lo0bits>:
 80150b6:	6803      	ldr	r3, [r0, #0]
 80150b8:	4602      	mov	r2, r0
 80150ba:	f013 0007 	ands.w	r0, r3, #7
 80150be:	d00b      	beq.n	80150d8 <__lo0bits+0x22>
 80150c0:	07d9      	lsls	r1, r3, #31
 80150c2:	d421      	bmi.n	8015108 <__lo0bits+0x52>
 80150c4:	0798      	lsls	r0, r3, #30
 80150c6:	bf49      	itett	mi
 80150c8:	085b      	lsrmi	r3, r3, #1
 80150ca:	089b      	lsrpl	r3, r3, #2
 80150cc:	2001      	movmi	r0, #1
 80150ce:	6013      	strmi	r3, [r2, #0]
 80150d0:	bf5c      	itt	pl
 80150d2:	6013      	strpl	r3, [r2, #0]
 80150d4:	2002      	movpl	r0, #2
 80150d6:	4770      	bx	lr
 80150d8:	b299      	uxth	r1, r3
 80150da:	b909      	cbnz	r1, 80150e0 <__lo0bits+0x2a>
 80150dc:	0c1b      	lsrs	r3, r3, #16
 80150de:	2010      	movs	r0, #16
 80150e0:	b2d9      	uxtb	r1, r3
 80150e2:	b909      	cbnz	r1, 80150e8 <__lo0bits+0x32>
 80150e4:	3008      	adds	r0, #8
 80150e6:	0a1b      	lsrs	r3, r3, #8
 80150e8:	0719      	lsls	r1, r3, #28
 80150ea:	bf04      	itt	eq
 80150ec:	091b      	lsreq	r3, r3, #4
 80150ee:	3004      	addeq	r0, #4
 80150f0:	0799      	lsls	r1, r3, #30
 80150f2:	bf04      	itt	eq
 80150f4:	089b      	lsreq	r3, r3, #2
 80150f6:	3002      	addeq	r0, #2
 80150f8:	07d9      	lsls	r1, r3, #31
 80150fa:	d403      	bmi.n	8015104 <__lo0bits+0x4e>
 80150fc:	085b      	lsrs	r3, r3, #1
 80150fe:	f100 0001 	add.w	r0, r0, #1
 8015102:	d003      	beq.n	801510c <__lo0bits+0x56>
 8015104:	6013      	str	r3, [r2, #0]
 8015106:	4770      	bx	lr
 8015108:	2000      	movs	r0, #0
 801510a:	4770      	bx	lr
 801510c:	2020      	movs	r0, #32
 801510e:	4770      	bx	lr

08015110 <__i2b>:
 8015110:	b510      	push	{r4, lr}
 8015112:	460c      	mov	r4, r1
 8015114:	2101      	movs	r1, #1
 8015116:	f7ff ff07 	bl	8014f28 <_Balloc>
 801511a:	4602      	mov	r2, r0
 801511c:	b928      	cbnz	r0, 801512a <__i2b+0x1a>
 801511e:	4b05      	ldr	r3, [pc, #20]	@ (8015134 <__i2b+0x24>)
 8015120:	4805      	ldr	r0, [pc, #20]	@ (8015138 <__i2b+0x28>)
 8015122:	f240 1145 	movw	r1, #325	@ 0x145
 8015126:	f001 f9d5 	bl	80164d4 <__assert_func>
 801512a:	2301      	movs	r3, #1
 801512c:	6144      	str	r4, [r0, #20]
 801512e:	6103      	str	r3, [r0, #16]
 8015130:	bd10      	pop	{r4, pc}
 8015132:	bf00      	nop
 8015134:	08017916 	.word	0x08017916
 8015138:	08017927 	.word	0x08017927

0801513c <__multiply>:
 801513c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015140:	4617      	mov	r7, r2
 8015142:	690a      	ldr	r2, [r1, #16]
 8015144:	693b      	ldr	r3, [r7, #16]
 8015146:	429a      	cmp	r2, r3
 8015148:	bfa8      	it	ge
 801514a:	463b      	movge	r3, r7
 801514c:	4689      	mov	r9, r1
 801514e:	bfa4      	itt	ge
 8015150:	460f      	movge	r7, r1
 8015152:	4699      	movge	r9, r3
 8015154:	693d      	ldr	r5, [r7, #16]
 8015156:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801515a:	68bb      	ldr	r3, [r7, #8]
 801515c:	6879      	ldr	r1, [r7, #4]
 801515e:	eb05 060a 	add.w	r6, r5, sl
 8015162:	42b3      	cmp	r3, r6
 8015164:	b085      	sub	sp, #20
 8015166:	bfb8      	it	lt
 8015168:	3101      	addlt	r1, #1
 801516a:	f7ff fedd 	bl	8014f28 <_Balloc>
 801516e:	b930      	cbnz	r0, 801517e <__multiply+0x42>
 8015170:	4602      	mov	r2, r0
 8015172:	4b41      	ldr	r3, [pc, #260]	@ (8015278 <__multiply+0x13c>)
 8015174:	4841      	ldr	r0, [pc, #260]	@ (801527c <__multiply+0x140>)
 8015176:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801517a:	f001 f9ab 	bl	80164d4 <__assert_func>
 801517e:	f100 0414 	add.w	r4, r0, #20
 8015182:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8015186:	4623      	mov	r3, r4
 8015188:	2200      	movs	r2, #0
 801518a:	4573      	cmp	r3, lr
 801518c:	d320      	bcc.n	80151d0 <__multiply+0x94>
 801518e:	f107 0814 	add.w	r8, r7, #20
 8015192:	f109 0114 	add.w	r1, r9, #20
 8015196:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801519a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801519e:	9302      	str	r3, [sp, #8]
 80151a0:	1beb      	subs	r3, r5, r7
 80151a2:	3b15      	subs	r3, #21
 80151a4:	f023 0303 	bic.w	r3, r3, #3
 80151a8:	3304      	adds	r3, #4
 80151aa:	3715      	adds	r7, #21
 80151ac:	42bd      	cmp	r5, r7
 80151ae:	bf38      	it	cc
 80151b0:	2304      	movcc	r3, #4
 80151b2:	9301      	str	r3, [sp, #4]
 80151b4:	9b02      	ldr	r3, [sp, #8]
 80151b6:	9103      	str	r1, [sp, #12]
 80151b8:	428b      	cmp	r3, r1
 80151ba:	d80c      	bhi.n	80151d6 <__multiply+0x9a>
 80151bc:	2e00      	cmp	r6, #0
 80151be:	dd03      	ble.n	80151c8 <__multiply+0x8c>
 80151c0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d055      	beq.n	8015274 <__multiply+0x138>
 80151c8:	6106      	str	r6, [r0, #16]
 80151ca:	b005      	add	sp, #20
 80151cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80151d0:	f843 2b04 	str.w	r2, [r3], #4
 80151d4:	e7d9      	b.n	801518a <__multiply+0x4e>
 80151d6:	f8b1 a000 	ldrh.w	sl, [r1]
 80151da:	f1ba 0f00 	cmp.w	sl, #0
 80151de:	d01f      	beq.n	8015220 <__multiply+0xe4>
 80151e0:	46c4      	mov	ip, r8
 80151e2:	46a1      	mov	r9, r4
 80151e4:	2700      	movs	r7, #0
 80151e6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80151ea:	f8d9 3000 	ldr.w	r3, [r9]
 80151ee:	fa1f fb82 	uxth.w	fp, r2
 80151f2:	b29b      	uxth	r3, r3
 80151f4:	fb0a 330b 	mla	r3, sl, fp, r3
 80151f8:	443b      	add	r3, r7
 80151fa:	f8d9 7000 	ldr.w	r7, [r9]
 80151fe:	0c12      	lsrs	r2, r2, #16
 8015200:	0c3f      	lsrs	r7, r7, #16
 8015202:	fb0a 7202 	mla	r2, sl, r2, r7
 8015206:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801520a:	b29b      	uxth	r3, r3
 801520c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015210:	4565      	cmp	r5, ip
 8015212:	f849 3b04 	str.w	r3, [r9], #4
 8015216:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801521a:	d8e4      	bhi.n	80151e6 <__multiply+0xaa>
 801521c:	9b01      	ldr	r3, [sp, #4]
 801521e:	50e7      	str	r7, [r4, r3]
 8015220:	9b03      	ldr	r3, [sp, #12]
 8015222:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015226:	3104      	adds	r1, #4
 8015228:	f1b9 0f00 	cmp.w	r9, #0
 801522c:	d020      	beq.n	8015270 <__multiply+0x134>
 801522e:	6823      	ldr	r3, [r4, #0]
 8015230:	4647      	mov	r7, r8
 8015232:	46a4      	mov	ip, r4
 8015234:	f04f 0a00 	mov.w	sl, #0
 8015238:	f8b7 b000 	ldrh.w	fp, [r7]
 801523c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8015240:	fb09 220b 	mla	r2, r9, fp, r2
 8015244:	4452      	add	r2, sl
 8015246:	b29b      	uxth	r3, r3
 8015248:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801524c:	f84c 3b04 	str.w	r3, [ip], #4
 8015250:	f857 3b04 	ldr.w	r3, [r7], #4
 8015254:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015258:	f8bc 3000 	ldrh.w	r3, [ip]
 801525c:	fb09 330a 	mla	r3, r9, sl, r3
 8015260:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8015264:	42bd      	cmp	r5, r7
 8015266:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801526a:	d8e5      	bhi.n	8015238 <__multiply+0xfc>
 801526c:	9a01      	ldr	r2, [sp, #4]
 801526e:	50a3      	str	r3, [r4, r2]
 8015270:	3404      	adds	r4, #4
 8015272:	e79f      	b.n	80151b4 <__multiply+0x78>
 8015274:	3e01      	subs	r6, #1
 8015276:	e7a1      	b.n	80151bc <__multiply+0x80>
 8015278:	08017916 	.word	0x08017916
 801527c:	08017927 	.word	0x08017927

08015280 <__pow5mult>:
 8015280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015284:	4615      	mov	r5, r2
 8015286:	f012 0203 	ands.w	r2, r2, #3
 801528a:	4607      	mov	r7, r0
 801528c:	460e      	mov	r6, r1
 801528e:	d007      	beq.n	80152a0 <__pow5mult+0x20>
 8015290:	4c25      	ldr	r4, [pc, #148]	@ (8015328 <__pow5mult+0xa8>)
 8015292:	3a01      	subs	r2, #1
 8015294:	2300      	movs	r3, #0
 8015296:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801529a:	f7ff fea7 	bl	8014fec <__multadd>
 801529e:	4606      	mov	r6, r0
 80152a0:	10ad      	asrs	r5, r5, #2
 80152a2:	d03d      	beq.n	8015320 <__pow5mult+0xa0>
 80152a4:	69fc      	ldr	r4, [r7, #28]
 80152a6:	b97c      	cbnz	r4, 80152c8 <__pow5mult+0x48>
 80152a8:	2010      	movs	r0, #16
 80152aa:	f7fd ff29 	bl	8013100 <malloc>
 80152ae:	4602      	mov	r2, r0
 80152b0:	61f8      	str	r0, [r7, #28]
 80152b2:	b928      	cbnz	r0, 80152c0 <__pow5mult+0x40>
 80152b4:	4b1d      	ldr	r3, [pc, #116]	@ (801532c <__pow5mult+0xac>)
 80152b6:	481e      	ldr	r0, [pc, #120]	@ (8015330 <__pow5mult+0xb0>)
 80152b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80152bc:	f001 f90a 	bl	80164d4 <__assert_func>
 80152c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80152c4:	6004      	str	r4, [r0, #0]
 80152c6:	60c4      	str	r4, [r0, #12]
 80152c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80152cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80152d0:	b94c      	cbnz	r4, 80152e6 <__pow5mult+0x66>
 80152d2:	f240 2171 	movw	r1, #625	@ 0x271
 80152d6:	4638      	mov	r0, r7
 80152d8:	f7ff ff1a 	bl	8015110 <__i2b>
 80152dc:	2300      	movs	r3, #0
 80152de:	f8c8 0008 	str.w	r0, [r8, #8]
 80152e2:	4604      	mov	r4, r0
 80152e4:	6003      	str	r3, [r0, #0]
 80152e6:	f04f 0900 	mov.w	r9, #0
 80152ea:	07eb      	lsls	r3, r5, #31
 80152ec:	d50a      	bpl.n	8015304 <__pow5mult+0x84>
 80152ee:	4631      	mov	r1, r6
 80152f0:	4622      	mov	r2, r4
 80152f2:	4638      	mov	r0, r7
 80152f4:	f7ff ff22 	bl	801513c <__multiply>
 80152f8:	4631      	mov	r1, r6
 80152fa:	4680      	mov	r8, r0
 80152fc:	4638      	mov	r0, r7
 80152fe:	f7ff fe53 	bl	8014fa8 <_Bfree>
 8015302:	4646      	mov	r6, r8
 8015304:	106d      	asrs	r5, r5, #1
 8015306:	d00b      	beq.n	8015320 <__pow5mult+0xa0>
 8015308:	6820      	ldr	r0, [r4, #0]
 801530a:	b938      	cbnz	r0, 801531c <__pow5mult+0x9c>
 801530c:	4622      	mov	r2, r4
 801530e:	4621      	mov	r1, r4
 8015310:	4638      	mov	r0, r7
 8015312:	f7ff ff13 	bl	801513c <__multiply>
 8015316:	6020      	str	r0, [r4, #0]
 8015318:	f8c0 9000 	str.w	r9, [r0]
 801531c:	4604      	mov	r4, r0
 801531e:	e7e4      	b.n	80152ea <__pow5mult+0x6a>
 8015320:	4630      	mov	r0, r6
 8015322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015326:	bf00      	nop
 8015328:	08017cd4 	.word	0x08017cd4
 801532c:	080178a7 	.word	0x080178a7
 8015330:	08017927 	.word	0x08017927

08015334 <__lshift>:
 8015334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015338:	460c      	mov	r4, r1
 801533a:	6849      	ldr	r1, [r1, #4]
 801533c:	6923      	ldr	r3, [r4, #16]
 801533e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015342:	68a3      	ldr	r3, [r4, #8]
 8015344:	4607      	mov	r7, r0
 8015346:	4691      	mov	r9, r2
 8015348:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801534c:	f108 0601 	add.w	r6, r8, #1
 8015350:	42b3      	cmp	r3, r6
 8015352:	db0b      	blt.n	801536c <__lshift+0x38>
 8015354:	4638      	mov	r0, r7
 8015356:	f7ff fde7 	bl	8014f28 <_Balloc>
 801535a:	4605      	mov	r5, r0
 801535c:	b948      	cbnz	r0, 8015372 <__lshift+0x3e>
 801535e:	4602      	mov	r2, r0
 8015360:	4b28      	ldr	r3, [pc, #160]	@ (8015404 <__lshift+0xd0>)
 8015362:	4829      	ldr	r0, [pc, #164]	@ (8015408 <__lshift+0xd4>)
 8015364:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015368:	f001 f8b4 	bl	80164d4 <__assert_func>
 801536c:	3101      	adds	r1, #1
 801536e:	005b      	lsls	r3, r3, #1
 8015370:	e7ee      	b.n	8015350 <__lshift+0x1c>
 8015372:	2300      	movs	r3, #0
 8015374:	f100 0114 	add.w	r1, r0, #20
 8015378:	f100 0210 	add.w	r2, r0, #16
 801537c:	4618      	mov	r0, r3
 801537e:	4553      	cmp	r3, sl
 8015380:	db33      	blt.n	80153ea <__lshift+0xb6>
 8015382:	6920      	ldr	r0, [r4, #16]
 8015384:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015388:	f104 0314 	add.w	r3, r4, #20
 801538c:	f019 091f 	ands.w	r9, r9, #31
 8015390:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015394:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015398:	d02b      	beq.n	80153f2 <__lshift+0xbe>
 801539a:	f1c9 0e20 	rsb	lr, r9, #32
 801539e:	468a      	mov	sl, r1
 80153a0:	2200      	movs	r2, #0
 80153a2:	6818      	ldr	r0, [r3, #0]
 80153a4:	fa00 f009 	lsl.w	r0, r0, r9
 80153a8:	4310      	orrs	r0, r2
 80153aa:	f84a 0b04 	str.w	r0, [sl], #4
 80153ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80153b2:	459c      	cmp	ip, r3
 80153b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80153b8:	d8f3      	bhi.n	80153a2 <__lshift+0x6e>
 80153ba:	ebac 0304 	sub.w	r3, ip, r4
 80153be:	3b15      	subs	r3, #21
 80153c0:	f023 0303 	bic.w	r3, r3, #3
 80153c4:	3304      	adds	r3, #4
 80153c6:	f104 0015 	add.w	r0, r4, #21
 80153ca:	4560      	cmp	r0, ip
 80153cc:	bf88      	it	hi
 80153ce:	2304      	movhi	r3, #4
 80153d0:	50ca      	str	r2, [r1, r3]
 80153d2:	b10a      	cbz	r2, 80153d8 <__lshift+0xa4>
 80153d4:	f108 0602 	add.w	r6, r8, #2
 80153d8:	3e01      	subs	r6, #1
 80153da:	4638      	mov	r0, r7
 80153dc:	612e      	str	r6, [r5, #16]
 80153de:	4621      	mov	r1, r4
 80153e0:	f7ff fde2 	bl	8014fa8 <_Bfree>
 80153e4:	4628      	mov	r0, r5
 80153e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80153ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80153ee:	3301      	adds	r3, #1
 80153f0:	e7c5      	b.n	801537e <__lshift+0x4a>
 80153f2:	3904      	subs	r1, #4
 80153f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80153f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80153fc:	459c      	cmp	ip, r3
 80153fe:	d8f9      	bhi.n	80153f4 <__lshift+0xc0>
 8015400:	e7ea      	b.n	80153d8 <__lshift+0xa4>
 8015402:	bf00      	nop
 8015404:	08017916 	.word	0x08017916
 8015408:	08017927 	.word	0x08017927

0801540c <__mcmp>:
 801540c:	690a      	ldr	r2, [r1, #16]
 801540e:	4603      	mov	r3, r0
 8015410:	6900      	ldr	r0, [r0, #16]
 8015412:	1a80      	subs	r0, r0, r2
 8015414:	b530      	push	{r4, r5, lr}
 8015416:	d10e      	bne.n	8015436 <__mcmp+0x2a>
 8015418:	3314      	adds	r3, #20
 801541a:	3114      	adds	r1, #20
 801541c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015420:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015424:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015428:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801542c:	4295      	cmp	r5, r2
 801542e:	d003      	beq.n	8015438 <__mcmp+0x2c>
 8015430:	d205      	bcs.n	801543e <__mcmp+0x32>
 8015432:	f04f 30ff 	mov.w	r0, #4294967295
 8015436:	bd30      	pop	{r4, r5, pc}
 8015438:	42a3      	cmp	r3, r4
 801543a:	d3f3      	bcc.n	8015424 <__mcmp+0x18>
 801543c:	e7fb      	b.n	8015436 <__mcmp+0x2a>
 801543e:	2001      	movs	r0, #1
 8015440:	e7f9      	b.n	8015436 <__mcmp+0x2a>
	...

08015444 <__mdiff>:
 8015444:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015448:	4689      	mov	r9, r1
 801544a:	4606      	mov	r6, r0
 801544c:	4611      	mov	r1, r2
 801544e:	4648      	mov	r0, r9
 8015450:	4614      	mov	r4, r2
 8015452:	f7ff ffdb 	bl	801540c <__mcmp>
 8015456:	1e05      	subs	r5, r0, #0
 8015458:	d112      	bne.n	8015480 <__mdiff+0x3c>
 801545a:	4629      	mov	r1, r5
 801545c:	4630      	mov	r0, r6
 801545e:	f7ff fd63 	bl	8014f28 <_Balloc>
 8015462:	4602      	mov	r2, r0
 8015464:	b928      	cbnz	r0, 8015472 <__mdiff+0x2e>
 8015466:	4b3f      	ldr	r3, [pc, #252]	@ (8015564 <__mdiff+0x120>)
 8015468:	f240 2137 	movw	r1, #567	@ 0x237
 801546c:	483e      	ldr	r0, [pc, #248]	@ (8015568 <__mdiff+0x124>)
 801546e:	f001 f831 	bl	80164d4 <__assert_func>
 8015472:	2301      	movs	r3, #1
 8015474:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015478:	4610      	mov	r0, r2
 801547a:	b003      	add	sp, #12
 801547c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015480:	bfbc      	itt	lt
 8015482:	464b      	movlt	r3, r9
 8015484:	46a1      	movlt	r9, r4
 8015486:	4630      	mov	r0, r6
 8015488:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801548c:	bfba      	itte	lt
 801548e:	461c      	movlt	r4, r3
 8015490:	2501      	movlt	r5, #1
 8015492:	2500      	movge	r5, #0
 8015494:	f7ff fd48 	bl	8014f28 <_Balloc>
 8015498:	4602      	mov	r2, r0
 801549a:	b918      	cbnz	r0, 80154a4 <__mdiff+0x60>
 801549c:	4b31      	ldr	r3, [pc, #196]	@ (8015564 <__mdiff+0x120>)
 801549e:	f240 2145 	movw	r1, #581	@ 0x245
 80154a2:	e7e3      	b.n	801546c <__mdiff+0x28>
 80154a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80154a8:	6926      	ldr	r6, [r4, #16]
 80154aa:	60c5      	str	r5, [r0, #12]
 80154ac:	f109 0310 	add.w	r3, r9, #16
 80154b0:	f109 0514 	add.w	r5, r9, #20
 80154b4:	f104 0e14 	add.w	lr, r4, #20
 80154b8:	f100 0b14 	add.w	fp, r0, #20
 80154bc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80154c0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80154c4:	9301      	str	r3, [sp, #4]
 80154c6:	46d9      	mov	r9, fp
 80154c8:	f04f 0c00 	mov.w	ip, #0
 80154cc:	9b01      	ldr	r3, [sp, #4]
 80154ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 80154d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80154d6:	9301      	str	r3, [sp, #4]
 80154d8:	fa1f f38a 	uxth.w	r3, sl
 80154dc:	4619      	mov	r1, r3
 80154de:	b283      	uxth	r3, r0
 80154e0:	1acb      	subs	r3, r1, r3
 80154e2:	0c00      	lsrs	r0, r0, #16
 80154e4:	4463      	add	r3, ip
 80154e6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80154ea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80154ee:	b29b      	uxth	r3, r3
 80154f0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80154f4:	4576      	cmp	r6, lr
 80154f6:	f849 3b04 	str.w	r3, [r9], #4
 80154fa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80154fe:	d8e5      	bhi.n	80154cc <__mdiff+0x88>
 8015500:	1b33      	subs	r3, r6, r4
 8015502:	3b15      	subs	r3, #21
 8015504:	f023 0303 	bic.w	r3, r3, #3
 8015508:	3415      	adds	r4, #21
 801550a:	3304      	adds	r3, #4
 801550c:	42a6      	cmp	r6, r4
 801550e:	bf38      	it	cc
 8015510:	2304      	movcc	r3, #4
 8015512:	441d      	add	r5, r3
 8015514:	445b      	add	r3, fp
 8015516:	461e      	mov	r6, r3
 8015518:	462c      	mov	r4, r5
 801551a:	4544      	cmp	r4, r8
 801551c:	d30e      	bcc.n	801553c <__mdiff+0xf8>
 801551e:	f108 0103 	add.w	r1, r8, #3
 8015522:	1b49      	subs	r1, r1, r5
 8015524:	f021 0103 	bic.w	r1, r1, #3
 8015528:	3d03      	subs	r5, #3
 801552a:	45a8      	cmp	r8, r5
 801552c:	bf38      	it	cc
 801552e:	2100      	movcc	r1, #0
 8015530:	440b      	add	r3, r1
 8015532:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015536:	b191      	cbz	r1, 801555e <__mdiff+0x11a>
 8015538:	6117      	str	r7, [r2, #16]
 801553a:	e79d      	b.n	8015478 <__mdiff+0x34>
 801553c:	f854 1b04 	ldr.w	r1, [r4], #4
 8015540:	46e6      	mov	lr, ip
 8015542:	0c08      	lsrs	r0, r1, #16
 8015544:	fa1c fc81 	uxtah	ip, ip, r1
 8015548:	4471      	add	r1, lr
 801554a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801554e:	b289      	uxth	r1, r1
 8015550:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015554:	f846 1b04 	str.w	r1, [r6], #4
 8015558:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801555c:	e7dd      	b.n	801551a <__mdiff+0xd6>
 801555e:	3f01      	subs	r7, #1
 8015560:	e7e7      	b.n	8015532 <__mdiff+0xee>
 8015562:	bf00      	nop
 8015564:	08017916 	.word	0x08017916
 8015568:	08017927 	.word	0x08017927

0801556c <__d2b>:
 801556c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015570:	460f      	mov	r7, r1
 8015572:	2101      	movs	r1, #1
 8015574:	ec59 8b10 	vmov	r8, r9, d0
 8015578:	4616      	mov	r6, r2
 801557a:	f7ff fcd5 	bl	8014f28 <_Balloc>
 801557e:	4604      	mov	r4, r0
 8015580:	b930      	cbnz	r0, 8015590 <__d2b+0x24>
 8015582:	4602      	mov	r2, r0
 8015584:	4b23      	ldr	r3, [pc, #140]	@ (8015614 <__d2b+0xa8>)
 8015586:	4824      	ldr	r0, [pc, #144]	@ (8015618 <__d2b+0xac>)
 8015588:	f240 310f 	movw	r1, #783	@ 0x30f
 801558c:	f000 ffa2 	bl	80164d4 <__assert_func>
 8015590:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015594:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015598:	b10d      	cbz	r5, 801559e <__d2b+0x32>
 801559a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801559e:	9301      	str	r3, [sp, #4]
 80155a0:	f1b8 0300 	subs.w	r3, r8, #0
 80155a4:	d023      	beq.n	80155ee <__d2b+0x82>
 80155a6:	4668      	mov	r0, sp
 80155a8:	9300      	str	r3, [sp, #0]
 80155aa:	f7ff fd84 	bl	80150b6 <__lo0bits>
 80155ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 80155b2:	b1d0      	cbz	r0, 80155ea <__d2b+0x7e>
 80155b4:	f1c0 0320 	rsb	r3, r0, #32
 80155b8:	fa02 f303 	lsl.w	r3, r2, r3
 80155bc:	430b      	orrs	r3, r1
 80155be:	40c2      	lsrs	r2, r0
 80155c0:	6163      	str	r3, [r4, #20]
 80155c2:	9201      	str	r2, [sp, #4]
 80155c4:	9b01      	ldr	r3, [sp, #4]
 80155c6:	61a3      	str	r3, [r4, #24]
 80155c8:	2b00      	cmp	r3, #0
 80155ca:	bf0c      	ite	eq
 80155cc:	2201      	moveq	r2, #1
 80155ce:	2202      	movne	r2, #2
 80155d0:	6122      	str	r2, [r4, #16]
 80155d2:	b1a5      	cbz	r5, 80155fe <__d2b+0x92>
 80155d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80155d8:	4405      	add	r5, r0
 80155da:	603d      	str	r5, [r7, #0]
 80155dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80155e0:	6030      	str	r0, [r6, #0]
 80155e2:	4620      	mov	r0, r4
 80155e4:	b003      	add	sp, #12
 80155e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80155ea:	6161      	str	r1, [r4, #20]
 80155ec:	e7ea      	b.n	80155c4 <__d2b+0x58>
 80155ee:	a801      	add	r0, sp, #4
 80155f0:	f7ff fd61 	bl	80150b6 <__lo0bits>
 80155f4:	9b01      	ldr	r3, [sp, #4]
 80155f6:	6163      	str	r3, [r4, #20]
 80155f8:	3020      	adds	r0, #32
 80155fa:	2201      	movs	r2, #1
 80155fc:	e7e8      	b.n	80155d0 <__d2b+0x64>
 80155fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015602:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015606:	6038      	str	r0, [r7, #0]
 8015608:	6918      	ldr	r0, [r3, #16]
 801560a:	f7ff fd35 	bl	8015078 <__hi0bits>
 801560e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015612:	e7e5      	b.n	80155e0 <__d2b+0x74>
 8015614:	08017916 	.word	0x08017916
 8015618:	08017927 	.word	0x08017927

0801561c <__ssputs_r>:
 801561c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015620:	688e      	ldr	r6, [r1, #8]
 8015622:	461f      	mov	r7, r3
 8015624:	42be      	cmp	r6, r7
 8015626:	680b      	ldr	r3, [r1, #0]
 8015628:	4682      	mov	sl, r0
 801562a:	460c      	mov	r4, r1
 801562c:	4690      	mov	r8, r2
 801562e:	d82d      	bhi.n	801568c <__ssputs_r+0x70>
 8015630:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015634:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015638:	d026      	beq.n	8015688 <__ssputs_r+0x6c>
 801563a:	6965      	ldr	r5, [r4, #20]
 801563c:	6909      	ldr	r1, [r1, #16]
 801563e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015642:	eba3 0901 	sub.w	r9, r3, r1
 8015646:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801564a:	1c7b      	adds	r3, r7, #1
 801564c:	444b      	add	r3, r9
 801564e:	106d      	asrs	r5, r5, #1
 8015650:	429d      	cmp	r5, r3
 8015652:	bf38      	it	cc
 8015654:	461d      	movcc	r5, r3
 8015656:	0553      	lsls	r3, r2, #21
 8015658:	d527      	bpl.n	80156aa <__ssputs_r+0x8e>
 801565a:	4629      	mov	r1, r5
 801565c:	f7fd fd82 	bl	8013164 <_malloc_r>
 8015660:	4606      	mov	r6, r0
 8015662:	b360      	cbz	r0, 80156be <__ssputs_r+0xa2>
 8015664:	6921      	ldr	r1, [r4, #16]
 8015666:	464a      	mov	r2, r9
 8015668:	f7fe fe1d 	bl	80142a6 <memcpy>
 801566c:	89a3      	ldrh	r3, [r4, #12]
 801566e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015672:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015676:	81a3      	strh	r3, [r4, #12]
 8015678:	6126      	str	r6, [r4, #16]
 801567a:	6165      	str	r5, [r4, #20]
 801567c:	444e      	add	r6, r9
 801567e:	eba5 0509 	sub.w	r5, r5, r9
 8015682:	6026      	str	r6, [r4, #0]
 8015684:	60a5      	str	r5, [r4, #8]
 8015686:	463e      	mov	r6, r7
 8015688:	42be      	cmp	r6, r7
 801568a:	d900      	bls.n	801568e <__ssputs_r+0x72>
 801568c:	463e      	mov	r6, r7
 801568e:	6820      	ldr	r0, [r4, #0]
 8015690:	4632      	mov	r2, r6
 8015692:	4641      	mov	r1, r8
 8015694:	f7fe fc94 	bl	8013fc0 <memmove>
 8015698:	68a3      	ldr	r3, [r4, #8]
 801569a:	1b9b      	subs	r3, r3, r6
 801569c:	60a3      	str	r3, [r4, #8]
 801569e:	6823      	ldr	r3, [r4, #0]
 80156a0:	4433      	add	r3, r6
 80156a2:	6023      	str	r3, [r4, #0]
 80156a4:	2000      	movs	r0, #0
 80156a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80156aa:	462a      	mov	r2, r5
 80156ac:	f000 ff56 	bl	801655c <_realloc_r>
 80156b0:	4606      	mov	r6, r0
 80156b2:	2800      	cmp	r0, #0
 80156b4:	d1e0      	bne.n	8015678 <__ssputs_r+0x5c>
 80156b6:	6921      	ldr	r1, [r4, #16]
 80156b8:	4650      	mov	r0, sl
 80156ba:	f7ff fbeb 	bl	8014e94 <_free_r>
 80156be:	230c      	movs	r3, #12
 80156c0:	f8ca 3000 	str.w	r3, [sl]
 80156c4:	89a3      	ldrh	r3, [r4, #12]
 80156c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80156ca:	81a3      	strh	r3, [r4, #12]
 80156cc:	f04f 30ff 	mov.w	r0, #4294967295
 80156d0:	e7e9      	b.n	80156a6 <__ssputs_r+0x8a>
	...

080156d4 <_svfiprintf_r>:
 80156d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156d8:	4698      	mov	r8, r3
 80156da:	898b      	ldrh	r3, [r1, #12]
 80156dc:	061b      	lsls	r3, r3, #24
 80156de:	b09d      	sub	sp, #116	@ 0x74
 80156e0:	4607      	mov	r7, r0
 80156e2:	460d      	mov	r5, r1
 80156e4:	4614      	mov	r4, r2
 80156e6:	d510      	bpl.n	801570a <_svfiprintf_r+0x36>
 80156e8:	690b      	ldr	r3, [r1, #16]
 80156ea:	b973      	cbnz	r3, 801570a <_svfiprintf_r+0x36>
 80156ec:	2140      	movs	r1, #64	@ 0x40
 80156ee:	f7fd fd39 	bl	8013164 <_malloc_r>
 80156f2:	6028      	str	r0, [r5, #0]
 80156f4:	6128      	str	r0, [r5, #16]
 80156f6:	b930      	cbnz	r0, 8015706 <_svfiprintf_r+0x32>
 80156f8:	230c      	movs	r3, #12
 80156fa:	603b      	str	r3, [r7, #0]
 80156fc:	f04f 30ff 	mov.w	r0, #4294967295
 8015700:	b01d      	add	sp, #116	@ 0x74
 8015702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015706:	2340      	movs	r3, #64	@ 0x40
 8015708:	616b      	str	r3, [r5, #20]
 801570a:	2300      	movs	r3, #0
 801570c:	9309      	str	r3, [sp, #36]	@ 0x24
 801570e:	2320      	movs	r3, #32
 8015710:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015714:	f8cd 800c 	str.w	r8, [sp, #12]
 8015718:	2330      	movs	r3, #48	@ 0x30
 801571a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80158b8 <_svfiprintf_r+0x1e4>
 801571e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015722:	f04f 0901 	mov.w	r9, #1
 8015726:	4623      	mov	r3, r4
 8015728:	469a      	mov	sl, r3
 801572a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801572e:	b10a      	cbz	r2, 8015734 <_svfiprintf_r+0x60>
 8015730:	2a25      	cmp	r2, #37	@ 0x25
 8015732:	d1f9      	bne.n	8015728 <_svfiprintf_r+0x54>
 8015734:	ebba 0b04 	subs.w	fp, sl, r4
 8015738:	d00b      	beq.n	8015752 <_svfiprintf_r+0x7e>
 801573a:	465b      	mov	r3, fp
 801573c:	4622      	mov	r2, r4
 801573e:	4629      	mov	r1, r5
 8015740:	4638      	mov	r0, r7
 8015742:	f7ff ff6b 	bl	801561c <__ssputs_r>
 8015746:	3001      	adds	r0, #1
 8015748:	f000 80a7 	beq.w	801589a <_svfiprintf_r+0x1c6>
 801574c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801574e:	445a      	add	r2, fp
 8015750:	9209      	str	r2, [sp, #36]	@ 0x24
 8015752:	f89a 3000 	ldrb.w	r3, [sl]
 8015756:	2b00      	cmp	r3, #0
 8015758:	f000 809f 	beq.w	801589a <_svfiprintf_r+0x1c6>
 801575c:	2300      	movs	r3, #0
 801575e:	f04f 32ff 	mov.w	r2, #4294967295
 8015762:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015766:	f10a 0a01 	add.w	sl, sl, #1
 801576a:	9304      	str	r3, [sp, #16]
 801576c:	9307      	str	r3, [sp, #28]
 801576e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015772:	931a      	str	r3, [sp, #104]	@ 0x68
 8015774:	4654      	mov	r4, sl
 8015776:	2205      	movs	r2, #5
 8015778:	f814 1b01 	ldrb.w	r1, [r4], #1
 801577c:	484e      	ldr	r0, [pc, #312]	@ (80158b8 <_svfiprintf_r+0x1e4>)
 801577e:	f7ea fdc7 	bl	8000310 <memchr>
 8015782:	9a04      	ldr	r2, [sp, #16]
 8015784:	b9d8      	cbnz	r0, 80157be <_svfiprintf_r+0xea>
 8015786:	06d0      	lsls	r0, r2, #27
 8015788:	bf44      	itt	mi
 801578a:	2320      	movmi	r3, #32
 801578c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015790:	0711      	lsls	r1, r2, #28
 8015792:	bf44      	itt	mi
 8015794:	232b      	movmi	r3, #43	@ 0x2b
 8015796:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801579a:	f89a 3000 	ldrb.w	r3, [sl]
 801579e:	2b2a      	cmp	r3, #42	@ 0x2a
 80157a0:	d015      	beq.n	80157ce <_svfiprintf_r+0xfa>
 80157a2:	9a07      	ldr	r2, [sp, #28]
 80157a4:	4654      	mov	r4, sl
 80157a6:	2000      	movs	r0, #0
 80157a8:	f04f 0c0a 	mov.w	ip, #10
 80157ac:	4621      	mov	r1, r4
 80157ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80157b2:	3b30      	subs	r3, #48	@ 0x30
 80157b4:	2b09      	cmp	r3, #9
 80157b6:	d94b      	bls.n	8015850 <_svfiprintf_r+0x17c>
 80157b8:	b1b0      	cbz	r0, 80157e8 <_svfiprintf_r+0x114>
 80157ba:	9207      	str	r2, [sp, #28]
 80157bc:	e014      	b.n	80157e8 <_svfiprintf_r+0x114>
 80157be:	eba0 0308 	sub.w	r3, r0, r8
 80157c2:	fa09 f303 	lsl.w	r3, r9, r3
 80157c6:	4313      	orrs	r3, r2
 80157c8:	9304      	str	r3, [sp, #16]
 80157ca:	46a2      	mov	sl, r4
 80157cc:	e7d2      	b.n	8015774 <_svfiprintf_r+0xa0>
 80157ce:	9b03      	ldr	r3, [sp, #12]
 80157d0:	1d19      	adds	r1, r3, #4
 80157d2:	681b      	ldr	r3, [r3, #0]
 80157d4:	9103      	str	r1, [sp, #12]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	bfbb      	ittet	lt
 80157da:	425b      	neglt	r3, r3
 80157dc:	f042 0202 	orrlt.w	r2, r2, #2
 80157e0:	9307      	strge	r3, [sp, #28]
 80157e2:	9307      	strlt	r3, [sp, #28]
 80157e4:	bfb8      	it	lt
 80157e6:	9204      	strlt	r2, [sp, #16]
 80157e8:	7823      	ldrb	r3, [r4, #0]
 80157ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80157ec:	d10a      	bne.n	8015804 <_svfiprintf_r+0x130>
 80157ee:	7863      	ldrb	r3, [r4, #1]
 80157f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80157f2:	d132      	bne.n	801585a <_svfiprintf_r+0x186>
 80157f4:	9b03      	ldr	r3, [sp, #12]
 80157f6:	1d1a      	adds	r2, r3, #4
 80157f8:	681b      	ldr	r3, [r3, #0]
 80157fa:	9203      	str	r2, [sp, #12]
 80157fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015800:	3402      	adds	r4, #2
 8015802:	9305      	str	r3, [sp, #20]
 8015804:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80158c8 <_svfiprintf_r+0x1f4>
 8015808:	7821      	ldrb	r1, [r4, #0]
 801580a:	2203      	movs	r2, #3
 801580c:	4650      	mov	r0, sl
 801580e:	f7ea fd7f 	bl	8000310 <memchr>
 8015812:	b138      	cbz	r0, 8015824 <_svfiprintf_r+0x150>
 8015814:	9b04      	ldr	r3, [sp, #16]
 8015816:	eba0 000a 	sub.w	r0, r0, sl
 801581a:	2240      	movs	r2, #64	@ 0x40
 801581c:	4082      	lsls	r2, r0
 801581e:	4313      	orrs	r3, r2
 8015820:	3401      	adds	r4, #1
 8015822:	9304      	str	r3, [sp, #16]
 8015824:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015828:	4824      	ldr	r0, [pc, #144]	@ (80158bc <_svfiprintf_r+0x1e8>)
 801582a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801582e:	2206      	movs	r2, #6
 8015830:	f7ea fd6e 	bl	8000310 <memchr>
 8015834:	2800      	cmp	r0, #0
 8015836:	d036      	beq.n	80158a6 <_svfiprintf_r+0x1d2>
 8015838:	4b21      	ldr	r3, [pc, #132]	@ (80158c0 <_svfiprintf_r+0x1ec>)
 801583a:	bb1b      	cbnz	r3, 8015884 <_svfiprintf_r+0x1b0>
 801583c:	9b03      	ldr	r3, [sp, #12]
 801583e:	3307      	adds	r3, #7
 8015840:	f023 0307 	bic.w	r3, r3, #7
 8015844:	3308      	adds	r3, #8
 8015846:	9303      	str	r3, [sp, #12]
 8015848:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801584a:	4433      	add	r3, r6
 801584c:	9309      	str	r3, [sp, #36]	@ 0x24
 801584e:	e76a      	b.n	8015726 <_svfiprintf_r+0x52>
 8015850:	fb0c 3202 	mla	r2, ip, r2, r3
 8015854:	460c      	mov	r4, r1
 8015856:	2001      	movs	r0, #1
 8015858:	e7a8      	b.n	80157ac <_svfiprintf_r+0xd8>
 801585a:	2300      	movs	r3, #0
 801585c:	3401      	adds	r4, #1
 801585e:	9305      	str	r3, [sp, #20]
 8015860:	4619      	mov	r1, r3
 8015862:	f04f 0c0a 	mov.w	ip, #10
 8015866:	4620      	mov	r0, r4
 8015868:	f810 2b01 	ldrb.w	r2, [r0], #1
 801586c:	3a30      	subs	r2, #48	@ 0x30
 801586e:	2a09      	cmp	r2, #9
 8015870:	d903      	bls.n	801587a <_svfiprintf_r+0x1a6>
 8015872:	2b00      	cmp	r3, #0
 8015874:	d0c6      	beq.n	8015804 <_svfiprintf_r+0x130>
 8015876:	9105      	str	r1, [sp, #20]
 8015878:	e7c4      	b.n	8015804 <_svfiprintf_r+0x130>
 801587a:	fb0c 2101 	mla	r1, ip, r1, r2
 801587e:	4604      	mov	r4, r0
 8015880:	2301      	movs	r3, #1
 8015882:	e7f0      	b.n	8015866 <_svfiprintf_r+0x192>
 8015884:	ab03      	add	r3, sp, #12
 8015886:	9300      	str	r3, [sp, #0]
 8015888:	462a      	mov	r2, r5
 801588a:	4b0e      	ldr	r3, [pc, #56]	@ (80158c4 <_svfiprintf_r+0x1f0>)
 801588c:	a904      	add	r1, sp, #16
 801588e:	4638      	mov	r0, r7
 8015890:	f7fd fd82 	bl	8013398 <_printf_float>
 8015894:	1c42      	adds	r2, r0, #1
 8015896:	4606      	mov	r6, r0
 8015898:	d1d6      	bne.n	8015848 <_svfiprintf_r+0x174>
 801589a:	89ab      	ldrh	r3, [r5, #12]
 801589c:	065b      	lsls	r3, r3, #25
 801589e:	f53f af2d 	bmi.w	80156fc <_svfiprintf_r+0x28>
 80158a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80158a4:	e72c      	b.n	8015700 <_svfiprintf_r+0x2c>
 80158a6:	ab03      	add	r3, sp, #12
 80158a8:	9300      	str	r3, [sp, #0]
 80158aa:	462a      	mov	r2, r5
 80158ac:	4b05      	ldr	r3, [pc, #20]	@ (80158c4 <_svfiprintf_r+0x1f0>)
 80158ae:	a904      	add	r1, sp, #16
 80158b0:	4638      	mov	r0, r7
 80158b2:	f7fd fff9 	bl	80138a8 <_printf_i>
 80158b6:	e7ed      	b.n	8015894 <_svfiprintf_r+0x1c0>
 80158b8:	08017980 	.word	0x08017980
 80158bc:	0801798a 	.word	0x0801798a
 80158c0:	08013399 	.word	0x08013399
 80158c4:	0801561d 	.word	0x0801561d
 80158c8:	08017986 	.word	0x08017986

080158cc <_sungetc_r>:
 80158cc:	b538      	push	{r3, r4, r5, lr}
 80158ce:	1c4b      	adds	r3, r1, #1
 80158d0:	4614      	mov	r4, r2
 80158d2:	d103      	bne.n	80158dc <_sungetc_r+0x10>
 80158d4:	f04f 35ff 	mov.w	r5, #4294967295
 80158d8:	4628      	mov	r0, r5
 80158da:	bd38      	pop	{r3, r4, r5, pc}
 80158dc:	8993      	ldrh	r3, [r2, #12]
 80158de:	f023 0320 	bic.w	r3, r3, #32
 80158e2:	8193      	strh	r3, [r2, #12]
 80158e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80158e6:	6852      	ldr	r2, [r2, #4]
 80158e8:	b2cd      	uxtb	r5, r1
 80158ea:	b18b      	cbz	r3, 8015910 <_sungetc_r+0x44>
 80158ec:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80158ee:	4293      	cmp	r3, r2
 80158f0:	dd08      	ble.n	8015904 <_sungetc_r+0x38>
 80158f2:	6823      	ldr	r3, [r4, #0]
 80158f4:	1e5a      	subs	r2, r3, #1
 80158f6:	6022      	str	r2, [r4, #0]
 80158f8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80158fc:	6863      	ldr	r3, [r4, #4]
 80158fe:	3301      	adds	r3, #1
 8015900:	6063      	str	r3, [r4, #4]
 8015902:	e7e9      	b.n	80158d8 <_sungetc_r+0xc>
 8015904:	4621      	mov	r1, r4
 8015906:	f000 fd88 	bl	801641a <__submore>
 801590a:	2800      	cmp	r0, #0
 801590c:	d0f1      	beq.n	80158f2 <_sungetc_r+0x26>
 801590e:	e7e1      	b.n	80158d4 <_sungetc_r+0x8>
 8015910:	6921      	ldr	r1, [r4, #16]
 8015912:	6823      	ldr	r3, [r4, #0]
 8015914:	b151      	cbz	r1, 801592c <_sungetc_r+0x60>
 8015916:	4299      	cmp	r1, r3
 8015918:	d208      	bcs.n	801592c <_sungetc_r+0x60>
 801591a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801591e:	42a9      	cmp	r1, r5
 8015920:	d104      	bne.n	801592c <_sungetc_r+0x60>
 8015922:	3b01      	subs	r3, #1
 8015924:	3201      	adds	r2, #1
 8015926:	6023      	str	r3, [r4, #0]
 8015928:	6062      	str	r2, [r4, #4]
 801592a:	e7d5      	b.n	80158d8 <_sungetc_r+0xc>
 801592c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8015930:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015934:	6363      	str	r3, [r4, #52]	@ 0x34
 8015936:	2303      	movs	r3, #3
 8015938:	63a3      	str	r3, [r4, #56]	@ 0x38
 801593a:	4623      	mov	r3, r4
 801593c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8015940:	6023      	str	r3, [r4, #0]
 8015942:	2301      	movs	r3, #1
 8015944:	e7dc      	b.n	8015900 <_sungetc_r+0x34>

08015946 <__ssrefill_r>:
 8015946:	b510      	push	{r4, lr}
 8015948:	460c      	mov	r4, r1
 801594a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801594c:	b169      	cbz	r1, 801596a <__ssrefill_r+0x24>
 801594e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015952:	4299      	cmp	r1, r3
 8015954:	d001      	beq.n	801595a <__ssrefill_r+0x14>
 8015956:	f7ff fa9d 	bl	8014e94 <_free_r>
 801595a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801595c:	6063      	str	r3, [r4, #4]
 801595e:	2000      	movs	r0, #0
 8015960:	6360      	str	r0, [r4, #52]	@ 0x34
 8015962:	b113      	cbz	r3, 801596a <__ssrefill_r+0x24>
 8015964:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8015966:	6023      	str	r3, [r4, #0]
 8015968:	bd10      	pop	{r4, pc}
 801596a:	6923      	ldr	r3, [r4, #16]
 801596c:	6023      	str	r3, [r4, #0]
 801596e:	2300      	movs	r3, #0
 8015970:	6063      	str	r3, [r4, #4]
 8015972:	89a3      	ldrh	r3, [r4, #12]
 8015974:	f043 0320 	orr.w	r3, r3, #32
 8015978:	81a3      	strh	r3, [r4, #12]
 801597a:	f04f 30ff 	mov.w	r0, #4294967295
 801597e:	e7f3      	b.n	8015968 <__ssrefill_r+0x22>

08015980 <__ssvfiscanf_r>:
 8015980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015984:	460c      	mov	r4, r1
 8015986:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801598a:	2100      	movs	r1, #0
 801598c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8015990:	49a6      	ldr	r1, [pc, #664]	@ (8015c2c <__ssvfiscanf_r+0x2ac>)
 8015992:	91a0      	str	r1, [sp, #640]	@ 0x280
 8015994:	f10d 0804 	add.w	r8, sp, #4
 8015998:	49a5      	ldr	r1, [pc, #660]	@ (8015c30 <__ssvfiscanf_r+0x2b0>)
 801599a:	4fa6      	ldr	r7, [pc, #664]	@ (8015c34 <__ssvfiscanf_r+0x2b4>)
 801599c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80159a0:	4606      	mov	r6, r0
 80159a2:	91a1      	str	r1, [sp, #644]	@ 0x284
 80159a4:	9300      	str	r3, [sp, #0]
 80159a6:	f892 9000 	ldrb.w	r9, [r2]
 80159aa:	f1b9 0f00 	cmp.w	r9, #0
 80159ae:	f000 8158 	beq.w	8015c62 <__ssvfiscanf_r+0x2e2>
 80159b2:	f817 3009 	ldrb.w	r3, [r7, r9]
 80159b6:	f013 0308 	ands.w	r3, r3, #8
 80159ba:	f102 0501 	add.w	r5, r2, #1
 80159be:	d019      	beq.n	80159f4 <__ssvfiscanf_r+0x74>
 80159c0:	6863      	ldr	r3, [r4, #4]
 80159c2:	2b00      	cmp	r3, #0
 80159c4:	dd0f      	ble.n	80159e6 <__ssvfiscanf_r+0x66>
 80159c6:	6823      	ldr	r3, [r4, #0]
 80159c8:	781a      	ldrb	r2, [r3, #0]
 80159ca:	5cba      	ldrb	r2, [r7, r2]
 80159cc:	0712      	lsls	r2, r2, #28
 80159ce:	d401      	bmi.n	80159d4 <__ssvfiscanf_r+0x54>
 80159d0:	462a      	mov	r2, r5
 80159d2:	e7e8      	b.n	80159a6 <__ssvfiscanf_r+0x26>
 80159d4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80159d6:	3201      	adds	r2, #1
 80159d8:	9245      	str	r2, [sp, #276]	@ 0x114
 80159da:	6862      	ldr	r2, [r4, #4]
 80159dc:	3301      	adds	r3, #1
 80159de:	3a01      	subs	r2, #1
 80159e0:	6062      	str	r2, [r4, #4]
 80159e2:	6023      	str	r3, [r4, #0]
 80159e4:	e7ec      	b.n	80159c0 <__ssvfiscanf_r+0x40>
 80159e6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80159e8:	4621      	mov	r1, r4
 80159ea:	4630      	mov	r0, r6
 80159ec:	4798      	blx	r3
 80159ee:	2800      	cmp	r0, #0
 80159f0:	d0e9      	beq.n	80159c6 <__ssvfiscanf_r+0x46>
 80159f2:	e7ed      	b.n	80159d0 <__ssvfiscanf_r+0x50>
 80159f4:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80159f8:	f040 8085 	bne.w	8015b06 <__ssvfiscanf_r+0x186>
 80159fc:	9341      	str	r3, [sp, #260]	@ 0x104
 80159fe:	9343      	str	r3, [sp, #268]	@ 0x10c
 8015a00:	7853      	ldrb	r3, [r2, #1]
 8015a02:	2b2a      	cmp	r3, #42	@ 0x2a
 8015a04:	bf02      	ittt	eq
 8015a06:	2310      	moveq	r3, #16
 8015a08:	1c95      	addeq	r5, r2, #2
 8015a0a:	9341      	streq	r3, [sp, #260]	@ 0x104
 8015a0c:	220a      	movs	r2, #10
 8015a0e:	46aa      	mov	sl, r5
 8015a10:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8015a14:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8015a18:	2b09      	cmp	r3, #9
 8015a1a:	d91e      	bls.n	8015a5a <__ssvfiscanf_r+0xda>
 8015a1c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8015c38 <__ssvfiscanf_r+0x2b8>
 8015a20:	2203      	movs	r2, #3
 8015a22:	4658      	mov	r0, fp
 8015a24:	f7ea fc74 	bl	8000310 <memchr>
 8015a28:	b138      	cbz	r0, 8015a3a <__ssvfiscanf_r+0xba>
 8015a2a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8015a2c:	eba0 000b 	sub.w	r0, r0, fp
 8015a30:	2301      	movs	r3, #1
 8015a32:	4083      	lsls	r3, r0
 8015a34:	4313      	orrs	r3, r2
 8015a36:	9341      	str	r3, [sp, #260]	@ 0x104
 8015a38:	4655      	mov	r5, sl
 8015a3a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015a3e:	2b78      	cmp	r3, #120	@ 0x78
 8015a40:	d806      	bhi.n	8015a50 <__ssvfiscanf_r+0xd0>
 8015a42:	2b57      	cmp	r3, #87	@ 0x57
 8015a44:	d810      	bhi.n	8015a68 <__ssvfiscanf_r+0xe8>
 8015a46:	2b25      	cmp	r3, #37	@ 0x25
 8015a48:	d05d      	beq.n	8015b06 <__ssvfiscanf_r+0x186>
 8015a4a:	d857      	bhi.n	8015afc <__ssvfiscanf_r+0x17c>
 8015a4c:	2b00      	cmp	r3, #0
 8015a4e:	d075      	beq.n	8015b3c <__ssvfiscanf_r+0x1bc>
 8015a50:	2303      	movs	r3, #3
 8015a52:	9347      	str	r3, [sp, #284]	@ 0x11c
 8015a54:	230a      	movs	r3, #10
 8015a56:	9342      	str	r3, [sp, #264]	@ 0x108
 8015a58:	e088      	b.n	8015b6c <__ssvfiscanf_r+0x1ec>
 8015a5a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8015a5c:	fb02 1103 	mla	r1, r2, r3, r1
 8015a60:	3930      	subs	r1, #48	@ 0x30
 8015a62:	9143      	str	r1, [sp, #268]	@ 0x10c
 8015a64:	4655      	mov	r5, sl
 8015a66:	e7d2      	b.n	8015a0e <__ssvfiscanf_r+0x8e>
 8015a68:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8015a6c:	2a20      	cmp	r2, #32
 8015a6e:	d8ef      	bhi.n	8015a50 <__ssvfiscanf_r+0xd0>
 8015a70:	a101      	add	r1, pc, #4	@ (adr r1, 8015a78 <__ssvfiscanf_r+0xf8>)
 8015a72:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8015a76:	bf00      	nop
 8015a78:	08015b4b 	.word	0x08015b4b
 8015a7c:	08015a51 	.word	0x08015a51
 8015a80:	08015a51 	.word	0x08015a51
 8015a84:	08015ba5 	.word	0x08015ba5
 8015a88:	08015a51 	.word	0x08015a51
 8015a8c:	08015a51 	.word	0x08015a51
 8015a90:	08015a51 	.word	0x08015a51
 8015a94:	08015a51 	.word	0x08015a51
 8015a98:	08015a51 	.word	0x08015a51
 8015a9c:	08015a51 	.word	0x08015a51
 8015aa0:	08015a51 	.word	0x08015a51
 8015aa4:	08015bbb 	.word	0x08015bbb
 8015aa8:	08015ba1 	.word	0x08015ba1
 8015aac:	08015b03 	.word	0x08015b03
 8015ab0:	08015b03 	.word	0x08015b03
 8015ab4:	08015b03 	.word	0x08015b03
 8015ab8:	08015a51 	.word	0x08015a51
 8015abc:	08015b5d 	.word	0x08015b5d
 8015ac0:	08015a51 	.word	0x08015a51
 8015ac4:	08015a51 	.word	0x08015a51
 8015ac8:	08015a51 	.word	0x08015a51
 8015acc:	08015a51 	.word	0x08015a51
 8015ad0:	08015bcb 	.word	0x08015bcb
 8015ad4:	08015b65 	.word	0x08015b65
 8015ad8:	08015b43 	.word	0x08015b43
 8015adc:	08015a51 	.word	0x08015a51
 8015ae0:	08015a51 	.word	0x08015a51
 8015ae4:	08015bc7 	.word	0x08015bc7
 8015ae8:	08015a51 	.word	0x08015a51
 8015aec:	08015ba1 	.word	0x08015ba1
 8015af0:	08015a51 	.word	0x08015a51
 8015af4:	08015a51 	.word	0x08015a51
 8015af8:	08015b4b 	.word	0x08015b4b
 8015afc:	3b45      	subs	r3, #69	@ 0x45
 8015afe:	2b02      	cmp	r3, #2
 8015b00:	d8a6      	bhi.n	8015a50 <__ssvfiscanf_r+0xd0>
 8015b02:	2305      	movs	r3, #5
 8015b04:	e031      	b.n	8015b6a <__ssvfiscanf_r+0x1ea>
 8015b06:	6863      	ldr	r3, [r4, #4]
 8015b08:	2b00      	cmp	r3, #0
 8015b0a:	dd0d      	ble.n	8015b28 <__ssvfiscanf_r+0x1a8>
 8015b0c:	6823      	ldr	r3, [r4, #0]
 8015b0e:	781a      	ldrb	r2, [r3, #0]
 8015b10:	454a      	cmp	r2, r9
 8015b12:	f040 80a6 	bne.w	8015c62 <__ssvfiscanf_r+0x2e2>
 8015b16:	3301      	adds	r3, #1
 8015b18:	6862      	ldr	r2, [r4, #4]
 8015b1a:	6023      	str	r3, [r4, #0]
 8015b1c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8015b1e:	3a01      	subs	r2, #1
 8015b20:	3301      	adds	r3, #1
 8015b22:	6062      	str	r2, [r4, #4]
 8015b24:	9345      	str	r3, [sp, #276]	@ 0x114
 8015b26:	e753      	b.n	80159d0 <__ssvfiscanf_r+0x50>
 8015b28:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8015b2a:	4621      	mov	r1, r4
 8015b2c:	4630      	mov	r0, r6
 8015b2e:	4798      	blx	r3
 8015b30:	2800      	cmp	r0, #0
 8015b32:	d0eb      	beq.n	8015b0c <__ssvfiscanf_r+0x18c>
 8015b34:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8015b36:	2800      	cmp	r0, #0
 8015b38:	f040 808b 	bne.w	8015c52 <__ssvfiscanf_r+0x2d2>
 8015b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8015b40:	e08b      	b.n	8015c5a <__ssvfiscanf_r+0x2da>
 8015b42:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8015b44:	f042 0220 	orr.w	r2, r2, #32
 8015b48:	9241      	str	r2, [sp, #260]	@ 0x104
 8015b4a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8015b4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8015b50:	9241      	str	r2, [sp, #260]	@ 0x104
 8015b52:	2210      	movs	r2, #16
 8015b54:	2b6e      	cmp	r3, #110	@ 0x6e
 8015b56:	9242      	str	r2, [sp, #264]	@ 0x108
 8015b58:	d902      	bls.n	8015b60 <__ssvfiscanf_r+0x1e0>
 8015b5a:	e005      	b.n	8015b68 <__ssvfiscanf_r+0x1e8>
 8015b5c:	2300      	movs	r3, #0
 8015b5e:	9342      	str	r3, [sp, #264]	@ 0x108
 8015b60:	2303      	movs	r3, #3
 8015b62:	e002      	b.n	8015b6a <__ssvfiscanf_r+0x1ea>
 8015b64:	2308      	movs	r3, #8
 8015b66:	9342      	str	r3, [sp, #264]	@ 0x108
 8015b68:	2304      	movs	r3, #4
 8015b6a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8015b6c:	6863      	ldr	r3, [r4, #4]
 8015b6e:	2b00      	cmp	r3, #0
 8015b70:	dd39      	ble.n	8015be6 <__ssvfiscanf_r+0x266>
 8015b72:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8015b74:	0659      	lsls	r1, r3, #25
 8015b76:	d404      	bmi.n	8015b82 <__ssvfiscanf_r+0x202>
 8015b78:	6823      	ldr	r3, [r4, #0]
 8015b7a:	781a      	ldrb	r2, [r3, #0]
 8015b7c:	5cba      	ldrb	r2, [r7, r2]
 8015b7e:	0712      	lsls	r2, r2, #28
 8015b80:	d438      	bmi.n	8015bf4 <__ssvfiscanf_r+0x274>
 8015b82:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8015b84:	2b02      	cmp	r3, #2
 8015b86:	dc47      	bgt.n	8015c18 <__ssvfiscanf_r+0x298>
 8015b88:	466b      	mov	r3, sp
 8015b8a:	4622      	mov	r2, r4
 8015b8c:	a941      	add	r1, sp, #260	@ 0x104
 8015b8e:	4630      	mov	r0, r6
 8015b90:	f000 f9ae 	bl	8015ef0 <_scanf_chars>
 8015b94:	2801      	cmp	r0, #1
 8015b96:	d064      	beq.n	8015c62 <__ssvfiscanf_r+0x2e2>
 8015b98:	2802      	cmp	r0, #2
 8015b9a:	f47f af19 	bne.w	80159d0 <__ssvfiscanf_r+0x50>
 8015b9e:	e7c9      	b.n	8015b34 <__ssvfiscanf_r+0x1b4>
 8015ba0:	220a      	movs	r2, #10
 8015ba2:	e7d7      	b.n	8015b54 <__ssvfiscanf_r+0x1d4>
 8015ba4:	4629      	mov	r1, r5
 8015ba6:	4640      	mov	r0, r8
 8015ba8:	f000 fbfe 	bl	80163a8 <__sccl>
 8015bac:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8015bae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015bb2:	9341      	str	r3, [sp, #260]	@ 0x104
 8015bb4:	4605      	mov	r5, r0
 8015bb6:	2301      	movs	r3, #1
 8015bb8:	e7d7      	b.n	8015b6a <__ssvfiscanf_r+0x1ea>
 8015bba:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8015bbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015bc0:	9341      	str	r3, [sp, #260]	@ 0x104
 8015bc2:	2300      	movs	r3, #0
 8015bc4:	e7d1      	b.n	8015b6a <__ssvfiscanf_r+0x1ea>
 8015bc6:	2302      	movs	r3, #2
 8015bc8:	e7cf      	b.n	8015b6a <__ssvfiscanf_r+0x1ea>
 8015bca:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8015bcc:	06c3      	lsls	r3, r0, #27
 8015bce:	f53f aeff 	bmi.w	80159d0 <__ssvfiscanf_r+0x50>
 8015bd2:	9b00      	ldr	r3, [sp, #0]
 8015bd4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8015bd6:	1d19      	adds	r1, r3, #4
 8015bd8:	9100      	str	r1, [sp, #0]
 8015bda:	681b      	ldr	r3, [r3, #0]
 8015bdc:	07c0      	lsls	r0, r0, #31
 8015bde:	bf4c      	ite	mi
 8015be0:	801a      	strhmi	r2, [r3, #0]
 8015be2:	601a      	strpl	r2, [r3, #0]
 8015be4:	e6f4      	b.n	80159d0 <__ssvfiscanf_r+0x50>
 8015be6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8015be8:	4621      	mov	r1, r4
 8015bea:	4630      	mov	r0, r6
 8015bec:	4798      	blx	r3
 8015bee:	2800      	cmp	r0, #0
 8015bf0:	d0bf      	beq.n	8015b72 <__ssvfiscanf_r+0x1f2>
 8015bf2:	e79f      	b.n	8015b34 <__ssvfiscanf_r+0x1b4>
 8015bf4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8015bf6:	3201      	adds	r2, #1
 8015bf8:	9245      	str	r2, [sp, #276]	@ 0x114
 8015bfa:	6862      	ldr	r2, [r4, #4]
 8015bfc:	3a01      	subs	r2, #1
 8015bfe:	2a00      	cmp	r2, #0
 8015c00:	6062      	str	r2, [r4, #4]
 8015c02:	dd02      	ble.n	8015c0a <__ssvfiscanf_r+0x28a>
 8015c04:	3301      	adds	r3, #1
 8015c06:	6023      	str	r3, [r4, #0]
 8015c08:	e7b6      	b.n	8015b78 <__ssvfiscanf_r+0x1f8>
 8015c0a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8015c0c:	4621      	mov	r1, r4
 8015c0e:	4630      	mov	r0, r6
 8015c10:	4798      	blx	r3
 8015c12:	2800      	cmp	r0, #0
 8015c14:	d0b0      	beq.n	8015b78 <__ssvfiscanf_r+0x1f8>
 8015c16:	e78d      	b.n	8015b34 <__ssvfiscanf_r+0x1b4>
 8015c18:	2b04      	cmp	r3, #4
 8015c1a:	dc0f      	bgt.n	8015c3c <__ssvfiscanf_r+0x2bc>
 8015c1c:	466b      	mov	r3, sp
 8015c1e:	4622      	mov	r2, r4
 8015c20:	a941      	add	r1, sp, #260	@ 0x104
 8015c22:	4630      	mov	r0, r6
 8015c24:	f000 f9be 	bl	8015fa4 <_scanf_i>
 8015c28:	e7b4      	b.n	8015b94 <__ssvfiscanf_r+0x214>
 8015c2a:	bf00      	nop
 8015c2c:	080158cd 	.word	0x080158cd
 8015c30:	08015947 	.word	0x08015947
 8015c34:	08017bd1 	.word	0x08017bd1
 8015c38:	08017986 	.word	0x08017986
 8015c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8015c68 <__ssvfiscanf_r+0x2e8>)
 8015c3e:	2b00      	cmp	r3, #0
 8015c40:	f43f aec6 	beq.w	80159d0 <__ssvfiscanf_r+0x50>
 8015c44:	466b      	mov	r3, sp
 8015c46:	4622      	mov	r2, r4
 8015c48:	a941      	add	r1, sp, #260	@ 0x104
 8015c4a:	4630      	mov	r0, r6
 8015c4c:	f3af 8000 	nop.w
 8015c50:	e7a0      	b.n	8015b94 <__ssvfiscanf_r+0x214>
 8015c52:	89a3      	ldrh	r3, [r4, #12]
 8015c54:	065b      	lsls	r3, r3, #25
 8015c56:	f53f af71 	bmi.w	8015b3c <__ssvfiscanf_r+0x1bc>
 8015c5a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8015c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c62:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8015c64:	e7f9      	b.n	8015c5a <__ssvfiscanf_r+0x2da>
 8015c66:	bf00      	nop
 8015c68:	00000000 	.word	0x00000000

08015c6c <__sfputc_r>:
 8015c6c:	6893      	ldr	r3, [r2, #8]
 8015c6e:	3b01      	subs	r3, #1
 8015c70:	2b00      	cmp	r3, #0
 8015c72:	b410      	push	{r4}
 8015c74:	6093      	str	r3, [r2, #8]
 8015c76:	da08      	bge.n	8015c8a <__sfputc_r+0x1e>
 8015c78:	6994      	ldr	r4, [r2, #24]
 8015c7a:	42a3      	cmp	r3, r4
 8015c7c:	db01      	blt.n	8015c82 <__sfputc_r+0x16>
 8015c7e:	290a      	cmp	r1, #10
 8015c80:	d103      	bne.n	8015c8a <__sfputc_r+0x1e>
 8015c82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015c86:	f7fe b906 	b.w	8013e96 <__swbuf_r>
 8015c8a:	6813      	ldr	r3, [r2, #0]
 8015c8c:	1c58      	adds	r0, r3, #1
 8015c8e:	6010      	str	r0, [r2, #0]
 8015c90:	7019      	strb	r1, [r3, #0]
 8015c92:	4608      	mov	r0, r1
 8015c94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015c98:	4770      	bx	lr

08015c9a <__sfputs_r>:
 8015c9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c9c:	4606      	mov	r6, r0
 8015c9e:	460f      	mov	r7, r1
 8015ca0:	4614      	mov	r4, r2
 8015ca2:	18d5      	adds	r5, r2, r3
 8015ca4:	42ac      	cmp	r4, r5
 8015ca6:	d101      	bne.n	8015cac <__sfputs_r+0x12>
 8015ca8:	2000      	movs	r0, #0
 8015caa:	e007      	b.n	8015cbc <__sfputs_r+0x22>
 8015cac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015cb0:	463a      	mov	r2, r7
 8015cb2:	4630      	mov	r0, r6
 8015cb4:	f7ff ffda 	bl	8015c6c <__sfputc_r>
 8015cb8:	1c43      	adds	r3, r0, #1
 8015cba:	d1f3      	bne.n	8015ca4 <__sfputs_r+0xa>
 8015cbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015cc0 <_vfiprintf_r>:
 8015cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015cc4:	460d      	mov	r5, r1
 8015cc6:	b09d      	sub	sp, #116	@ 0x74
 8015cc8:	4614      	mov	r4, r2
 8015cca:	4698      	mov	r8, r3
 8015ccc:	4606      	mov	r6, r0
 8015cce:	b118      	cbz	r0, 8015cd8 <_vfiprintf_r+0x18>
 8015cd0:	6a03      	ldr	r3, [r0, #32]
 8015cd2:	b90b      	cbnz	r3, 8015cd8 <_vfiprintf_r+0x18>
 8015cd4:	f7fd ff92 	bl	8013bfc <__sinit>
 8015cd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015cda:	07d9      	lsls	r1, r3, #31
 8015cdc:	d405      	bmi.n	8015cea <_vfiprintf_r+0x2a>
 8015cde:	89ab      	ldrh	r3, [r5, #12]
 8015ce0:	059a      	lsls	r2, r3, #22
 8015ce2:	d402      	bmi.n	8015cea <_vfiprintf_r+0x2a>
 8015ce4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015ce6:	f7fe fadc 	bl	80142a2 <__retarget_lock_acquire_recursive>
 8015cea:	89ab      	ldrh	r3, [r5, #12]
 8015cec:	071b      	lsls	r3, r3, #28
 8015cee:	d501      	bpl.n	8015cf4 <_vfiprintf_r+0x34>
 8015cf0:	692b      	ldr	r3, [r5, #16]
 8015cf2:	b99b      	cbnz	r3, 8015d1c <_vfiprintf_r+0x5c>
 8015cf4:	4629      	mov	r1, r5
 8015cf6:	4630      	mov	r0, r6
 8015cf8:	f7fe f90c 	bl	8013f14 <__swsetup_r>
 8015cfc:	b170      	cbz	r0, 8015d1c <_vfiprintf_r+0x5c>
 8015cfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015d00:	07dc      	lsls	r4, r3, #31
 8015d02:	d504      	bpl.n	8015d0e <_vfiprintf_r+0x4e>
 8015d04:	f04f 30ff 	mov.w	r0, #4294967295
 8015d08:	b01d      	add	sp, #116	@ 0x74
 8015d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d0e:	89ab      	ldrh	r3, [r5, #12]
 8015d10:	0598      	lsls	r0, r3, #22
 8015d12:	d4f7      	bmi.n	8015d04 <_vfiprintf_r+0x44>
 8015d14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015d16:	f7fe fac5 	bl	80142a4 <__retarget_lock_release_recursive>
 8015d1a:	e7f3      	b.n	8015d04 <_vfiprintf_r+0x44>
 8015d1c:	2300      	movs	r3, #0
 8015d1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015d20:	2320      	movs	r3, #32
 8015d22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015d26:	f8cd 800c 	str.w	r8, [sp, #12]
 8015d2a:	2330      	movs	r3, #48	@ 0x30
 8015d2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015edc <_vfiprintf_r+0x21c>
 8015d30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015d34:	f04f 0901 	mov.w	r9, #1
 8015d38:	4623      	mov	r3, r4
 8015d3a:	469a      	mov	sl, r3
 8015d3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015d40:	b10a      	cbz	r2, 8015d46 <_vfiprintf_r+0x86>
 8015d42:	2a25      	cmp	r2, #37	@ 0x25
 8015d44:	d1f9      	bne.n	8015d3a <_vfiprintf_r+0x7a>
 8015d46:	ebba 0b04 	subs.w	fp, sl, r4
 8015d4a:	d00b      	beq.n	8015d64 <_vfiprintf_r+0xa4>
 8015d4c:	465b      	mov	r3, fp
 8015d4e:	4622      	mov	r2, r4
 8015d50:	4629      	mov	r1, r5
 8015d52:	4630      	mov	r0, r6
 8015d54:	f7ff ffa1 	bl	8015c9a <__sfputs_r>
 8015d58:	3001      	adds	r0, #1
 8015d5a:	f000 80a7 	beq.w	8015eac <_vfiprintf_r+0x1ec>
 8015d5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015d60:	445a      	add	r2, fp
 8015d62:	9209      	str	r2, [sp, #36]	@ 0x24
 8015d64:	f89a 3000 	ldrb.w	r3, [sl]
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	f000 809f 	beq.w	8015eac <_vfiprintf_r+0x1ec>
 8015d6e:	2300      	movs	r3, #0
 8015d70:	f04f 32ff 	mov.w	r2, #4294967295
 8015d74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015d78:	f10a 0a01 	add.w	sl, sl, #1
 8015d7c:	9304      	str	r3, [sp, #16]
 8015d7e:	9307      	str	r3, [sp, #28]
 8015d80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015d84:	931a      	str	r3, [sp, #104]	@ 0x68
 8015d86:	4654      	mov	r4, sl
 8015d88:	2205      	movs	r2, #5
 8015d8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015d8e:	4853      	ldr	r0, [pc, #332]	@ (8015edc <_vfiprintf_r+0x21c>)
 8015d90:	f7ea fabe 	bl	8000310 <memchr>
 8015d94:	9a04      	ldr	r2, [sp, #16]
 8015d96:	b9d8      	cbnz	r0, 8015dd0 <_vfiprintf_r+0x110>
 8015d98:	06d1      	lsls	r1, r2, #27
 8015d9a:	bf44      	itt	mi
 8015d9c:	2320      	movmi	r3, #32
 8015d9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015da2:	0713      	lsls	r3, r2, #28
 8015da4:	bf44      	itt	mi
 8015da6:	232b      	movmi	r3, #43	@ 0x2b
 8015da8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015dac:	f89a 3000 	ldrb.w	r3, [sl]
 8015db0:	2b2a      	cmp	r3, #42	@ 0x2a
 8015db2:	d015      	beq.n	8015de0 <_vfiprintf_r+0x120>
 8015db4:	9a07      	ldr	r2, [sp, #28]
 8015db6:	4654      	mov	r4, sl
 8015db8:	2000      	movs	r0, #0
 8015dba:	f04f 0c0a 	mov.w	ip, #10
 8015dbe:	4621      	mov	r1, r4
 8015dc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015dc4:	3b30      	subs	r3, #48	@ 0x30
 8015dc6:	2b09      	cmp	r3, #9
 8015dc8:	d94b      	bls.n	8015e62 <_vfiprintf_r+0x1a2>
 8015dca:	b1b0      	cbz	r0, 8015dfa <_vfiprintf_r+0x13a>
 8015dcc:	9207      	str	r2, [sp, #28]
 8015dce:	e014      	b.n	8015dfa <_vfiprintf_r+0x13a>
 8015dd0:	eba0 0308 	sub.w	r3, r0, r8
 8015dd4:	fa09 f303 	lsl.w	r3, r9, r3
 8015dd8:	4313      	orrs	r3, r2
 8015dda:	9304      	str	r3, [sp, #16]
 8015ddc:	46a2      	mov	sl, r4
 8015dde:	e7d2      	b.n	8015d86 <_vfiprintf_r+0xc6>
 8015de0:	9b03      	ldr	r3, [sp, #12]
 8015de2:	1d19      	adds	r1, r3, #4
 8015de4:	681b      	ldr	r3, [r3, #0]
 8015de6:	9103      	str	r1, [sp, #12]
 8015de8:	2b00      	cmp	r3, #0
 8015dea:	bfbb      	ittet	lt
 8015dec:	425b      	neglt	r3, r3
 8015dee:	f042 0202 	orrlt.w	r2, r2, #2
 8015df2:	9307      	strge	r3, [sp, #28]
 8015df4:	9307      	strlt	r3, [sp, #28]
 8015df6:	bfb8      	it	lt
 8015df8:	9204      	strlt	r2, [sp, #16]
 8015dfa:	7823      	ldrb	r3, [r4, #0]
 8015dfc:	2b2e      	cmp	r3, #46	@ 0x2e
 8015dfe:	d10a      	bne.n	8015e16 <_vfiprintf_r+0x156>
 8015e00:	7863      	ldrb	r3, [r4, #1]
 8015e02:	2b2a      	cmp	r3, #42	@ 0x2a
 8015e04:	d132      	bne.n	8015e6c <_vfiprintf_r+0x1ac>
 8015e06:	9b03      	ldr	r3, [sp, #12]
 8015e08:	1d1a      	adds	r2, r3, #4
 8015e0a:	681b      	ldr	r3, [r3, #0]
 8015e0c:	9203      	str	r2, [sp, #12]
 8015e0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015e12:	3402      	adds	r4, #2
 8015e14:	9305      	str	r3, [sp, #20]
 8015e16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015eec <_vfiprintf_r+0x22c>
 8015e1a:	7821      	ldrb	r1, [r4, #0]
 8015e1c:	2203      	movs	r2, #3
 8015e1e:	4650      	mov	r0, sl
 8015e20:	f7ea fa76 	bl	8000310 <memchr>
 8015e24:	b138      	cbz	r0, 8015e36 <_vfiprintf_r+0x176>
 8015e26:	9b04      	ldr	r3, [sp, #16]
 8015e28:	eba0 000a 	sub.w	r0, r0, sl
 8015e2c:	2240      	movs	r2, #64	@ 0x40
 8015e2e:	4082      	lsls	r2, r0
 8015e30:	4313      	orrs	r3, r2
 8015e32:	3401      	adds	r4, #1
 8015e34:	9304      	str	r3, [sp, #16]
 8015e36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e3a:	4829      	ldr	r0, [pc, #164]	@ (8015ee0 <_vfiprintf_r+0x220>)
 8015e3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015e40:	2206      	movs	r2, #6
 8015e42:	f7ea fa65 	bl	8000310 <memchr>
 8015e46:	2800      	cmp	r0, #0
 8015e48:	d03f      	beq.n	8015eca <_vfiprintf_r+0x20a>
 8015e4a:	4b26      	ldr	r3, [pc, #152]	@ (8015ee4 <_vfiprintf_r+0x224>)
 8015e4c:	bb1b      	cbnz	r3, 8015e96 <_vfiprintf_r+0x1d6>
 8015e4e:	9b03      	ldr	r3, [sp, #12]
 8015e50:	3307      	adds	r3, #7
 8015e52:	f023 0307 	bic.w	r3, r3, #7
 8015e56:	3308      	adds	r3, #8
 8015e58:	9303      	str	r3, [sp, #12]
 8015e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015e5c:	443b      	add	r3, r7
 8015e5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015e60:	e76a      	b.n	8015d38 <_vfiprintf_r+0x78>
 8015e62:	fb0c 3202 	mla	r2, ip, r2, r3
 8015e66:	460c      	mov	r4, r1
 8015e68:	2001      	movs	r0, #1
 8015e6a:	e7a8      	b.n	8015dbe <_vfiprintf_r+0xfe>
 8015e6c:	2300      	movs	r3, #0
 8015e6e:	3401      	adds	r4, #1
 8015e70:	9305      	str	r3, [sp, #20]
 8015e72:	4619      	mov	r1, r3
 8015e74:	f04f 0c0a 	mov.w	ip, #10
 8015e78:	4620      	mov	r0, r4
 8015e7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015e7e:	3a30      	subs	r2, #48	@ 0x30
 8015e80:	2a09      	cmp	r2, #9
 8015e82:	d903      	bls.n	8015e8c <_vfiprintf_r+0x1cc>
 8015e84:	2b00      	cmp	r3, #0
 8015e86:	d0c6      	beq.n	8015e16 <_vfiprintf_r+0x156>
 8015e88:	9105      	str	r1, [sp, #20]
 8015e8a:	e7c4      	b.n	8015e16 <_vfiprintf_r+0x156>
 8015e8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8015e90:	4604      	mov	r4, r0
 8015e92:	2301      	movs	r3, #1
 8015e94:	e7f0      	b.n	8015e78 <_vfiprintf_r+0x1b8>
 8015e96:	ab03      	add	r3, sp, #12
 8015e98:	9300      	str	r3, [sp, #0]
 8015e9a:	462a      	mov	r2, r5
 8015e9c:	4b12      	ldr	r3, [pc, #72]	@ (8015ee8 <_vfiprintf_r+0x228>)
 8015e9e:	a904      	add	r1, sp, #16
 8015ea0:	4630      	mov	r0, r6
 8015ea2:	f7fd fa79 	bl	8013398 <_printf_float>
 8015ea6:	4607      	mov	r7, r0
 8015ea8:	1c78      	adds	r0, r7, #1
 8015eaa:	d1d6      	bne.n	8015e5a <_vfiprintf_r+0x19a>
 8015eac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015eae:	07d9      	lsls	r1, r3, #31
 8015eb0:	d405      	bmi.n	8015ebe <_vfiprintf_r+0x1fe>
 8015eb2:	89ab      	ldrh	r3, [r5, #12]
 8015eb4:	059a      	lsls	r2, r3, #22
 8015eb6:	d402      	bmi.n	8015ebe <_vfiprintf_r+0x1fe>
 8015eb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015eba:	f7fe f9f3 	bl	80142a4 <__retarget_lock_release_recursive>
 8015ebe:	89ab      	ldrh	r3, [r5, #12]
 8015ec0:	065b      	lsls	r3, r3, #25
 8015ec2:	f53f af1f 	bmi.w	8015d04 <_vfiprintf_r+0x44>
 8015ec6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015ec8:	e71e      	b.n	8015d08 <_vfiprintf_r+0x48>
 8015eca:	ab03      	add	r3, sp, #12
 8015ecc:	9300      	str	r3, [sp, #0]
 8015ece:	462a      	mov	r2, r5
 8015ed0:	4b05      	ldr	r3, [pc, #20]	@ (8015ee8 <_vfiprintf_r+0x228>)
 8015ed2:	a904      	add	r1, sp, #16
 8015ed4:	4630      	mov	r0, r6
 8015ed6:	f7fd fce7 	bl	80138a8 <_printf_i>
 8015eda:	e7e4      	b.n	8015ea6 <_vfiprintf_r+0x1e6>
 8015edc:	08017980 	.word	0x08017980
 8015ee0:	0801798a 	.word	0x0801798a
 8015ee4:	08013399 	.word	0x08013399
 8015ee8:	08015c9b 	.word	0x08015c9b
 8015eec:	08017986 	.word	0x08017986

08015ef0 <_scanf_chars>:
 8015ef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015ef4:	4615      	mov	r5, r2
 8015ef6:	688a      	ldr	r2, [r1, #8]
 8015ef8:	4680      	mov	r8, r0
 8015efa:	460c      	mov	r4, r1
 8015efc:	b932      	cbnz	r2, 8015f0c <_scanf_chars+0x1c>
 8015efe:	698a      	ldr	r2, [r1, #24]
 8015f00:	2a00      	cmp	r2, #0
 8015f02:	bf14      	ite	ne
 8015f04:	f04f 32ff 	movne.w	r2, #4294967295
 8015f08:	2201      	moveq	r2, #1
 8015f0a:	608a      	str	r2, [r1, #8]
 8015f0c:	6822      	ldr	r2, [r4, #0]
 8015f0e:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8015fa0 <_scanf_chars+0xb0>
 8015f12:	06d1      	lsls	r1, r2, #27
 8015f14:	bf5f      	itttt	pl
 8015f16:	681a      	ldrpl	r2, [r3, #0]
 8015f18:	1d11      	addpl	r1, r2, #4
 8015f1a:	6019      	strpl	r1, [r3, #0]
 8015f1c:	6816      	ldrpl	r6, [r2, #0]
 8015f1e:	2700      	movs	r7, #0
 8015f20:	69a0      	ldr	r0, [r4, #24]
 8015f22:	b188      	cbz	r0, 8015f48 <_scanf_chars+0x58>
 8015f24:	2801      	cmp	r0, #1
 8015f26:	d107      	bne.n	8015f38 <_scanf_chars+0x48>
 8015f28:	682b      	ldr	r3, [r5, #0]
 8015f2a:	781a      	ldrb	r2, [r3, #0]
 8015f2c:	6963      	ldr	r3, [r4, #20]
 8015f2e:	5c9b      	ldrb	r3, [r3, r2]
 8015f30:	b953      	cbnz	r3, 8015f48 <_scanf_chars+0x58>
 8015f32:	2f00      	cmp	r7, #0
 8015f34:	d031      	beq.n	8015f9a <_scanf_chars+0xaa>
 8015f36:	e022      	b.n	8015f7e <_scanf_chars+0x8e>
 8015f38:	2802      	cmp	r0, #2
 8015f3a:	d120      	bne.n	8015f7e <_scanf_chars+0x8e>
 8015f3c:	682b      	ldr	r3, [r5, #0]
 8015f3e:	781b      	ldrb	r3, [r3, #0]
 8015f40:	f819 3003 	ldrb.w	r3, [r9, r3]
 8015f44:	071b      	lsls	r3, r3, #28
 8015f46:	d41a      	bmi.n	8015f7e <_scanf_chars+0x8e>
 8015f48:	6823      	ldr	r3, [r4, #0]
 8015f4a:	06da      	lsls	r2, r3, #27
 8015f4c:	bf5e      	ittt	pl
 8015f4e:	682b      	ldrpl	r3, [r5, #0]
 8015f50:	781b      	ldrbpl	r3, [r3, #0]
 8015f52:	f806 3b01 	strbpl.w	r3, [r6], #1
 8015f56:	682a      	ldr	r2, [r5, #0]
 8015f58:	686b      	ldr	r3, [r5, #4]
 8015f5a:	3201      	adds	r2, #1
 8015f5c:	602a      	str	r2, [r5, #0]
 8015f5e:	68a2      	ldr	r2, [r4, #8]
 8015f60:	3b01      	subs	r3, #1
 8015f62:	3a01      	subs	r2, #1
 8015f64:	606b      	str	r3, [r5, #4]
 8015f66:	3701      	adds	r7, #1
 8015f68:	60a2      	str	r2, [r4, #8]
 8015f6a:	b142      	cbz	r2, 8015f7e <_scanf_chars+0x8e>
 8015f6c:	2b00      	cmp	r3, #0
 8015f6e:	dcd7      	bgt.n	8015f20 <_scanf_chars+0x30>
 8015f70:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8015f74:	4629      	mov	r1, r5
 8015f76:	4640      	mov	r0, r8
 8015f78:	4798      	blx	r3
 8015f7a:	2800      	cmp	r0, #0
 8015f7c:	d0d0      	beq.n	8015f20 <_scanf_chars+0x30>
 8015f7e:	6823      	ldr	r3, [r4, #0]
 8015f80:	f013 0310 	ands.w	r3, r3, #16
 8015f84:	d105      	bne.n	8015f92 <_scanf_chars+0xa2>
 8015f86:	68e2      	ldr	r2, [r4, #12]
 8015f88:	3201      	adds	r2, #1
 8015f8a:	60e2      	str	r2, [r4, #12]
 8015f8c:	69a2      	ldr	r2, [r4, #24]
 8015f8e:	b102      	cbz	r2, 8015f92 <_scanf_chars+0xa2>
 8015f90:	7033      	strb	r3, [r6, #0]
 8015f92:	6923      	ldr	r3, [r4, #16]
 8015f94:	443b      	add	r3, r7
 8015f96:	6123      	str	r3, [r4, #16]
 8015f98:	2000      	movs	r0, #0
 8015f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015f9e:	bf00      	nop
 8015fa0:	08017bd1 	.word	0x08017bd1

08015fa4 <_scanf_i>:
 8015fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015fa8:	4698      	mov	r8, r3
 8015faa:	4b74      	ldr	r3, [pc, #464]	@ (801617c <_scanf_i+0x1d8>)
 8015fac:	460c      	mov	r4, r1
 8015fae:	4682      	mov	sl, r0
 8015fb0:	4616      	mov	r6, r2
 8015fb2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015fb6:	b087      	sub	sp, #28
 8015fb8:	ab03      	add	r3, sp, #12
 8015fba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015fbe:	4b70      	ldr	r3, [pc, #448]	@ (8016180 <_scanf_i+0x1dc>)
 8015fc0:	69a1      	ldr	r1, [r4, #24]
 8015fc2:	4a70      	ldr	r2, [pc, #448]	@ (8016184 <_scanf_i+0x1e0>)
 8015fc4:	2903      	cmp	r1, #3
 8015fc6:	bf08      	it	eq
 8015fc8:	461a      	moveq	r2, r3
 8015fca:	68a3      	ldr	r3, [r4, #8]
 8015fcc:	9201      	str	r2, [sp, #4]
 8015fce:	1e5a      	subs	r2, r3, #1
 8015fd0:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8015fd4:	bf88      	it	hi
 8015fd6:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8015fda:	4627      	mov	r7, r4
 8015fdc:	bf82      	ittt	hi
 8015fde:	eb03 0905 	addhi.w	r9, r3, r5
 8015fe2:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8015fe6:	60a3      	strhi	r3, [r4, #8]
 8015fe8:	f857 3b1c 	ldr.w	r3, [r7], #28
 8015fec:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8015ff0:	bf98      	it	ls
 8015ff2:	f04f 0900 	movls.w	r9, #0
 8015ff6:	6023      	str	r3, [r4, #0]
 8015ff8:	463d      	mov	r5, r7
 8015ffa:	f04f 0b00 	mov.w	fp, #0
 8015ffe:	6831      	ldr	r1, [r6, #0]
 8016000:	ab03      	add	r3, sp, #12
 8016002:	7809      	ldrb	r1, [r1, #0]
 8016004:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8016008:	2202      	movs	r2, #2
 801600a:	f7ea f981 	bl	8000310 <memchr>
 801600e:	b328      	cbz	r0, 801605c <_scanf_i+0xb8>
 8016010:	f1bb 0f01 	cmp.w	fp, #1
 8016014:	d159      	bne.n	80160ca <_scanf_i+0x126>
 8016016:	6862      	ldr	r2, [r4, #4]
 8016018:	b92a      	cbnz	r2, 8016026 <_scanf_i+0x82>
 801601a:	6822      	ldr	r2, [r4, #0]
 801601c:	2108      	movs	r1, #8
 801601e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8016022:	6061      	str	r1, [r4, #4]
 8016024:	6022      	str	r2, [r4, #0]
 8016026:	6822      	ldr	r2, [r4, #0]
 8016028:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801602c:	6022      	str	r2, [r4, #0]
 801602e:	68a2      	ldr	r2, [r4, #8]
 8016030:	1e51      	subs	r1, r2, #1
 8016032:	60a1      	str	r1, [r4, #8]
 8016034:	b192      	cbz	r2, 801605c <_scanf_i+0xb8>
 8016036:	6832      	ldr	r2, [r6, #0]
 8016038:	1c51      	adds	r1, r2, #1
 801603a:	6031      	str	r1, [r6, #0]
 801603c:	7812      	ldrb	r2, [r2, #0]
 801603e:	f805 2b01 	strb.w	r2, [r5], #1
 8016042:	6872      	ldr	r2, [r6, #4]
 8016044:	3a01      	subs	r2, #1
 8016046:	2a00      	cmp	r2, #0
 8016048:	6072      	str	r2, [r6, #4]
 801604a:	dc07      	bgt.n	801605c <_scanf_i+0xb8>
 801604c:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8016050:	4631      	mov	r1, r6
 8016052:	4650      	mov	r0, sl
 8016054:	4790      	blx	r2
 8016056:	2800      	cmp	r0, #0
 8016058:	f040 8085 	bne.w	8016166 <_scanf_i+0x1c2>
 801605c:	f10b 0b01 	add.w	fp, fp, #1
 8016060:	f1bb 0f03 	cmp.w	fp, #3
 8016064:	d1cb      	bne.n	8015ffe <_scanf_i+0x5a>
 8016066:	6863      	ldr	r3, [r4, #4]
 8016068:	b90b      	cbnz	r3, 801606e <_scanf_i+0xca>
 801606a:	230a      	movs	r3, #10
 801606c:	6063      	str	r3, [r4, #4]
 801606e:	6863      	ldr	r3, [r4, #4]
 8016070:	4945      	ldr	r1, [pc, #276]	@ (8016188 <_scanf_i+0x1e4>)
 8016072:	6960      	ldr	r0, [r4, #20]
 8016074:	1ac9      	subs	r1, r1, r3
 8016076:	f000 f997 	bl	80163a8 <__sccl>
 801607a:	f04f 0b00 	mov.w	fp, #0
 801607e:	68a3      	ldr	r3, [r4, #8]
 8016080:	6822      	ldr	r2, [r4, #0]
 8016082:	2b00      	cmp	r3, #0
 8016084:	d03d      	beq.n	8016102 <_scanf_i+0x15e>
 8016086:	6831      	ldr	r1, [r6, #0]
 8016088:	6960      	ldr	r0, [r4, #20]
 801608a:	f891 c000 	ldrb.w	ip, [r1]
 801608e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8016092:	2800      	cmp	r0, #0
 8016094:	d035      	beq.n	8016102 <_scanf_i+0x15e>
 8016096:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801609a:	d124      	bne.n	80160e6 <_scanf_i+0x142>
 801609c:	0510      	lsls	r0, r2, #20
 801609e:	d522      	bpl.n	80160e6 <_scanf_i+0x142>
 80160a0:	f10b 0b01 	add.w	fp, fp, #1
 80160a4:	f1b9 0f00 	cmp.w	r9, #0
 80160a8:	d003      	beq.n	80160b2 <_scanf_i+0x10e>
 80160aa:	3301      	adds	r3, #1
 80160ac:	f109 39ff 	add.w	r9, r9, #4294967295
 80160b0:	60a3      	str	r3, [r4, #8]
 80160b2:	6873      	ldr	r3, [r6, #4]
 80160b4:	3b01      	subs	r3, #1
 80160b6:	2b00      	cmp	r3, #0
 80160b8:	6073      	str	r3, [r6, #4]
 80160ba:	dd1b      	ble.n	80160f4 <_scanf_i+0x150>
 80160bc:	6833      	ldr	r3, [r6, #0]
 80160be:	3301      	adds	r3, #1
 80160c0:	6033      	str	r3, [r6, #0]
 80160c2:	68a3      	ldr	r3, [r4, #8]
 80160c4:	3b01      	subs	r3, #1
 80160c6:	60a3      	str	r3, [r4, #8]
 80160c8:	e7d9      	b.n	801607e <_scanf_i+0xda>
 80160ca:	f1bb 0f02 	cmp.w	fp, #2
 80160ce:	d1ae      	bne.n	801602e <_scanf_i+0x8a>
 80160d0:	6822      	ldr	r2, [r4, #0]
 80160d2:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80160d6:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80160da:	d1c4      	bne.n	8016066 <_scanf_i+0xc2>
 80160dc:	2110      	movs	r1, #16
 80160de:	6061      	str	r1, [r4, #4]
 80160e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80160e4:	e7a2      	b.n	801602c <_scanf_i+0x88>
 80160e6:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80160ea:	6022      	str	r2, [r4, #0]
 80160ec:	780b      	ldrb	r3, [r1, #0]
 80160ee:	f805 3b01 	strb.w	r3, [r5], #1
 80160f2:	e7de      	b.n	80160b2 <_scanf_i+0x10e>
 80160f4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80160f8:	4631      	mov	r1, r6
 80160fa:	4650      	mov	r0, sl
 80160fc:	4798      	blx	r3
 80160fe:	2800      	cmp	r0, #0
 8016100:	d0df      	beq.n	80160c2 <_scanf_i+0x11e>
 8016102:	6823      	ldr	r3, [r4, #0]
 8016104:	05d9      	lsls	r1, r3, #23
 8016106:	d50d      	bpl.n	8016124 <_scanf_i+0x180>
 8016108:	42bd      	cmp	r5, r7
 801610a:	d909      	bls.n	8016120 <_scanf_i+0x17c>
 801610c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8016110:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8016114:	4632      	mov	r2, r6
 8016116:	4650      	mov	r0, sl
 8016118:	4798      	blx	r3
 801611a:	f105 39ff 	add.w	r9, r5, #4294967295
 801611e:	464d      	mov	r5, r9
 8016120:	42bd      	cmp	r5, r7
 8016122:	d028      	beq.n	8016176 <_scanf_i+0x1d2>
 8016124:	6822      	ldr	r2, [r4, #0]
 8016126:	f012 0210 	ands.w	r2, r2, #16
 801612a:	d113      	bne.n	8016154 <_scanf_i+0x1b0>
 801612c:	702a      	strb	r2, [r5, #0]
 801612e:	6863      	ldr	r3, [r4, #4]
 8016130:	9e01      	ldr	r6, [sp, #4]
 8016132:	4639      	mov	r1, r7
 8016134:	4650      	mov	r0, sl
 8016136:	47b0      	blx	r6
 8016138:	f8d8 3000 	ldr.w	r3, [r8]
 801613c:	6821      	ldr	r1, [r4, #0]
 801613e:	1d1a      	adds	r2, r3, #4
 8016140:	f8c8 2000 	str.w	r2, [r8]
 8016144:	f011 0f20 	tst.w	r1, #32
 8016148:	681b      	ldr	r3, [r3, #0]
 801614a:	d00f      	beq.n	801616c <_scanf_i+0x1c8>
 801614c:	6018      	str	r0, [r3, #0]
 801614e:	68e3      	ldr	r3, [r4, #12]
 8016150:	3301      	adds	r3, #1
 8016152:	60e3      	str	r3, [r4, #12]
 8016154:	6923      	ldr	r3, [r4, #16]
 8016156:	1bed      	subs	r5, r5, r7
 8016158:	445d      	add	r5, fp
 801615a:	442b      	add	r3, r5
 801615c:	6123      	str	r3, [r4, #16]
 801615e:	2000      	movs	r0, #0
 8016160:	b007      	add	sp, #28
 8016162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016166:	f04f 0b00 	mov.w	fp, #0
 801616a:	e7ca      	b.n	8016102 <_scanf_i+0x15e>
 801616c:	07ca      	lsls	r2, r1, #31
 801616e:	bf4c      	ite	mi
 8016170:	8018      	strhmi	r0, [r3, #0]
 8016172:	6018      	strpl	r0, [r3, #0]
 8016174:	e7eb      	b.n	801614e <_scanf_i+0x1aa>
 8016176:	2001      	movs	r0, #1
 8016178:	e7f2      	b.n	8016160 <_scanf_i+0x1bc>
 801617a:	bf00      	nop
 801617c:	08016850 	.word	0x08016850
 8016180:	080166ad 	.word	0x080166ad
 8016184:	0801678d 	.word	0x0801678d
 8016188:	080179a1 	.word	0x080179a1

0801618c <__sflush_r>:
 801618c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016194:	0716      	lsls	r6, r2, #28
 8016196:	4605      	mov	r5, r0
 8016198:	460c      	mov	r4, r1
 801619a:	d454      	bmi.n	8016246 <__sflush_r+0xba>
 801619c:	684b      	ldr	r3, [r1, #4]
 801619e:	2b00      	cmp	r3, #0
 80161a0:	dc02      	bgt.n	80161a8 <__sflush_r+0x1c>
 80161a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80161a4:	2b00      	cmp	r3, #0
 80161a6:	dd48      	ble.n	801623a <__sflush_r+0xae>
 80161a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80161aa:	2e00      	cmp	r6, #0
 80161ac:	d045      	beq.n	801623a <__sflush_r+0xae>
 80161ae:	2300      	movs	r3, #0
 80161b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80161b4:	682f      	ldr	r7, [r5, #0]
 80161b6:	6a21      	ldr	r1, [r4, #32]
 80161b8:	602b      	str	r3, [r5, #0]
 80161ba:	d030      	beq.n	801621e <__sflush_r+0x92>
 80161bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80161be:	89a3      	ldrh	r3, [r4, #12]
 80161c0:	0759      	lsls	r1, r3, #29
 80161c2:	d505      	bpl.n	80161d0 <__sflush_r+0x44>
 80161c4:	6863      	ldr	r3, [r4, #4]
 80161c6:	1ad2      	subs	r2, r2, r3
 80161c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80161ca:	b10b      	cbz	r3, 80161d0 <__sflush_r+0x44>
 80161cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80161ce:	1ad2      	subs	r2, r2, r3
 80161d0:	2300      	movs	r3, #0
 80161d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80161d4:	6a21      	ldr	r1, [r4, #32]
 80161d6:	4628      	mov	r0, r5
 80161d8:	47b0      	blx	r6
 80161da:	1c43      	adds	r3, r0, #1
 80161dc:	89a3      	ldrh	r3, [r4, #12]
 80161de:	d106      	bne.n	80161ee <__sflush_r+0x62>
 80161e0:	6829      	ldr	r1, [r5, #0]
 80161e2:	291d      	cmp	r1, #29
 80161e4:	d82b      	bhi.n	801623e <__sflush_r+0xb2>
 80161e6:	4a2a      	ldr	r2, [pc, #168]	@ (8016290 <__sflush_r+0x104>)
 80161e8:	40ca      	lsrs	r2, r1
 80161ea:	07d6      	lsls	r6, r2, #31
 80161ec:	d527      	bpl.n	801623e <__sflush_r+0xb2>
 80161ee:	2200      	movs	r2, #0
 80161f0:	6062      	str	r2, [r4, #4]
 80161f2:	04d9      	lsls	r1, r3, #19
 80161f4:	6922      	ldr	r2, [r4, #16]
 80161f6:	6022      	str	r2, [r4, #0]
 80161f8:	d504      	bpl.n	8016204 <__sflush_r+0x78>
 80161fa:	1c42      	adds	r2, r0, #1
 80161fc:	d101      	bne.n	8016202 <__sflush_r+0x76>
 80161fe:	682b      	ldr	r3, [r5, #0]
 8016200:	b903      	cbnz	r3, 8016204 <__sflush_r+0x78>
 8016202:	6560      	str	r0, [r4, #84]	@ 0x54
 8016204:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016206:	602f      	str	r7, [r5, #0]
 8016208:	b1b9      	cbz	r1, 801623a <__sflush_r+0xae>
 801620a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801620e:	4299      	cmp	r1, r3
 8016210:	d002      	beq.n	8016218 <__sflush_r+0x8c>
 8016212:	4628      	mov	r0, r5
 8016214:	f7fe fe3e 	bl	8014e94 <_free_r>
 8016218:	2300      	movs	r3, #0
 801621a:	6363      	str	r3, [r4, #52]	@ 0x34
 801621c:	e00d      	b.n	801623a <__sflush_r+0xae>
 801621e:	2301      	movs	r3, #1
 8016220:	4628      	mov	r0, r5
 8016222:	47b0      	blx	r6
 8016224:	4602      	mov	r2, r0
 8016226:	1c50      	adds	r0, r2, #1
 8016228:	d1c9      	bne.n	80161be <__sflush_r+0x32>
 801622a:	682b      	ldr	r3, [r5, #0]
 801622c:	2b00      	cmp	r3, #0
 801622e:	d0c6      	beq.n	80161be <__sflush_r+0x32>
 8016230:	2b1d      	cmp	r3, #29
 8016232:	d001      	beq.n	8016238 <__sflush_r+0xac>
 8016234:	2b16      	cmp	r3, #22
 8016236:	d11e      	bne.n	8016276 <__sflush_r+0xea>
 8016238:	602f      	str	r7, [r5, #0]
 801623a:	2000      	movs	r0, #0
 801623c:	e022      	b.n	8016284 <__sflush_r+0xf8>
 801623e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016242:	b21b      	sxth	r3, r3
 8016244:	e01b      	b.n	801627e <__sflush_r+0xf2>
 8016246:	690f      	ldr	r7, [r1, #16]
 8016248:	2f00      	cmp	r7, #0
 801624a:	d0f6      	beq.n	801623a <__sflush_r+0xae>
 801624c:	0793      	lsls	r3, r2, #30
 801624e:	680e      	ldr	r6, [r1, #0]
 8016250:	bf08      	it	eq
 8016252:	694b      	ldreq	r3, [r1, #20]
 8016254:	600f      	str	r7, [r1, #0]
 8016256:	bf18      	it	ne
 8016258:	2300      	movne	r3, #0
 801625a:	eba6 0807 	sub.w	r8, r6, r7
 801625e:	608b      	str	r3, [r1, #8]
 8016260:	f1b8 0f00 	cmp.w	r8, #0
 8016264:	dde9      	ble.n	801623a <__sflush_r+0xae>
 8016266:	6a21      	ldr	r1, [r4, #32]
 8016268:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801626a:	4643      	mov	r3, r8
 801626c:	463a      	mov	r2, r7
 801626e:	4628      	mov	r0, r5
 8016270:	47b0      	blx	r6
 8016272:	2800      	cmp	r0, #0
 8016274:	dc08      	bgt.n	8016288 <__sflush_r+0xfc>
 8016276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801627a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801627e:	81a3      	strh	r3, [r4, #12]
 8016280:	f04f 30ff 	mov.w	r0, #4294967295
 8016284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016288:	4407      	add	r7, r0
 801628a:	eba8 0800 	sub.w	r8, r8, r0
 801628e:	e7e7      	b.n	8016260 <__sflush_r+0xd4>
 8016290:	20400001 	.word	0x20400001

08016294 <_fflush_r>:
 8016294:	b538      	push	{r3, r4, r5, lr}
 8016296:	690b      	ldr	r3, [r1, #16]
 8016298:	4605      	mov	r5, r0
 801629a:	460c      	mov	r4, r1
 801629c:	b913      	cbnz	r3, 80162a4 <_fflush_r+0x10>
 801629e:	2500      	movs	r5, #0
 80162a0:	4628      	mov	r0, r5
 80162a2:	bd38      	pop	{r3, r4, r5, pc}
 80162a4:	b118      	cbz	r0, 80162ae <_fflush_r+0x1a>
 80162a6:	6a03      	ldr	r3, [r0, #32]
 80162a8:	b90b      	cbnz	r3, 80162ae <_fflush_r+0x1a>
 80162aa:	f7fd fca7 	bl	8013bfc <__sinit>
 80162ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80162b2:	2b00      	cmp	r3, #0
 80162b4:	d0f3      	beq.n	801629e <_fflush_r+0xa>
 80162b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80162b8:	07d0      	lsls	r0, r2, #31
 80162ba:	d404      	bmi.n	80162c6 <_fflush_r+0x32>
 80162bc:	0599      	lsls	r1, r3, #22
 80162be:	d402      	bmi.n	80162c6 <_fflush_r+0x32>
 80162c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80162c2:	f7fd ffee 	bl	80142a2 <__retarget_lock_acquire_recursive>
 80162c6:	4628      	mov	r0, r5
 80162c8:	4621      	mov	r1, r4
 80162ca:	f7ff ff5f 	bl	801618c <__sflush_r>
 80162ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80162d0:	07da      	lsls	r2, r3, #31
 80162d2:	4605      	mov	r5, r0
 80162d4:	d4e4      	bmi.n	80162a0 <_fflush_r+0xc>
 80162d6:	89a3      	ldrh	r3, [r4, #12]
 80162d8:	059b      	lsls	r3, r3, #22
 80162da:	d4e1      	bmi.n	80162a0 <_fflush_r+0xc>
 80162dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80162de:	f7fd ffe1 	bl	80142a4 <__retarget_lock_release_recursive>
 80162e2:	e7dd      	b.n	80162a0 <_fflush_r+0xc>

080162e4 <__swhatbuf_r>:
 80162e4:	b570      	push	{r4, r5, r6, lr}
 80162e6:	460c      	mov	r4, r1
 80162e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80162ec:	2900      	cmp	r1, #0
 80162ee:	b096      	sub	sp, #88	@ 0x58
 80162f0:	4615      	mov	r5, r2
 80162f2:	461e      	mov	r6, r3
 80162f4:	da0d      	bge.n	8016312 <__swhatbuf_r+0x2e>
 80162f6:	89a3      	ldrh	r3, [r4, #12]
 80162f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80162fc:	f04f 0100 	mov.w	r1, #0
 8016300:	bf14      	ite	ne
 8016302:	2340      	movne	r3, #64	@ 0x40
 8016304:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016308:	2000      	movs	r0, #0
 801630a:	6031      	str	r1, [r6, #0]
 801630c:	602b      	str	r3, [r5, #0]
 801630e:	b016      	add	sp, #88	@ 0x58
 8016310:	bd70      	pop	{r4, r5, r6, pc}
 8016312:	466a      	mov	r2, sp
 8016314:	f000 f8bc 	bl	8016490 <_fstat_r>
 8016318:	2800      	cmp	r0, #0
 801631a:	dbec      	blt.n	80162f6 <__swhatbuf_r+0x12>
 801631c:	9901      	ldr	r1, [sp, #4]
 801631e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8016322:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8016326:	4259      	negs	r1, r3
 8016328:	4159      	adcs	r1, r3
 801632a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801632e:	e7eb      	b.n	8016308 <__swhatbuf_r+0x24>

08016330 <__smakebuf_r>:
 8016330:	898b      	ldrh	r3, [r1, #12]
 8016332:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016334:	079d      	lsls	r5, r3, #30
 8016336:	4606      	mov	r6, r0
 8016338:	460c      	mov	r4, r1
 801633a:	d507      	bpl.n	801634c <__smakebuf_r+0x1c>
 801633c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016340:	6023      	str	r3, [r4, #0]
 8016342:	6123      	str	r3, [r4, #16]
 8016344:	2301      	movs	r3, #1
 8016346:	6163      	str	r3, [r4, #20]
 8016348:	b003      	add	sp, #12
 801634a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801634c:	ab01      	add	r3, sp, #4
 801634e:	466a      	mov	r2, sp
 8016350:	f7ff ffc8 	bl	80162e4 <__swhatbuf_r>
 8016354:	9f00      	ldr	r7, [sp, #0]
 8016356:	4605      	mov	r5, r0
 8016358:	4639      	mov	r1, r7
 801635a:	4630      	mov	r0, r6
 801635c:	f7fc ff02 	bl	8013164 <_malloc_r>
 8016360:	b948      	cbnz	r0, 8016376 <__smakebuf_r+0x46>
 8016362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016366:	059a      	lsls	r2, r3, #22
 8016368:	d4ee      	bmi.n	8016348 <__smakebuf_r+0x18>
 801636a:	f023 0303 	bic.w	r3, r3, #3
 801636e:	f043 0302 	orr.w	r3, r3, #2
 8016372:	81a3      	strh	r3, [r4, #12]
 8016374:	e7e2      	b.n	801633c <__smakebuf_r+0xc>
 8016376:	89a3      	ldrh	r3, [r4, #12]
 8016378:	6020      	str	r0, [r4, #0]
 801637a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801637e:	81a3      	strh	r3, [r4, #12]
 8016380:	9b01      	ldr	r3, [sp, #4]
 8016382:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8016386:	b15b      	cbz	r3, 80163a0 <__smakebuf_r+0x70>
 8016388:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801638c:	4630      	mov	r0, r6
 801638e:	f000 f891 	bl	80164b4 <_isatty_r>
 8016392:	b128      	cbz	r0, 80163a0 <__smakebuf_r+0x70>
 8016394:	89a3      	ldrh	r3, [r4, #12]
 8016396:	f023 0303 	bic.w	r3, r3, #3
 801639a:	f043 0301 	orr.w	r3, r3, #1
 801639e:	81a3      	strh	r3, [r4, #12]
 80163a0:	89a3      	ldrh	r3, [r4, #12]
 80163a2:	431d      	orrs	r5, r3
 80163a4:	81a5      	strh	r5, [r4, #12]
 80163a6:	e7cf      	b.n	8016348 <__smakebuf_r+0x18>

080163a8 <__sccl>:
 80163a8:	b570      	push	{r4, r5, r6, lr}
 80163aa:	780b      	ldrb	r3, [r1, #0]
 80163ac:	4604      	mov	r4, r0
 80163ae:	2b5e      	cmp	r3, #94	@ 0x5e
 80163b0:	bf0b      	itete	eq
 80163b2:	784b      	ldrbeq	r3, [r1, #1]
 80163b4:	1c4a      	addne	r2, r1, #1
 80163b6:	1c8a      	addeq	r2, r1, #2
 80163b8:	2100      	movne	r1, #0
 80163ba:	bf08      	it	eq
 80163bc:	2101      	moveq	r1, #1
 80163be:	3801      	subs	r0, #1
 80163c0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80163c4:	f800 1f01 	strb.w	r1, [r0, #1]!
 80163c8:	42a8      	cmp	r0, r5
 80163ca:	d1fb      	bne.n	80163c4 <__sccl+0x1c>
 80163cc:	b90b      	cbnz	r3, 80163d2 <__sccl+0x2a>
 80163ce:	1e50      	subs	r0, r2, #1
 80163d0:	bd70      	pop	{r4, r5, r6, pc}
 80163d2:	f081 0101 	eor.w	r1, r1, #1
 80163d6:	54e1      	strb	r1, [r4, r3]
 80163d8:	4610      	mov	r0, r2
 80163da:	4602      	mov	r2, r0
 80163dc:	f812 5b01 	ldrb.w	r5, [r2], #1
 80163e0:	2d2d      	cmp	r5, #45	@ 0x2d
 80163e2:	d005      	beq.n	80163f0 <__sccl+0x48>
 80163e4:	2d5d      	cmp	r5, #93	@ 0x5d
 80163e6:	d016      	beq.n	8016416 <__sccl+0x6e>
 80163e8:	2d00      	cmp	r5, #0
 80163ea:	d0f1      	beq.n	80163d0 <__sccl+0x28>
 80163ec:	462b      	mov	r3, r5
 80163ee:	e7f2      	b.n	80163d6 <__sccl+0x2e>
 80163f0:	7846      	ldrb	r6, [r0, #1]
 80163f2:	2e5d      	cmp	r6, #93	@ 0x5d
 80163f4:	d0fa      	beq.n	80163ec <__sccl+0x44>
 80163f6:	42b3      	cmp	r3, r6
 80163f8:	dcf8      	bgt.n	80163ec <__sccl+0x44>
 80163fa:	3002      	adds	r0, #2
 80163fc:	461a      	mov	r2, r3
 80163fe:	3201      	adds	r2, #1
 8016400:	4296      	cmp	r6, r2
 8016402:	54a1      	strb	r1, [r4, r2]
 8016404:	dcfb      	bgt.n	80163fe <__sccl+0x56>
 8016406:	1af2      	subs	r2, r6, r3
 8016408:	3a01      	subs	r2, #1
 801640a:	1c5d      	adds	r5, r3, #1
 801640c:	42b3      	cmp	r3, r6
 801640e:	bfa8      	it	ge
 8016410:	2200      	movge	r2, #0
 8016412:	18ab      	adds	r3, r5, r2
 8016414:	e7e1      	b.n	80163da <__sccl+0x32>
 8016416:	4610      	mov	r0, r2
 8016418:	e7da      	b.n	80163d0 <__sccl+0x28>

0801641a <__submore>:
 801641a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801641e:	460c      	mov	r4, r1
 8016420:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8016422:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016426:	4299      	cmp	r1, r3
 8016428:	d11d      	bne.n	8016466 <__submore+0x4c>
 801642a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801642e:	f7fc fe99 	bl	8013164 <_malloc_r>
 8016432:	b918      	cbnz	r0, 801643c <__submore+0x22>
 8016434:	f04f 30ff 	mov.w	r0, #4294967295
 8016438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801643c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016440:	63a3      	str	r3, [r4, #56]	@ 0x38
 8016442:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8016446:	6360      	str	r0, [r4, #52]	@ 0x34
 8016448:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801644c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8016450:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8016454:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8016458:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801645c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8016460:	6020      	str	r0, [r4, #0]
 8016462:	2000      	movs	r0, #0
 8016464:	e7e8      	b.n	8016438 <__submore+0x1e>
 8016466:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8016468:	0077      	lsls	r7, r6, #1
 801646a:	463a      	mov	r2, r7
 801646c:	f000 f876 	bl	801655c <_realloc_r>
 8016470:	4605      	mov	r5, r0
 8016472:	2800      	cmp	r0, #0
 8016474:	d0de      	beq.n	8016434 <__submore+0x1a>
 8016476:	eb00 0806 	add.w	r8, r0, r6
 801647a:	4601      	mov	r1, r0
 801647c:	4632      	mov	r2, r6
 801647e:	4640      	mov	r0, r8
 8016480:	f7fd ff11 	bl	80142a6 <memcpy>
 8016484:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8016488:	f8c4 8000 	str.w	r8, [r4]
 801648c:	e7e9      	b.n	8016462 <__submore+0x48>
	...

08016490 <_fstat_r>:
 8016490:	b538      	push	{r3, r4, r5, lr}
 8016492:	4d07      	ldr	r5, [pc, #28]	@ (80164b0 <_fstat_r+0x20>)
 8016494:	2300      	movs	r3, #0
 8016496:	4604      	mov	r4, r0
 8016498:	4608      	mov	r0, r1
 801649a:	4611      	mov	r1, r2
 801649c:	602b      	str	r3, [r5, #0]
 801649e:	f7eb f8f4 	bl	800168a <_fstat>
 80164a2:	1c43      	adds	r3, r0, #1
 80164a4:	d102      	bne.n	80164ac <_fstat_r+0x1c>
 80164a6:	682b      	ldr	r3, [r5, #0]
 80164a8:	b103      	cbz	r3, 80164ac <_fstat_r+0x1c>
 80164aa:	6023      	str	r3, [r4, #0]
 80164ac:	bd38      	pop	{r3, r4, r5, pc}
 80164ae:	bf00      	nop
 80164b0:	2400fd28 	.word	0x2400fd28

080164b4 <_isatty_r>:
 80164b4:	b538      	push	{r3, r4, r5, lr}
 80164b6:	4d06      	ldr	r5, [pc, #24]	@ (80164d0 <_isatty_r+0x1c>)
 80164b8:	2300      	movs	r3, #0
 80164ba:	4604      	mov	r4, r0
 80164bc:	4608      	mov	r0, r1
 80164be:	602b      	str	r3, [r5, #0]
 80164c0:	f7eb f8e8 	bl	8001694 <_isatty>
 80164c4:	1c43      	adds	r3, r0, #1
 80164c6:	d102      	bne.n	80164ce <_isatty_r+0x1a>
 80164c8:	682b      	ldr	r3, [r5, #0]
 80164ca:	b103      	cbz	r3, 80164ce <_isatty_r+0x1a>
 80164cc:	6023      	str	r3, [r4, #0]
 80164ce:	bd38      	pop	{r3, r4, r5, pc}
 80164d0:	2400fd28 	.word	0x2400fd28

080164d4 <__assert_func>:
 80164d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80164d6:	4614      	mov	r4, r2
 80164d8:	461a      	mov	r2, r3
 80164da:	4b09      	ldr	r3, [pc, #36]	@ (8016500 <__assert_func+0x2c>)
 80164dc:	681b      	ldr	r3, [r3, #0]
 80164de:	4605      	mov	r5, r0
 80164e0:	68d8      	ldr	r0, [r3, #12]
 80164e2:	b14c      	cbz	r4, 80164f8 <__assert_func+0x24>
 80164e4:	4b07      	ldr	r3, [pc, #28]	@ (8016504 <__assert_func+0x30>)
 80164e6:	9100      	str	r1, [sp, #0]
 80164e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80164ec:	4906      	ldr	r1, [pc, #24]	@ (8016508 <__assert_func+0x34>)
 80164ee:	462b      	mov	r3, r5
 80164f0:	f000 f95c 	bl	80167ac <fiprintf>
 80164f4:	f7fc fdfc 	bl	80130f0 <abort>
 80164f8:	4b04      	ldr	r3, [pc, #16]	@ (801650c <__assert_func+0x38>)
 80164fa:	461c      	mov	r4, r3
 80164fc:	e7f3      	b.n	80164e6 <__assert_func+0x12>
 80164fe:	bf00      	nop
 8016500:	2400002c 	.word	0x2400002c
 8016504:	080179b6 	.word	0x080179b6
 8016508:	080179c3 	.word	0x080179c3
 801650c:	080179f1 	.word	0x080179f1

08016510 <_calloc_r>:
 8016510:	b570      	push	{r4, r5, r6, lr}
 8016512:	fba1 5402 	umull	r5, r4, r1, r2
 8016516:	b934      	cbnz	r4, 8016526 <_calloc_r+0x16>
 8016518:	4629      	mov	r1, r5
 801651a:	f7fc fe23 	bl	8013164 <_malloc_r>
 801651e:	4606      	mov	r6, r0
 8016520:	b928      	cbnz	r0, 801652e <_calloc_r+0x1e>
 8016522:	4630      	mov	r0, r6
 8016524:	bd70      	pop	{r4, r5, r6, pc}
 8016526:	220c      	movs	r2, #12
 8016528:	6002      	str	r2, [r0, #0]
 801652a:	2600      	movs	r6, #0
 801652c:	e7f9      	b.n	8016522 <_calloc_r+0x12>
 801652e:	462a      	mov	r2, r5
 8016530:	4621      	mov	r1, r4
 8016532:	f7fd fd5f 	bl	8013ff4 <memset>
 8016536:	e7f4      	b.n	8016522 <_calloc_r+0x12>

08016538 <__ascii_mbtowc>:
 8016538:	b082      	sub	sp, #8
 801653a:	b901      	cbnz	r1, 801653e <__ascii_mbtowc+0x6>
 801653c:	a901      	add	r1, sp, #4
 801653e:	b142      	cbz	r2, 8016552 <__ascii_mbtowc+0x1a>
 8016540:	b14b      	cbz	r3, 8016556 <__ascii_mbtowc+0x1e>
 8016542:	7813      	ldrb	r3, [r2, #0]
 8016544:	600b      	str	r3, [r1, #0]
 8016546:	7812      	ldrb	r2, [r2, #0]
 8016548:	1e10      	subs	r0, r2, #0
 801654a:	bf18      	it	ne
 801654c:	2001      	movne	r0, #1
 801654e:	b002      	add	sp, #8
 8016550:	4770      	bx	lr
 8016552:	4610      	mov	r0, r2
 8016554:	e7fb      	b.n	801654e <__ascii_mbtowc+0x16>
 8016556:	f06f 0001 	mvn.w	r0, #1
 801655a:	e7f8      	b.n	801654e <__ascii_mbtowc+0x16>

0801655c <_realloc_r>:
 801655c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016560:	4607      	mov	r7, r0
 8016562:	4614      	mov	r4, r2
 8016564:	460d      	mov	r5, r1
 8016566:	b921      	cbnz	r1, 8016572 <_realloc_r+0x16>
 8016568:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801656c:	4611      	mov	r1, r2
 801656e:	f7fc bdf9 	b.w	8013164 <_malloc_r>
 8016572:	b92a      	cbnz	r2, 8016580 <_realloc_r+0x24>
 8016574:	f7fe fc8e 	bl	8014e94 <_free_r>
 8016578:	4625      	mov	r5, r4
 801657a:	4628      	mov	r0, r5
 801657c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016580:	f000 f926 	bl	80167d0 <_malloc_usable_size_r>
 8016584:	4284      	cmp	r4, r0
 8016586:	4606      	mov	r6, r0
 8016588:	d802      	bhi.n	8016590 <_realloc_r+0x34>
 801658a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801658e:	d8f4      	bhi.n	801657a <_realloc_r+0x1e>
 8016590:	4621      	mov	r1, r4
 8016592:	4638      	mov	r0, r7
 8016594:	f7fc fde6 	bl	8013164 <_malloc_r>
 8016598:	4680      	mov	r8, r0
 801659a:	b908      	cbnz	r0, 80165a0 <_realloc_r+0x44>
 801659c:	4645      	mov	r5, r8
 801659e:	e7ec      	b.n	801657a <_realloc_r+0x1e>
 80165a0:	42b4      	cmp	r4, r6
 80165a2:	4622      	mov	r2, r4
 80165a4:	4629      	mov	r1, r5
 80165a6:	bf28      	it	cs
 80165a8:	4632      	movcs	r2, r6
 80165aa:	f7fd fe7c 	bl	80142a6 <memcpy>
 80165ae:	4629      	mov	r1, r5
 80165b0:	4638      	mov	r0, r7
 80165b2:	f7fe fc6f 	bl	8014e94 <_free_r>
 80165b6:	e7f1      	b.n	801659c <_realloc_r+0x40>

080165b8 <_strtol_l.isra.0>:
 80165b8:	2b24      	cmp	r3, #36	@ 0x24
 80165ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80165be:	4686      	mov	lr, r0
 80165c0:	4690      	mov	r8, r2
 80165c2:	d801      	bhi.n	80165c8 <_strtol_l.isra.0+0x10>
 80165c4:	2b01      	cmp	r3, #1
 80165c6:	d106      	bne.n	80165d6 <_strtol_l.isra.0+0x1e>
 80165c8:	f7fd fe40 	bl	801424c <__errno>
 80165cc:	2316      	movs	r3, #22
 80165ce:	6003      	str	r3, [r0, #0]
 80165d0:	2000      	movs	r0, #0
 80165d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80165d6:	4834      	ldr	r0, [pc, #208]	@ (80166a8 <_strtol_l.isra.0+0xf0>)
 80165d8:	460d      	mov	r5, r1
 80165da:	462a      	mov	r2, r5
 80165dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80165e0:	5d06      	ldrb	r6, [r0, r4]
 80165e2:	f016 0608 	ands.w	r6, r6, #8
 80165e6:	d1f8      	bne.n	80165da <_strtol_l.isra.0+0x22>
 80165e8:	2c2d      	cmp	r4, #45	@ 0x2d
 80165ea:	d110      	bne.n	801660e <_strtol_l.isra.0+0x56>
 80165ec:	782c      	ldrb	r4, [r5, #0]
 80165ee:	2601      	movs	r6, #1
 80165f0:	1c95      	adds	r5, r2, #2
 80165f2:	f033 0210 	bics.w	r2, r3, #16
 80165f6:	d115      	bne.n	8016624 <_strtol_l.isra.0+0x6c>
 80165f8:	2c30      	cmp	r4, #48	@ 0x30
 80165fa:	d10d      	bne.n	8016618 <_strtol_l.isra.0+0x60>
 80165fc:	782a      	ldrb	r2, [r5, #0]
 80165fe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016602:	2a58      	cmp	r2, #88	@ 0x58
 8016604:	d108      	bne.n	8016618 <_strtol_l.isra.0+0x60>
 8016606:	786c      	ldrb	r4, [r5, #1]
 8016608:	3502      	adds	r5, #2
 801660a:	2310      	movs	r3, #16
 801660c:	e00a      	b.n	8016624 <_strtol_l.isra.0+0x6c>
 801660e:	2c2b      	cmp	r4, #43	@ 0x2b
 8016610:	bf04      	itt	eq
 8016612:	782c      	ldrbeq	r4, [r5, #0]
 8016614:	1c95      	addeq	r5, r2, #2
 8016616:	e7ec      	b.n	80165f2 <_strtol_l.isra.0+0x3a>
 8016618:	2b00      	cmp	r3, #0
 801661a:	d1f6      	bne.n	801660a <_strtol_l.isra.0+0x52>
 801661c:	2c30      	cmp	r4, #48	@ 0x30
 801661e:	bf14      	ite	ne
 8016620:	230a      	movne	r3, #10
 8016622:	2308      	moveq	r3, #8
 8016624:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8016628:	f10c 3cff 	add.w	ip, ip, #4294967295
 801662c:	2200      	movs	r2, #0
 801662e:	fbbc f9f3 	udiv	r9, ip, r3
 8016632:	4610      	mov	r0, r2
 8016634:	fb03 ca19 	mls	sl, r3, r9, ip
 8016638:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801663c:	2f09      	cmp	r7, #9
 801663e:	d80f      	bhi.n	8016660 <_strtol_l.isra.0+0xa8>
 8016640:	463c      	mov	r4, r7
 8016642:	42a3      	cmp	r3, r4
 8016644:	dd1b      	ble.n	801667e <_strtol_l.isra.0+0xc6>
 8016646:	1c57      	adds	r7, r2, #1
 8016648:	d007      	beq.n	801665a <_strtol_l.isra.0+0xa2>
 801664a:	4581      	cmp	r9, r0
 801664c:	d314      	bcc.n	8016678 <_strtol_l.isra.0+0xc0>
 801664e:	d101      	bne.n	8016654 <_strtol_l.isra.0+0x9c>
 8016650:	45a2      	cmp	sl, r4
 8016652:	db11      	blt.n	8016678 <_strtol_l.isra.0+0xc0>
 8016654:	fb00 4003 	mla	r0, r0, r3, r4
 8016658:	2201      	movs	r2, #1
 801665a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801665e:	e7eb      	b.n	8016638 <_strtol_l.isra.0+0x80>
 8016660:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8016664:	2f19      	cmp	r7, #25
 8016666:	d801      	bhi.n	801666c <_strtol_l.isra.0+0xb4>
 8016668:	3c37      	subs	r4, #55	@ 0x37
 801666a:	e7ea      	b.n	8016642 <_strtol_l.isra.0+0x8a>
 801666c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8016670:	2f19      	cmp	r7, #25
 8016672:	d804      	bhi.n	801667e <_strtol_l.isra.0+0xc6>
 8016674:	3c57      	subs	r4, #87	@ 0x57
 8016676:	e7e4      	b.n	8016642 <_strtol_l.isra.0+0x8a>
 8016678:	f04f 32ff 	mov.w	r2, #4294967295
 801667c:	e7ed      	b.n	801665a <_strtol_l.isra.0+0xa2>
 801667e:	1c53      	adds	r3, r2, #1
 8016680:	d108      	bne.n	8016694 <_strtol_l.isra.0+0xdc>
 8016682:	2322      	movs	r3, #34	@ 0x22
 8016684:	f8ce 3000 	str.w	r3, [lr]
 8016688:	4660      	mov	r0, ip
 801668a:	f1b8 0f00 	cmp.w	r8, #0
 801668e:	d0a0      	beq.n	80165d2 <_strtol_l.isra.0+0x1a>
 8016690:	1e69      	subs	r1, r5, #1
 8016692:	e006      	b.n	80166a2 <_strtol_l.isra.0+0xea>
 8016694:	b106      	cbz	r6, 8016698 <_strtol_l.isra.0+0xe0>
 8016696:	4240      	negs	r0, r0
 8016698:	f1b8 0f00 	cmp.w	r8, #0
 801669c:	d099      	beq.n	80165d2 <_strtol_l.isra.0+0x1a>
 801669e:	2a00      	cmp	r2, #0
 80166a0:	d1f6      	bne.n	8016690 <_strtol_l.isra.0+0xd8>
 80166a2:	f8c8 1000 	str.w	r1, [r8]
 80166a6:	e794      	b.n	80165d2 <_strtol_l.isra.0+0x1a>
 80166a8:	08017bd1 	.word	0x08017bd1

080166ac <_strtol_r>:
 80166ac:	f7ff bf84 	b.w	80165b8 <_strtol_l.isra.0>

080166b0 <_strtoul_l.isra.0>:
 80166b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80166b4:	4e34      	ldr	r6, [pc, #208]	@ (8016788 <_strtoul_l.isra.0+0xd8>)
 80166b6:	4686      	mov	lr, r0
 80166b8:	460d      	mov	r5, r1
 80166ba:	4628      	mov	r0, r5
 80166bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80166c0:	5d37      	ldrb	r7, [r6, r4]
 80166c2:	f017 0708 	ands.w	r7, r7, #8
 80166c6:	d1f8      	bne.n	80166ba <_strtoul_l.isra.0+0xa>
 80166c8:	2c2d      	cmp	r4, #45	@ 0x2d
 80166ca:	d110      	bne.n	80166ee <_strtoul_l.isra.0+0x3e>
 80166cc:	782c      	ldrb	r4, [r5, #0]
 80166ce:	2701      	movs	r7, #1
 80166d0:	1c85      	adds	r5, r0, #2
 80166d2:	f033 0010 	bics.w	r0, r3, #16
 80166d6:	d115      	bne.n	8016704 <_strtoul_l.isra.0+0x54>
 80166d8:	2c30      	cmp	r4, #48	@ 0x30
 80166da:	d10d      	bne.n	80166f8 <_strtoul_l.isra.0+0x48>
 80166dc:	7828      	ldrb	r0, [r5, #0]
 80166de:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80166e2:	2858      	cmp	r0, #88	@ 0x58
 80166e4:	d108      	bne.n	80166f8 <_strtoul_l.isra.0+0x48>
 80166e6:	786c      	ldrb	r4, [r5, #1]
 80166e8:	3502      	adds	r5, #2
 80166ea:	2310      	movs	r3, #16
 80166ec:	e00a      	b.n	8016704 <_strtoul_l.isra.0+0x54>
 80166ee:	2c2b      	cmp	r4, #43	@ 0x2b
 80166f0:	bf04      	itt	eq
 80166f2:	782c      	ldrbeq	r4, [r5, #0]
 80166f4:	1c85      	addeq	r5, r0, #2
 80166f6:	e7ec      	b.n	80166d2 <_strtoul_l.isra.0+0x22>
 80166f8:	2b00      	cmp	r3, #0
 80166fa:	d1f6      	bne.n	80166ea <_strtoul_l.isra.0+0x3a>
 80166fc:	2c30      	cmp	r4, #48	@ 0x30
 80166fe:	bf14      	ite	ne
 8016700:	230a      	movne	r3, #10
 8016702:	2308      	moveq	r3, #8
 8016704:	f04f 38ff 	mov.w	r8, #4294967295
 8016708:	2600      	movs	r6, #0
 801670a:	fbb8 f8f3 	udiv	r8, r8, r3
 801670e:	fb03 f908 	mul.w	r9, r3, r8
 8016712:	ea6f 0909 	mvn.w	r9, r9
 8016716:	4630      	mov	r0, r6
 8016718:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801671c:	f1bc 0f09 	cmp.w	ip, #9
 8016720:	d810      	bhi.n	8016744 <_strtoul_l.isra.0+0x94>
 8016722:	4664      	mov	r4, ip
 8016724:	42a3      	cmp	r3, r4
 8016726:	dd1e      	ble.n	8016766 <_strtoul_l.isra.0+0xb6>
 8016728:	f1b6 3fff 	cmp.w	r6, #4294967295
 801672c:	d007      	beq.n	801673e <_strtoul_l.isra.0+0x8e>
 801672e:	4580      	cmp	r8, r0
 8016730:	d316      	bcc.n	8016760 <_strtoul_l.isra.0+0xb0>
 8016732:	d101      	bne.n	8016738 <_strtoul_l.isra.0+0x88>
 8016734:	45a1      	cmp	r9, r4
 8016736:	db13      	blt.n	8016760 <_strtoul_l.isra.0+0xb0>
 8016738:	fb00 4003 	mla	r0, r0, r3, r4
 801673c:	2601      	movs	r6, #1
 801673e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016742:	e7e9      	b.n	8016718 <_strtoul_l.isra.0+0x68>
 8016744:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8016748:	f1bc 0f19 	cmp.w	ip, #25
 801674c:	d801      	bhi.n	8016752 <_strtoul_l.isra.0+0xa2>
 801674e:	3c37      	subs	r4, #55	@ 0x37
 8016750:	e7e8      	b.n	8016724 <_strtoul_l.isra.0+0x74>
 8016752:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8016756:	f1bc 0f19 	cmp.w	ip, #25
 801675a:	d804      	bhi.n	8016766 <_strtoul_l.isra.0+0xb6>
 801675c:	3c57      	subs	r4, #87	@ 0x57
 801675e:	e7e1      	b.n	8016724 <_strtoul_l.isra.0+0x74>
 8016760:	f04f 36ff 	mov.w	r6, #4294967295
 8016764:	e7eb      	b.n	801673e <_strtoul_l.isra.0+0x8e>
 8016766:	1c73      	adds	r3, r6, #1
 8016768:	d106      	bne.n	8016778 <_strtoul_l.isra.0+0xc8>
 801676a:	2322      	movs	r3, #34	@ 0x22
 801676c:	f8ce 3000 	str.w	r3, [lr]
 8016770:	4630      	mov	r0, r6
 8016772:	b932      	cbnz	r2, 8016782 <_strtoul_l.isra.0+0xd2>
 8016774:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016778:	b107      	cbz	r7, 801677c <_strtoul_l.isra.0+0xcc>
 801677a:	4240      	negs	r0, r0
 801677c:	2a00      	cmp	r2, #0
 801677e:	d0f9      	beq.n	8016774 <_strtoul_l.isra.0+0xc4>
 8016780:	b106      	cbz	r6, 8016784 <_strtoul_l.isra.0+0xd4>
 8016782:	1e69      	subs	r1, r5, #1
 8016784:	6011      	str	r1, [r2, #0]
 8016786:	e7f5      	b.n	8016774 <_strtoul_l.isra.0+0xc4>
 8016788:	08017bd1 	.word	0x08017bd1

0801678c <_strtoul_r>:
 801678c:	f7ff bf90 	b.w	80166b0 <_strtoul_l.isra.0>

08016790 <__ascii_wctomb>:
 8016790:	4603      	mov	r3, r0
 8016792:	4608      	mov	r0, r1
 8016794:	b141      	cbz	r1, 80167a8 <__ascii_wctomb+0x18>
 8016796:	2aff      	cmp	r2, #255	@ 0xff
 8016798:	d904      	bls.n	80167a4 <__ascii_wctomb+0x14>
 801679a:	228a      	movs	r2, #138	@ 0x8a
 801679c:	601a      	str	r2, [r3, #0]
 801679e:	f04f 30ff 	mov.w	r0, #4294967295
 80167a2:	4770      	bx	lr
 80167a4:	700a      	strb	r2, [r1, #0]
 80167a6:	2001      	movs	r0, #1
 80167a8:	4770      	bx	lr
	...

080167ac <fiprintf>:
 80167ac:	b40e      	push	{r1, r2, r3}
 80167ae:	b503      	push	{r0, r1, lr}
 80167b0:	4601      	mov	r1, r0
 80167b2:	ab03      	add	r3, sp, #12
 80167b4:	4805      	ldr	r0, [pc, #20]	@ (80167cc <fiprintf+0x20>)
 80167b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80167ba:	6800      	ldr	r0, [r0, #0]
 80167bc:	9301      	str	r3, [sp, #4]
 80167be:	f7ff fa7f 	bl	8015cc0 <_vfiprintf_r>
 80167c2:	b002      	add	sp, #8
 80167c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80167c8:	b003      	add	sp, #12
 80167ca:	4770      	bx	lr
 80167cc:	2400002c 	.word	0x2400002c

080167d0 <_malloc_usable_size_r>:
 80167d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80167d4:	1f18      	subs	r0, r3, #4
 80167d6:	2b00      	cmp	r3, #0
 80167d8:	bfbc      	itt	lt
 80167da:	580b      	ldrlt	r3, [r1, r0]
 80167dc:	18c0      	addlt	r0, r0, r3
 80167de:	4770      	bx	lr

080167e0 <_init>:
 80167e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80167e2:	bf00      	nop
 80167e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80167e6:	bc08      	pop	{r3}
 80167e8:	469e      	mov	lr, r3
 80167ea:	4770      	bx	lr

080167ec <_fini>:
 80167ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80167ee:	bf00      	nop
 80167f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80167f2:	bc08      	pop	{r3}
 80167f4:	469e      	mov	lr, r3
 80167f6:	4770      	bx	lr
