// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
 in ttr::F <- 1000 < inf(in<input>);
 in<inputx><link<ttr::F>> <- out;
};
*/
endmodule
