It's a simple pipeline CPU implementation in verilog.
