Simulator report for FIFO
Fri Jul 09 23:35:49 2010
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 114 nodes    ;
; Simulation Coverage         ;      63.12 % ;
; Total Number of Transitions ; 3474         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F484C8 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      63.12 % ;
; Total nodes checked                                 ; 114          ;
; Total output ports checked                          ; 141          ;
; Total output ports with complete 1/0-value coverage ; 89           ;
; Total output ports with no 1/0-value coverage       ; 46           ;
; Total output ports with no 1-value coverage         ; 46           ;
; Total output ports with no 0-value coverage         ; 52           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                 ; Output Port Name                                                                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0 ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[0] ; portadataout0    ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0 ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[1] ; portadataout1    ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0 ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[2] ; portadataout2    ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0 ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[3] ; portadataout3    ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0 ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[4] ; portadataout4    ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0 ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[5] ; portadataout5    ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_reg_bit4a[3]                      ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[3]                           ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_reg_bit4a[2]                      ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[2]                           ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_reg_bit4a[1]                      ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[1]                           ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_reg_bit4a[0]                      ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[0]                           ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_reg_bit3a[0]                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[0]                              ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_reg_bit3a[1]                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[1]                              ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_reg_bit5a[0]                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[0]                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_reg_bit5a[1]                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[1]                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_reg_bit5a[2]                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[2]                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita0                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita0                  ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita0                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita0~COUT             ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita1                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita1                  ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita1                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita1~COUT             ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita2                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita2                  ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita2                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita2~COUT             ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita3                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita3                  ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita3                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita3~COUT             ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita4                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita4                  ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita4                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita4~COUT             ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita5                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita5                  ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita5                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita5~COUT             ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita6                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita6                  ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita6                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita6~COUT             ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita7                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_comb_bita7                  ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita0                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita0                     ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita0                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita0~COUT                ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita1                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita1                     ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita1                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita1~COUT                ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita2                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita2                     ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita2                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita2~COUT                ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita3                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita3                     ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita0                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita0                         ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita0                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita0~COUT                    ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita1                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita1                         ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita1                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita1~COUT                    ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita2                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita2                         ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita2                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita2~COUT                    ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita3                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita3                         ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita3                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita3~COUT                    ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita4                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita4                         ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_wreq~26                                                    ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_wreq~26                                              ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                        ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|empty_dff                                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_rreq                                                       ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|valid_rreq                                                 ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[0]                                                  ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[0]                                            ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|rd_ptr_lsb                                                       ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|rd_ptr_lsb                                                 ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[0]~353                                          ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[0]~353                                    ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[1]                                                  ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[1]                                            ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[1]~354                                          ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[1]~354                                    ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[2]                                                  ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[2]                                            ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[2]~355                                          ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[2]~355                                    ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~304                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~304                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                                   ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_1_dff                                             ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_0_dff                                                   ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_is_0_dff                                             ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66                                                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~66                                                       ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~309                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~309                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~310                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~310                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~311                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~311                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~312                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~312                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0                                                              ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~0                                                        ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~56                                                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~56                                                       ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_will_be_1~131                                              ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_will_be_1~131                                        ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|rd_ptr_lsb~5                                                     ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|rd_ptr_lsb~5                                               ; combout          ;
; |FIFO|Q[5]                                                                                                                                                ; |FIFO|Q[5]                                                                                                                                          ; padio            ;
; |FIFO|Q[4]                                                                                                                                                ; |FIFO|Q[4]                                                                                                                                          ; padio            ;
; |FIFO|Q[3]                                                                                                                                                ; |FIFO|Q[3]                                                                                                                                          ; padio            ;
; |FIFO|Q[2]                                                                                                                                                ; |FIFO|Q[2]                                                                                                                                          ; padio            ;
; |FIFO|Q[1]                                                                                                                                                ; |FIFO|Q[1]                                                                                                                                          ; padio            ;
; |FIFO|Q[0]                                                                                                                                                ; |FIFO|Q[0]                                                                                                                                          ; padio            ;
; |FIFO|U[3]                                                                                                                                                ; |FIFO|U[3]                                                                                                                                          ; padio            ;
; |FIFO|U[2]                                                                                                                                                ; |FIFO|U[2]                                                                                                                                          ; padio            ;
; |FIFO|U[1]                                                                                                                                                ; |FIFO|U[1]                                                                                                                                          ; padio            ;
; |FIFO|U[0]                                                                                                                                                ; |FIFO|U[0]                                                                                                                                          ; padio            ;
; |FIFO|WR                                                                                                                                                  ; |FIFO|WR~corein                                                                                                                                     ; combout          ;
; |FIFO|CLK                                                                                                                                                 ; |FIFO|CLK~corein                                                                                                                                    ; combout          ;
; |FIFO|D[7]                                                                                                                                                ; |FIFO|D[7]~corein                                                                                                                                   ; combout          ;
; |FIFO|D[6]                                                                                                                                                ; |FIFO|D[6]~corein                                                                                                                                   ; combout          ;
; |FIFO|D[5]                                                                                                                                                ; |FIFO|D[5]~corein                                                                                                                                   ; combout          ;
; |FIFO|D[4]                                                                                                                                                ; |FIFO|D[4]~corein                                                                                                                                   ; combout          ;
; |FIFO|D[3]                                                                                                                                                ; |FIFO|D[3]~corein                                                                                                                                   ; combout          ;
; |FIFO|D[2]                                                                                                                                                ; |FIFO|D[2]~corein                                                                                                                                   ; combout          ;
; |FIFO|D[1]                                                                                                                                                ; |FIFO|D[1]~corein                                                                                                                                   ; combout          ;
; |FIFO|D[0]                                                                                                                                                ; |FIFO|D[0]~corein                                                                                                                                   ; combout          ;
; |FIFO|CLK~clkctrl                                                                                                                                         ; |FIFO|CLK~clkctrl                                                                                                                                   ; outclk           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                 ; Output Port Name                                                                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0 ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7] ; portadataout7    ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_reg_bit4a[7]                      ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[7]                           ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_reg_bit4a[6]                      ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[6]                           ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_reg_bit4a[5]                      ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[5]                           ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_reg_bit4a[4]                      ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[4]                           ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_reg_bit3a[3]                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[3]                              ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_reg_bit3a[4]                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[4]                              ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_reg_bit3a[5]                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[5]                              ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_reg_bit3a[6]                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[6]                              ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_reg_bit5a[4]                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[4]                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_reg_bit5a[5]                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[5]                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_reg_bit5a[6]                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[6]                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_reg_bit5a[7]                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[7]                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita3                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita3~COUT                ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita4                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita4                     ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita4                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita4~COUT                ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita5                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita5                     ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita5                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita5~COUT                ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita6                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita6                     ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita4                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita4~COUT                    ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita5                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita5                         ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita5                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita5~COUT                    ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita6                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita6                         ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita6                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita6~COUT                    ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita7                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita7                         ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                   ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[4]                                                  ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[4]                                            ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[4]~357                                          ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[4]~357                                    ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[5]                                                  ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[5]                                            ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[5]~358                                          ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[5]~358                                    ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[6]                                                  ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[6]                                            ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[6]~359                                          ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[6]~359                                    ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[7]                                                  ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[7]                                            ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[7]~360                                          ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[7]~360                                    ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~305                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~305                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~306                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~306                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~307                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~307                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~308                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~308                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_will_be_1~130                                              ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_will_be_1~130                                        ; combout          ;
; |FIFO|Q[7]                                                                                                                                                ; |FIFO|Q[7]                                                                                                                                          ; padio            ;
; |FIFO|U[7]                                                                                                                                                ; |FIFO|U[7]                                                                                                                                          ; padio            ;
; |FIFO|U[6]                                                                                                                                                ; |FIFO|U[6]                                                                                                                                          ; padio            ;
; |FIFO|U[5]                                                                                                                                                ; |FIFO|U[5]                                                                                                                                          ; padio            ;
; |FIFO|U[4]                                                                                                                                                ; |FIFO|U[4]                                                                                                                                          ; padio            ;
; |FIFO|CLR                                                                                                                                                 ; |FIFO|CLR~corein                                                                                                                                    ; combout          ;
; |FIFO|CLR~clkctrl                                                                                                                                         ; |FIFO|CLR~clkctrl                                                                                                                                   ; outclk           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                 ; Output Port Name                                                                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0 ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[6] ; portadataout6    ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|ram_block2a0 ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|altsyncram_rqd1:FIFOram|altsyncram_mbj1:altsyncram1|q_a[7] ; portadataout7    ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_reg_bit4a[7]                      ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[7]                           ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_reg_bit4a[6]                      ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[6]                           ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_reg_bit4a[5]                      ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[5]                           ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|counter_reg_bit4a[4]                      ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_tj7:usedw_counter|safe_q[4]                           ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_reg_bit3a[2]                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[2]                              ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_reg_bit3a[3]                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[3]                              ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_reg_bit3a[4]                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[4]                              ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_reg_bit3a[5]                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[5]                              ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_reg_bit3a[6]                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|safe_q[6]                              ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_reg_bit5a[3]                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[3]                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_reg_bit5a[4]                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[4]                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_reg_bit5a[5]                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[5]                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_reg_bit5a[6]                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[6]                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_reg_bit5a[7]                             ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|safe_q[7]                                  ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita3                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita3~COUT                ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita4                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita4                     ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita4                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita4~COUT                ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita5                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita5                     ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita5                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita5~COUT                ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita6                           ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_gjb:rd_ptr_msb|counter_comb_bita6                     ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita4                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita4~COUT                    ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita5                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita5                         ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita5                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita5~COUT                    ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita6                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita6                         ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita6                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita6~COUT                    ; cout             ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita7                               ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|cntr_hjb:wr_ptr|counter_comb_bita7                         ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                         ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|full_dff                                                   ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[3]                                                  ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[3]                                            ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[3]~356                                          ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[3]~356                                    ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[4]                                                  ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[4]                                            ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[4]~357                                          ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[4]~357                                    ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[5]                                                  ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[5]                                            ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[5]~358                                          ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[5]~358                                    ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[6]                                                  ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[6]                                            ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[6]~359                                          ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[6]~359                                    ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[7]                                                  ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|low_addressa[7]                                            ; regout           ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[7]~360                                          ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|ram_read_address[7]~360                                    ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~305                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~305                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~306                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~306                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~307                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~307                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~308                                                            ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|_~308                                                      ; combout          ;
; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_will_be_1~130                                              ; |FIFO|fifo3:inst|scfifo:scfifo_component|scfifo_bn21:auto_generated|a_dpfifo_it21:dpfifo|usedw_will_be_1~130                                        ; combout          ;
; |FIFO|Q[7]                                                                                                                                                ; |FIFO|Q[7]                                                                                                                                          ; padio            ;
; |FIFO|Q[6]                                                                                                                                                ; |FIFO|Q[6]                                                                                                                                          ; padio            ;
; |FIFO|U[7]                                                                                                                                                ; |FIFO|U[7]                                                                                                                                          ; padio            ;
; |FIFO|U[6]                                                                                                                                                ; |FIFO|U[6]                                                                                                                                          ; padio            ;
; |FIFO|U[5]                                                                                                                                                ; |FIFO|U[5]                                                                                                                                          ; padio            ;
; |FIFO|U[4]                                                                                                                                                ; |FIFO|U[4]                                                                                                                                          ; padio            ;
; |FIFO|CLR                                                                                                                                                 ; |FIFO|CLR~corein                                                                                                                                    ; combout          ;
; |FIFO|CLR~clkctrl                                                                                                                                         ; |FIFO|CLR~clkctrl                                                                                                                                   ; outclk           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Fri Jul 09 23:35:49 2010
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off FIFO -c FIFO
Info: Using vector source file "D://verilog HDL/cpu/FIFO/FIFO.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      63.12 %
Info: Number of transitions in simulation is 3474
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Allocated 133 megabytes of memory during processing
    Info: Processing ended: Fri Jul 09 23:35:49 2010
    Info: Elapsed time: 00:00:00


