#define HDMIRX_P0_PHY_LANE_0_BASE 0x220c00
//Page P0_HDMIRX_PHY_LANE_0_1
#define REG_0000_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x00)//0x220c_00h
    #define REG_0000_P0_HDMIRX_PHY_LANE_0_REG_CLR_CR_LOCK_COUNT Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0000_P0_HDMIRX_PHY_LANE_0_REG_REF_F_VLD_MAX Fld(15,0,AC_MSKW10)//[14:0]
#define REG_0004_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x02)//0x220c_01h
    #define REG_0004_P0_HDMIRX_PHY_LANE_0_REG_LK_DONE_SEL Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0004_P0_HDMIRX_PHY_LANE_0_REG_REF_F_VLD_MIN Fld(15,0,AC_MSKW10)//[14:0]
#define REG_0008_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x04)//0x220c_02h
    #define REG_0008_P0_HDMIRX_PHY_LANE_0_REG_REF_F_PRECIS Fld(2,14,AC_MSKB1)//[15:14]
    #define REG_0008_P0_HDMIRX_PHY_LANE_0_REG_PLL_FB_RE_WORK_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0008_P0_HDMIRX_PHY_LANE_0_REG_ENABLE_CR_LOCK_COUNT Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0008_P0_HDMIRX_PHY_LANE_0_REG_F_UNLK_TOLER Fld(10,0,AC_MSKW10)//[9:0]
#define REG_000C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x06)//0x220c_03h
    #define REG_000C_P0_HDMIRX_PHY_LANE_0_REG_F_DIFF_DELTA Fld(4,12,AC_MSKB1)//[15:12]
    #define REG_000C_P0_HDMIRX_PHY_LANE_0_REG_F_DIFF_AMOUNT Fld(12,0,AC_MSKW10)//[11:0]
#define REG_0010_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x08)//0x220c_04h
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_AGC_TRG_SW_0 Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_AGC_TRG_SW_1 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_AGC_TRG_SW_2 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_AGC_TRG_SW_3 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_DFE_TRG_SW_0 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_DFE_TRG_SW_1 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_DFE_TRG_SW_2 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_DFE_TRG_SW_3 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_QLT_TRG_SW_0 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_QLT_TRG_SW_1 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_QLT_TRG_SW_2 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_QLT_TRG_SW_3 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_SSLMS_INI_SW_0 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_SSLMS_INI_SW_1 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_SSLMS_INI_SW_2 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0010_P0_HDMIRX_PHY_LANE_0_REG_SSLMS_INI_SW_3 Fld(1,0,AC_MSKB0)//[0:0]
#define REG_0014_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x0a)//0x220c_05h
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_CR_LK_OV_0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_CR_LK_OV_1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_CR_LK_OV_2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_CR_LK_OV_3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_CR_LK_OVE_0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_CR_LK_OVE_1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_CR_LK_OVE_2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_CR_LK_OVE_3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_TRG_FSM_RE_RUN_0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_TRG_FSM_RE_RUN_1 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_TRG_FSM_RE_RUN_2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_TRG_FSM_RE_RUN_3 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0014_P0_HDMIRX_PHY_LANE_0_REG_PLL_FB_LOWEST_PRD Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0018_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x0c)//0x220c_06h
    #define REG_0018_P0_HDMIRX_PHY_LANE_0_REG_LANE_TOP_CONDI Fld(16,0,AC_FULLW10)//[15:0]
#define REG_001C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x0e)//0x220c_07h
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DFE_DONE_OV_0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DFE_DONE_OV_1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DFE_DONE_OV_2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DFE_DONE_OV_3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DFE_DONE_OV_EN_0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DFE_DONE_OV_EN_1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DFE_DONE_OV_EN_2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DFE_DONE_OV_EN_3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_DONE_OV_0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_DONE_OV_1 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_DONE_OV_2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_DONE_OV_3 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_DONE_OV_EN_0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_DONE_OV_EN_1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_DONE_OV_EN_2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_001C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_DONE_OV_EN_3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0020_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x10)//0x220c_08h
    #define REG_0020_P0_HDMIRX_PHY_LANE_0_REG_TAP1_STABLE_THRD Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0020_P0_HDMIRX_PHY_LANE_0_REG_TAP2_STABLE_THRD Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0020_P0_HDMIRX_PHY_LANE_0_REG_TAP3_STABLE_THRD Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0020_P0_HDMIRX_PHY_LANE_0_REG_TAP4_STABLE_THRD Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0024_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x12)//0x220c_09h
    #define REG_0024_P0_HDMIRX_PHY_LANE_0_REG_TAP5_STABLE_THRD Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0024_P0_HDMIRX_PHY_LANE_0_REG_TAP6_STABLE_THRD Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0024_P0_HDMIRX_PHY_LANE_0_REG_TAP7_STABLE_THRD Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0024_P0_HDMIRX_PHY_LANE_0_REG_TAP8_STABLE_THRD Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0028_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x14)//0x220c_0ah
    #define REG_0028_P0_HDMIRX_PHY_LANE_0_REG_TAPF1_STABLE_THRD Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0028_P0_HDMIRX_PHY_LANE_0_REG_TAPF2_STABLE_THRD Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0028_P0_HDMIRX_PHY_LANE_0_REG_TAPF3_STABLE_THRD Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0028_P0_HDMIRX_PHY_LANE_0_REG_TAPF4_STABLE_THRD Fld(4,12,AC_MSKB1)//[15:12]
#define REG_002C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x16)//0x220c_0bh
    #define REG_002C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_CHECK_OV_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_002C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_CHECK_OV_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0030_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x18)//0x220c_0ch
    #define REG_0030_P0_HDMIRX_PHY_LANE_0_REG_DLEV_CHECK_OV_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0030_P0_HDMIRX_PHY_LANE_0_REG_DLEV_CHECK_OV_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0034_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x1a)//0x220c_0dh
    #define REG_0034_P0_HDMIRX_PHY_LANE_0_REG_TAP1_OFFSET Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0034_P0_HDMIRX_PHY_LANE_0_REG_TAP2_OFFSET Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0034_P0_HDMIRX_PHY_LANE_0_REG_TAP3_OFFSET Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0034_P0_HDMIRX_PHY_LANE_0_REG_TAP4_OFFSET Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0038_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x1c)//0x220c_0eh
    #define REG_0038_P0_HDMIRX_PHY_LANE_0_REG_TAP5_OFFSET Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0038_P0_HDMIRX_PHY_LANE_0_REG_TAP6_OFFSET Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0038_P0_HDMIRX_PHY_LANE_0_REG_TAP7_OFFSET Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0038_P0_HDMIRX_PHY_LANE_0_REG_TAP8_OFFSET Fld(4,12,AC_MSKB1)//[15:12]
#define REG_003C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x1e)//0x220c_0fh
    #define REG_003C_P0_HDMIRX_PHY_LANE_0_REG_TAPF1_OFFSET Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_003C_P0_HDMIRX_PHY_LANE_0_REG_TAPF2_OFFSET Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_003C_P0_HDMIRX_PHY_LANE_0_REG_TAPF3_OFFSET Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_003C_P0_HDMIRX_PHY_LANE_0_REG_TAPF4_OFFSET Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0040_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x20)//0x220c_10h
    #define REG_0040_P0_HDMIRX_PHY_LANE_0_REG_OV_LANE_FSM_STAT_0 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0044_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x22)//0x220c_11h
    #define REG_0044_P0_HDMIRX_PHY_LANE_0_REG_OV_LANE_FSM_STAT_1 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0048_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x24)//0x220c_12h
    #define REG_0048_P0_HDMIRX_PHY_LANE_0_REG_OV_LANE_FSM_STAT_2 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_004C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x26)//0x220c_13h
    #define REG_004C_P0_HDMIRX_PHY_LANE_0_REG_OV_LANE_FSM_STAT_3 Fld(13,0,AC_MSKW10)//[12:0]
#define REG_0050_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x28)//0x220c_14h
    #define REG_0050_P0_HDMIRX_PHY_LANE_0_REG_OV_EQ_FSM_STAT_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0050_P0_HDMIRX_PHY_LANE_0_REG_COA_EQ_UP_BOND Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0054_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x2a)//0x220c_15h
    #define REG_0054_P0_HDMIRX_PHY_LANE_0_REG_OV_EQ_FSM_STAT_1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0054_P0_HDMIRX_PHY_LANE_0_REG_COA_EQ_LW_BOND Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0058_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x2c)//0x220c_16h
    #define REG_0058_P0_HDMIRX_PHY_LANE_0_REG_OV_EQ_FSM_STAT_2 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_005C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x2e)//0x220c_17h
    #define REG_005C_P0_HDMIRX_PHY_LANE_0_REG_OV_EQ_FSM_STAT_3 Fld(8,0,AC_FULLB0)//[7:0]
#define REG_0060_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x30)//0x220c_18h
    #define REG_0060_P0_HDMIRX_PHY_LANE_0_REG_AGC_BYPASS Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0060_P0_HDMIRX_PHY_LANE_0_REG_DFE_BYPASS Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0060_P0_HDMIRX_PHY_LANE_0_REG_QLT_BYPASS Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0060_P0_HDMIRX_PHY_LANE_0_REG_SWEEP_BYPASS Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0060_P0_HDMIRX_PHY_LANE_0_REG_DYNAMIC_BYPASS Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0060_P0_HDMIRX_PHY_LANE_0_REG_ENHANCE_AUTO_EQ_BYPASS Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0060_P0_HDMIRX_PHY_LANE_0_REG_FIFO_EVENT_CLR Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0060_P0_HDMIRX_PHY_LANE_0_REG_AABA_EXT Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0060_P0_HDMIRX_PHY_LANE_0_REG_EQ_BYPASS_COARSE Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0060_P0_HDMIRX_PHY_LANE_0_REG_EQ_TIMER_UNIT Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0060_P0_HDMIRX_PHY_LANE_0_REG_DIS_SQH_CONDI Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0060_P0_HDMIRX_PHY_LANE_0_REG_PHD_CAL_DONE_BYPASS Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0064_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x32)//0x220c_19h
    #define REG_0064_P0_HDMIRX_PHY_LANE_0_REG_PAT_PASS1_NUM Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0068_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x34)//0x220c_1ah
    #define REG_0068_P0_HDMIRX_PHY_LANE_0_REG_SYMBOL_DET_DURATION Fld(16,0,AC_FULLW10)//[15:0]
#define REG_006C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x36)//0x220c_1bh
    #define REG_006C_P0_HDMIRX_PHY_LANE_0_REG_AABA_PARSE_NUM Fld(2,14,AC_MSKB1)//[15:14]
    #define REG_006C_P0_HDMIRX_PHY_LANE_0_REG_EQ_TRG_SW_3 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_006C_P0_HDMIRX_PHY_LANE_0_REG_EQ_TRG_SW_2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_006C_P0_HDMIRX_PHY_LANE_0_REG_EQ_TRG_SW_1 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_006C_P0_HDMIRX_PHY_LANE_0_REG_EQ_TRG_SW_0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_006C_P0_HDMIRX_PHY_LANE_0_REG_SYMBOL_DET_MAX_TIME Fld(6,0,AC_MSKB0)//[5:0]
#define REG_0070_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x38)//0x220c_1ch
    #define REG_0070_P0_HDMIRX_PHY_LANE_0_REG_I_SMBL_LK_CONTI Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0074_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x3a)//0x220c_1dh
    #define REG_0074_P0_HDMIRX_PHY_LANE_0_REG_EQ_CHG_SATTLE_TIME Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0078_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x3c)//0x220c_1eh
    #define REG_0078_P0_HDMIRX_PHY_LANE_0_REG_EQ_STH_DET_DURATION Fld(16,0,AC_FULLW10)//[15:0]
#define REG_007C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x3e)//0x220c_1fh
    #define REG_007C_P0_HDMIRX_PHY_LANE_0_REG_ST_TIMEOUT_THR Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0080_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x40)//0x220c_20h
    #define REG_0080_P0_HDMIRX_PHY_LANE_0_REG_EQ_COARSE_DIREC Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_0080_P0_HDMIRX_PHY_LANE_0_REG_EQ_COARSE_STEP Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0080_P0_HDMIRX_PHY_LANE_0_REG_EQ_STRENGTH_INI Fld(6,0,AC_MSKB0)//[5:0]
#define REG_0084_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x42)//0x220c_21h
    #define REG_0084_P0_HDMIRX_PHY_LANE_0_REG_EQ_UP_BOND Fld(6,8,AC_MSKB1)//[13:8]
    #define REG_0084_P0_HDMIRX_PHY_LANE_0_REG_EQ_LW_BOND Fld(6,0,AC_MSKB0)//[5:0]
#define REG_0088_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x44)//0x220c_22h
    #define REG_0088_P0_HDMIRX_PHY_LANE_0_REG_EQ_STH_ACC_TH Fld(10,0,AC_MSKW10)//[9:0]
#define REG_008C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x46)//0x220c_23h
    #define REG_008C_P0_HDMIRX_PHY_LANE_0_REG_EQ_STH_CHG_TH Fld(10,0,AC_MSKW10)//[9:0]
    #define REG_008C_P0_HDMIRX_PHY_LANE_0_REG_ENABLE_TIME_OUT Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0090_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x48)//0x220c_24h
    #define REG_0090_P0_HDMIRX_PHY_LANE_0_REG_PAT_PASS2_NUM Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0094_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x4a)//0x220c_25h
    #define REG_0094_P0_HDMIRX_PHY_LANE_0_REG_EQ_STRENGTH_ACTIVE_CABLE Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0094_P0_HDMIRX_PHY_LANE_0_REG_STH_EQ_SEQ_VLD Fld(6,8,AC_MSKB1)//[13:8]
#define REG_0098_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x4c)//0x220c_26h
    #define REG_0098_P0_HDMIRX_PHY_LANE_0_REG_STH_EQ_DIFF_TH Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0098_P0_HDMIRX_PHY_LANE_0_REG_REDO_ENHAN_AEQ Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0098_P0_HDMIRX_PHY_LANE_0_REG_ENHAN_AEQ_ENABLE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_009C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x4e)//0x220c_27h
    #define REG_009C_P0_HDMIRX_PHY_LANE_0_REG_EQ_TOP_CONDI Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A0_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x50)//0x220c_28h
    #define REG_00A0_P0_HDMIRX_PHY_LANE_0_REG_EQ_TOP_LATCH_CLR Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_00A0_P0_HDMIRX_PHY_LANE_0_REG_LANE_TOP_TSTBUS_SEL Fld(6,8,AC_MSKB1)//[13:8]
    #define REG_00A0_P0_HDMIRX_PHY_LANE_0_REG_LANE_TOP_TSTBUS_M Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00A4_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x52)//0x220c_29h
    #define REG_00A4_P0_HDMIRX_PHY_LANE_0_REG_LANE_TOP_TSTBUS_L Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00A8_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x54)//0x220c_2ah
    #define REG_00A8_P0_HDMIRX_PHY_LANE_0_REG_ERR_CNT_TH Fld(8,8,AC_FULLB1)//[15:8]
    #define REG_00A8_P0_HDMIRX_PHY_LANE_0_REG_UNDER_OVER_MAX_TIME Fld(8,0,AC_FULLB0)//[7:0]
#define REG_00AC_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x56)//0x220c_2bh
    #define REG_00AC_P0_HDMIRX_PHY_LANE_0_REG_REDO_AEQ Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_00AC_P0_HDMIRX_PHY_LANE_0_REG_EQ_RESULT_OFFSET Fld(7,0,AC_MSKB0)//[6:0]
#define REG_00B0_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x58)//0x220c_2ch
    #define REG_00B0_P0_HDMIRX_PHY_LANE_0_REG_EQ_STH_ACC_RPT_2S_COMP Fld(10,0,AC_MSKW10)//[9:0]
    #define REG_00B0_P0_HDMIRX_PHY_LANE_0_REG_EQ_STH_ACC_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00B0_P0_HDMIRX_PHY_LANE_0_REG_EQ_MODE_ADD_OV_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00B0_P0_HDMIRX_PHY_LANE_0_REG_EQ_MODE_ADD_OV Fld(4,12,AC_MSKB1)//[15:12]
#define REG_00B4_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x5a)//0x220c_2dh
    #define REG_00B4_P0_HDMIRX_PHY_LANE_0_REG_TESTBUS_SEL_SSLMS Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B4_P0_HDMIRX_PHY_LANE_0_REG_SCAN_EXT_TIMER_SEL Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_00B4_P0_HDMIRX_PHY_LANE_0_REG_LANE_REPORT_SEL Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_00B4_P0_HDMIRX_PHY_LANE_0_REG_SQH_LATCH_CLEAR_SEL Fld(3,12,AC_MSKB1)//[14:12]
#define REG_00B8_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x5c)//0x220c_2eh
    #define REG_00B8_P0_HDMIRX_PHY_LANE_0_REG_AGC_MIN Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00B8_P0_HDMIRX_PHY_LANE_0_REG_AGC_MAX Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00BC_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x5e)//0x220c_2fh
    #define REG_00BC_P0_HDMIRX_PHY_LANE_0_REG_EN_CR_LOSE_SYNTH Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00BC_P0_HDMIRX_PHY_LANE_0_REG_ENABLE_DCDR_SCAN_SYMBOL Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00BC_P0_HDMIRX_PHY_LANE_0_REG_EN_FFE3_TO_FFE0_CLR_CR_LOCK Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00BC_P0_HDMIRX_PHY_LANE_0_REG_SYMBOL_DET_MODE Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00BC_P0_HDMIRX_PHY_LANE_0_REG_FFE3_TO_FFE0_ENABLE_SYNTH Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00BC_P0_HDMIRX_PHY_LANE_0_REG_1ACDR_DISABLE_L0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00BC_P0_HDMIRX_PHY_LANE_0_REG_1ACDR_DISABLE_L1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00BC_P0_HDMIRX_PHY_LANE_0_REG_1ACDR_DISABLE_L2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00BC_P0_HDMIRX_PHY_LANE_0_REG_1ACDR_DISABLE_L3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00C0_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x60)//0x220c_30h
    #define REG_00C0_P0_HDMIRX_PHY_LANE_0_REG_SCAN_RPT3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C4_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x62)//0x220c_31h
    #define REG_00C4_P0_HDMIRX_PHY_LANE_0_REG_SCAN_RPT2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C8_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x64)//0x220c_32h
    #define REG_00C8_P0_HDMIRX_PHY_LANE_0_REG_SCAN_RPT1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00CC_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x66)//0x220c_33h
    #define REG_00CC_P0_HDMIRX_PHY_LANE_0_REG_SCAN_RPT0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D0_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x68)//0x220c_34h
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_SCAN_AF_EQ_TRG_SW_0 Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_SCAN_AF_EQ_TRG_SW_1 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_SCAN_AF_EQ_TRG_SW_2 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_SCAN_AF_EQ_TRG_SW_3 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_SCAN_AF_DFE_TRG_SW_0 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_SCAN_AF_DFE_TRG_SW_1 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_SCAN_AF_DFE_TRG_SW_2 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_SCAN_AF_DFE_TRG_SW_3 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_BPS_AF_EQ_SCAN Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_BPS_AF_DFE_SCAN Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_SCAN_TIMER_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_SCAN_RPT_SEL Fld(2,2,AC_MSKB0)//[3:2]
    #define REG_00D0_P0_HDMIRX_PHY_LANE_0_REG_SCAN_SRC_SEL Fld(2,0,AC_MSKB0)//[1:0]
#define REG_00D4_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x6a)//0x220c_35h
    #define REG_00D4_P0_HDMIRX_PHY_LANE_0_REG_AUTOSCAN_SETTLE_TIME Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00D4_P0_HDMIRX_PHY_LANE_0_REG_AUTOSCAN_ACCUM_TIME Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00D4_P0_HDMIRX_PHY_LANE_0_REG_PHASE_QUALITY_MODE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00D4_P0_HDMIRX_PHY_LANE_0_REG_QUALITY_EYE_SEL Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00D4_P0_HDMIRX_PHY_LANE_0_REG_PHASE_2UI_COMPARE_EN Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00D4_P0_HDMIRX_PHY_LANE_0_REG_PHASE_2UI_COMPARE_THRD Fld(2,14,AC_MSKB1)//[15:14]
#define REG_00D8_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x6c)//0x220c_36h
    #define REG_00D8_P0_HDMIRX_PHY_LANE_0_REG_BOBBLE_THRD Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_00D8_P0_HDMIRX_PHY_LANE_0_REG_PHASE_QUALITY_GOOD Fld(6,8,AC_MSKB1)//[13:8]
#define REG_00DC_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x6e)//0x220c_37h
    #define REG_00DC_P0_HDMIRX_PHY_LANE_0_REG_PHASE_QUALITY_ENOUGH Fld(6,8,AC_MSKB1)//[13:8]
#define REG_00E0_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x70)//0x220c_38h
    #define REG_00E0_P0_HDMIRX_PHY_LANE_0_REG_TAP1_UPPER_BOUND Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00E0_P0_HDMIRX_PHY_LANE_0_REG_TAP1_LOW_BOUND Fld(8,8,AC_FULLB1)//[15:8]
#define REG_00E4_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x72)//0x220c_39h
    #define REG_00E4_P0_HDMIRX_PHY_LANE_0_REG_MIDDLE_THR_SEL Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_00E4_P0_HDMIRX_PHY_LANE_0_REG_MIDDLE_THR_NEW_MODE Fld(1,3,AC_MSKB0)//[3:3]
#define REG_00E8_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x74)//0x220c_3ah
    #define REG_00E8_P0_HDMIRX_PHY_LANE_0_REG_ENABLE_COARSE2DONE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00E8_P0_HDMIRX_PHY_LANE_0_REG_ENABLE_COARSE2DONE_BYPASS_ENH_EQ Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00E8_P0_HDMIRX_PHY_LANE_0_REG_ICTRL_WIDE_TIMER_SELECT Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00E8_P0_HDMIRX_PHY_LANE_0_REG_ICTRL_WIDE_TIMER_COUNT Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_00E8_P0_HDMIRX_PHY_LANE_0_REG_DIS_EQ_DONE_INT_L0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00E8_P0_HDMIRX_PHY_LANE_0_REG_DIS_EQ_DONE_INT_L1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00E8_P0_HDMIRX_PHY_LANE_0_REG_DIS_EQ_DONE_INT_L2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00E8_P0_HDMIRX_PHY_LANE_0_REG_DIS_EQ_DONE_INT_L3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00EC_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x76)//0x220c_3bh
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_SYMBOL_LOCK_MAC Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_ENABLE_PRE_DFE_MOD Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_HD14_DCDR_MODE_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_HD20_CLK_DCDR_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_BYPASS_BIG_CHG Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_ENABLE_ACTIVE_CABLE_MODE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_LONG_ZERO_ONE_DETECT_ENABLE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_CDR_TIMEOUT_MAX_EQ Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_DISABLE_PS_PHDAC Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_ENABLE_EQ_FREE_RUN_MODE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_PHASE_COUNT_TOTAL Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_ENABLE_AA55_DET Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_MODE_CHG_CLR_CR_LOCK Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00EC_P0_HDMIRX_PHY_LANE_0_REG_BYPASS_AUTO_SCAN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00F0_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x78)//0x220c_3ch
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_CDR2EQ Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_EQ_DONE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_SCAN_DONE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_DFE_SCAN_DONE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_AGC_DONE Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_DFE_DONE Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_QLT_DONE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_LINK_DONE Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_PLL_STABLE Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_PLL_UNSTABLE Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_OPT_12P5G_P Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_OPT_6P25G_P Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_PM2PHY_SQH_DGLH Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_NON_PM2PHY_SQH_DGLH Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_GC_PLL_CR_LOCK Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_INT_MASK_GC_PLL_CR_NOLOCK Fld(1,15,AC_MSKB1)//[15:15]
    #define REG_00F0_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_MASK_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F4_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x7a)//0x220c_3dh
    #define REG_00F4_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_FORCE_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F8_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x7c)//0x220c_3eh
    #define REG_00F8_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_CLR_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00FC_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x7e)//0x220c_3fh
    #define REG_00FC_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_STATUS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0100_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x80)//0x220c_40h
    #define REG_0100_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_MASK_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0104_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x82)//0x220c_41h
    #define REG_0104_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_FORCE_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0108_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x84)//0x220c_42h
    #define REG_0108_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_CLR_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_010C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x86)//0x220c_43h
    #define REG_010C_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_STATUS_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0110_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x88)//0x220c_44h
    #define REG_0110_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_MASK_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0114_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x8a)//0x220c_45h
    #define REG_0114_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_FORCE_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0118_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x8c)//0x220c_46h
    #define REG_0118_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_CLR_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_011C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x8e)//0x220c_47h
    #define REG_011C_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_STATUS_2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0120_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x90)//0x220c_48h
    #define REG_0120_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_MASK_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0124_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x92)//0x220c_49h
    #define REG_0124_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_FORCE_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0128_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x94)//0x220c_4ah
    #define REG_0128_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_CLR_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_012C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x96)//0x220c_4bh
    #define REG_012C_P0_HDMIRX_PHY_LANE_0_REG_LANE_INT_STATUS_3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0130_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x98)//0x220c_4ch
    #define REG_0130_P0_HDMIRX_PHY_LANE_0_REG_RO_TEST_OUT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0134_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x9a)//0x220c_4dh
    #define REG_0134_P0_HDMIRX_PHY_LANE_0_REG_DLEV_DATA_ERR_CNT Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0138_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x9c)//0x220c_4eh
    #define REG_0138_P0_HDMIRX_PHY_LANE_0_REG_DLEV_AT_EQ Fld(10,0,AC_MSKW10)//[9:0]
    #define REG_0138_P0_HDMIRX_PHY_LANE_0_REG_DLEV_AT_EQ_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0138_P0_HDMIRX_PHY_LANE_0_REG_EN_IDAC_TAP_CLR Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0138_P0_HDMIRX_PHY_LANE_0_REG_EN_IDAC_TAP_SET Fld(1,15,AC_MSKB1)//[15:15]
#define REG_013C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0x9e)//0x220c_4fh
    #define REG_013C_P0_HDMIRX_PHY_LANE_0_REG_PHASE_GOOD_THR Fld(7,0,AC_MSKB0)//[6:0]
    #define REG_013C_P0_HDMIRX_PHY_LANE_0_REG_PHASE_ENOUGH_THR Fld(7,8,AC_MSKB1)//[14:8]
#define REG_0140_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xa0)//0x220c_50h
    #define REG_0140_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SETTLE_TIME_COUNT Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0140_P0_HDMIRX_PHY_LANE_0_REG_DFE_SETTLE_TIME_COUNT Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0140_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SETTLE_ITERATION Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0140_P0_HDMIRX_PHY_LANE_0_REG_DLEV_DATA_SETTLE_ACCU_FLAG_OV Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0140_P0_HDMIRX_PHY_LANE_0_REG_UPDATE_DLEV_TIME_OUT_ENABLE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0140_P0_HDMIRX_PHY_LANE_0_REG_DFE_TIME_OUT_EN Fld(1,15,AC_MSKB1)//[15:15]

//Page P0_HDMIRX_PHY_LANE_0_2
#define REG_0144_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xa2)//0x220c_51h
    #define REG_0144_P0_HDMIRX_PHY_LANE_0_REG_EN_DLEV Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0144_P0_HDMIRX_PHY_LANE_0_REG_EN_DLEV_SWAP Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0144_P0_HDMIRX_PHY_LANE_0_REG_EN_TAP_RESIDUE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0144_P0_HDMIRX_PHY_LANE_0_REG_EN_DLEV_SW_MODE Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0144_P0_HDMIRX_PHY_LANE_0_REG_AGC_TESTBUS_SEL Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0144_P0_HDMIRX_PHY_LANE_0_REG_EN_PGA_MAX Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0144_P0_HDMIRX_PHY_LANE_0_REG_FILTER_DEPTH_DLEV Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0144_P0_HDMIRX_PHY_LANE_0_REG_FILTER_DEPTH_TAP Fld(3,12,AC_MSKB1)//[14:12]
    #define REG_0144_P0_HDMIRX_PHY_LANE_0_REG_TAP1_CLAMP_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0148_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xa4)//0x220c_52h
    #define REG_0148_P0_HDMIRX_PHY_LANE_0_REG_SWAP_PERIOD Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0148_P0_HDMIRX_PHY_LANE_0_REG_WAIT_SETTLE_SWAP Fld(3,4,AC_MSKB0)//[6:4]
    #define REG_0148_P0_HDMIRX_PHY_LANE_0_REG_WAIT_SETTLE_DAC Fld(3,8,AC_MSKB1)//[10:8]
    #define REG_0148_P0_HDMIRX_PHY_LANE_0_REG_DLEV_STEP Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_0148_P0_HDMIRX_PHY_LANE_0_REG_DLEV_STEP_DFE Fld(2,14,AC_MSKB1)//[15:14]
#define REG_014C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xa6)//0x220c_53h
    #define REG_014C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_INIT Fld(10,0,AC_MSKW10)//[9:0]
    #define REG_014C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SETTLE_PULSE_EN Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_014C_P0_HDMIRX_PHY_LANE_0_REG_DFE_SETTLE_PULSE_EN Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_014C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_TIME_OUT_EN Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_014C_P0_HDMIRX_PHY_LANE_0_REG_TAP_STEP Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0150_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xa8)//0x220c_54h
    #define REG_0150_P0_HDMIRX_PHY_LANE_0_REG_DFE_SETTLE_UPDATES Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0150_P0_HDMIRX_PHY_LANE_0_REG_DFE_SETTLE_ITERATION Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0150_P0_HDMIRX_PHY_LANE_0_REG_DLEV_STABLE_THRD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0154_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xaa)//0x220c_55h
    #define REG_0154_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SWAP_OV_0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0154_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SWAP_OV_1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0154_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SWAP_OV_2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0154_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SWAP_OV_3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0154_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SWAP_OV_EN_0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0154_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SWAP_OV_EN_1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0154_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SWAP_OV_EN_2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0154_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SWAP_OV_EN_3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0154_P0_HDMIRX_PHY_LANE_0_REG_UPDATE_DAC_TIME_OUT_THRD Fld(6,8,AC_MSKB1)//[13:8]
    #define REG_0154_P0_HDMIRX_PHY_LANE_0_REG_UPDATE_DAC_TIME_OUT_ENABLE Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0158_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xac)//0x220c_56h
    #define REG_0158_P0_HDMIRX_PHY_LANE_0_REG_EN_TAP_SW_MODE Fld(12,0,AC_MSKW10)//[11:0]
    #define REG_0158_P0_HDMIRX_PHY_LANE_0_REG_DLEV_GOOD_READBACK_0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0158_P0_HDMIRX_PHY_LANE_0_REG_DLEV_GOOD_READBACK_1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0158_P0_HDMIRX_PHY_LANE_0_REG_DLEV_GOOD_READBACK_2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0158_P0_HDMIRX_PHY_LANE_0_REG_DLEV_GOOD_READBACK_3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_015C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xae)//0x220c_57h
    #define REG_015C_P0_HDMIRX_PHY_LANE_0_REG_EN_TAP Fld(12,0,AC_MSKW10)//[11:0]
    #define REG_015C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_ENOUGH_READBACK_0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_015C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_ENOUGH_READBACK_1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_015C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_ENOUGH_READBACK_2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_015C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_ENOUGH_READBACK_3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0160_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xb0)//0x220c_58h
    #define REG_0160_P0_HDMIRX_PHY_LANE_0_REG_TEST_SSLMS Fld(9,0,AC_MSKW10)//[8:0]
    #define REG_0160_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SETTLE_UPDATES Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0164_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xb2)//0x220c_59h
    #define REG_0164_P0_HDMIRX_PHY_LANE_0_REG_AGC_WAIT_PGA_1US Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0164_P0_HDMIRX_PHY_LANE_0_REG_DLEV_CHECK_OV_EN_0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0164_P0_HDMIRX_PHY_LANE_0_REG_DLEV_CHECK_OV_EN_1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0164_P0_HDMIRX_PHY_LANE_0_REG_DLEV_CHECK_OV_EN_2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0164_P0_HDMIRX_PHY_LANE_0_REG_DLEV_CHECK_OV_EN_3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0164_P0_HDMIRX_PHY_LANE_0_REG_UPDATE_DLEV_TIME_OUT_THRD Fld(6,8,AC_MSKB1)//[13:8]
    #define REG_0164_P0_HDMIRX_PHY_LANE_0_REG_AGC_OUTPUT_SEL Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0168_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xb4)//0x220c_5ah
    #define REG_0168_P0_HDMIRX_PHY_LANE_0_REG_DLEV_INIT_TABLE Fld(10,0,AC_MSKW10)//[9:0]
    #define REG_0168_P0_HDMIRX_PHY_LANE_0_REG_EQ_OUTPUT_SEL Fld(2,10,AC_MSKB1)//[11:10]
    #define REG_0168_P0_HDMIRX_PHY_LANE_0_REG_DFE_AGC_FREERUN Fld(4,12,AC_MSKB1)//[15:12]
#define REG_016C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xb6)//0x220c_5bh
    #define REG_016C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_QUALITY_ACCU_COUNT Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_016C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_QUALITY_SETTLE_COUNT Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_016C_P0_HDMIRX_PHY_LANE_0_REG_EQ_STATE_RECORD_SEL Fld(2,8,AC_MSKB1)//[9:8]
    #define REG_016C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_QUALITY_CHECK_EN Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_016C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_XOR Fld(2,12,AC_MSKB1)//[13:12]
    #define REG_016C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_DATA_I_E_COMP_DISABLE Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_016C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_SWAP_SCAN_EN Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0170_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xb8)//0x220c_5ch
    #define REG_0170_P0_HDMIRX_PHY_LANE_0_REG_DLEV_GOOD Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0170_P0_HDMIRX_PHY_LANE_0_REG_DLEV_ENOUGH Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0174_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xba)//0x220c_5dh
    #define REG_0174_P0_HDMIRX_PHY_LANE_0_REG_AGC_INITIAL Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0174_P0_HDMIRX_PHY_LANE_0_REG_AGC_DLEV_TARGET Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0178_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xbc)//0x220c_5eh
    #define REG_0178_P0_HDMIRX_PHY_LANE_0_REG_AGC_SETTLE_COUNT Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0178_P0_HDMIRX_PHY_LANE_0_REG_AGC_SETTLE_ITERATION Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0178_P0_HDMIRX_PHY_LANE_0_REG_DLEV_STABLE_THRD_DFE Fld(8,8,AC_FULLB1)//[15:8]
#define REG_017C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xbe)//0x220c_5fh
    #define REG_017C_P0_HDMIRX_PHY_LANE_0_REG_DLEV_QUALITY_ERR_CNT_THRD Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0180_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xc0)//0x220c_60h
    #define REG_0180_P0_HDMIRX_PHY_LANE_0_REG_EQ_RESULT_BIN_0 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0180_P0_HDMIRX_PHY_LANE_0_REG_PGA_BIN_0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0184_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xc2)//0x220c_61h
    #define REG_0184_P0_HDMIRX_PHY_LANE_0_REG_EQ_RESULT_BIN_1 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0184_P0_HDMIRX_PHY_LANE_0_REG_PGA_BIN_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0188_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xc4)//0x220c_62h
    #define REG_0188_P0_HDMIRX_PHY_LANE_0_REG_EQ_RESULT_BIN_2 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_0188_P0_HDMIRX_PHY_LANE_0_REG_PGA_BIN_2 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_018C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xc6)//0x220c_63h
    #define REG_018C_P0_HDMIRX_PHY_LANE_0_REG_EQ_RESULT_BIN_3 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_018C_P0_HDMIRX_PHY_LANE_0_REG_PGA_BIN_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_0190_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xc8)//0x220c_64h
    #define REG_0190_P0_HDMIRX_PHY_LANE_0_REG_VDAC_IN_DLEV_BIN_0 Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0194_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xca)//0x220c_65h
    #define REG_0194_P0_HDMIRX_PHY_LANE_0_REG_VDAC_IN_DLEV_BIN_1 Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0198_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xcc)//0x220c_66h
    #define REG_0198_P0_HDMIRX_PHY_LANE_0_REG_VDAC_IN_DLEV_BIN_2 Fld(10,0,AC_MSKW10)//[9:0]
#define REG_019C_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xce)//0x220c_67h
    #define REG_019C_P0_HDMIRX_PHY_LANE_0_REG_VDAC_IN_DLEV_BIN_3 Fld(10,0,AC_MSKW10)//[9:0]
#define REG_01A0_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xd0)//0x220c_68h
    #define REG_01A0_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF1_BIN_0 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01A0_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF1_BIN_1 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01A4_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xd2)//0x220c_69h
    #define REG_01A4_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF1_BIN_2 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01A4_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF1_BIN_3 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01A8_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xd4)//0x220c_6ah
    #define REG_01A8_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF2_BIN_0 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01A8_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF2_BIN_1 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01AC_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xd6)//0x220c_6bh
    #define REG_01AC_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF2_BIN_2 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01AC_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF2_BIN_3 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01B0_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xd8)//0x220c_6ch
    #define REG_01B0_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF3_BIN_0 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01B0_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF3_BIN_1 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01B4_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xda)//0x220c_6dh
    #define REG_01B4_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF3_BIN_2 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01B4_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF3_BIN_3 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01B8_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xdc)//0x220c_6eh
    #define REG_01B8_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF4_BIN_0 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01B8_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF4_BIN_1 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01BC_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xde)//0x220c_6fh
    #define REG_01BC_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF4_BIN_2 Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01BC_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAPF4_BIN_3 Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01C0_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xe0)//0x220c_70h
    #define REG_01C0_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP1_BIN_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C0_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP1_BIN_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C4_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xe2)//0x220c_71h
    #define REG_01C4_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP1_BIN_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C4_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP1_BIN_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C8_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xe4)//0x220c_72h
    #define REG_01C8_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP2_BIN_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C8_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP2_BIN_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01CC_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xe6)//0x220c_73h
    #define REG_01CC_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP2_BIN_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01CC_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP2_BIN_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01D0_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xe8)//0x220c_74h
    #define REG_01D0_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP3_BIN_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01D0_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP3_BIN_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01D4_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xea)//0x220c_75h
    #define REG_01D4_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP3_BIN_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01D4_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP3_BIN_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01D8_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xec)//0x220c_76h
    #define REG_01D8_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP4_BIN_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01D8_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP4_BIN_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01DC_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xee)//0x220c_77h
    #define REG_01DC_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP4_BIN_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01DC_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP4_BIN_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01E0_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xf0)//0x220c_78h
    #define REG_01E0_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP5_BIN_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E0_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP5_BIN_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01E4_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xf2)//0x220c_79h
    #define REG_01E4_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP5_BIN_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E4_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP5_BIN_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01E8_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xf4)//0x220c_7ah
    #define REG_01E8_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP6_BIN_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E8_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP6_BIN_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01EC_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xf6)//0x220c_7bh
    #define REG_01EC_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP6_BIN_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01EC_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP6_BIN_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01F0_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xf8)//0x220c_7ch
    #define REG_01F0_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP7_BIN_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01F0_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP7_BIN_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01F4_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xfa)//0x220c_7dh
    #define REG_01F4_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP7_BIN_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01F4_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP7_BIN_3 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01F8_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xfc)//0x220c_7eh
    #define REG_01F8_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP8_BIN_0 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01F8_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP8_BIN_1 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01FC_P0_HDMIRX_PHY_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE +0xfe)//0x220c_7fh
    #define REG_01FC_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP8_BIN_2 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01FC_P0_HDMIRX_PHY_LANE_0_REG_IDAC_IN_TAP8_BIN_3 Fld(8,8,AC_FULLB1)//[15:8]

