// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.355750,HLS_SYN_LAT=15,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=97,HLS_SYN_FF=12110,HLS_SYN_LUT=66367,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [223:0] x_V;
output  [13:0] y_0_V;
output   y_0_V_ap_vld;
output  [13:0] y_1_V;
output   y_1_V_ap_vld;
output  [13:0] y_2_V;
output   y_2_V_ap_vld;
output  [13:0] y_3_V;
output   y_3_V_ap_vld;
output  [13:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
reg    ap_block_pp0_stage0_11001;
reg   [223:0] x_V_preg;
reg   [223:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [13:0] p_Val2_9_fu_320_p4;
reg  signed [13:0] p_Val2_9_reg_1490;
reg  signed [13:0] p_Val2_9_reg_1490_pp0_iter1_reg;
reg   [13:0] p_Val2_9_reg_1490_pp0_iter2_reg;
wire  signed [13:0] p_Val2_3_fu_330_p4;
reg  signed [13:0] p_Val2_3_reg_1500;
reg  signed [13:0] p_Val2_3_reg_1500_pp0_iter1_reg;
reg  signed [13:0] p_Val2_3_reg_1500_pp0_iter2_reg;
reg  signed [13:0] p_Val2_3_reg_1500_pp0_iter3_reg;
reg  signed [13:0] p_Val2_3_reg_1500_pp0_iter4_reg;
reg  signed [13:0] p_Val2_3_reg_1500_pp0_iter5_reg;
reg  signed [13:0] p_Val2_3_reg_1500_pp0_iter6_reg;
reg  signed [13:0] p_Val2_3_reg_1500_pp0_iter7_reg;
reg  signed [13:0] p_Val2_3_reg_1500_pp0_iter8_reg;
wire  signed [13:0] p_Val2_1_fu_340_p4;
reg  signed [13:0] p_Val2_1_reg_1506;
reg  signed [13:0] p_Val2_1_reg_1506_pp0_iter1_reg;
reg  signed [13:0] p_Val2_1_reg_1506_pp0_iter2_reg;
reg  signed [13:0] p_Val2_1_reg_1506_pp0_iter3_reg;
reg  signed [13:0] p_Val2_1_reg_1506_pp0_iter4_reg;
reg  signed [13:0] p_Val2_1_reg_1506_pp0_iter5_reg;
reg  signed [13:0] p_Val2_1_reg_1506_pp0_iter6_reg;
reg  signed [13:0] p_Val2_1_reg_1506_pp0_iter7_reg;
reg  signed [13:0] p_Val2_1_reg_1506_pp0_iter8_reg;
wire  signed [13:0] p_Val2_2_fu_350_p4;
reg  signed [13:0] p_Val2_2_reg_1517;
reg  signed [13:0] p_Val2_2_reg_1517_pp0_iter1_reg;
reg  signed [13:0] p_Val2_2_reg_1517_pp0_iter2_reg;
reg  signed [13:0] p_Val2_2_reg_1517_pp0_iter3_reg;
reg  signed [13:0] p_Val2_2_reg_1517_pp0_iter4_reg;
reg  signed [13:0] p_Val2_2_reg_1517_pp0_iter5_reg;
reg  signed [13:0] p_Val2_2_reg_1517_pp0_iter6_reg;
reg  signed [13:0] p_Val2_2_reg_1517_pp0_iter7_reg;
reg  signed [13:0] p_Val2_2_reg_1517_pp0_iter8_reg;
wire   [13:0] add_ln703_fu_361_p2;
reg   [13:0] add_ln703_reg_1525;
wire  signed [21:0] mul_ln1192_fu_1300_p2;
reg  signed [21:0] mul_ln1192_reg_1530;
wire   [13:0] sub_ln703_1_fu_376_p2;
reg   [13:0] sub_ln703_1_reg_1540;
wire   [13:0] add_ln703_2_fu_382_p2;
reg   [13:0] add_ln703_2_reg_1545;
reg  signed [13:0] p_Val2_20_reg_1550;
reg  signed [13:0] p_Val2_20_reg_1550_pp0_iter1_reg;
reg  signed [13:0] p_Val2_20_reg_1550_pp0_iter2_reg;
reg  signed [13:0] p_Val2_20_reg_1550_pp0_iter3_reg;
reg  signed [13:0] p_Val2_20_reg_1550_pp0_iter4_reg;
reg  signed [13:0] p_Val2_20_reg_1550_pp0_iter5_reg;
reg  signed [13:0] p_Val2_20_reg_1550_pp0_iter6_reg;
reg  signed [13:0] p_Val2_20_reg_1550_pp0_iter7_reg;
wire  signed [21:0] sext_ln1118_1_fu_402_p1;
reg  signed [21:0] sext_ln1118_1_reg_1561;
reg  signed [21:0] sext_ln1118_1_reg_1561_pp0_iter2_reg;
reg  signed [21:0] sext_ln1118_1_reg_1561_pp0_iter3_reg;
reg  signed [21:0] sext_ln1118_1_reg_1561_pp0_iter4_reg;
reg  signed [21:0] sext_ln1118_1_reg_1561_pp0_iter5_reg;
reg  signed [21:0] sext_ln1118_1_reg_1561_pp0_iter6_reg;
reg  signed [21:0] sext_ln1118_1_reg_1561_pp0_iter7_reg;
reg  signed [21:0] sext_ln1118_1_reg_1561_pp0_iter8_reg;
reg   [13:0] trunc_ln_reg_1566;
reg   [13:0] trunc_ln708_2_reg_1571;
reg   [13:0] trunc_ln708_9_reg_1576;
wire  signed [14:0] lhs_V_3_fu_448_p1;
reg  signed [14:0] lhs_V_3_reg_1581;
reg  signed [14:0] lhs_V_3_reg_1581_pp0_iter3_reg;
reg  signed [14:0] lhs_V_3_reg_1581_pp0_iter4_reg;
reg  signed [14:0] lhs_V_3_reg_1581_pp0_iter5_reg;
reg  signed [14:0] lhs_V_3_reg_1581_pp0_iter6_reg;
reg  signed [14:0] lhs_V_3_reg_1581_pp0_iter7_reg;
wire  signed [14:0] rhs_V_4_fu_465_p1;
reg  signed [14:0] rhs_V_4_reg_1591;
reg   [13:0] trunc_ln708_4_reg_1596;
reg   [13:0] trunc_ln708_6_reg_1601;
wire  signed [23:0] grp_fu_1348_p3;
reg  signed [23:0] ret_V_22_reg_1606;
reg   [13:0] trunc_ln708_s_reg_1611;
wire  signed [14:0] r_V_4_fu_522_p1;
reg  signed [14:0] r_V_4_reg_1616;
reg  signed [14:0] r_V_4_reg_1616_pp0_iter4_reg;
reg  signed [14:0] r_V_4_reg_1616_pp0_iter5_reg;
reg  signed [14:0] r_V_4_reg_1616_pp0_iter6_reg;
reg  signed [14:0] r_V_4_reg_1616_pp0_iter7_reg;
wire   [13:0] add_ln703_3_fu_525_p2;
reg   [13:0] add_ln703_3_reg_1621;
reg   [13:0] trunc_ln708_7_reg_1626;
reg   [13:0] trunc_ln708_10_reg_1631;
wire  signed [14:0] ret_V_37_fu_564_p2;
reg  signed [14:0] ret_V_37_reg_1636;
reg  signed [14:0] ret_V_37_reg_1636_pp0_iter9_reg;
wire  signed [18:0] mul_ln703_fu_1384_p2;
reg  signed [18:0] mul_ln703_reg_1641;
reg  signed [9:0] outsin_V_reg_1646;
wire   [14:0] ret_V_fu_595_p2;
reg   [14:0] ret_V_reg_1652;
reg  signed [14:0] ret_V_reg_1652_pp0_iter9_reg;
reg  signed [9:0] outcos_V_10_reg_1657;
reg  signed [9:0] outcos_V_10_reg_1657_pp0_iter9_reg;
reg  signed [9:0] outcos_V_4_reg_1663;
reg  signed [9:0] outcos_V_4_reg_1663_pp0_iter9_reg;
reg  signed [9:0] outcos_V_4_reg_1663_pp0_iter10_reg;
reg  signed [9:0] outcos_V_4_reg_1663_pp0_iter11_reg;
reg  signed [9:0] outcos_V_4_reg_1663_pp0_iter12_reg;
reg  signed [9:0] outcos_V_4_reg_1663_pp0_iter13_reg;
wire  signed [27:0] r_V_23_fu_1390_p2;
reg  signed [27:0] r_V_23_reg_1669;
wire  signed [31:0] r_V_26_fu_1396_p2;
reg  signed [31:0] r_V_26_reg_1675;
wire   [10:0] ret_V_18_fu_634_p2;
reg   [10:0] ret_V_18_reg_1680;
wire  signed [18:0] grp_fu_1402_p3;
reg  signed [18:0] ret_V_31_reg_1685;
reg  signed [9:0] outcos_V_reg_1690;
reg  signed [9:0] outcos_V_2_reg_1695;
reg   [9:0] outsin_V_10_reg_1700;
wire   [31:0] r_V_19_fu_743_p2;
reg   [31:0] r_V_19_reg_1705;
wire  signed [23:0] grp_fu_1425_p3;
reg  signed [23:0] ret_V_11_reg_1710;
wire   [29:0] add_ln700_1_fu_766_p2;
reg   [29:0] add_ln700_1_reg_1715;
wire   [59:0] r_V_27_fu_803_p2;
reg   [59:0] r_V_27_reg_1720;
wire   [19:0] r_V_29_fu_812_p2;
reg   [19:0] r_V_29_reg_1725;
wire  signed [21:0] mul_ln728_fu_1433_p2;
reg  signed [21:0] mul_ln728_reg_1730;
wire  signed [21:0] r_V_30_fu_1438_p2;
reg  signed [21:0] r_V_30_reg_1735;
wire  signed [20:0] ret_V_30_fu_1444_p2;
reg  signed [20:0] ret_V_30_reg_1740;
wire  signed [18:0] grp_fu_1450_p3;
reg  signed [18:0] ret_V_32_reg_1745;
reg  signed [9:0] outsin_V_1_reg_1750;
reg   [9:0] outsin_V_2_reg_1755;
wire  signed [23:0] grp_fu_1457_p3;
reg  signed [23:0] ret_V_8_reg_1760;
wire   [10:0] r_V_51_fu_860_p2;
reg   [10:0] r_V_51_reg_1765;
wire  signed [19:0] r_V_52_fu_869_p2;
reg  signed [19:0] r_V_52_reg_1770;
wire   [45:0] sub_ln700_fu_894_p2;
reg   [45:0] sub_ln700_reg_1776;
wire   [61:0] mul_ln700_2_fu_906_p2;
reg   [61:0] mul_ln700_2_reg_1781;
wire  signed [29:0] grp_fu_1465_p3;
reg  signed [29:0] ret_V_41_reg_1786;
wire  signed [21:0] r_V_37_fu_1473_p2;
reg  signed [21:0] r_V_37_reg_1791;
reg   [9:0] outsin_V_9_reg_1796;
reg   [13:0] trunc_ln708_1_reg_1801;
reg   [13:0] trunc_ln708_1_reg_1801_pp0_iter12_reg;
reg   [13:0] trunc_ln708_1_reg_1801_pp0_iter13_reg;
reg   [13:0] trunc_ln708_1_reg_1801_pp0_iter14_reg;
wire   [43:0] r_V_11_fu_1015_p2;
reg   [43:0] r_V_11_reg_1806;
reg   [9:0] outsin_V_5_reg_1811;
reg   [13:0] trunc_ln708_5_reg_1816;
reg   [13:0] trunc_ln708_5_reg_1816_pp0_iter12_reg;
reg   [13:0] trunc_ln708_5_reg_1816_pp0_iter13_reg;
reg   [13:0] trunc_ln708_5_reg_1816_pp0_iter14_reg;
wire   [47:0] r_V_31_fu_1081_p2;
reg   [47:0] r_V_31_reg_1821;
wire   [19:0] r_V_33_fu_1095_p2;
reg   [19:0] r_V_33_reg_1826;
wire   [41:0] r_V_40_fu_1117_p2;
reg   [41:0] r_V_40_reg_1831;
wire   [19:0] r_V_42_fu_1131_p2;
reg   [19:0] r_V_42_reg_1836;
wire   [50:0] r_V_12_fu_1143_p2;
reg   [50:0] r_V_12_reg_1841;
reg   [9:0] outsin_V_6_reg_1846;
wire   [65:0] r_V_34_fu_1159_p2;
reg  signed [65:0] r_V_34_reg_1851;
wire   [19:0] r_V_36_fu_1173_p2;
reg  signed [19:0] r_V_36_reg_1856;
wire   [55:0] r_V_43_fu_1185_p2;
reg   [55:0] r_V_43_reg_1861;
wire   [19:0] r_V_45_fu_1199_p2;
reg   [19:0] r_V_45_reg_1866;
wire   [59:0] r_V_13_fu_1211_p2;
reg   [59:0] r_V_13_reg_1871;
wire   [69:0] mul_ln1192_7_fu_1235_p2;
reg   [69:0] mul_ln1192_7_reg_1886;
wire   [61:0] mul_ln1192_2_fu_1247_p2;
reg   [61:0] mul_ln1192_2_reg_1891;
wire   [77:0] grp_fu_1223_p2;
reg   [77:0] mul_ln1192_4_reg_1896;
reg   [13:0] trunc_ln708_11_reg_1901;
reg    ap_block_pp0_stage0_subdone;
wire   [13:0] grp_generic_sincos_14_6_s_fu_235_in_V;
wire   [9:0] grp_generic_sincos_14_6_s_fu_235_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_235_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_235_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call27;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call27;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call27;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call27;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call27;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call27;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call27;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call27;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call27;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call27;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call27;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call27;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call27;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call27;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call27;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call27;
reg    ap_block_pp0_stage0_11001_ignoreCallOp22;
wire   [13:0] grp_generic_sincos_14_6_s_fu_240_in_V;
wire   [9:0] grp_generic_sincos_14_6_s_fu_240_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_240_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_240_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call70;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call70;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call70;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call70;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call70;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call70;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call70;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call70;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call70;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call70;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call70;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call70;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call70;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call70;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call70;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call70;
reg    ap_block_pp0_stage0_11001_ignoreCallOp27;
wire   [13:0] grp_generic_sincos_14_6_s_fu_245_in_V;
wire   [9:0] grp_generic_sincos_14_6_s_fu_245_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_245_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_245_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call94;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call94;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call94;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call94;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call94;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call94;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call94;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call94;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call94;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call94;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call94;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call94;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call94;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call94;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call94;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call94;
reg    ap_block_pp0_stage0_11001_ignoreCallOp31;
wire   [9:0] grp_generic_sincos_14_6_s_fu_250_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_250_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_250_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call34;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call34;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call34;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call34;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call34;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call34;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call34;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call34;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call34;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call34;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call34;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call34;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call34;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call34;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call34;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call34;
reg    ap_block_pp0_stage0_11001_ignoreCallOp35;
wire   [9:0] grp_generic_sincos_14_6_s_fu_255_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_255_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_255_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call76;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call76;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call76;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call76;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call76;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call76;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call76;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call76;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call76;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call76;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call76;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call76;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call76;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call76;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call76;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call76;
reg    ap_block_pp0_stage0_11001_ignoreCallOp41;
wire   [9:0] grp_generic_sincos_14_6_s_fu_260_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_260_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_260_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call82;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call82;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call82;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call82;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call82;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call82;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call82;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call82;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call82;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call82;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call82;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call82;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call82;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call82;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call82;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call82;
reg    ap_block_pp0_stage0_11001_ignoreCallOp42;
wire   [9:0] grp_generic_sincos_14_6_s_fu_265_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_265_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_265_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call49;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call49;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call49;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call49;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call49;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call49;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call49;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call49;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call49;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call49;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call49;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call49;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call49;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call49;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call49;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call49;
reg    ap_block_pp0_stage0_11001_ignoreCallOp54;
wire   [13:0] grp_generic_sincos_14_6_s_fu_270_in_V;
wire   [9:0] grp_generic_sincos_14_6_s_fu_270_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_270_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_270_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call59;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call59;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call59;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call59;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call59;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call59;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call59;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call59;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call59;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call59;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call59;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call59;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call59;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call59;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call59;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call59;
reg    ap_block_pp0_stage0_11001_ignoreCallOp57;
wire   [9:0] grp_generic_sincos_14_6_s_fu_275_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_275_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_275_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call89;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call89;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call89;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call89;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call89;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call89;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call89;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call89;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call89;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call89;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call89;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call89;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call89;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call89;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call89;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call89;
reg    ap_block_pp0_stage0_11001_ignoreCallOp61;
wire   [9:0] grp_generic_sincos_14_6_s_fu_280_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_280_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_280_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call238;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call238;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call238;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call238;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call238;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call238;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call238;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call238;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call238;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call238;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call238;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call238;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call238;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call238;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call238;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call238;
reg    ap_block_pp0_stage0_11001_ignoreCallOp78;
wire   [9:0] grp_generic_sincos_14_6_s_fu_285_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_285_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_285_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call104;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call104;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call104;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call104;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call104;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call104;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call104;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call104;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call104;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call104;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call104;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call104;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call104;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call104;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call104;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call104;
reg    ap_block_pp0_stage0_11001_ignoreCallOp92;
wire   [9:0] grp_generic_sincos_14_6_s_fu_290_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_290_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_290_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call181;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call181;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call181;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call181;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call181;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call181;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call181;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call181;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call181;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call181;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call181;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call181;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call181;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call181;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call181;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call181;
reg    ap_block_pp0_stage0_11001_ignoreCallOp94;
wire   [9:0] grp_generic_sincos_14_6_s_fu_295_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_295_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_295_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call206;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call206;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call206;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call206;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call206;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call206;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call206;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call206;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call206;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call206;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call206;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call206;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call206;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call206;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call206;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call206;
reg    ap_block_pp0_stage0_11001_ignoreCallOp95;
wire   [9:0] grp_generic_sincos_14_6_s_fu_300_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_300_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_300_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call248;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call248;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call248;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call248;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call248;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call248;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call248;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call248;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call248;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call248;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call248;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call248;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call248;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call248;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call248;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call248;
reg    ap_block_pp0_stage0_11001_ignoreCallOp103;
wire   [9:0] grp_generic_sincos_14_6_s_fu_305_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_305_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_305_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call110;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call110;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call110;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call110;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call110;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call110;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call110;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call110;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call110;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call110;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call110;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call110;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call110;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call110;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call110;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call110;
reg    ap_block_pp0_stage0_11001_ignoreCallOp119;
wire   [9:0] grp_generic_sincos_14_6_s_fu_310_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_310_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_310_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call220;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call220;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call220;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call220;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call220;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call220;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call220;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call220;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call220;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call220;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call220;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call220;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call220;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call220;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call220;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call220;
reg    ap_block_pp0_stage0_11001_ignoreCallOp122;
wire   [9:0] grp_generic_sincos_14_6_s_fu_315_ap_return_0;
wire   [9:0] grp_generic_sincos_14_6_s_fu_315_ap_return_1;
reg    grp_generic_sincos_14_6_s_fu_315_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call260;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call260;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call260;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call260;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call260;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call260;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call260;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call260;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call260;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call260;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call260;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call260;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call260;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call260;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call260;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call260;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
reg    ap_block_pp0_stage0_01001;
wire  signed [21:0] grp_fu_1306_p3;
(* use_dsp48 = "no" *) wire   [21:0] ret_V_33_fu_405_p2;
wire  signed [21:0] r_V_50_fu_1314_p2;
wire  signed [21:0] grp_fu_1321_p3;
wire   [13:0] sub_ln703_fu_451_p2;
wire   [14:0] ret_V_38_fu_468_p2;
wire  signed [15:0] lhs_V_5_fu_474_p1;
wire   [15:0] ret_V_15_fu_478_p2;
wire  signed [21:0] grp_fu_1330_p3;
wire  signed [21:0] grp_fu_1339_p3;
wire  signed [21:0] grp_fu_1356_p3;
wire  signed [29:0] grp_fu_1365_p3;
wire  signed [21:0] grp_fu_1374_p4;
wire  signed [14:0] rhs_V_3_fu_561_p1;
wire   [14:0] r_V_49_fu_576_p2;
wire  signed [14:0] sext_ln703_6_fu_585_p1;
wire   [14:0] ret_V_35_fu_589_p2;
wire  signed [15:0] lhs_V_4_fu_612_p1;
wire   [15:0] ret_V_13_fu_616_p2;
wire  signed [10:0] sext_ln703_12_fu_630_p1;
wire  signed [27:0] r_V_15_fu_1409_p2;
wire   [25:0] trunc_ln1118_fu_661_p1;
wire   [17:0] shl_ln1118_2_fu_679_p3;
wire   [15:0] shl_ln1118_3_fu_690_p3;
wire  signed [18:0] sext_ln1118_fu_686_p1;
wire  signed [18:0] sext_ln1118_8_fu_697_p1;
wire   [18:0] r_V_53_fu_701_p2;
wire   [29:0] shl_ln1118_1_fu_664_p3;
wire   [29:0] tmp_fu_671_p3;
wire   [26:0] rhs_V_2_fu_707_p3;
wire  signed [27:0] r_V_18_fu_1417_p2;
wire   [29:0] shl_ln1118_5_fu_732_p3;
wire   [31:0] shl_ln1118_4_fu_725_p3;
wire  signed [31:0] sext_ln1118_9_fu_739_p1;
wire  signed [21:0] lhs_V_2_fu_755_p3;
wire   [29:0] sub_ln1192_fu_715_p2;
wire  signed [29:0] sext_ln1192_7_fu_721_p1;
wire   [29:0] shl_ln1118_7_fu_779_p3;
wire   [31:0] shl_ln1118_6_fu_772_p3;
wire  signed [31:0] sext_ln1118_11_fu_786_p1;
wire   [31:0] r_V_24_fu_790_p2;
wire  signed [31:0] r_V_27_fu_803_p0;
wire  signed [31:0] r_V_27_fu_803_p1;
wire  signed [9:0] r_V_29_fu_812_p0;
wire  signed [19:0] r_V_28_fu_809_p1;
wire  signed [9:0] r_V_29_fu_812_p1;
wire  signed [17:0] rhs_V_1_fu_841_p3;
wire  signed [10:0] r_V_7_fu_856_p1;
wire  signed [9:0] r_V_52_fu_869_p0;
wire  signed [19:0] r_V_9_fu_866_p1;
wire  signed [9:0] r_V_52_fu_869_p1;
wire  signed [23:0] mul_ln700_1_fu_881_p0;
wire  signed [31:0] mul_ln700_1_fu_881_p1;
wire   [45:0] shl_ln1_fu_887_p3;
wire   [45:0] mul_ln700_1_fu_881_p2;
wire  signed [19:0] mul_ln700_2_fu_906_p0;
wire  signed [59:0] mul_ln700_2_fu_906_p1;
wire  signed [10:0] sext_ln703_14_fu_922_p1;
wire   [10:0] ret_V_25_fu_925_p2;
wire  signed [28:0] lhs_V_fu_945_p3;
wire  signed [9:0] r_V_48_fu_959_p0;
wire  signed [19:0] r_V_fu_956_p1;
wire  signed [9:0] r_V_48_fu_959_p1;
wire   [19:0] r_V_48_fu_959_p2;
wire   [27:0] rhs_V_fu_965_p3;
wire  signed [29:0] grp_fu_1479_p4;
wire  signed [29:0] sext_ln728_fu_973_p1;
(* use_dsp48 = "no" *) wire   [29:0] ret_V_34_fu_977_p2;
wire   [18:0] lhs_V_1_fu_992_p3;
wire  signed [19:0] sext_ln728_2_fu_999_p1;
wire   [19:0] ret_V_9_fu_1003_p2;
wire  signed [19:0] r_V_11_fu_1015_p0;
wire  signed [23:0] r_V_11_fu_1015_p1;
wire   [61:0] shl_ln700_1_fu_1025_p3;
wire   [57:0] rhs_V_5_fu_1041_p3;
wire   [61:0] sub_ln700_1_fu_1032_p2;
wire  signed [61:0] sext_ln728_4_fu_1049_p1;
wire   [61:0] ret_V_40_fu_1053_p2;
(* use_dsp48 = "no" *) wire   [29:0] ret_V_20_fu_1069_p2;
wire  signed [19:0] r_V_31_fu_1081_p0;
wire  signed [29:0] r_V_31_fu_1081_p1;
wire  signed [9:0] r_V_33_fu_1095_p0;
wire  signed [19:0] r_V_32_fu_1091_p1;
wire  signed [9:0] r_V_33_fu_1095_p1;
wire  signed [9:0] r_V_39_fu_1104_p0;
wire  signed [19:0] r_V_38_fu_1101_p1;
wire  signed [9:0] r_V_39_fu_1104_p1;
wire   [19:0] r_V_39_fu_1104_p2;
wire  signed [19:0] r_V_40_fu_1117_p0;
wire  signed [21:0] r_V_40_fu_1117_p1;
wire  signed [9:0] r_V_42_fu_1131_p0;
wire  signed [19:0] r_V_41_fu_1127_p1;
wire  signed [9:0] r_V_42_fu_1131_p1;
wire  signed [9:0] r_V_12_fu_1143_p0;
wire  signed [43:0] r_V_12_fu_1143_p1;
wire  signed [19:0] r_V_34_fu_1159_p0;
wire  signed [47:0] r_V_34_fu_1159_p1;
wire  signed [9:0] r_V_36_fu_1173_p0;
wire  signed [19:0] r_V_35_fu_1169_p1;
wire  signed [9:0] r_V_36_fu_1173_p1;
wire  signed [19:0] r_V_43_fu_1185_p0;
wire  signed [41:0] r_V_43_fu_1185_p1;
wire  signed [9:0] r_V_45_fu_1199_p0;
wire  signed [19:0] r_V_44_fu_1195_p1;
wire  signed [9:0] r_V_45_fu_1199_p1;
wire  signed [9:0] r_V_13_fu_1211_p0;
wire  signed [50:0] r_V_13_fu_1211_p1;
wire  signed [19:0] mul_ln1192_7_fu_1235_p0;
wire  signed [55:0] mul_ln1192_7_fu_1235_p1;
wire  signed [9:0] mul_ln1192_2_fu_1247_p0;
wire  signed [59:0] mul_ln1192_2_fu_1247_p1;
wire   [69:0] ret_V_48_fu_1253_p2;
wire   [61:0] ret_V_36_fu_1268_p2;
wire   [77:0] ret_V_44_fu_1284_p2;
wire   [8:0] mul_ln1192_fu_1300_p1;
wire  signed [13:0] grp_fu_1306_p0;
wire  signed [8:0] grp_fu_1306_p1;
wire  signed [13:0] r_V_50_fu_1314_p0;
wire   [7:0] r_V_50_fu_1314_p1;
wire   [11:0] grp_fu_1321_p1;
wire   [21:0] grp_fu_1321_p2;
wire  signed [15:0] grp_fu_1330_p0;
wire  signed [21:0] sext_ln1118_13_fu_484_p1;
wire  signed [15:0] grp_fu_1330_p1;
wire   [21:0] grp_fu_1330_p2;
wire  signed [13:0] grp_fu_1339_p0;
wire  signed [21:0] sext_ln1116_5_fu_462_p1;
wire   [10:0] grp_fu_1339_p1;
wire   [16:0] grp_fu_1339_p2;
wire   [10:0] grp_fu_1348_p1;
wire   [19:0] grp_fu_1348_p2;
wire  signed [13:0] grp_fu_1356_p0;
wire   [10:0] grp_fu_1356_p1;
wire   [14:0] grp_fu_1356_p2;
wire   [29:0] grp_fu_1365_p2;
wire  signed [13:0] grp_fu_1374_p0;
wire   [7:0] grp_fu_1374_p2;
wire   [15:0] grp_fu_1374_p3;
wire   [5:0] mul_ln703_fu_1384_p1;
wire  signed [13:0] r_V_23_fu_1390_p0;
wire  signed [27:0] r_V_22_fu_609_p1;
wire  signed [13:0] r_V_23_fu_1390_p1;
wire  signed [15:0] r_V_26_fu_1396_p0;
wire  signed [31:0] r_V_25_fu_622_p1;
wire  signed [15:0] r_V_26_fu_1396_p1;
wire   [5:0] grp_fu_1402_p1;
wire  signed [13:0] r_V_15_fu_1409_p0;
wire  signed [27:0] r_V_14_fu_640_p1;
wire  signed [13:0] r_V_15_fu_1409_p1;
wire  signed [13:0] r_V_18_fu_1417_p0;
wire  signed [27:0] r_V_17_fu_650_p1;
wire  signed [13:0] r_V_18_fu_1417_p1;
wire  signed [13:0] mul_ln728_fu_1433_p0;
wire  signed [8:0] mul_ln728_fu_1433_p1;
wire  signed [10:0] r_V_30_fu_1438_p0;
wire  signed [21:0] sext_ln1116_9_fu_818_p1;
wire  signed [10:0] r_V_30_fu_1438_p1;
wire   [6:0] ret_V_30_fu_1444_p1;
wire   [5:0] grp_fu_1450_p1;
wire  signed [8:0] grp_fu_1465_p1;
wire   [29:0] grp_fu_1465_p2;
wire  signed [10:0] r_V_37_fu_1473_p0;
wire  signed [21:0] sext_ln1116_13_fu_931_p1;
wire  signed [10:0] r_V_37_fu_1473_p1;
wire  signed [17:0] grp_fu_1479_p1;
reg    grp_fu_1223_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to14;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 x_V_preg = 224'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_235(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_14_6_s_fu_235_in_V),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_235_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_235_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_235_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_14_6_s_fu_240_in_V),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_240_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_240_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_240_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_245(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_14_6_s_fu_245_in_V),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_245_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_245_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_245_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln703_reg_1525),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_250_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_250_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_250_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_255(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(sub_ln703_1_reg_1540),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_255_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_255_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_255_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln703_2_reg_1545),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_260_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_260_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_260_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln_reg_1566),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_265_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_265_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_265_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_14_6_s_fu_270_in_V),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_270_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_270_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_270_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_275(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_2_reg_1571),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_275_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_275_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_275_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_280(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_9_reg_1576),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_280_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_280_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_280_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_285(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(p_Val2_9_reg_1490_pp0_iter2_reg),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_285_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_285_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_285_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_4_reg_1596),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_290_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_290_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_290_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_6_reg_1601),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_295_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_295_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_295_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_300(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1611),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_300_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_300_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_300_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_305(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln703_3_reg_1621),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_305_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_305_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_305_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_310(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_7_reg_1626),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_310_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_310_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_310_ap_ce)
);

generic_sincos_14_6_s grp_generic_sincos_14_6_s_fu_315(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_10_reg_1631),
    .ap_return_0(grp_generic_sincos_14_6_s_fu_315_ap_return_0),
    .ap_return_1(grp_generic_sincos_14_6_s_fu_315_ap_return_1),
    .ap_ce(grp_generic_sincos_14_6_s_fu_315_ap_ce)
);

myproject_mul_20s_66s_78_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 78 ))
myproject_mul_20s_66s_78_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_36_reg_1856),
    .din1(r_V_34_reg_1851),
    .ce(grp_fu_1223_ce),
    .dout(grp_fu_1223_p2)
);

myproject_mul_mul_14s_9ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_14s_9ns_22_1_1_U8(
    .din0(p_Val2_2_fu_350_p4),
    .din1(mul_ln1192_fu_1300_p1),
    .dout(mul_ln1192_fu_1300_p2)
);

myproject_mac_muladd_14s_9s_22s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_9s_22s_22_1_1_U9(
    .din0(grp_fu_1306_p0),
    .din1(grp_fu_1306_p1),
    .din2(mul_ln1192_reg_1530),
    .dout(grp_fu_1306_p3)
);

myproject_mul_mul_14s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_14s_8ns_22_1_1_U10(
    .din0(r_V_50_fu_1314_p0),
    .din1(r_V_50_fu_1314_p1),
    .dout(r_V_50_fu_1314_p2)
);

myproject_mac_muladd_14s_12ns_22ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_12ns_22ns_22_1_1_U11(
    .din0(p_Val2_9_reg_1490),
    .din1(grp_fu_1321_p1),
    .din2(grp_fu_1321_p2),
    .dout(grp_fu_1321_p3)
);

myproject_mac_mulsub_16s_16s_22ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_mulsub_16s_16s_22ns_22_1_1_U12(
    .din0(grp_fu_1330_p0),
    .din1(grp_fu_1330_p1),
    .din2(grp_fu_1330_p2),
    .dout(grp_fu_1330_p3)
);

myproject_mac_muladd_14s_11ns_17ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_11ns_17ns_22_1_1_U13(
    .din0(grp_fu_1339_p0),
    .din1(grp_fu_1339_p1),
    .din2(grp_fu_1339_p2),
    .dout(grp_fu_1339_p3)
);

myproject_mac_muladd_14s_11ns_20ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_14s_11ns_20ns_24_1_1_U14(
    .din0(p_Val2_9_reg_1490_pp0_iter1_reg),
    .din1(grp_fu_1348_p1),
    .din2(grp_fu_1348_p2),
    .dout(grp_fu_1348_p3)
);

myproject_mac_muladd_14s_11ns_15ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_14s_11ns_15ns_22_1_1_U15(
    .din0(grp_fu_1356_p0),
    .din1(grp_fu_1356_p1),
    .din2(grp_fu_1356_p2),
    .dout(grp_fu_1356_p3)
);

myproject_mac_muladd_14s_24s_30ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
myproject_mac_muladd_14s_24s_30ns_30_1_1_U16(
    .din0(p_Val2_9_reg_1490_pp0_iter2_reg),
    .din1(ret_V_22_reg_1606),
    .din2(grp_fu_1365_p2),
    .dout(grp_fu_1365_p3)
);

myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 22 ))
myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U17(
    .din0(grp_fu_1374_p0),
    .din1(p_Val2_1_reg_1506_pp0_iter2_reg),
    .din2(grp_fu_1374_p2),
    .din3(grp_fu_1374_p3),
    .dout(grp_fu_1374_p4)
);

myproject_mul_mul_14s_6ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_14s_6ns_19_1_1_U18(
    .din0(p_Val2_1_reg_1506_pp0_iter7_reg),
    .din1(mul_ln703_fu_1384_p1),
    .dout(mul_ln703_fu_1384_p2)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U19(
    .din0(r_V_23_fu_1390_p0),
    .din1(r_V_23_fu_1390_p1),
    .dout(r_V_23_fu_1390_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U20(
    .din0(r_V_26_fu_1396_p0),
    .din1(r_V_26_fu_1396_p1),
    .dout(r_V_26_fu_1396_p2)
);

myproject_mac_muladd_10s_6ns_19s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
myproject_mac_muladd_10s_6ns_19s_19_1_1_U21(
    .din0(outsin_V_reg_1646),
    .din1(grp_fu_1402_p1),
    .din2(mul_ln703_reg_1641),
    .dout(grp_fu_1402_p3)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U22(
    .din0(r_V_15_fu_1409_p0),
    .din1(r_V_15_fu_1409_p1),
    .dout(r_V_15_fu_1409_p2)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U23(
    .din0(r_V_18_fu_1417_p0),
    .din1(r_V_18_fu_1417_p1),
    .dout(r_V_18_fu_1417_p2)
);

myproject_mac_muladd_10s_14s_22s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_10s_14s_22s_24_1_1_U24(
    .din0(outcos_V_4_reg_1663),
    .din1(p_Val2_3_reg_1500_pp0_iter8_reg),
    .din2(lhs_V_2_fu_755_p3),
    .dout(grp_fu_1425_p3)
);

myproject_mul_mul_14s_9s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_14s_9s_22_1_1_U25(
    .din0(mul_ln728_fu_1433_p0),
    .din1(mul_ln728_fu_1433_p1),
    .dout(mul_ln728_fu_1433_p2)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U26(
    .din0(r_V_30_fu_1438_p0),
    .din1(r_V_30_fu_1438_p1),
    .dout(r_V_30_fu_1438_p2)
);

myproject_mul_mul_15s_7ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_15s_7ns_21_1_1_U27(
    .din0(ret_V_37_reg_1636_pp0_iter9_reg),
    .din1(ret_V_30_fu_1444_p1),
    .dout(ret_V_30_fu_1444_p2)
);

myproject_mac_mulsub_10s_6ns_19s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
myproject_mac_mulsub_10s_6ns_19s_19_1_1_U28(
    .din0(outcos_V_reg_1690),
    .din1(grp_fu_1450_p1),
    .din2(ret_V_31_reg_1685),
    .dout(grp_fu_1450_p3)
);

myproject_mac_mul_sub_10s_15s_18s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 24 ))
myproject_mac_mul_sub_10s_15s_18s_24_1_1_U29(
    .din0(outcos_V_2_reg_1695),
    .din1(ret_V_reg_1652_pp0_iter9_reg),
    .din2(rhs_V_1_fu_841_p3),
    .dout(grp_fu_1457_p3)
);

myproject_mac_muladd_22s_9s_30ns_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
myproject_mac_muladd_22s_9s_30ns_30_1_1_U30(
    .din0(r_V_30_reg_1735),
    .din1(grp_fu_1465_p1),
    .din2(grp_fu_1465_p2),
    .dout(grp_fu_1465_p3)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U31(
    .din0(r_V_37_fu_1473_p0),
    .din1(r_V_37_fu_1473_p1),
    .dout(r_V_37_fu_1473_p2)
);

myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 30 ))
myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U32(
    .din0(ret_V_32_reg_1745),
    .din1(grp_fu_1479_p1),
    .din2(outsin_V_1_reg_1750),
    .din3(lhs_V_fu_945_p3),
    .dout(grp_fu_1479_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 224'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln700_1_reg_1715[29 : 2] <= add_ln700_1_fu_766_p2[29 : 2];
        add_ln703_3_reg_1621 <= add_ln703_3_fu_525_p2;
        lhs_V_3_reg_1581 <= lhs_V_3_fu_448_p1;
        lhs_V_3_reg_1581_pp0_iter3_reg <= lhs_V_3_reg_1581;
        lhs_V_3_reg_1581_pp0_iter4_reg <= lhs_V_3_reg_1581_pp0_iter3_reg;
        lhs_V_3_reg_1581_pp0_iter5_reg <= lhs_V_3_reg_1581_pp0_iter4_reg;
        lhs_V_3_reg_1581_pp0_iter6_reg <= lhs_V_3_reg_1581_pp0_iter5_reg;
        lhs_V_3_reg_1581_pp0_iter7_reg <= lhs_V_3_reg_1581_pp0_iter6_reg;
        mul_ln1192_2_reg_1891 <= mul_ln1192_2_fu_1247_p2;
        mul_ln1192_4_reg_1896 <= grp_fu_1223_p2;
        mul_ln1192_7_reg_1886 <= mul_ln1192_7_fu_1235_p2;
        mul_ln700_2_reg_1781[61 : 2] <= mul_ln700_2_fu_906_p2[61 : 2];
        mul_ln703_reg_1641 <= mul_ln703_fu_1384_p2;
        mul_ln728_reg_1730 <= mul_ln728_fu_1433_p2;
        outcos_V_10_reg_1657 <= grp_generic_sincos_14_6_s_fu_245_ap_return_1;
        outcos_V_10_reg_1657_pp0_iter9_reg <= outcos_V_10_reg_1657;
        outcos_V_2_reg_1695 <= grp_generic_sincos_14_6_s_fu_255_ap_return_1;
        outcos_V_4_reg_1663 <= grp_generic_sincos_14_6_s_fu_235_ap_return_1;
        outcos_V_4_reg_1663_pp0_iter10_reg <= outcos_V_4_reg_1663_pp0_iter9_reg;
        outcos_V_4_reg_1663_pp0_iter11_reg <= outcos_V_4_reg_1663_pp0_iter10_reg;
        outcos_V_4_reg_1663_pp0_iter12_reg <= outcos_V_4_reg_1663_pp0_iter11_reg;
        outcos_V_4_reg_1663_pp0_iter13_reg <= outcos_V_4_reg_1663_pp0_iter12_reg;
        outcos_V_4_reg_1663_pp0_iter9_reg <= outcos_V_4_reg_1663;
        outcos_V_reg_1690 <= grp_generic_sincos_14_6_s_fu_250_ap_return_1;
        outsin_V_10_reg_1700 <= grp_generic_sincos_14_6_s_fu_260_ap_return_0;
        outsin_V_1_reg_1750 <= grp_generic_sincos_14_6_s_fu_265_ap_return_0;
        outsin_V_2_reg_1755 <= grp_generic_sincos_14_6_s_fu_270_ap_return_0;
        outsin_V_5_reg_1811 <= grp_generic_sincos_14_6_s_fu_285_ap_return_0;
        outsin_V_6_reg_1846 <= grp_generic_sincos_14_6_s_fu_305_ap_return_0;
        outsin_V_9_reg_1796 <= grp_generic_sincos_14_6_s_fu_280_ap_return_0;
        outsin_V_reg_1646 <= grp_generic_sincos_14_6_s_fu_235_ap_return_0;
        p_Val2_1_reg_1506_pp0_iter2_reg <= p_Val2_1_reg_1506_pp0_iter1_reg;
        p_Val2_1_reg_1506_pp0_iter3_reg <= p_Val2_1_reg_1506_pp0_iter2_reg;
        p_Val2_1_reg_1506_pp0_iter4_reg <= p_Val2_1_reg_1506_pp0_iter3_reg;
        p_Val2_1_reg_1506_pp0_iter5_reg <= p_Val2_1_reg_1506_pp0_iter4_reg;
        p_Val2_1_reg_1506_pp0_iter6_reg <= p_Val2_1_reg_1506_pp0_iter5_reg;
        p_Val2_1_reg_1506_pp0_iter7_reg <= p_Val2_1_reg_1506_pp0_iter6_reg;
        p_Val2_1_reg_1506_pp0_iter8_reg <= p_Val2_1_reg_1506_pp0_iter7_reg;
        p_Val2_20_reg_1550_pp0_iter2_reg <= p_Val2_20_reg_1550_pp0_iter1_reg;
        p_Val2_20_reg_1550_pp0_iter3_reg <= p_Val2_20_reg_1550_pp0_iter2_reg;
        p_Val2_20_reg_1550_pp0_iter4_reg <= p_Val2_20_reg_1550_pp0_iter3_reg;
        p_Val2_20_reg_1550_pp0_iter5_reg <= p_Val2_20_reg_1550_pp0_iter4_reg;
        p_Val2_20_reg_1550_pp0_iter6_reg <= p_Val2_20_reg_1550_pp0_iter5_reg;
        p_Val2_20_reg_1550_pp0_iter7_reg <= p_Val2_20_reg_1550_pp0_iter6_reg;
        p_Val2_2_reg_1517_pp0_iter2_reg <= p_Val2_2_reg_1517_pp0_iter1_reg;
        p_Val2_2_reg_1517_pp0_iter3_reg <= p_Val2_2_reg_1517_pp0_iter2_reg;
        p_Val2_2_reg_1517_pp0_iter4_reg <= p_Val2_2_reg_1517_pp0_iter3_reg;
        p_Val2_2_reg_1517_pp0_iter5_reg <= p_Val2_2_reg_1517_pp0_iter4_reg;
        p_Val2_2_reg_1517_pp0_iter6_reg <= p_Val2_2_reg_1517_pp0_iter5_reg;
        p_Val2_2_reg_1517_pp0_iter7_reg <= p_Val2_2_reg_1517_pp0_iter6_reg;
        p_Val2_2_reg_1517_pp0_iter8_reg <= p_Val2_2_reg_1517_pp0_iter7_reg;
        p_Val2_3_reg_1500_pp0_iter2_reg <= p_Val2_3_reg_1500_pp0_iter1_reg;
        p_Val2_3_reg_1500_pp0_iter3_reg <= p_Val2_3_reg_1500_pp0_iter2_reg;
        p_Val2_3_reg_1500_pp0_iter4_reg <= p_Val2_3_reg_1500_pp0_iter3_reg;
        p_Val2_3_reg_1500_pp0_iter5_reg <= p_Val2_3_reg_1500_pp0_iter4_reg;
        p_Val2_3_reg_1500_pp0_iter6_reg <= p_Val2_3_reg_1500_pp0_iter5_reg;
        p_Val2_3_reg_1500_pp0_iter7_reg <= p_Val2_3_reg_1500_pp0_iter6_reg;
        p_Val2_3_reg_1500_pp0_iter8_reg <= p_Val2_3_reg_1500_pp0_iter7_reg;
        p_Val2_9_reg_1490_pp0_iter2_reg <= p_Val2_9_reg_1490_pp0_iter1_reg;
        r_V_11_reg_1806 <= r_V_11_fu_1015_p2;
        r_V_12_reg_1841 <= r_V_12_fu_1143_p2;
        r_V_13_reg_1871 <= r_V_13_fu_1211_p2;
        r_V_19_reg_1705[31 : 2] <= r_V_19_fu_743_p2[31 : 2];
        r_V_23_reg_1669 <= r_V_23_fu_1390_p2;
        r_V_26_reg_1675 <= r_V_26_fu_1396_p2;
        r_V_27_reg_1720[59 : 2] <= r_V_27_fu_803_p2[59 : 2];
        r_V_29_reg_1725 <= r_V_29_fu_812_p2;
        r_V_30_reg_1735 <= r_V_30_fu_1438_p2;
        r_V_31_reg_1821 <= r_V_31_fu_1081_p2;
        r_V_33_reg_1826 <= r_V_33_fu_1095_p2;
        r_V_34_reg_1851 <= r_V_34_fu_1159_p2;
        r_V_36_reg_1856 <= r_V_36_fu_1173_p2;
        r_V_37_reg_1791 <= r_V_37_fu_1473_p2;
        r_V_40_reg_1831 <= r_V_40_fu_1117_p2;
        r_V_42_reg_1836 <= r_V_42_fu_1131_p2;
        r_V_43_reg_1861 <= r_V_43_fu_1185_p2;
        r_V_45_reg_1866 <= r_V_45_fu_1199_p2;
        r_V_4_reg_1616 <= r_V_4_fu_522_p1;
        r_V_4_reg_1616_pp0_iter4_reg <= r_V_4_reg_1616;
        r_V_4_reg_1616_pp0_iter5_reg <= r_V_4_reg_1616_pp0_iter4_reg;
        r_V_4_reg_1616_pp0_iter6_reg <= r_V_4_reg_1616_pp0_iter5_reg;
        r_V_4_reg_1616_pp0_iter7_reg <= r_V_4_reg_1616_pp0_iter6_reg;
        r_V_51_reg_1765 <= r_V_51_fu_860_p2;
        r_V_52_reg_1770 <= r_V_52_fu_869_p2;
        ret_V_18_reg_1680 <= ret_V_18_fu_634_p2;
        ret_V_30_reg_1740 <= ret_V_30_fu_1444_p2;
        ret_V_37_reg_1636 <= ret_V_37_fu_564_p2;
        ret_V_37_reg_1636_pp0_iter9_reg <= ret_V_37_reg_1636;
        ret_V_reg_1652 <= ret_V_fu_595_p2;
        ret_V_reg_1652_pp0_iter9_reg <= ret_V_reg_1652;
        rhs_V_4_reg_1591 <= rhs_V_4_fu_465_p1;
        sext_ln1118_1_reg_1561_pp0_iter2_reg <= sext_ln1118_1_reg_1561;
        sext_ln1118_1_reg_1561_pp0_iter3_reg <= sext_ln1118_1_reg_1561_pp0_iter2_reg;
        sext_ln1118_1_reg_1561_pp0_iter4_reg <= sext_ln1118_1_reg_1561_pp0_iter3_reg;
        sext_ln1118_1_reg_1561_pp0_iter5_reg <= sext_ln1118_1_reg_1561_pp0_iter4_reg;
        sext_ln1118_1_reg_1561_pp0_iter6_reg <= sext_ln1118_1_reg_1561_pp0_iter5_reg;
        sext_ln1118_1_reg_1561_pp0_iter7_reg <= sext_ln1118_1_reg_1561_pp0_iter6_reg;
        sext_ln1118_1_reg_1561_pp0_iter8_reg <= sext_ln1118_1_reg_1561_pp0_iter7_reg;
        sub_ln700_reg_1776[45 : 2] <= sub_ln700_fu_894_p2[45 : 2];
        trunc_ln708_10_reg_1631 <= {{grp_fu_1374_p4[21:8]}};
        trunc_ln708_11_reg_1901 <= {{ret_V_48_fu_1253_p2[69:56]}};
        trunc_ln708_1_reg_1801 <= {{ret_V_34_fu_977_p2[29:16]}};
        trunc_ln708_1_reg_1801_pp0_iter12_reg <= trunc_ln708_1_reg_1801;
        trunc_ln708_1_reg_1801_pp0_iter13_reg <= trunc_ln708_1_reg_1801_pp0_iter12_reg;
        trunc_ln708_1_reg_1801_pp0_iter14_reg <= trunc_ln708_1_reg_1801_pp0_iter13_reg;
        trunc_ln708_4_reg_1596 <= {{grp_fu_1330_p3[21:8]}};
        trunc_ln708_5_reg_1816 <= {{ret_V_40_fu_1053_p2[61:48]}};
        trunc_ln708_5_reg_1816_pp0_iter12_reg <= trunc_ln708_5_reg_1816;
        trunc_ln708_5_reg_1816_pp0_iter13_reg <= trunc_ln708_5_reg_1816_pp0_iter12_reg;
        trunc_ln708_5_reg_1816_pp0_iter14_reg <= trunc_ln708_5_reg_1816_pp0_iter13_reg;
        trunc_ln708_6_reg_1601 <= {{grp_fu_1339_p3[21:8]}};
        trunc_ln708_7_reg_1626 <= {{grp_fu_1365_p3[29:16]}};
        trunc_ln708_s_reg_1611 <= {{grp_fu_1356_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln703_2_reg_1545 <= add_ln703_2_fu_382_p2;
        add_ln703_reg_1525 <= add_ln703_fu_361_p2;
        mul_ln1192_reg_1530 <= mul_ln1192_fu_1300_p2;
        p_Val2_1_reg_1506 <= {{x_V_in_sig[223:210]}};
        p_Val2_1_reg_1506_pp0_iter1_reg <= p_Val2_1_reg_1506;
        p_Val2_20_reg_1550 <= {{x_V_in_sig[55:42]}};
        p_Val2_20_reg_1550_pp0_iter1_reg <= p_Val2_20_reg_1550;
        p_Val2_2_reg_1517 <= {{x_V_in_sig[41:28]}};
        p_Val2_2_reg_1517_pp0_iter1_reg <= p_Val2_2_reg_1517;
        p_Val2_3_reg_1500 <= {{x_V_in_sig[69:56]}};
        p_Val2_3_reg_1500_pp0_iter1_reg <= p_Val2_3_reg_1500;
        p_Val2_9_reg_1490 <= {{x_V_in_sig[209:196]}};
        p_Val2_9_reg_1490_pp0_iter1_reg <= p_Val2_9_reg_1490;
        sext_ln1118_1_reg_1561 <= sext_ln1118_1_fu_402_p1;
        sub_ln703_1_reg_1540 <= sub_ln703_1_fu_376_p2;
        trunc_ln708_2_reg_1571 <= {{r_V_50_fu_1314_p2[21:8]}};
        trunc_ln708_9_reg_1576 <= {{grp_fu_1321_p3[21:8]}};
        trunc_ln_reg_1566 <= {{ret_V_33_fu_405_p2[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ret_V_11_reg_1710 <= grp_fu_1425_p3;
        ret_V_31_reg_1685 <= grp_fu_1402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ret_V_22_reg_1606 <= grp_fu_1348_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ret_V_32_reg_1745 <= grp_fu_1450_p3;
        ret_V_41_reg_1786 <= grp_fu_1465_p3;
        ret_V_8_reg_1760 <= grp_fu_1457_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to14 = 1'b1;
    end else begin
        ap_idle_pp0_0to14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to14 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1223_ce = 1'b1;
    end else begin
        grp_fu_1223_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp22) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_235_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_235_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp27) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_240_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_240_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp31) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_245_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_245_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp35) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_250_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_250_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp41) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_255_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_255_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_260_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_260_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp54) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_265_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_265_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp57) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_270_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_270_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp61) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_275_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_275_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp78) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_280_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_280_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp92) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_285_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_285_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp94) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_290_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_290_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp95) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_295_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_295_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_300_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_300_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp119) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_305_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_305_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp122) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_310_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_310_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_14_6_s_fu_315_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_14_6_s_fu_315_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_766_p2 = ($signed(sub_ln1192_fu_715_p2) + $signed(sext_ln1192_7_fu_721_p1));

assign add_ln703_2_fu_382_p2 = ($signed(p_Val2_2_fu_350_p4) + $signed(14'd16285));

assign add_ln703_3_fu_525_p2 = ($signed(p_Val2_20_reg_1550_pp0_iter2_reg) + $signed(14'd16370));

assign add_ln703_fu_361_p2 = ($signed(p_Val2_3_fu_330_p4) + $signed(p_Val2_1_fu_340_p4));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp103 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp119 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp122 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp22 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp27 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp31 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp35 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp41 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp42 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp54 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp57 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp61 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp78 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp92 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp94 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp95 = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call94 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call104 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call110 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call181 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call206 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call220 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call238 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call248 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call260 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call27 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call34 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call49 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call59 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call70 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call76 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call82 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call89 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call94 = ((x_V_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call181 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call206 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call238 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call260 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1306_p0 = sext_ln1118_1_fu_402_p1;

assign grp_fu_1306_p1 = 22'd4194123;

assign grp_fu_1321_p1 = 22'd1251;

assign grp_fu_1321_p2 = {{p_Val2_20_reg_1550}, {8'd0}};

assign grp_fu_1330_p0 = sext_ln1118_13_fu_484_p1;

assign grp_fu_1330_p1 = sext_ln1118_13_fu_484_p1;

assign grp_fu_1330_p2 = {{p_Val2_2_reg_1517_pp0_iter1_reg}, {8'd0}};

assign grp_fu_1339_p0 = sext_ln1116_5_fu_462_p1;

assign grp_fu_1339_p1 = 22'd604;

assign grp_fu_1339_p2 = 22'd55808;

assign grp_fu_1348_p1 = 24'd604;

assign grp_fu_1348_p2 = 24'd289536;

assign grp_fu_1356_p0 = sext_ln1116_5_fu_462_p1;

assign grp_fu_1356_p1 = 22'd733;

assign grp_fu_1356_p2 = 22'd11264;

assign grp_fu_1365_p2 = {{p_Val2_20_reg_1550_pp0_iter2_reg}, {16'd0}};

assign grp_fu_1374_p0 = rhs_V_4_reg_1591;

assign grp_fu_1374_p2 = 22'd113;

assign grp_fu_1374_p3 = 22'd25088;

assign grp_fu_1402_p1 = 16'd22;

assign grp_fu_1450_p1 = 16'd22;

assign grp_fu_1465_p1 = 30'd1073741650;

assign grp_fu_1465_p2 = {{mul_ln728_reg_1730}, {8'd0}};

assign grp_fu_1479_p1 = 20'd968704;

assign grp_generic_sincos_14_6_s_fu_235_in_V = {{x_V_in_sig[41:28]}};

assign grp_generic_sincos_14_6_s_fu_240_in_V = x_V_in_sig[13:0];

assign grp_generic_sincos_14_6_s_fu_245_in_V = {{x_V_in_sig[55:42]}};

assign grp_generic_sincos_14_6_s_fu_270_in_V = (sub_ln703_fu_451_p2 + 14'd74);

assign lhs_V_1_fu_992_p3 = {{r_V_51_reg_1765}, {8'd0}};

assign lhs_V_2_fu_755_p3 = {{p_Val2_1_reg_1506_pp0_iter8_reg}, {8'd0}};

assign lhs_V_3_fu_448_p1 = p_Val2_9_reg_1490_pp0_iter1_reg;

assign lhs_V_4_fu_612_p1 = ret_V_37_fu_564_p2;

assign lhs_V_5_fu_474_p1 = $signed(ret_V_38_fu_468_p2);

assign lhs_V_fu_945_p3 = {{ret_V_30_reg_1740}, {8'd0}};

assign mul_ln1192_2_fu_1247_p0 = outcos_V_4_reg_1663_pp0_iter13_reg;

assign mul_ln1192_2_fu_1247_p1 = r_V_13_reg_1871;

assign mul_ln1192_2_fu_1247_p2 = ($signed(mul_ln1192_2_fu_1247_p0) * $signed(mul_ln1192_2_fu_1247_p1));

assign mul_ln1192_7_fu_1235_p0 = r_V_45_reg_1866;

assign mul_ln1192_7_fu_1235_p1 = r_V_43_reg_1861;

assign mul_ln1192_7_fu_1235_p2 = ($signed(mul_ln1192_7_fu_1235_p0) * $signed(mul_ln1192_7_fu_1235_p1));

assign mul_ln1192_fu_1300_p1 = 22'd181;

assign mul_ln700_1_fu_881_p0 = ret_V_11_reg_1710;

assign mul_ln700_1_fu_881_p1 = r_V_19_reg_1705;

assign mul_ln700_1_fu_881_p2 = ($signed(mul_ln700_1_fu_881_p0) * $signed(mul_ln700_1_fu_881_p1));

assign mul_ln700_2_fu_906_p0 = r_V_29_reg_1725;

assign mul_ln700_2_fu_906_p1 = r_V_27_reg_1720;

assign mul_ln700_2_fu_906_p2 = ($signed(mul_ln700_2_fu_906_p0) * $signed(mul_ln700_2_fu_906_p1));

assign mul_ln703_fu_1384_p1 = 19'd22;

assign mul_ln728_fu_1433_p0 = sext_ln1118_1_reg_1561_pp0_iter8_reg;

assign mul_ln728_fu_1433_p1 = 22'd4194130;

assign p_Val2_1_fu_340_p4 = {{x_V_in_sig[223:210]}};

assign p_Val2_2_fu_350_p4 = {{x_V_in_sig[41:28]}};

assign p_Val2_3_fu_330_p4 = {{x_V_in_sig[69:56]}};

assign p_Val2_9_fu_320_p4 = {{x_V_in_sig[209:196]}};

assign r_V_11_fu_1015_p0 = ret_V_9_fu_1003_p2;

assign r_V_11_fu_1015_p1 = ret_V_8_reg_1760;

assign r_V_11_fu_1015_p2 = ($signed(r_V_11_fu_1015_p0) * $signed(r_V_11_fu_1015_p1));

assign r_V_12_fu_1143_p0 = outsin_V_5_reg_1811;

assign r_V_12_fu_1143_p1 = r_V_11_reg_1806;

assign r_V_12_fu_1143_p2 = ($signed(r_V_12_fu_1143_p0) * $signed(r_V_12_fu_1143_p1));

assign r_V_13_fu_1211_p0 = outsin_V_6_reg_1846;

assign r_V_13_fu_1211_p1 = r_V_12_reg_1841;

assign r_V_13_fu_1211_p2 = ($signed(r_V_13_fu_1211_p0) * $signed(r_V_13_fu_1211_p1));

assign r_V_14_fu_640_p1 = p_Val2_1_reg_1506_pp0_iter8_reg;

assign r_V_15_fu_1409_p0 = r_V_14_fu_640_p1;

assign r_V_15_fu_1409_p1 = r_V_14_fu_640_p1;

assign r_V_17_fu_650_p1 = p_Val2_2_reg_1517_pp0_iter8_reg;

assign r_V_18_fu_1417_p0 = r_V_17_fu_650_p1;

assign r_V_18_fu_1417_p1 = r_V_17_fu_650_p1;

assign r_V_19_fu_743_p2 = ($signed(shl_ln1118_4_fu_725_p3) - $signed(sext_ln1118_9_fu_739_p1));

assign r_V_22_fu_609_p1 = p_Val2_20_reg_1550_pp0_iter7_reg;

assign r_V_23_fu_1390_p0 = r_V_22_fu_609_p1;

assign r_V_23_fu_1390_p1 = r_V_22_fu_609_p1;

assign r_V_24_fu_790_p2 = ($signed(shl_ln1118_6_fu_772_p3) - $signed(sext_ln1118_11_fu_786_p1));

assign r_V_25_fu_622_p1 = $signed(ret_V_13_fu_616_p2);

assign r_V_26_fu_1396_p0 = r_V_25_fu_622_p1;

assign r_V_26_fu_1396_p1 = r_V_25_fu_622_p1;

assign r_V_27_fu_803_p0 = r_V_26_reg_1675;

assign r_V_27_fu_803_p1 = r_V_24_fu_790_p2;

assign r_V_27_fu_803_p2 = ($signed(r_V_27_fu_803_p0) * $signed(r_V_27_fu_803_p1));

assign r_V_28_fu_809_p1 = outsin_V_reg_1646;

assign r_V_29_fu_812_p0 = r_V_28_fu_809_p1;

assign r_V_29_fu_812_p1 = r_V_28_fu_809_p1;

assign r_V_29_fu_812_p2 = ($signed(r_V_29_fu_812_p0) * $signed(r_V_29_fu_812_p1));

assign r_V_30_fu_1438_p0 = sext_ln1116_9_fu_818_p1;

assign r_V_30_fu_1438_p1 = sext_ln1116_9_fu_818_p1;

assign r_V_31_fu_1081_p0 = r_V_52_reg_1770;

assign r_V_31_fu_1081_p1 = ret_V_20_fu_1069_p2;

assign r_V_31_fu_1081_p2 = ($signed(r_V_31_fu_1081_p0) * $signed(r_V_31_fu_1081_p1));

assign r_V_32_fu_1091_p1 = $signed(grp_generic_sincos_14_6_s_fu_295_ap_return_1);

assign r_V_33_fu_1095_p0 = r_V_32_fu_1091_p1;

assign r_V_33_fu_1095_p1 = r_V_32_fu_1091_p1;

assign r_V_33_fu_1095_p2 = ($signed(r_V_33_fu_1095_p0) * $signed(r_V_33_fu_1095_p1));

assign r_V_34_fu_1159_p0 = r_V_33_reg_1826;

assign r_V_34_fu_1159_p1 = r_V_31_reg_1821;

assign r_V_34_fu_1159_p2 = ($signed(r_V_34_fu_1159_p0) * $signed(r_V_34_fu_1159_p1));

assign r_V_35_fu_1169_p1 = $signed(grp_generic_sincos_14_6_s_fu_310_ap_return_1);

assign r_V_36_fu_1173_p0 = r_V_35_fu_1169_p1;

assign r_V_36_fu_1173_p1 = r_V_35_fu_1169_p1;

assign r_V_36_fu_1173_p2 = ($signed(r_V_36_fu_1173_p0) * $signed(r_V_36_fu_1173_p1));

assign r_V_37_fu_1473_p0 = sext_ln1116_13_fu_931_p1;

assign r_V_37_fu_1473_p1 = sext_ln1116_13_fu_931_p1;

assign r_V_38_fu_1101_p1 = $signed(outsin_V_9_reg_1796);

assign r_V_39_fu_1104_p0 = r_V_38_fu_1101_p1;

assign r_V_39_fu_1104_p1 = r_V_38_fu_1101_p1;

assign r_V_39_fu_1104_p2 = ($signed(r_V_39_fu_1104_p0) * $signed(r_V_39_fu_1104_p1));

assign r_V_40_fu_1117_p0 = r_V_39_fu_1104_p2;

assign r_V_40_fu_1117_p1 = r_V_37_reg_1791;

assign r_V_40_fu_1117_p2 = ($signed(r_V_40_fu_1117_p0) * $signed(r_V_40_fu_1117_p1));

assign r_V_41_fu_1127_p1 = $signed(grp_generic_sincos_14_6_s_fu_300_ap_return_1);

assign r_V_42_fu_1131_p0 = r_V_41_fu_1127_p1;

assign r_V_42_fu_1131_p1 = r_V_41_fu_1127_p1;

assign r_V_42_fu_1131_p2 = ($signed(r_V_42_fu_1131_p0) * $signed(r_V_42_fu_1131_p1));

assign r_V_43_fu_1185_p0 = r_V_42_reg_1836;

assign r_V_43_fu_1185_p1 = r_V_40_reg_1831;

assign r_V_43_fu_1185_p2 = ($signed(r_V_43_fu_1185_p0) * $signed(r_V_43_fu_1185_p1));

assign r_V_44_fu_1195_p1 = $signed(grp_generic_sincos_14_6_s_fu_315_ap_return_1);

assign r_V_45_fu_1199_p0 = r_V_44_fu_1195_p1;

assign r_V_45_fu_1199_p1 = r_V_44_fu_1195_p1;

assign r_V_45_fu_1199_p2 = ($signed(r_V_45_fu_1199_p0) * $signed(r_V_45_fu_1199_p1));

assign r_V_48_fu_959_p0 = r_V_fu_956_p1;

assign r_V_48_fu_959_p1 = r_V_fu_956_p1;

assign r_V_48_fu_959_p2 = ($signed(r_V_48_fu_959_p0) * $signed(r_V_48_fu_959_p1));

assign r_V_49_fu_576_p2 = ($signed(15'd0) - $signed(r_V_4_reg_1616_pp0_iter7_reg));

assign r_V_4_fu_522_p1 = p_Val2_1_reg_1506_pp0_iter2_reg;

assign r_V_50_fu_1314_p0 = sext_ln1118_1_fu_402_p1;

assign r_V_50_fu_1314_p1 = 22'd98;

assign r_V_51_fu_860_p2 = ($signed(11'd0) - $signed(r_V_7_fu_856_p1));

assign r_V_52_fu_869_p0 = r_V_9_fu_866_p1;

assign r_V_52_fu_869_p1 = r_V_9_fu_866_p1;

assign r_V_52_fu_869_p2 = ($signed(r_V_52_fu_869_p0) * $signed(r_V_52_fu_869_p1));

assign r_V_53_fu_701_p2 = ($signed(sext_ln1118_fu_686_p1) - $signed(sext_ln1118_8_fu_697_p1));

assign r_V_7_fu_856_p1 = $signed(grp_generic_sincos_14_6_s_fu_275_ap_return_0);

assign r_V_9_fu_866_p1 = outcos_V_10_reg_1657_pp0_iter9_reg;

assign r_V_fu_956_p1 = $signed(outsin_V_2_reg_1755);

assign ret_V_13_fu_616_p2 = ($signed(lhs_V_4_fu_612_p1) + $signed(16'd140));

assign ret_V_15_fu_478_p2 = ($signed(lhs_V_5_fu_474_p1) + $signed(16'd178));

assign ret_V_18_fu_634_p2 = ($signed(sext_ln703_12_fu_630_p1) + $signed(11'd109));

assign ret_V_20_fu_1069_p2 = ($signed(ret_V_41_reg_1786) + $signed(30'd28049408));

assign ret_V_25_fu_925_p2 = ($signed(sext_ln703_14_fu_922_p1) + $signed(11'd121));

assign ret_V_30_fu_1444_p1 = 21'd46;

assign ret_V_33_fu_405_p2 = ($signed(grp_fu_1306_p3) + $signed(22'd51200));

assign ret_V_34_fu_977_p2 = ($signed(grp_fu_1479_p4) + $signed(sext_ln728_fu_973_p1));

assign ret_V_35_fu_589_p2 = ($signed(r_V_49_fu_576_p2) - $signed(sext_ln703_6_fu_585_p1));

assign ret_V_36_fu_1268_p2 = ($signed(mul_ln1192_2_reg_1891) + $signed(62'd4548635623644200960));

assign ret_V_37_fu_564_p2 = ($signed(lhs_V_3_reg_1581_pp0_iter7_reg) - $signed(rhs_V_3_fu_561_p1));

assign ret_V_38_fu_468_p2 = ($signed(lhs_V_3_fu_448_p1) - $signed(rhs_V_4_fu_465_p1));

assign ret_V_40_fu_1053_p2 = ($signed(sub_ln700_1_fu_1032_p2) + $signed(sext_ln728_4_fu_1049_p1));

assign ret_V_44_fu_1284_p2 = ($signed(mul_ln1192_4_reg_1896) + $signed(78'd297712002605598453530624));

assign ret_V_48_fu_1253_p2 = ($signed(mul_ln1192_7_reg_1886) + $signed(70'd1162577222207929319424));

assign ret_V_9_fu_1003_p2 = ($signed(r_V_52_reg_1770) + $signed(sext_ln728_2_fu_999_p1));

assign ret_V_fu_595_p2 = (ret_V_35_fu_589_p2 + 15'd830);

assign rhs_V_1_fu_841_p3 = {{outsin_V_10_reg_1700}, {8'd0}};

assign rhs_V_2_fu_707_p3 = {{r_V_53_fu_701_p2}, {8'd0}};

assign rhs_V_3_fu_561_p1 = p_Val2_3_reg_1500_pp0_iter7_reg;

assign rhs_V_4_fu_465_p1 = p_Val2_20_reg_1550_pp0_iter1_reg;

assign rhs_V_5_fu_1041_p3 = {{grp_generic_sincos_14_6_s_fu_290_ap_return_0}, {48'd0}};

assign rhs_V_fu_965_p3 = {{r_V_48_fu_959_p2}, {8'd0}};

assign sext_ln1116_13_fu_931_p1 = $signed(ret_V_25_fu_925_p2);

assign sext_ln1116_5_fu_462_p1 = p_Val2_20_reg_1550_pp0_iter1_reg;

assign sext_ln1116_9_fu_818_p1 = $signed(ret_V_18_reg_1680);

assign sext_ln1118_11_fu_786_p1 = $signed(shl_ln1118_7_fu_779_p3);

assign sext_ln1118_13_fu_484_p1 = $signed(ret_V_15_fu_478_p2);

assign sext_ln1118_1_fu_402_p1 = p_Val2_1_reg_1506;

assign sext_ln1118_8_fu_697_p1 = $signed(shl_ln1118_3_fu_690_p3);

assign sext_ln1118_9_fu_739_p1 = $signed(shl_ln1118_5_fu_732_p3);

assign sext_ln1118_fu_686_p1 = $signed(shl_ln1118_2_fu_679_p3);

assign sext_ln1192_7_fu_721_p1 = $signed(rhs_V_2_fu_707_p3);

assign sext_ln703_12_fu_630_p1 = $signed(grp_generic_sincos_14_6_s_fu_245_ap_return_0);

assign sext_ln703_14_fu_922_p1 = outcos_V_10_reg_1657_pp0_iter9_reg;

assign sext_ln703_6_fu_585_p1 = $signed(grp_generic_sincos_14_6_s_fu_240_ap_return_1);

assign sext_ln728_2_fu_999_p1 = $signed(lhs_V_1_fu_992_p3);

assign sext_ln728_4_fu_1049_p1 = $signed(rhs_V_5_fu_1041_p3);

assign sext_ln728_fu_973_p1 = $signed(rhs_V_fu_965_p3);

assign shl_ln1118_1_fu_664_p3 = {{r_V_15_fu_1409_p2}, {2'd0}};

assign shl_ln1118_2_fu_679_p3 = {{p_Val2_1_reg_1506_pp0_iter8_reg}, {4'd0}};

assign shl_ln1118_3_fu_690_p3 = {{p_Val2_1_reg_1506_pp0_iter8_reg}, {2'd0}};

assign shl_ln1118_4_fu_725_p3 = {{r_V_18_fu_1417_p2}, {4'd0}};

assign shl_ln1118_5_fu_732_p3 = {{r_V_18_fu_1417_p2}, {2'd0}};

assign shl_ln1118_6_fu_772_p3 = {{r_V_23_reg_1669}, {4'd0}};

assign shl_ln1118_7_fu_779_p3 = {{r_V_23_reg_1669}, {2'd0}};

assign shl_ln1_fu_887_p3 = {{add_ln700_1_reg_1715}, {16'd0}};

assign shl_ln700_1_fu_1025_p3 = {{sub_ln700_reg_1776}, {16'd0}};

assign sub_ln1192_fu_715_p2 = (shl_ln1118_1_fu_664_p3 - tmp_fu_671_p3);

assign sub_ln700_1_fu_1032_p2 = (shl_ln700_1_fu_1025_p3 - mul_ln700_2_reg_1781);

assign sub_ln700_fu_894_p2 = (shl_ln1_fu_887_p3 - mul_ln700_1_fu_881_p2);

assign sub_ln703_1_fu_376_p2 = ($signed(p_Val2_9_fu_320_p4) - $signed(p_Val2_3_fu_330_p4));

assign sub_ln703_fu_451_p2 = ($signed(p_Val2_9_reg_1490_pp0_iter1_reg) - $signed(p_Val2_2_reg_1517_pp0_iter1_reg));

assign tmp_fu_671_p3 = {{trunc_ln1118_fu_661_p1}, {4'd0}};

assign trunc_ln1118_fu_661_p1 = r_V_15_fu_1409_p2[25:0];

assign y_0_V = trunc_ln708_1_reg_1801_pp0_iter14_reg;

assign y_1_V = {{ret_V_36_fu_1268_p2[61:48]}};

assign y_2_V = trunc_ln708_5_reg_1816_pp0_iter14_reg;

assign y_3_V = {{ret_V_44_fu_1284_p2[77:64]}};

assign y_4_V = trunc_ln708_11_reg_1901;

always @ (posedge ap_clk) begin
    r_V_19_reg_1705[1:0] <= 2'b00;
    add_ln700_1_reg_1715[1:0] <= 2'b00;
    r_V_27_reg_1720[1:0] <= 2'b00;
    sub_ln700_reg_1776[1:0] <= 2'b00;
    mul_ln700_2_reg_1781[1:0] <= 2'b00;
end

endmodule //myproject
