==27744== Cachegrind, a cache and branch-prediction profiler
==27744== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27744== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27744== Command: ./mser .
==27744== 
--27744-- warning: L3 cache found, using its data for the LL simulation.
--27744-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27744-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27744== 
==27744== Process terminating with default action of signal 15 (SIGTERM)
==27744==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27744==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27744== 
==27744== I   refs:      2,267,803,443
==27744== I1  misses:            1,226
==27744== LLi misses:            1,205
==27744== I1  miss rate:          0.00%
==27744== LLi miss rate:          0.00%
==27744== 
==27744== D   refs:        910,037,417  (615,457,872 rd   + 294,579,545 wr)
==27744== D1  misses:        4,587,467  (  3,252,804 rd   +   1,334,663 wr)
==27744== LLd misses:        2,082,544  (    844,749 rd   +   1,237,795 wr)
==27744== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27744== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27744== 
==27744== LL refs:           4,588,693  (  3,254,030 rd   +   1,334,663 wr)
==27744== LL misses:         2,083,749  (    845,954 rd   +   1,237,795 wr)
==27744== LL miss rate:            0.1% (        0.0%     +         0.4%  )
