Information: Updating design information... (UID-85)
Warning: Design 'ORCA_TOP' contains 5 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : ORCA_TOP
Version: P-2019.03-SP1-1
Date   : Tue May 19 16:38:44 2020
****************************************


  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:              26.00
  Critical Path Length:          7.07
  Critical Path Slack:           0.00
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          2.52
  Critical Path Slack:           0.07
  Critical Path Clk Period:      4.10
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SD_DDR_CLK'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          1.01
  Critical Path Slack:           0.19
  Critical Path Clk Period:      4.10
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          2.08
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              42.00
  Critical Path Length:          4.46
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'v_PCI_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.83
  Critical Path Slack:           3.07
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.03
  Total Hold Violation:         -0.30
  No. of Hold Violations:       16.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         32
  Hierarchical Port Count:       1952
  Leaf Cell Count:              45752
  Buf/Inv Cell Count:            6895
  Buf Cell Count:                2052
  Inv Cell Count:                4843
  CT Buf/Inv Cell Count:            3
  Combinational Cell Count:     40602
  Sequential Cell Count:         5150
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   102192.319613
  Noncombinational Area: 46654.231291
  Buf/Inv Area:          12892.979443
  Total Buffer Area:          6100.22
  Total Inverter Area:        6792.76
  Macro/Black Box Area: 232258.152132
  Net Area:                  0.000000
  Net XLength        :      553353.62
  Net YLength        :      496835.12
  -----------------------------------
  Cell Area:            381104.703037
  Design Area:          381104.703037
  Net Length        :      1050188.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         48477
  Nets With Violations:           153
  Max Trans Violations:            82
  Max Cap Violations:             121
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.32
  Logic Optimization:                 93.79
  Mapping Optimization:              352.63
  -----------------------------------------
  Overall Compile Time:              740.41
  Overall Compile Wall Clock Time:   808.25

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.03  TNS: 0.30  Number of Violating Paths: 16

  --------------------------------------------------------------------


1
