





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-50609.html">
    <link rel="next" href="x86-52849.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-50609.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-52849.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">IDIV            Division, Signed                     Flags: O D I T S Z A P C</span></span><br /><span class="line">                                                            ? - - - ? ? ? ? ?</span><br /><span class="line"><span class="ngb">IDIV</span> source</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   AL ← AX / source</span><br /><span class="line">                AH ← remainder</span><br /><span class="line">             or</span><br /><span class="line">                AX ← DX:AX / source</span><br /><span class="line">                DX ← remainder</span><br /><span class="line">             or</span><br /><span class="line">                EAX ← EDX:EAX / source  ; 386+</span><br /><span class="line">                EDX ← remainder</span><br /><span class="line"></span><br /><span class="line">    IDIV performs a signed division. The dividend, quotient, and</span><br /><span class="line">    remainder are implicitly allocated to fixed registers, while only</span><br /><span class="line">    the divisor is given as an explicit operand. The type of the</span><br /><span class="line">    divisor determines which registers are used. Non-integral</span><br /><span class="line">    quotients are truncated toward zero. The remainder has the same</span><br /><span class="line">    sign as the dividend.</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Size     Dividend  Divisor   Quotient  Remainder</span></span><br /><span class="line">        byte       AX       r/m8        AL        AH</span><br /><span class="line">        word      DX:AX     r/m16       AX        DX</span><br /><span class="line">        dword    EDX:EAX    r/m32       EAX       EDX   ; 386+</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Note</span></span><br /><span class="line">    If the resulting quotient is too large to fit in the destination,</span><br /><span class="line">    or if the divisor is zero, an interrupt 0 (divide by zero) is</span><br /><span class="line">    generated. If a divide-by-zero occurs, the quotient and remainder</span><br /><span class="line">    are undefined.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    F6 /7       IDIV r/m8</span><br /><span class="line">    F7 /7       IDIV r/m16</span><br /><span class="line">    F7 /7       IDIV r/m32</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">    r8           2     101-112    44-52   17     19     19      22   NP</span><br /><span class="line">    r16          2     165-184    53-61   25     27     27      30   NP</span><br /><span class="line">    r32          2       -          -      -     43     43      46   NP</span><br /><span class="line">    mem8    2+d(0-2)  107-118+EA  50-58   20     22     20      22   NP</span><br /><span class="line">    mem16   2+d(0-2)  171-190+EA  59-67   28     30     28      30   NP</span><br /><span class="line">    mem32   2+d(0-2)     -          -      -     46     44      46   NP</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-45301.html">DIV</a></li>
        
          <li><a href="x86-136688.html">SAR</a></li>
        
          <li><a href="x86-150912.html">SHRD</a></li>
        
          <li><a href="x86-7032.html">AAD</a></li>
        
          <li><a href="x86-52849.html">IMUL</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

