{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572068977503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572068977505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 00:49:37 2019 " "Processing started: Sat Oct 26 00:49:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572068977505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068977505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov7670_debug -c ov7670_debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov7670_debug -c ov7670_debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068977505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572068977662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572068977663 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "mysystem.qsys " "Elaborating Platform Designer system entity \"mysystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572068987112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:51 Progress: Loading ov7670/mysystem.qsys " "2019.10.26.00:49:51 Progress: Loading ov7670/mysystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068991113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:51 Progress: Reading input file " "2019.10.26.00:49:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068991471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:51 Progress: Adding clk_0 \[clock_source 13.0\] " "2019.10.26.00:49:51 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068991572 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 18.1 (instead of 13.0) " "Clk_0: Used clock_source 18.1 (instead of 13.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068992411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:52 Progress: Parameterizing module clk_0 " "2019.10.26.00:49:52 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068992411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:52 Progress: Adding nios2 \[altera_nios2_qsys 13.0\] " "2019.10.26.00:49:52 Progress: Adding nios2 \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068992412 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2: Used altera_nios2_qsys 16.1 (instead of 13.0) " "Nios2: Used altera_nios2_qsys 16.1 (instead of 13.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068992614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:52 Progress: Parameterizing module nios2 " "2019.10.26.00:49:52 Progress: Parameterizing module nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068992615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:52 Progress: Adding onchip \[altera_avalon_onchip_memory2 13.0.1\] " "2019.10.26.00:49:52 Progress: Adding onchip \[altera_avalon_onchip_memory2 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068992619 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Onchip: Used altera_avalon_onchip_memory2 18.1 (instead of 13.0.1) " "Onchip: Used altera_avalon_onchip_memory2 18.1 (instead of 13.0.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068992647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:52 Progress: Parameterizing module onchip " "2019.10.26.00:49:52 Progress: Parameterizing module onchip" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068992647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:52 Progress: Adding oc_iic_0 \[oc_iic 1.0\] " "2019.10.26.00:49:52 Progress: Adding oc_iic_0 \[oc_iic 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068992648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Parameterizing module oc_iic_0 " "2019.10.26.00:49:53 Progress: Parameterizing module oc_iic_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Adding uart_0 \[altera_avalon_uart 13.0.1\] " "2019.10.26.00:49:53 Progress: Adding uart_0 \[altera_avalon_uart 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993189 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Uart_0: Used altera_avalon_uart 18.1 (instead of 13.0.1) " "Uart_0: Used altera_avalon_uart 18.1 (instead of 13.0.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Parameterizing module uart_0 " "2019.10.26.00:49:53 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Adding pio_led \[altera_avalon_pio 13.0.1\] " "2019.10.26.00:49:53 Progress: Adding pio_led \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993205 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_led: Used altera_avalon_pio 18.1 (instead of 13.0.1) " "Pio_led: Used altera_avalon_pio 18.1 (instead of 13.0.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Parameterizing module pio_led " "2019.10.26.00:49:53 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Adding pio_key \[altera_avalon_pio 13.0.1\] " "2019.10.26.00:49:53 Progress: Adding pio_key \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993222 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_key: Used altera_avalon_pio 18.1 (instead of 13.0.1) " "Pio_key: Used altera_avalon_pio 18.1 (instead of 13.0.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Parameterizing module pio_key " "2019.10.26.00:49:53 Progress: Parameterizing module pio_key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Adding pio_reset \[altera_avalon_pio 13.0.1\] " "2019.10.26.00:49:53 Progress: Adding pio_reset \[altera_avalon_pio 13.0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993224 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pio_reset: Used altera_avalon_pio 18.1 (instead of 13.0.1) " "Pio_reset: Used altera_avalon_pio 18.1 (instead of 13.0.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Parameterizing module pio_reset " "2019.10.26.00:49:53 Progress: Parameterizing module pio_reset" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Building connections " "2019.10.26.00:49:53 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Parameterizing connections " "2019.10.26.00:49:53 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Validating " "2019.10.26.00:49:53 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.10.26.00:49:53 Progress: Done reading input file " "2019.10.26.00:49:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068993879 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mysystem.nios2: Nios II Classic cores are no longer recommended for new projects " "Mysystem.nios2: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068994326 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mysystem.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Mysystem.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068994327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mysystem: Generating mysystem \"mysystem\" for QUARTUS_SYNTH " "Mysystem: Generating mysystem \"mysystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068995245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: Starting RTL generation for module 'mysystem_nios2' " "Nios2: Starting RTL generation for module 'mysystem_nios2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068998340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=mysystem_nios2 --dir=/tmp/alt8195_7806661370850142369.dir/0002_nios2_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64 --verilog --config=/tmp/alt8195_7806661370850142369.dir/0002_nios2_gen//mysystem_nios2_processor_configuration.pl  --do_build_sim=0  \] " "Nios2:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/eperlcmd -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=mysystem_nios2 --dir=/tmp/alt8195_7806661370850142369.dir/0002_nios2_gen/ --quartus_bindir=/opt/intelFPGA_lite/18.1/quartus/linux64 --verilog --config=/tmp/alt8195_7806661370850142369.dir/0002_nios2_gen//mysystem_nios2_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572068998340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: # 2019.10.26 00:49:58 (*) Starting Nios II generation " "Nios2: # 2019.10.26 00:49:58 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: # 2019.10.26 00:49:58 (*)   Checking for plaintext license. " "Nios2: # 2019.10.26 00:49:58 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: # 2019.10.26 00:49:59 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64 " "Nios2: # 2019.10.26 00:49:59 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/18.1/quartus/linux64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: # 2019.10.26 00:49:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2: # 2019.10.26 00:49:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: # 2019.10.26 00:49:59 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2: # 2019.10.26 00:49:59 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: # 2019.10.26 00:49:59 (*)   Plaintext license not found. " "Nios2: # 2019.10.26 00:49:59 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: # 2019.10.26 00:49:59 (*)   No license required to generate encrypted Nios II/e. " "Nios2: # 2019.10.26 00:49:59 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: # 2019.10.26 00:49:59 (*)   Elaborating CPU configuration settings " "Nios2: # 2019.10.26 00:49:59 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: # 2019.10.26 00:49:59 (*)   Creating all objects for CPU " "Nios2: # 2019.10.26 00:49:59 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: # 2019.10.26 00:50:00 (*)   Generating RTL from CPU objects " "Nios2: # 2019.10.26 00:50:00 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: # 2019.10.26 00:50:00 (*)   Creating plain-text RTL " "Nios2: # 2019.10.26 00:50:00 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: # 2019.10.26 00:50:01 (*) Done Nios II generation " "Nios2: # 2019.10.26 00:50:01 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: Done RTL generation for module 'mysystem_nios2' " "Nios2: Done RTL generation for module 'mysystem_nios2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"mysystem\" instantiated altera_nios2_qsys \"nios2\" " "Nios2: \"mysystem\" instantiated altera_nios2_qsys \"nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip: Starting RTL generation for module 'mysystem_onchip' " "Onchip: Starting RTL generation for module 'mysystem_onchip'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_onchip --dir=/tmp/alt8195_7806661370850142369.dir/0003_onchip_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0003_onchip_gen//mysystem_onchip_component_configuration.pl  --do_build_sim=0  \] " "Onchip:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_onchip --dir=/tmp/alt8195_7806661370850142369.dir/0003_onchip_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0003_onchip_gen//mysystem_onchip_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip: Done RTL generation for module 'mysystem_onchip' " "Onchip: Done RTL generation for module 'mysystem_onchip'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip: \"mysystem\" instantiated altera_avalon_onchip_memory2 \"onchip\" " "Onchip: \"mysystem\" instantiated altera_avalon_onchip_memory2 \"onchip\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oc_iic_0: \"mysystem\" instantiated oc_iic \"oc_iic_0\" " "Oc_iic_0: \"mysystem\" instantiated oc_iic \"oc_iic_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'mysystem_uart_0' " "Uart_0: Starting RTL generation for module 'mysystem_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=mysystem_uart_0 --dir=/tmp/alt8195_7806661370850142369.dir/0005_uart_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0005_uart_0_gen//mysystem_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=mysystem_uart_0 --dir=/tmp/alt8195_7806661370850142369.dir/0005_uart_0_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0005_uart_0_gen//mysystem_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'mysystem_uart_0' " "Uart_0: Done RTL generation for module 'mysystem_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"mysystem\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"mysystem\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'mysystem_pio_led' " "Pio_led: Starting RTL generation for module 'mysystem_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio_led --dir=/tmp/alt8195_7806661370850142369.dir/0006_pio_led_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0006_pio_led_gen//mysystem_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio_led --dir=/tmp/alt8195_7806661370850142369.dir/0006_pio_led_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0006_pio_led_gen//mysystem_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'mysystem_pio_led' " "Pio_led: Done RTL generation for module 'mysystem_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"mysystem\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"mysystem\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_key: Starting RTL generation for module 'mysystem_pio_key' " "Pio_key: Starting RTL generation for module 'mysystem_pio_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_key:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio_key --dir=/tmp/alt8195_7806661370850142369.dir/0007_pio_key_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0007_pio_key_gen//mysystem_pio_key_component_configuration.pl  --do_build_sim=0  \] " "Pio_key:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio_key --dir=/tmp/alt8195_7806661370850142369.dir/0007_pio_key_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0007_pio_key_gen//mysystem_pio_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069001982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_key: Done RTL generation for module 'mysystem_pio_key' " "Pio_key: Done RTL generation for module 'mysystem_pio_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069002096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_key: \"mysystem\" instantiated altera_avalon_pio \"pio_key\" " "Pio_key: \"mysystem\" instantiated altera_avalon_pio \"pio_key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069002096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_reset: Starting RTL generation for module 'mysystem_pio_reset' " "Pio_reset: Starting RTL generation for module 'mysystem_pio_reset'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069002101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_reset:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio_reset --dir=/tmp/alt8195_7806661370850142369.dir/0008_pio_reset_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0008_pio_reset_gen//mysystem_pio_reset_component_configuration.pl  --do_build_sim=0  \] " "Pio_reset:   Generation command is \[exec /opt/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pio_reset --dir=/tmp/alt8195_7806661370850142369.dir/0008_pio_reset_gen/ --quartus_dir=/opt/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8195_7806661370850142369.dir/0008_pio_reset_gen//mysystem_pio_reset_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069002101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_reset: Done RTL generation for module 'mysystem_pio_reset' " "Pio_reset: Done RTL generation for module 'mysystem_pio_reset'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069002197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_reset: \"mysystem\" instantiated altera_avalon_pio \"pio_reset\" " "Pio_reset: \"mysystem\" instantiated altera_avalon_pio \"pio_reset\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069002198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069002803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069002854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069002895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069002951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069002996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"mysystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"mysystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"mysystem\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"mysystem\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"mysystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"mysystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_s1_translator\" " "Onchip_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_s1_agent\" " "Onchip_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_s1_agent_rsp_fifo\" " "Onchip_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"onchip_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oc_iic_0_av_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"oc_iic_0_av_burst_adapter\" " "Oc_iic_0_av_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"oc_iic_0_av_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oc_iic_0_av_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"oc_iic_0_av_rsp_width_adapter\" " "Oc_iic_0_av_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"oc_iic_0_av_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mysystem: Done \"mysystem\" with 34 modules, 60 files " "Mysystem: Done \"mysystem\" with 34 modules, 60 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069003744 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "mysystem.qsys " "Finished elaborating Platform Designer system entity \"mysystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069005385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_WR_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_RD_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/Sdram_Control_4Port.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_debug " "Found entity 1: ov7670_debug" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CMOS_Capture_RGB565.v 1 1 " "Found 1 design units, including 1 entities, in source file CMOS_Capture_RGB565.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RGB565 " "Found entity 1: CMOS_Capture_RGB565" {  } { { "CMOS_Capture_RGB565.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/CMOS_Capture_RGB565.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_CTRL_640_480_24bit.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_CTRL_640_480_24bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CTRL_640_480_24bit " "Found entity 1: VGA_CTRL_640_480_24bit" {  } { { "VGA_CTRL_640_480_24bit.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/VGA_CTRL_640_480_24bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/mysystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/mysystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem " "Found entity 1: mysystem" {  } { { "db/ip/mysystem/mysystem.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/mysystem/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/mysystem/submodules/altera_default_burst_converter.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/mysystem/submodules/altera_incr_burst_converter.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/mysystem/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005493 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005496 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005496 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005496 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005496 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572069005500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/mysystem/submodules/altera_merlin_master_agent.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/mysystem/submodules/altera_merlin_master_translator.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/mysystem/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/mysystem/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/mysystem/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/mysystem/submodules/altera_reset_controller.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/mysystem/submodules/altera_reset_synchronizer.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/mysystem/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572069005512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/mysystem/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_bit_ctrl-structural " "Found design unit 1: i2c_master_bit_ctrl-structural" {  } { { "db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005876 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_byte_ctrl-structural " "Found design unit 1: i2c_master_byte_ctrl-structural" {  } { { "db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005877 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/i2c_master_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/mysystem/submodules/i2c_master_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_top-structural " "Found design unit 1: i2c_master_top-structural" {  } { { "db/ip/mysystem/submodules/i2c_master_top.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_top.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005878 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/mysystem/submodules/i2c_master_top.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_top.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_irq_mapper " "Found entity 1: mysystem_irq_mapper" {  } { { "db/ip/mysystem/submodules/mysystem_irq_mapper.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0 " "Found entity 1: mysystem_mm_interconnect_0" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_cmd_demux " "Found entity 1: mysystem_mm_interconnect_0_cmd_demux" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_cmd_demux_001 " "Found entity 1: mysystem_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_cmd_mux " "Found entity 1: mysystem_mm_interconnect_0_cmd_mux" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_cmd_mux_001 " "Found entity 1: mysystem_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572069005891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572069005891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_default_decode" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005891 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router " "Found entity 2: mysystem_mm_interconnect_0_router" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572069005892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572069005892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005892 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router_001 " "Found entity 2: mysystem_mm_interconnect_0_router_001" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572069005893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572069005893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005893 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router_002 " "Found entity 2: mysystem_mm_interconnect_0_router_002" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572069005894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572069005894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_003_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005895 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router_003 " "Found entity 2: mysystem_mm_interconnect_0_router_003" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572069005896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572069005896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_router_004_default_decode " "Found entity 1: mysystem_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005897 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_router_004 " "Found entity 2: mysystem_mm_interconnect_0_router_004" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_rsp_demux_001 " "Found entity 1: mysystem_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_rsp_mux " "Found entity 1: mysystem_mm_interconnect_0_rsp_mux" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_rsp_mux_001 " "Found entity 1: mysystem_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_nios2.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/mysystem/submodules/mysystem_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_nios2_register_bank_a_module " "Found entity 1: mysystem_nios2_register_bank_a_module" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_nios2_register_bank_b_module " "Found entity 2: mysystem_nios2_register_bank_b_module" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "3 mysystem_nios2_nios2_oci_debug " "Found entity 3: mysystem_nios2_nios2_oci_debug" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "4 mysystem_nios2_ociram_sp_ram_module " "Found entity 4: mysystem_nios2_ociram_sp_ram_module" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "5 mysystem_nios2_nios2_ocimem " "Found entity 5: mysystem_nios2_nios2_ocimem" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "6 mysystem_nios2_nios2_avalon_reg " "Found entity 6: mysystem_nios2_nios2_avalon_reg" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "7 mysystem_nios2_nios2_oci_break " "Found entity 7: mysystem_nios2_nios2_oci_break" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "8 mysystem_nios2_nios2_oci_xbrk " "Found entity 8: mysystem_nios2_nios2_oci_xbrk" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "9 mysystem_nios2_nios2_oci_dbrk " "Found entity 9: mysystem_nios2_nios2_oci_dbrk" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "10 mysystem_nios2_nios2_oci_itrace " "Found entity 10: mysystem_nios2_nios2_oci_itrace" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "11 mysystem_nios2_nios2_oci_td_mode " "Found entity 11: mysystem_nios2_nios2_oci_td_mode" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "12 mysystem_nios2_nios2_oci_dtrace " "Found entity 12: mysystem_nios2_nios2_oci_dtrace" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "13 mysystem_nios2_nios2_oci_compute_input_tm_cnt " "Found entity 13: mysystem_nios2_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "14 mysystem_nios2_nios2_oci_fifo_wrptr_inc " "Found entity 14: mysystem_nios2_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "15 mysystem_nios2_nios2_oci_fifo_cnt_inc " "Found entity 15: mysystem_nios2_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "16 mysystem_nios2_nios2_oci_fifo " "Found entity 16: mysystem_nios2_nios2_oci_fifo" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "17 mysystem_nios2_nios2_oci_pib " "Found entity 17: mysystem_nios2_nios2_oci_pib" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "18 mysystem_nios2_nios2_oci_im " "Found entity 18: mysystem_nios2_nios2_oci_im" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "19 mysystem_nios2_nios2_performance_monitors " "Found entity 19: mysystem_nios2_nios2_performance_monitors" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "20 mysystem_nios2_nios2_oci " "Found entity 20: mysystem_nios2_nios2_oci" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""} { "Info" "ISGN_ENTITY_NAME" "21 mysystem_nios2 " "Found entity 21: mysystem_nios2" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_nios2_jtag_debug_module_sysclk " "Found entity 1: mysystem_nios2_jtag_debug_module_sysclk" {  } { { "db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_sysclk.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_nios2_jtag_debug_module_tck " "Found entity 1: mysystem_nios2_jtag_debug_module_tck" {  } { { "db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_tck.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_nios2_jtag_debug_module_wrapper " "Found entity 1: mysystem_nios2_jtag_debug_module_wrapper" {  } { { "db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_nios2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_nios2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_nios2_oci_test_bench " "Found entity 1: mysystem_nios2_oci_test_bench" {  } { { "db/ip/mysystem/submodules/mysystem_nios2_oci_test_bench.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_nios2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_nios2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_nios2_test_bench " "Found entity 1: mysystem_nios2_test_bench" {  } { { "db/ip/mysystem/submodules/mysystem_nios2_test_bench.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_onchip.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_onchip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_onchip " "Found entity 1: mysystem_onchip" {  } { { "db/ip/mysystem/submodules/mysystem_onchip.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_onchip.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_pio_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_pio_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_pio_key " "Found entity 1: mysystem_pio_key" {  } { { "db/ip/mysystem/submodules/mysystem_pio_key.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_pio_led " "Found entity 1: mysystem_pio_led" {  } { { "db/ip/mysystem/submodules/mysystem_pio_led.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_pio_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/mysystem_pio_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_pio_reset " "Found entity 1: mysystem_pio_reset" {  } { { "db/ip/mysystem/submodules/mysystem_pio_reset.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/mysystem_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/mysystem/submodules/mysystem_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_uart_0_tx " "Found entity 1: mysystem_uart_0_tx" {  } { { "db/ip/mysystem/submodules/mysystem_uart_0.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005926 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_uart_0_rx_stimulus_source " "Found entity 2: mysystem_uart_0_rx_stimulus_source" {  } { { "db/ip/mysystem/submodules/mysystem_uart_0.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005926 ""} { "Info" "ISGN_ENTITY_NAME" "3 mysystem_uart_0_rx " "Found entity 3: mysystem_uart_0_rx" {  } { { "db/ip/mysystem/submodules/mysystem_uart_0.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005926 ""} { "Info" "ISGN_ENTITY_NAME" "4 mysystem_uart_0_regs " "Found entity 4: mysystem_uart_0_regs" {  } { { "db/ip/mysystem/submodules/mysystem_uart_0.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005926 ""} { "Info" "ISGN_ENTITY_NAME" "5 mysystem_uart_0 " "Found entity 5: mysystem_uart_0" {  } { { "db/ip/mysystem/submodules/mysystem_uart_0.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mysystem/submodules/oc_i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mysystem/submodules/oc_i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 oc_i2c_master " "Found entity 1: oc_i2c_master" {  } { { "db/ip/mysystem/submodules/oc_i2c_master.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/oc_i2c_master.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069005927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069005927 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_nios2.v(1617) " "Verilog HDL or VHDL warning at mysystem_nios2.v(1617): conditional expression evaluates to a constant" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1572069005941 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_nios2.v(1619) " "Verilog HDL or VHDL warning at mysystem_nios2.v(1619): conditional expression evaluates to a constant" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1572069005941 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_nios2.v(1777) " "Verilog HDL or VHDL warning at mysystem_nios2.v(1777): conditional expression evaluates to a constant" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1572069005942 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "mysystem_nios2.v(2607) " "Verilog HDL or VHDL warning at mysystem_nios2.v(2607): conditional expression evaluates to a constant" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1572069005945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov7670_debug " "Elaborating entity \"ov7670_debug\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572069006048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdr_rd2_clk ov7670_debug.v(174) " "Verilog HDL or VHDL warning at ov7670_debug.v(174): object \"sdr_rd2_clk\" assigned a value but never read" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572069006049 "|ov7670_debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdr_rd2_rdreq ov7670_debug.v(177) " "Verilog HDL or VHDL warning at ov7670_debug.v(177): object \"sdr_rd2_rdreq\" assigned a value but never read" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572069006049 "|ov7670_debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "ov7670_debug.v" "pll" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006131 ""}  } { { "pll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572069006131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069006173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069006173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem mysystem:u0 " "Elaborating entity \"mysystem\" for hierarchy \"mysystem:u0\"" {  } { { "ov7670_debug.v" "u0" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2 mysystem:u0\|mysystem_nios2:nios2 " "Elaborating entity \"mysystem_nios2\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\"" {  } { { "db/ip/mysystem/mysystem.v" "nios2" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_test_bench mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_test_bench:the_mysystem_nios2_test_bench " "Elaborating entity \"mysystem_nios2_test_bench\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_test_bench:the_mysystem_nios2_test_bench\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_test_bench" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_register_bank_a_module mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a " "Elaborating entity \"mysystem_nios2_register_bank_a_module\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "mysystem_nios2_register_bank_a" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_altsyncram" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mysystem_nios2_rf_ram_a.mif " "Parameter \"init_file\" = \"mysystem_nios2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006380 ""}  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572069006380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffg1 " "Found entity 1: altsyncram_ffg1" {  } { { "db/altsyncram_ffg1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ffg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069006422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069006422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffg1 mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ffg1:auto_generated " "Elaborating entity \"altsyncram_ffg1\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ffg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_register_bank_b_module mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b " "Elaborating entity \"mysystem_nios2_register_bank_b_module\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "mysystem_nios2_register_bank_b" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_altsyncram" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mysystem_nios2_rf_ram_b.mif " "Parameter \"init_file\" = \"mysystem_nios2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006498 ""}  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572069006498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfg1 " "Found entity 1: altsyncram_gfg1" {  } { { "db/altsyncram_gfg1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_gfg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069006537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069006537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gfg1 mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gfg1:auto_generated " "Elaborating entity \"altsyncram_gfg1\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci " "Elaborating entity \"mysystem_nios2_nios2_oci\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_debug mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug " "Elaborating entity \"mysystem_nios2_nios2_oci_debug\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci_debug" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_altera_std_synchronizer" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006615 ""}  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572069006615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_ocimem mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem " "Elaborating entity \"mysystem_nios2_nios2_ocimem\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_ocimem" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_ociram_sp_ram_module mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem\|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram " "Elaborating entity \"mysystem_nios2_ociram_sp_ram_module\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem\|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "mysystem_nios2_ociram_sp_ram" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem\|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem\|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_altsyncram" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem\|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem\|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem\|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem\|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mysystem_nios2_ociram_default_contents.mif " "Parameter \"init_file\" = \"mysystem_nios2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069006696 ""}  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572069006696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m81 " "Found entity 1: altsyncram_2m81" {  } { { "db/altsyncram_2m81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_2m81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069006735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069006735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2m81 mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem\|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2m81:auto_generated " "Elaborating entity \"altsyncram_2m81\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem\|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2m81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_avalon_reg mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg " "Elaborating entity \"mysystem_nios2_nios2_avalon_reg\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_avalon_reg" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_break mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break " "Elaborating entity \"mysystem_nios2_nios2_oci_break\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci_break" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_xbrk mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_xbrk:the_mysystem_nios2_nios2_oci_xbrk " "Elaborating entity \"mysystem_nios2_nios2_oci_xbrk\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_xbrk:the_mysystem_nios2_nios2_oci_xbrk\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci_xbrk" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_dbrk mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_dbrk:the_mysystem_nios2_nios2_oci_dbrk " "Elaborating entity \"mysystem_nios2_nios2_oci_dbrk\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_dbrk:the_mysystem_nios2_nios2_oci_dbrk\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci_dbrk" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_itrace mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_itrace:the_mysystem_nios2_nios2_oci_itrace " "Elaborating entity \"mysystem_nios2_nios2_oci_itrace\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_itrace:the_mysystem_nios2_nios2_oci_itrace\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci_itrace" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_dtrace mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_dtrace:the_mysystem_nios2_nios2_oci_dtrace " "Elaborating entity \"mysystem_nios2_nios2_oci_dtrace\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_dtrace:the_mysystem_nios2_nios2_oci_dtrace\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci_dtrace" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_td_mode mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_dtrace:the_mysystem_nios2_nios2_oci_dtrace\|mysystem_nios2_nios2_oci_td_mode:mysystem_nios2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"mysystem_nios2_nios2_oci_td_mode\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_dtrace:the_mysystem_nios2_nios2_oci_dtrace\|mysystem_nios2_nios2_oci_td_mode:mysystem_nios2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "mysystem_nios2_nios2_oci_trc_ctrl_td_mode" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_fifo mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo " "Elaborating entity \"mysystem_nios2_nios2_oci_fifo\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci_fifo" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069006979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_compute_input_tm_cnt mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo\|mysystem_nios2_nios2_oci_compute_input_tm_cnt:the_mysystem_nios2_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"mysystem_nios2_nios2_oci_compute_input_tm_cnt\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo\|mysystem_nios2_nios2_oci_compute_input_tm_cnt:the_mysystem_nios2_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci_compute_input_tm_cnt" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_fifo_wrptr_inc mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo\|mysystem_nios2_nios2_oci_fifo_wrptr_inc:the_mysystem_nios2_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"mysystem_nios2_nios2_oci_fifo_wrptr_inc\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo\|mysystem_nios2_nios2_oci_fifo_wrptr_inc:the_mysystem_nios2_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci_fifo_wrptr_inc" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_fifo_cnt_inc mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo\|mysystem_nios2_nios2_oci_fifo_cnt_inc:the_mysystem_nios2_nios2_oci_fifo_cnt_inc " "Elaborating entity \"mysystem_nios2_nios2_oci_fifo_cnt_inc\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo\|mysystem_nios2_nios2_oci_fifo_cnt_inc:the_mysystem_nios2_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci_fifo_cnt_inc" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_oci_test_bench mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo\|mysystem_nios2_oci_test_bench:the_mysystem_nios2_oci_test_bench " "Elaborating entity \"mysystem_nios2_oci_test_bench\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_fifo:the_mysystem_nios2_nios2_oci_fifo\|mysystem_nios2_oci_test_bench:the_mysystem_nios2_oci_test_bench\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_oci_test_bench" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007015 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "mysystem_nios2_oci_test_bench " "Entity \"mysystem_nios2_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_oci_test_bench" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1572069007016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_pib mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_pib:the_mysystem_nios2_nios2_oci_pib " "Elaborating entity \"mysystem_nios2_nios2_oci_pib\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_pib:the_mysystem_nios2_nios2_oci_pib\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci_pib" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_nios2_oci_im mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_im:the_mysystem_nios2_nios2_oci_im " "Elaborating entity \"mysystem_nios2_nios2_oci_im\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_nios2_oci_im:the_mysystem_nios2_nios2_oci_im\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_nios2_oci_im" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_jtag_debug_module_wrapper mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper " "Elaborating entity \"mysystem_nios2_jtag_debug_module_wrapper\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2.v" "the_mysystem_nios2_jtag_debug_module_wrapper" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_jtag_debug_module_tck mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck " "Elaborating entity \"mysystem_nios2_jtag_debug_module_tck\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" "the_mysystem_nios2_jtag_debug_module_tck" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_nios2_jtag_debug_module_sysclk mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk " "Elaborating entity \"mysystem_nios2_jtag_debug_module_sysclk\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" "the_mysystem_nios2_jtag_debug_module_sysclk" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" "mysystem_nios2_jtag_debug_module_phy" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy\"" {  } { { "db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy " "Instantiated megafunction \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007129 ""}  } { { "db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572069007129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"mysystem:u0\|mysystem_nios2:nios2\|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci\|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_onchip mysystem:u0\|mysystem_onchip:onchip " "Elaborating entity \"mysystem_onchip\" for hierarchy \"mysystem:u0\|mysystem_onchip:onchip\"" {  } { { "db/ip/mysystem/mysystem.v" "onchip" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mysystem:u0\|mysystem_onchip:onchip\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mysystem:u0\|mysystem_onchip:onchip\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mysystem/submodules/mysystem_onchip.v" "the_altsyncram" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_onchip.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_onchip:onchip\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_onchip:onchip\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mysystem/submodules/mysystem_onchip.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_onchip.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_onchip:onchip\|altsyncram:the_altsyncram " "Instantiated megafunction \"mysystem:u0\|mysystem_onchip:onchip\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mysystem_onchip.hex " "Parameter \"init_file\" = \"mysystem_onchip.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069007532 ""}  } { { "db/ip/mysystem/submodules/mysystem_onchip.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_onchip.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572069007532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7cg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7cg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7cg1 " "Found entity 1: altsyncram_7cg1" {  } { { "db/altsyncram_7cg1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_7cg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069007574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069007574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7cg1 mysystem:u0\|mysystem_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_7cg1:auto_generated " "Elaborating entity \"altsyncram_7cg1\" for hierarchy \"mysystem:u0\|mysystem_onchip:onchip\|altsyncram:the_altsyncram\|altsyncram_7cg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007575 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "mysystem_onchip.hex 256 10 " "Width of data items in \"mysystem_onchip.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 mysystem_onchip.hex " "Data at line (2) of memory initialization file \"mysystem_onchip.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1572069007584 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 mysystem_onchip.hex " "Data at line (3) of memory initialization file \"mysystem_onchip.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1572069007584 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 mysystem_onchip.hex " "Data at line (4) of memory initialization file \"mysystem_onchip.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1572069007584 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 mysystem_onchip.hex " "Data at line (5) of memory initialization file \"mysystem_onchip.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1572069007584 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 mysystem_onchip.hex " "Data at line (6) of memory initialization file \"mysystem_onchip.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1572069007584 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 mysystem_onchip.hex " "Data at line (7) of memory initialization file \"mysystem_onchip.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1572069007584 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 mysystem_onchip.hex " "Data at line (8) of memory initialization file \"mysystem_onchip.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1572069007584 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 mysystem_onchip.hex " "Data at line (9) of memory initialization file \"mysystem_onchip.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1572069007584 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 mysystem_onchip.hex " "Data at line (10) of memory initialization file \"mysystem_onchip.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1572069007584 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 mysystem_onchip.hex " "Data at line (11) of memory initialization file \"mysystem_onchip.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1572069007584 ""}  } { { "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/software/hello/mem_init/mysystem_onchip.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1572069007584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oc_i2c_master mysystem:u0\|oc_i2c_master:oc_iic_0 " "Elaborating entity \"oc_i2c_master\" for hierarchy \"mysystem:u0\|oc_i2c_master:oc_iic_0\"" {  } { { "db/ip/mysystem/mysystem.v" "oc_iic_0" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\"" {  } { { "db/ip/mysystem/submodules/oc_i2c_master.v" "i2c_top_inst" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/oc_i2c_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1 " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\"" {  } { { "db/ip/mysystem/submodules/i2c_master_top.vhd" "u1" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_top.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|i2c_master_bit_ctrl:u1 " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|i2c_master_bit_ctrl:u1\"" {  } { { "db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" "u1" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_uart_0 mysystem:u0\|mysystem_uart_0:uart_0 " "Elaborating entity \"mysystem_uart_0\" for hierarchy \"mysystem:u0\|mysystem_uart_0:uart_0\"" {  } { { "db/ip/mysystem/mysystem.v" "uart_0" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_uart_0_tx mysystem:u0\|mysystem_uart_0:uart_0\|mysystem_uart_0_tx:the_mysystem_uart_0_tx " "Elaborating entity \"mysystem_uart_0_tx\" for hierarchy \"mysystem:u0\|mysystem_uart_0:uart_0\|mysystem_uart_0_tx:the_mysystem_uart_0_tx\"" {  } { { "db/ip/mysystem/submodules/mysystem_uart_0.v" "the_mysystem_uart_0_tx" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_uart_0_rx mysystem:u0\|mysystem_uart_0:uart_0\|mysystem_uart_0_rx:the_mysystem_uart_0_rx " "Elaborating entity \"mysystem_uart_0_rx\" for hierarchy \"mysystem:u0\|mysystem_uart_0:uart_0\|mysystem_uart_0_rx:the_mysystem_uart_0_rx\"" {  } { { "db/ip/mysystem/submodules/mysystem_uart_0.v" "the_mysystem_uart_0_rx" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_uart_0_rx_stimulus_source mysystem:u0\|mysystem_uart_0:uart_0\|mysystem_uart_0_rx:the_mysystem_uart_0_rx\|mysystem_uart_0_rx_stimulus_source:the_mysystem_uart_0_rx_stimulus_source " "Elaborating entity \"mysystem_uart_0_rx_stimulus_source\" for hierarchy \"mysystem:u0\|mysystem_uart_0:uart_0\|mysystem_uart_0_rx:the_mysystem_uart_0_rx\|mysystem_uart_0_rx_stimulus_source:the_mysystem_uart_0_rx_stimulus_source\"" {  } { { "db/ip/mysystem/submodules/mysystem_uart_0.v" "the_mysystem_uart_0_rx_stimulus_source" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_uart_0_regs mysystem:u0\|mysystem_uart_0:uart_0\|mysystem_uart_0_regs:the_mysystem_uart_0_regs " "Elaborating entity \"mysystem_uart_0_regs\" for hierarchy \"mysystem:u0\|mysystem_uart_0:uart_0\|mysystem_uart_0_regs:the_mysystem_uart_0_regs\"" {  } { { "db/ip/mysystem/submodules/mysystem_uart_0.v" "the_mysystem_uart_0_regs" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_pio_led mysystem:u0\|mysystem_pio_led:pio_led " "Elaborating entity \"mysystem_pio_led\" for hierarchy \"mysystem:u0\|mysystem_pio_led:pio_led\"" {  } { { "db/ip/mysystem/mysystem.v" "pio_led" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_pio_key mysystem:u0\|mysystem_pio_key:pio_key " "Elaborating entity \"mysystem_pio_key\" for hierarchy \"mysystem:u0\|mysystem_pio_key:pio_key\"" {  } { { "db/ip/mysystem/mysystem.v" "pio_key" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_pio_reset mysystem:u0\|mysystem_pio_reset:pio_reset " "Elaborating entity \"mysystem_pio_reset\" for hierarchy \"mysystem:u0\|mysystem_pio_reset:pio_reset\"" {  } { { "db/ip/mysystem/mysystem.v" "pio_reset" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mysystem_mm_interconnect_0\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/mysystem/mysystem.v" "mm_interconnect_0" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "nios2_data_master_translator" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_s1_translator\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "onchip_s1_translator" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oc_iic_0_av_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:oc_iic_0_av_translator\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "oc_iic_0_av_translator" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "uart_0_s1_translator" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "nios2_jtag_debug_module_translator" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069007992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "pio_led_s1_translator" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_key_s1_translator\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "pio_key_s1_translator" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "nios2_data_master_agent" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_s1_agent\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "onchip_s1_agent" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/mysystem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "onchip_s1_agent_rsp_fifo" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oc_iic_0_av_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oc_iic_0_av_agent\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "oc_iic_0_av_agent" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oc_iic_0_av_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:oc_iic_0_av_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/mysystem/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "oc_iic_0_av_agent_rsp_fifo" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router:router " "Elaborating entity \"mysystem_mm_interconnect_0_router\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router:router\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "router" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_default_decode mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router:router\|mysystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_0_router_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router:router\|mysystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_001 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"mysystem_mm_interconnect_0_router_001\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "router_001" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_001_default_decode mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_001:router_001\|mysystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_001:router_001\|mysystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_002 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"mysystem_mm_interconnect_0_router_002\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "router_002" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_002_default_decode mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_002:router_002\|mysystem_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_0_router_002_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_002:router_002\|mysystem_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_003 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"mysystem_mm_interconnect_0_router_003\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "router_003" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_003_default_decode mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_003:router_003\|mysystem_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_0_router_003_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_003:router_003\|mysystem_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_004 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"mysystem_mm_interconnect_0_router_004\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "router_004" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_router_004_default_decode mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_004:router_004\|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_0_router_004_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_router_004:router_004\|mysystem_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:oc_iic_0_av_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:oc_iic_0_av_burst_adapter\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "oc_iic_0_av_burst_adapter" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:oc_iic_0_av_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:oc_iic_0_av_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_cmd_demux mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"mysystem_mm_interconnect_0_cmd_demux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "cmd_demux" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_cmd_demux_001 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"mysystem_mm_interconnect_0_cmd_demux_001\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_cmd_mux mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"mysystem_mm_interconnect_0_cmd_mux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "cmd_mux" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_cmd_mux_001 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"mysystem_mm_interconnect_0_cmd_mux_001\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_rsp_demux_001 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"mysystem_mm_interconnect_0_rsp_demux_001\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_rsp_mux mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"mysystem_mm_interconnect_0_rsp_mux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "rsp_mux" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_rsp_mux_001 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"mysystem_mm_interconnect_0_rsp_mux_001\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "oc_iic_0_av_rsp_width_adapter" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008335 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/mysystem/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572069008345 "|ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/mysystem/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572069008346 "|ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/mysystem/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572069008346 "|ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "oc_iic_0_av_cmd_width_adapter" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_avalon_st_adapter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"mysystem_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_avalon_st_adapter_001 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"mysystem_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0.v" 2970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_irq_mapper mysystem:u0\|mysystem_irq_mapper:irq_mapper " "Elaborating entity \"mysystem_irq_mapper\" for hierarchy \"mysystem:u0\|mysystem_irq_mapper:irq_mapper\"" {  } { { "db/ip/mysystem/mysystem.v" "irq_mapper" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mysystem:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mysystem:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/mysystem/mysystem.v" "rst_controller" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mysystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mysystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/mysystem/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mysystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mysystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/mysystem/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mysystem:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mysystem:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/mysystem/mysystem.v" "rst_controller_001" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/mysystem.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture_RGB565 CMOS_Capture_RGB565:u_CMOS_Capture_RGB565 " "Elaborating entity \"CMOS_Capture_RGB565\" for hierarchy \"CMOS_Capture_RGB565:u_CMOS_Capture_RGB565\"" {  } { { "ov7670_debug.v" "u_CMOS_Capture_RGB565" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:Sdram_Control_4Port " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\"" {  } { { "ov7670_debug.v" "Sdram_Control_4Port" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_4Port.v(442) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(442): truncated value with size 10 to match size of target (9)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572069008466 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 Sdram_Control_4Port.v(460) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(460): truncated value with size 10 to match size of target (9)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572069008467 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:Sdram_Control_4Port\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(104) " "Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/control_interface.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572069008500 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(108) " "Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/control_interface.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572069008500 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:Sdram_Control_4Port\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008508 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572069008511 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572069008511 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(225) " "Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 225 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572069008511 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:Sdram_Control_4Port\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(24) " "Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/sdr_data_path.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572069008520 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008522 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone IV E does not have M10K blocks -- using available memory blocks" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1572069008787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "dcfifo_component" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572069008795 ""}  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572069008795 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M10K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M10K blocks -- using available memory blocks" {  } { { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 161 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069008831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_r9q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_r9q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_r9q1 " "Found entity 1: dcfifo_r9q1" {  } { { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069008831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069008831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_r9q1 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated " "Elaborating entity \"dcfifo_r9q1\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069008838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069008838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_r9q1.tdf" "rdptr_g_gray2bin" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069008877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069008877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_r9q1.tdf" "rdptr_g1p" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069008912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069008912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_r9q1.tdf" "wrptr_g1p" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ts81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ts81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ts81 " "Found entity 1: altsyncram_ts81" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069008952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069008952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ts81 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram " "Elaborating entity \"altsyncram_ts81\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\"" {  } { { "db/dcfifo_r9q1.tdf" "fifo_ram" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069008965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069008965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_r9q1.tdf" "rs_brp" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069008971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069008971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_r9q1.tdf" "rs_dgwp" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069008977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069008977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069008985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069008985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_r9q1.tdf" "ws_dgrp" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069008990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069008990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069008991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069009026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069009026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_r9q1.tdf" "rdempty_eq_comp" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069009027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "read_fifo1" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069009268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CTRL_640_480_24bit VGA_CTRL_640_480_24bit:VGA_CTRL " "Elaborating entity \"VGA_CTRL_640_480_24bit\" for hierarchy \"VGA_CTRL_640_480_24bit:VGA_CTRL\"" {  } { { "ov7670_debug.v" "VGA_CTRL" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069009734 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1572069011193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.10.26.00:50:15 Progress: Loading sld32d7614c/alt_sld_fab_wrapper_hw.tcl " "2019.10.26.00:50:15 Progress: Loading sld32d7614c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069015211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069017385 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069017528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069018506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069018673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069018845 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069019036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069019039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069019039 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1572069019707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32d7614c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32d7614c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld32d7614c/alt_sld_fab.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069020024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069020024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069020144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069020144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069020145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069020145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069020252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069020252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069020382 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069020382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069020382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/sld32d7614c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572069020491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069020491 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 41 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 73 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 105 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 137 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 169 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 201 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 233 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 265 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 297 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 329 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 361 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 393 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 425 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 457 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 489 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 521 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_RD_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 285 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572069021880 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1572069021880 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1572069021880 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572069024548 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/mysystem/submodules/mysystem_uart_0.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 44 -1 0 } } { "db/ip/mysystem/submodules/mysystem_pio_led.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_led.v" 60 -1 0 } } { "db/ip/mysystem/submodules/mysystem_uart_0.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 61 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_graycounter_577.tdf" 32 2 0 } } { "db/ip/mysystem/submodules/altera_reset_synchronizer.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/mysystem/submodules/altera_merlin_master_agent.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_graycounter_577.tdf" 45 2 0 } } { "db/ip/mysystem/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/a_graycounter_1lc.tdf" 45 2 0 } } { "db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 3227 -1 0 } } { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 4195 -1 0 } } { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 3803 -1 0 } } { "db/ip/mysystem/submodules/mysystem_uart_0.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 42 -1 0 } } { "db/ip/mysystem/submodules/mysystem_uart_0.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 689 -1 0 } } { "db/ip/mysystem/submodules/mysystem_nios2.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.v" 619 -1 0 } } { "db/ip/mysystem/submodules/mysystem_pio_reset.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_pio_reset.v" 58 -1 0 } } { "db/ip/mysystem/submodules/mysystem_uart_0.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_uart_0.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1572069024688 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1572069024688 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_rst_n VCC " "Pin \"cmos_rst_n\" is stuck at VCC" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572069025886 "|ov7670_debug|cmos_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572069025886 "|ov7670_debug|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[12\] GND " "Pin \"sdram_addr\[12\]\" is stuck at GND" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572069025886 "|ov7670_debug|sdram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[0\] GND " "Pin \"VGA_RED\[0\]\" is stuck at GND" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572069025886 "|ov7670_debug|VGA_RED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[1\] GND " "Pin \"VGA_RED\[1\]\" is stuck at GND" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572069025886 "|ov7670_debug|VGA_RED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[2\] GND " "Pin \"VGA_RED\[2\]\" is stuck at GND" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572069025886 "|ov7670_debug|VGA_RED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[0\] GND " "Pin \"VGA_GREEN\[0\]\" is stuck at GND" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572069025886 "|ov7670_debug|VGA_GREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[1\] GND " "Pin \"VGA_GREEN\[1\]\" is stuck at GND" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572069025886 "|ov7670_debug|VGA_GREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLUE\[0\] GND " "Pin \"VGA_BLUE\[0\]\" is stuck at GND" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572069025886 "|ov7670_debug|VGA_BLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLUE\[1\] GND " "Pin \"VGA_BLUE\[1\]\" is stuck at GND" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572069025886 "|ov7670_debug|VGA_BLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLUE\[2\] GND " "Pin \"VGA_BLUE\[2\]\" is stuck at GND" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572069025886 "|ov7670_debug|VGA_BLUE[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572069025886 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069026119 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "185 " "185 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572069028047 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1572069028153 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1572069028153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069028295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/output_files/ov7670_debug.map.smsg " "Generated suppressed messages file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/output_files/ov7670_debug.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069029115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572069030411 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572069030411 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030548 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030548 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030548 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030548 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030549 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030549 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030549 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030550 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030550 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030550 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030550 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030551 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030551 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030551 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030551 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030552 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a15"}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "21 " "Design contains 21 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "uart_0_txd " "Pin \"uart_0_txd\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 44 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sdram_dqm\[0\] " "Pin \"sdram_dqm\[0\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sdram_dqm\[1\] " "Pin \"sdram_dqm\[1\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 64 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "sdram_addr\[12\] " "Pin \"sdram_addr\[12\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 66 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "VGA_DCLK " "Pin \"VGA_DCLK\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 70 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "VGA_BLANK " "Pin \"VGA_BLANK\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 73 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "VGA_RED\[0\] " "Pin \"VGA_RED\[0\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 74 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "VGA_RED\[1\] " "Pin \"VGA_RED\[1\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 74 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "VGA_RED\[2\] " "Pin \"VGA_RED\[2\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 74 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "VGA_GREEN\[0\] " "Pin \"VGA_GREEN\[0\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 75 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "VGA_GREEN\[1\] " "Pin \"VGA_GREEN\[1\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 75 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "VGA_BLUE\[0\] " "Pin \"VGA_BLUE\[0\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 76 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "VGA_BLUE\[1\] " "Pin \"VGA_BLUE\[1\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 76 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "VGA_BLUE\[2\] " "Pin \"VGA_BLUE\[2\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 76 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pio_led\[0\] " "Pin \"pio_led\[0\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 79 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pio_led\[1\] " "Pin \"pio_led\[1\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 79 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pio_led\[2\] " "Pin \"pio_led\[2\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 79 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pio_led\[3\] " "Pin \"pio_led\[3\]\" is virtual output pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 79 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pio_key\[0\] " "Pin \"pio_key\[0\]\" is virtual input pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 78 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "pio_key\[1\] " "Pin \"pio_key\[1\]\" is virtual input pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 78 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1572069030579 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "uart_0_rxd " "Pin \"uart_0_rxd\" is virtual input pin" {  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 43 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1572069030579 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1572069030579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3327 " "Implemented 3327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572069030747 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572069030747 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1572069030747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3073 " "Implemented 3073 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572069030747 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1572069030747 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1572069030747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572069030747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1168 " "Peak virtual memory: 1168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572069030794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 00:50:30 2019 " "Processing ended: Sat Oct 26 00:50:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572069030794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572069030794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572069030794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572069030794 ""}
