Timing information check
==============================
Cells with missing Timing data: 0  

==============================
SPEF Coverage
==============================
Annotation to Verilog Netlist: 100%  
Annotation to Physical Netlist: 100%  

==============================
Top Level Netlist Check
==============================
    ------------------------------
    Floating Port
    ------------------------------
    avdd_h  
    agnd  
    avdd  
    Floating Ports  3  
Ports Connect to multiple Pads: 0  
    ------------------------------
    Port connected to core instances
    ------------------------------
    Port name  # of connections  
    atb_1  1  
    atb_0  1  
    test_clk  1  
    dtb_data[0]  1  
    dtb_data[1]  1  
    dtb_data[2]  1  
    dtb_data[3]  1  
    dtb_data[4]  1  
==============================
Instance Pin Check
==============================
    Output pins connected to Power Ground net  0  
    ------------------------------
    Instances with multiple input pins tied together
    ------------------------------
    Inst  Net  Term  Term...  
    u_dtb_mux/u_reset_sync_scan_ats_mode/u_reset_sync_synth/genblk1_u_reset_sync_synth_4/u_reset_sync_synth_4_1  u_dtb_mux/u_reset_sync_scan_ats_mode/u_reset_sync_synth/genblk1_u_reset_sync_synth_4/PDphy_avdd_TIEHILO_PDphy_avdd_LTIEHI_NET  d  ssb  
    u_dtb_mux/u_reset_sync_scan_ats_mode/u_reset_sync_synth/genblk1_u_reset_sync_synth_4/u_reset_sync_synth_4_2  u_dtb_mux/u_reset_sync_scan_ats_mode/u_reset_sync_synth/genblk1_u_reset_sync_synth_4/PDphy_avdd_TIEHILO_PDphy_avdd_LTIELO_NET  s  si  
    u_dtb_mux/u_reset_sync_scan_ats_mode/u_scan_mux/u_scan_mux_synth/u_scan_mux_synth  u_dtb_mux/u_reset_sync_scan_ats_mode/u_scan_mux/u_scan_mux_synth/PDphy_avdd_TIEHILO_PDphy_avdd_LTIELO_NET  clk1  s  
    u_pma_top/u_xcvr_ra/u_z_ana_testmux_txda_drv_pre_main_start/G_ANASIG_TESTMUX_3_u_scan_mux_v0_fds/u_scan_mux_synth/u_scan_mux_synth  u_pma_top/u_xcvr_ra/txda_drv_pre_main_start_pre_scan[3]  clk1  clk2  
    u_pma_top/u_xcvr_ra/u_z_ana_testmux_txda_drv_pre_main_zero/G_ANASIG_TESTMUX_0_u_scan_mux_v0_fds/u_scan_mux_synth/u_scan_mux_synth  u_pma_top/u_xcvr_ra/txda_drv_pre_main_zero_pre_scan  clk1  clk2  
    u_pma_top/u_xcvr_ra/u_z_ana_testmux_txda_drv_pre_mgn_zero/G_ANASIG_TESTMUX_0_u_scan_mux_v0_fds/u_scan_mux_synth/u_scan_mux_synth  u_pma_top/u_xcvr_ra/txda_drv_pre_mgn_zero_pre_scan  clk1  clk2  
    
    Instances with input pins tied together  1502  
    TieHi/Lo term nets not connected to instance's PG terms  0  
    Floating Instance terminals  0  
    Floating IO terms  0  
    Tie Hi/Lo output terms floating  0  
    Output term shorted to Power Ground net  0  
==============================
Primitive Net DRC Check
==============================
Nets with tri-state driver: 0  
    ------------------------------
    Net with Parallel Drivers
    ------------------------------
    atb_1  
    atb_0  
    eDP  
    eDM  
    cmnda_rext  
    Nets with parallel drivers  5  
Nets with multiple drivers: 0  
Nets with no driver (No FanIn): 0  
==============================
Sub Module Port Definition Check
==============================
Tie Hi/Lo instances connected to output: 0  
Verilog nets with multiple drivers: 0  

==============================
Dont Use Cells Used in Design
==============================
Dont use cells in design: 0  
==============================