// pcie_ed_dut.v

// Generated using ACDS version 23.4.1 205

`timescale 1 ps / 1 ps
module pcie_ed_dut (
		input  wire         refclk0,                        //                     refclk0.clk,                       Check User Guide for details
		input  wire         i_syspll_c0_clk,                //             i_syspll_c0_clk.clk,                       Check User Guide for details
		input  wire         i_ss_vccl_syspll_locked,        //     i_ss_vccl_syspll_locked.o_pll_lock,                Check User Guide for details
		input  wire         i_flux_clk,                     //                  i_flux_clk.clk,                       Check User Guide for details
		input  wire         rx_n_in0,                       //                  hip_serial.rx_n_in0,                  Check User Guide for details
		input  wire         rx_p_in0,                       //                            .rx_p_in0,                  Check User Guide for details
		output wire         tx_n_out0,                      //                            .tx_n_out0,                 Check User Guide for details
		output wire         tx_p_out0,                      //                            .tx_p_out0,                 Check User Guide for details
		input  wire         rx_n_in1,                       //                            .rx_n_in1,                  Check User Guide for details
		input  wire         rx_p_in1,                       //                            .rx_p_in1,                  Check User Guide for details
		output wire         tx_n_out1,                      //                            .tx_n_out1,                 Check User Guide for details
		output wire         tx_p_out1,                      //                            .tx_p_out1,                 Check User Guide for details
		input  wire         rx_n_in2,                       //                            .rx_n_in2,                  Check User Guide for details
		input  wire         rx_p_in2,                       //                            .rx_p_in2,                  Check User Guide for details
		output wire         tx_n_out2,                      //                            .tx_n_out2,                 Check User Guide for details
		output wire         tx_p_out2,                      //                            .tx_p_out2,                 Check User Guide for details
		input  wire         rx_n_in3,                       //                            .rx_n_in3,                  Check User Guide for details
		input  wire         rx_p_in3,                       //                            .rx_p_in3,                  Check User Guide for details
		output wire         tx_n_out3,                      //                            .tx_n_out3,                 Check User Guide for details
		output wire         tx_p_out3,                      //                            .tx_p_out3,                 Check User Guide for details
		input  wire         pin_perst_n,                    //                 pin_perst_n.reset_n,                   Check User Guide for details
		input  wire         i_gpio_perst0_n,                //             i_gpio_perst0_n.reset_n,                   Check User Guide for details
		output wire         coreclkout_hip_toapp,           //        coreclkout_hip_toapp.clk,                       Check User Guide for details
		output wire         p0_pin_perst_n,                 //              p0_pin_perst_n.reset_n,                   Check User Guide for details
		output wire         p0_reset_status_n,              //           p0_reset_status_n.reset_n,                   Check User Guide for details
		input  wire         ninit_done,                     //                  ninit_done.reset,                     Its a Init_done signal should be connected to Reset release IP
		input  wire         p0_axi_st_clk,                  //               p0_axi_st_clk.clk,                       Check User Guide for details
		input  wire         p0_axi_lite_clk,                //             p0_axi_lite_clk.clk,                       Check User Guide for details
		input  wire         p0_axi_st_areset_n,             //          p0_axi_st_areset_n.reset_n,                   Check User Guide for details
		input  wire         p0_axi_lite_areset_n,           //        p0_axi_lite_areset_n.reset_n,                   Check User Guide for details
		input  wire         p0_subsystem_cold_rst_n,        //     p0_subsystem_cold_rst_n.reset_n,                   Check User Guide for details
		input  wire         p0_subsystem_warm_rst_n,        //     p0_subsystem_warm_rst_n.reset_n,                   Check User Guide for details
		output wire         p0_subsystem_cold_rst_ack_n,    // p0_subsystem_cold_rst_ack_n.subsystem_cold_rst_ack_n,  Check User Guide for details
		output wire         p0_subsystem_warm_rst_ack_n,    // p0_subsystem_warm_rst_ack_n.subsystem_warm_rst_ack_n,  Check User Guide for details
		input  wire         p0_subsystem_rst_req,           //        p0_subsystem_rst_req.subsystem_rst_req,         Check User Guide for details
		output wire         p0_subsystem_rst_rdy,           //        p0_subsystem_rst_rdy.subsystem_rst_rdy,         Check User Guide for details
		output wire         p0_initiate_warmrst_req,        //     p0_initiate_warmrst_req.initiate_warmrst_req,      Check User Guide for details
		input  wire         p0_initiate_rst_req_rdy,        //     p0_initiate_rst_req_rdy.initiate_rst_req_rdy,      Check User Guide for details
		output wire         p0_ss_app_st_rx_tvalid,         //                    p0_st_rx.tvalid,                    Check User Guide for details
		input  wire         p0_app_ss_st_rx_tready,         //                            .tready,                    Check User Guide for details
		output wire [255:0] p0_ss_app_st_rx_tdata,          //                            .tdata,                     Check User Guide for details
		output wire [31:0]  p0_ss_app_st_rx_tkeep,          //                            .tkeep,                     Check User Guide for details
		output wire         p0_ss_app_st_rx_tlast,          //                            .tlast,                     Check User Guide for details
		input  wire         p0_app_ss_st_tx_tvalid,         //                    p0_st_tx.tvalid,                    Check User Guide for details
		output wire         p0_ss_app_st_tx_tready,         //                            .tready,                    Check User Guide for details
		input  wire [255:0] p0_app_ss_st_tx_tdata,          //                            .tdata,                     Check User Guide for details
		input  wire [31:0]  p0_app_ss_st_tx_tkeep,          //                            .tkeep,                     Check User Guide for details
		input  wire         p0_app_ss_st_tx_tlast,          //                            .tlast,                     Check User Guide for details
		output wire         p0_ss_app_st_ctrlshadow_tvalid, //            p0_st_ctrlshadow.tvalid,                    Check User Guide for details
		output wire [39:0]  p0_ss_app_st_ctrlshadow_tdata,  //                            .tdata,                     Check User Guide for details
		output wire         p0_ss_app_st_txcrdt_tvalid,     //                p0_st_txcrdt.tvalid,                    Check User Guide for details
		output wire [18:0]  p0_ss_app_st_txcrdt_tdata,      //                            .tdata,                     Check User Guide for details
		output wire         p0_ss_app_st_cplto_tvalid,      //                 p0_st_cplto.tvalid,                    Check User Guide for details
		output wire [29:0]  p0_ss_app_st_cplto_tdata,       //                            .tdata,                     Check User Guide for details
		input  wire         p0_app_ss_lite_csr_awvalid,     //                 p0_lite_csr.p0_app_ss_lite_csr_awvalid
		output wire         p0_ss_app_lite_csr_awready,     //                            .p0_ss_app_lite_csr_awready
		input  wire [19:0]  p0_app_ss_lite_csr_awaddr,      //                            .p0_app_ss_lite_csr_awaddr
		input  wire         p0_app_ss_lite_csr_wvalid,      //                            .p0_app_ss_lite_csr_wvalid
		output wire         p0_ss_app_lite_csr_wready,      //                            .p0_ss_app_lite_csr_wready
		input  wire [31:0]  p0_app_ss_lite_csr_wdata,       //                            .p0_app_ss_lite_csr_wdata
		input  wire [3:0]   p0_app_ss_lite_csr_wstrb,       //                            .p0_app_ss_lite_csr_wstrb
		output wire         p0_ss_app_lite_csr_bvalid,      //                            .p0_ss_app_lite_csr_bvalid
		input  wire         p0_app_ss_lite_csr_bready,      //                            .p0_app_ss_lite_csr_bready
		output wire [1:0]   p0_ss_app_lite_csr_bresp,       //                            .p0_ss_app_lite_csr_bresp
		input  wire         p0_app_ss_lite_csr_arvalid,     //                            .p0_app_ss_lite_csr_arvalid
		output wire         p0_ss_app_lite_csr_arready,     //                            .p0_ss_app_lite_csr_arready
		input  wire [19:0]  p0_app_ss_lite_csr_araddr,      //                            .p0_app_ss_lite_csr_araddr
		output wire         p0_ss_app_lite_csr_rvalid,      //                            .p0_ss_app_lite_csr_rvalid
		input  wire         p0_app_ss_lite_csr_rready,      //                            .p0_app_ss_lite_csr_rready
		output wire [31:0]  p0_ss_app_lite_csr_rdata,       //                            .p0_ss_app_lite_csr_rdata
		output wire [1:0]   p0_ss_app_lite_csr_rresp,       //                            .p0_ss_app_lite_csr_rresp
		output wire         p0_ss_app_serr,                 //              p0_ss_app_serr.ss_app_serr,               Check User Guide for details
		output wire         p0_ss_app_dlup,                 //              p0_ss_app_dlup.ss_app_dlup,               Check User Guide for details
		output wire         p0_ss_app_linkup,               //            p0_ss_app_linkup.ss_app_linkup,             Check User Guide for details
		output wire         p0_ss_app_surprise_down_err,    // p0_ss_app_surprise_down_err.ss_app_surprise_down_err,  Check User Guide for details
		output wire [5:0]   p0_ss_app_ltssmstate,           //        p0_ss_app_ltssmstate.ss_app_ltssmstate,         Check User Guide for details
		input  wire [2:0]   p0_app_ss_st_rx_tuser_halt      //  p0_app_ss_st_rx_tuser_halt.app_ss_st_rx_tuser_halt,   Check User Guide for details
	);

	pcie_ed_dut_intel_pcie_gts_300_qdefnma #(
		.TILE                                                                 ("SM"),
		.MIF_DIRECTORY                                                        ("../mif"),
		.DFL_MIF_DIRECTORY                                                    ("../mif"),
		.device_type                                                          ("EP"),
		.core16_ceb_en_hwtcl                                                  (0),
		.core16_ceb_ack_latency_hwtcl                                         (100),
		.core16_cii_en_hwtcl                                                  (0),
		.core16_cii_ack_latency_hwtcl                                         (100),
		.core16_virtio_pci_cfg_acc_intf_en_hwtcl                              (0),
		.core16_dfl_en_hwtcl                                                  (0),
		.core16_dfh_fid_hwtcl                                                 (0),
		.core16_dfh_major_ver_hwtcl                                           (0),
		.core16_dfh_next_byte_offset_hwtcl                                    (0),
		.core16_dfh_end_hwtcl                                                 (0),
		.core16_dfh_minor_rev_hwtcl                                           (0),
		.core16_dfh_ver_hwtcl                                                 (0),
		.core16_dfh_feature_type_hwtcl                                        (0),
		.core16_inst_id_hwtcl                                                 (0),
		.core16_FUNC_MODE                                                     ("POWER_USER"),
		.core16_Header_Packing_scheme                                         ("Simple"),
		.core16_DWIDTH                                                        (256),
		.core16_NUM_OF_SEG                                                    (2),
		.core16_ST_readyLatency                                               (0),
		.core16_LiteSlvAWD                                                    (20),
		.core16_LiteSlvDWD                                                    (32),
		.core16_LiteMstrAWD                                                   (32),
		.core16_LiteMstrDWD                                                   (32),
		.core16_LiteMstr_readyLatency                                         (0),
		.core16_MMAWD                                                         (64),
		.core16_MMBLWD                                                        (8),
		.core16_MMDWD                                                         (512),
		.core16_MM_readyLatency                                               (0),
		.core16_CPL_REORDERING                                                ("Disable"),
		.core16_REORDER_BUFF_SIZE                                             (64),
		.core16_CPLTO_THRU_AXI_ST                                             ("Disable"),
		.core16_DEVATT_TX_ROUTING                                             ("Disable"),
		.core16_DOWNSTREAM_MSG_FWD                                            ("Disable"),
		.core16_MSI_MSG_GEN                                                   ("Disable"),
		.core16_FLR_REQ_DROP                                                  ("Disable"),
		.core16_MSIX_TABLE                                                    ("Disable"),
		.core16_MSIX_TABLE_SIZE                                               (2048),
		.core16_MSIX_BIR                                                      (5),
		.core16_MSIX_BAR_OFFSET                                               (0),
		.core16_MSIX_VECTOR_ALLOC                                             ("Static"),
		.core16_autonomous_pm_enter_l23                                       (0),
		.core16_device_att                                                    ("Disable"),
		.core16_DM_ADR_ALIGN                                                  ("Disable"),
		.core16_MMIO_ADR_ALIGN                                                ("Disable"),
		.core16_pf0_bar01_size_mask                                           (64'b0000000000000000000000000000000000000000000000000111111111111111),
		.core16_pf0_bar23_size_mask                                           (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf0_bar45_size_mask                                           (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf1_bar01_size_mask                                           (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf1_bar23_size_mask                                           (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf1_bar45_size_mask                                           (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf2_bar01_size_mask                                           (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf2_bar23_size_mask                                           (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf2_bar45_size_mask                                           (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf3_bar01_size_mask                                           (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf3_bar23_size_mask                                           (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf3_bar45_size_mask                                           (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf0_sriov_vf_bar01_size_mask                                  (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf0_sriov_vf_bar23_size_mask                                  (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf0_sriov_vf_bar45_size_mask                                  (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf1_sriov_vf_bar01_size_mask                                  (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf1_sriov_vf_bar23_size_mask                                  (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf1_sriov_vf_bar45_size_mask                                  (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf2_sriov_vf_bar01_size_mask                                  (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf2_sriov_vf_bar23_size_mask                                  (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf2_sriov_vf_bar45_size_mask                                  (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf3_sriov_vf_bar01_size_mask                                  (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf3_sriov_vf_bar23_size_mask                                  (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.core16_pf3_sriov_vf_bar45_size_mask                                  (64'b0000000000000000000000000000000000000000000000000000000000000000),
		.device_family                                                        ("Agilex 5"),
		.xcvr_reconfig_hwtcl                                                  (0),
		.debug_toolkit_hwtcl                                                  (0),
		.enable_pciess_register_access_hwtcl                                  (0),
		.link_insp_en_hwtcl                                                   (0),
		.pciess_topology                                                      ("pcie_x4"),
		.topology                                                             ("pcie_x4"),
		.core16_virtual_tlp_bypass_en_hwtcl                                   (0),
		.core16_use_ast_parity_hwtcl                                          (1),
		.core16_payload_width_integer_hwtcl                                   (256),
		.core16_hdr_width_integer_hwtcl                                       (128),
		.core16_double_width_integer_hwtcl                                    (1),
		.core16_pfx_width_integer_hwtcl                                       (32),
		.core16_empty_width_integer_hwtcl                                     (3),
		.core16_tdata_width_integer_hwtcl                                     (256),
		.core16_enable_rx_buffer_limit_ports_hwtcl                            (0),
		.core16_enable_power_mgnt_intf_hwtcl                                  (0),
		.core16_enable_cpl_timeout_hwtcl                                      (0),
		.core16_enable_error_intf_hwtcl                                       (0),
		.core16_enable_ecc_hwtcl                                              (0),
		.core16_pf0_bar0_address_width_hwtcl                                  (16),
		.core16_pf0_bar1_address_width_hwtcl                                  (0),
		.core16_pf0_bar2_address_width_hwtcl                                  (0),
		.core16_pf0_bar3_address_width_hwtcl                                  (0),
		.core16_pf0_bar4_address_width_hwtcl                                  (0),
		.core16_pf0_bar5_address_width_hwtcl                                  (0),
		.core16_pf0_sriov_vf_bar0_address_width_int_hwtcl                     (0),
		.core16_pf0_sriov_vf_bar1_address_width_int_hwtcl                     (0),
		.core16_pf0_sriov_vf_bar2_address_width_int_hwtcl                     (0),
		.core16_pf0_sriov_vf_bar3_address_width_int_hwtcl                     (0),
		.core16_pf0_sriov_vf_bar4_address_width_int_hwtcl                     (0),
		.core16_pf0_sriov_vf_bar5_address_width_int_hwtcl                     (0),
		.core16_pf1_bar0_address_width_hwtcl                                  (0),
		.core16_pf1_bar1_address_width_hwtcl                                  (0),
		.core16_pf1_bar2_address_width_hwtcl                                  (0),
		.core16_pf1_bar3_address_width_hwtcl                                  (0),
		.core16_pf1_bar4_address_width_hwtcl                                  (0),
		.core16_pf1_bar5_address_width_hwtcl                                  (0),
		.core16_pf1_sriov_vf_bar0_address_width_int_hwtcl                     (0),
		.core16_pf1_sriov_vf_bar1_address_width_int_hwtcl                     (0),
		.core16_pf1_sriov_vf_bar2_address_width_int_hwtcl                     (0),
		.core16_pf1_sriov_vf_bar3_address_width_int_hwtcl                     (0),
		.core16_pf1_sriov_vf_bar4_address_width_int_hwtcl                     (0),
		.core16_pf1_sriov_vf_bar5_address_width_int_hwtcl                     (0),
		.core16_pf2_bar0_address_width_hwtcl                                  (0),
		.core16_pf2_bar1_address_width_hwtcl                                  (0),
		.core16_pf2_bar2_address_width_hwtcl                                  (0),
		.core16_pf2_bar3_address_width_hwtcl                                  (0),
		.core16_pf2_bar4_address_width_hwtcl                                  (0),
		.core16_pf2_bar5_address_width_hwtcl                                  (0),
		.core16_pf2_sriov_vf_bar0_address_width_int_hwtcl                     (0),
		.core16_pf2_sriov_vf_bar1_address_width_int_hwtcl                     (0),
		.core16_pf2_sriov_vf_bar2_address_width_int_hwtcl                     (0),
		.core16_pf2_sriov_vf_bar3_address_width_int_hwtcl                     (0),
		.core16_pf2_sriov_vf_bar4_address_width_int_hwtcl                     (0),
		.core16_pf2_sriov_vf_bar5_address_width_int_hwtcl                     (0),
		.core16_pf3_bar0_address_width_hwtcl                                  (0),
		.core16_pf3_bar1_address_width_hwtcl                                  (0),
		.core16_pf3_bar2_address_width_hwtcl                                  (0),
		.core16_pf3_bar3_address_width_hwtcl                                  (0),
		.core16_pf3_bar4_address_width_hwtcl                                  (0),
		.core16_pf3_bar5_address_width_hwtcl                                  (0),
		.core16_pf3_sriov_vf_bar0_address_width_int_hwtcl                     (0),
		.core16_pf3_sriov_vf_bar1_address_width_int_hwtcl                     (0),
		.core16_pf3_sriov_vf_bar2_address_width_int_hwtcl                     (0),
		.core16_pf3_sriov_vf_bar3_address_width_int_hwtcl                     (0),
		.core16_pf3_sriov_vf_bar4_address_width_int_hwtcl                     (0),
		.core16_pf3_sriov_vf_bar5_address_width_int_hwtcl                     (0),
		.core16_enable_multi_func_hwtcl                                       (0),
		.core16_total_pf_count_hwtcl                                          (1),
		.core16_total_pf_count_width_hwtcl                                    (1),
		.core16_enable_sriov_hwtcl                                            (0),
		.core16_pf0_vf_count_hwtcl                                            (0),
		.core16_pf1_vf_count_hwtcl                                            (0),
		.core16_pf2_vf_count_hwtcl                                            (0),
		.core16_pf3_vf_count_hwtcl                                            (0),
		.core16_total_vf_count_hwtcl                                          (0),
		.core16_total_vf_count_width_hwtcl                                    (1),
		.core16_flr_cap_hwtcl                                                 (0),
		.core16_virtual_ptm_hwtcl                                             (0),
		.core16_hip_reconfig_hwtcl                                            (0),
		.core16_enable_virtio_hwtcl                                           (0),
		.core16_virtio_start_byte_address_hwtcl                               (72),
		.core16_pf0_virtio_capability_present_hwtcl                           (0),
		.core16_pf0_virtio_device_specific_cap_present_hwtcl                  (0),
		.core16_pf0_virtio_cmn_config_bar_indicator_hwtcl                     (0),
		.core16_pf0_virtio_cmn_config_bar_offset_hwtcl                        (0),
		.core16_pf0_virtio_cmn_config_structure_length_hwtcl                  (0),
		.core16_pf0_virtio_notification_bar_indicator_hwtcl                   (0),
		.core16_pf0_virtio_notification_bar_offset_hwtcl                      (0),
		.core16_pf0_virtio_notification_structure_length_hwtcl                (0),
		.core16_pf0_virtio_notify_off_multiplier_hwtcl                        (0),
		.core16_pf0_virtio_isrstatus_bar_indicator_hwtcl                      (0),
		.core16_pf0_virtio_isrstatus_bar_offset_hwtcl                         (0),
		.core16_pf0_virtio_isrstatus_structure_length_hwtcl                   (0),
		.core16_pf0_virtio_devspecific_bar_indicator_hwtcl                    (0),
		.core16_pf0_virtio_devspecific_bar_offset_hwtcl                       (0),
		.core16_pf0_virtio_devspecific_structure_length_hwtcl                 (0),
		.core16_pf0_virtio_pciconfig_access_bar_indicator_hwtcl               (0),
		.core16_pf0_virtio_pciconfig_access_bar_offset_hwtcl                  (0),
		.core16_pf0_virtio_pciconfig_access_structure_length_hwtcl            (0),
		.core16_pf1_virtio_capability_present_hwtcl                           (0),
		.core16_pf1_virtio_device_specific_cap_present_hwtcl                  (0),
		.core16_pf1_virtio_cmn_config_bar_indicator_hwtcl                     (0),
		.core16_pf1_virtio_cmn_config_bar_offset_hwtcl                        (0),
		.core16_pf1_virtio_cmn_config_structure_length_hwtcl                  (0),
		.core16_pf1_virtio_notification_bar_indicator_hwtcl                   (0),
		.core16_pf1_virtio_notification_bar_offset_hwtcl                      (0),
		.core16_pf1_virtio_notification_structure_length_hwtcl                (0),
		.core16_pf1_virtio_notify_off_multiplier_hwtcl                        (0),
		.core16_pf1_virtio_isrstatus_bar_indicator_hwtcl                      (0),
		.core16_pf1_virtio_isrstatus_bar_offset_hwtcl                         (0),
		.core16_pf1_virtio_isrstatus_structure_length_hwtcl                   (0),
		.core16_pf1_virtio_devspecific_bar_indicator_hwtcl                    (0),
		.core16_pf1_virtio_devspecific_bar_offset_hwtcl                       (0),
		.core16_pf1_virtio_devspecific_structure_length_hwtcl                 (0),
		.core16_pf1_virtio_pciconfig_access_bar_indicator_hwtcl               (0),
		.core16_pf1_virtio_pciconfig_access_bar_offset_hwtcl                  (0),
		.core16_pf1_virtio_pciconfig_access_structure_length_hwtcl            (0),
		.core16_pf2_virtio_capability_present_hwtcl                           (0),
		.core16_pf2_virtio_device_specific_cap_present_hwtcl                  (0),
		.core16_pf2_virtio_cmn_config_bar_indicator_hwtcl                     (0),
		.core16_pf2_virtio_cmn_config_bar_offset_hwtcl                        (0),
		.core16_pf2_virtio_cmn_config_structure_length_hwtcl                  (0),
		.core16_pf2_virtio_notification_bar_indicator_hwtcl                   (0),
		.core16_pf2_virtio_notification_bar_offset_hwtcl                      (0),
		.core16_pf2_virtio_notification_structure_length_hwtcl                (0),
		.core16_pf2_virtio_notify_off_multiplier_hwtcl                        (0),
		.core16_pf2_virtio_isrstatus_bar_indicator_hwtcl                      (0),
		.core16_pf2_virtio_isrstatus_bar_offset_hwtcl                         (0),
		.core16_pf2_virtio_isrstatus_structure_length_hwtcl                   (0),
		.core16_pf2_virtio_devspecific_bar_indicator_hwtcl                    (0),
		.core16_pf2_virtio_devspecific_bar_offset_hwtcl                       (0),
		.core16_pf2_virtio_devspecific_structure_length_hwtcl                 (0),
		.core16_pf2_virtio_pciconfig_access_bar_indicator_hwtcl               (0),
		.core16_pf2_virtio_pciconfig_access_bar_offset_hwtcl                  (0),
		.core16_pf2_virtio_pciconfig_access_structure_length_hwtcl            (0),
		.core16_pf3_virtio_capability_present_hwtcl                           (0),
		.core16_pf3_virtio_device_specific_cap_present_hwtcl                  (0),
		.core16_pf3_virtio_cmn_config_bar_indicator_hwtcl                     (0),
		.core16_pf3_virtio_cmn_config_bar_offset_hwtcl                        (0),
		.core16_pf3_virtio_cmn_config_structure_length_hwtcl                  (0),
		.core16_pf3_virtio_notification_bar_indicator_hwtcl                   (0),
		.core16_pf3_virtio_notification_bar_offset_hwtcl                      (0),
		.core16_pf3_virtio_notification_structure_length_hwtcl                (0),
		.core16_pf3_virtio_notify_off_multiplier_hwtcl                        (0),
		.core16_pf3_virtio_isrstatus_bar_indicator_hwtcl                      (0),
		.core16_pf3_virtio_isrstatus_bar_offset_hwtcl                         (0),
		.core16_pf3_virtio_isrstatus_structure_length_hwtcl                   (0),
		.core16_pf3_virtio_devspecific_bar_indicator_hwtcl                    (0),
		.core16_pf3_virtio_devspecific_bar_offset_hwtcl                       (0),
		.core16_pf3_virtio_devspecific_structure_length_hwtcl                 (0),
		.core16_pf3_virtio_pciconfig_access_bar_indicator_hwtcl               (0),
		.core16_pf3_virtio_pciconfig_access_bar_offset_hwtcl                  (0),
		.core16_pf3_virtio_pciconfig_access_structure_length_hwtcl            (0),
		.core16_pf0vf_virtio_capability_present_hwtcl                         (0),
		.core16_pf0vf_virtio_device_specific_cap_present_hwtcl                (0),
		.core16_pf0vf_virtio_cmn_config_bar_indicator_hwtcl                   (0),
		.core16_pf0vf_virtio_cmn_config_bar_offset_hwtcl                      (0),
		.core16_pf0vf_virtio_cmn_config_structure_length_hwtcl                (0),
		.core16_pf0vf_virtio_notification_bar_indicator_hwtcl                 (0),
		.core16_pf0vf_virtio_notification_bar_offset_hwtcl                    (0),
		.core16_pf0vf_virtio_notification_structure_length_hwtcl              (0),
		.core16_pf0vf_virtio_notify_off_multiplier_hwtcl                      (0),
		.core16_pf0vf_virtio_isrstatus_bar_indicator_hwtcl                    (0),
		.core16_pf0vf_virtio_isrstatus_bar_offset_hwtcl                       (0),
		.core16_pf0vf_virtio_isrstatus_structure_length_hwtcl                 (0),
		.core16_pf0vf_virtio_devspecific_bar_indicator_hwtcl                  (0),
		.core16_pf0vf_virtio_devspecific_bar_offset_hwtcl                     (0),
		.core16_pf0vf_virtio_devspecific_structure_length_hwtcl               (0),
		.core16_pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl             (0),
		.core16_pf0vf_virtio_pciconfig_access_bar_offset_hwtcl                (0),
		.core16_pf0vf_virtio_pciconfig_access_structure_length_hwtcl          (0),
		.core16_pf1vf_virtio_capability_present_hwtcl                         (0),
		.core16_pf1vf_virtio_device_specific_cap_present_hwtcl                (0),
		.core16_pf1vf_virtio_cmn_config_bar_indicator_hwtcl                   (0),
		.core16_pf1vf_virtio_cmn_config_bar_offset_hwtcl                      (0),
		.core16_pf1vf_virtio_cmn_config_structure_length_hwtcl                (0),
		.core16_pf1vf_virtio_notification_bar_indicator_hwtcl                 (0),
		.core16_pf1vf_virtio_notification_bar_offset_hwtcl                    (0),
		.core16_pf1vf_virtio_notification_structure_length_hwtcl              (0),
		.core16_pf1vf_virtio_notify_off_multiplier_hwtcl                      (0),
		.core16_pf1vf_virtio_isrstatus_bar_indicator_hwtcl                    (0),
		.core16_pf1vf_virtio_isrstatus_bar_offset_hwtcl                       (0),
		.core16_pf1vf_virtio_isrstatus_structure_length_hwtcl                 (0),
		.core16_pf1vf_virtio_devspecific_bar_indicator_hwtcl                  (0),
		.core16_pf1vf_virtio_devspecific_bar_offset_hwtcl                     (0),
		.core16_pf1vf_virtio_devspecific_structure_length_hwtcl               (0),
		.core16_pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl             (0),
		.core16_pf1vf_virtio_pciconfig_access_bar_offset_hwtcl                (0),
		.core16_pf1vf_virtio_pciconfig_access_structure_length_hwtcl          (0),
		.core16_pf2vf_virtio_capability_present_hwtcl                         (0),
		.core16_pf2vf_virtio_device_specific_cap_present_hwtcl                (0),
		.core16_pf2vf_virtio_cmn_config_bar_indicator_hwtcl                   (0),
		.core16_pf2vf_virtio_cmn_config_bar_offset_hwtcl                      (0),
		.core16_pf2vf_virtio_cmn_config_structure_length_hwtcl                (0),
		.core16_pf2vf_virtio_notification_bar_indicator_hwtcl                 (0),
		.core16_pf2vf_virtio_notification_bar_offset_hwtcl                    (0),
		.core16_pf2vf_virtio_notification_structure_length_hwtcl              (0),
		.core16_pf2vf_virtio_notify_off_multiplier_hwtcl                      (0),
		.core16_pf2vf_virtio_isrstatus_bar_indicator_hwtcl                    (0),
		.core16_pf2vf_virtio_isrstatus_bar_offset_hwtcl                       (0),
		.core16_pf2vf_virtio_isrstatus_structure_length_hwtcl                 (0),
		.core16_pf2vf_virtio_devspecific_bar_indicator_hwtcl                  (0),
		.core16_pf2vf_virtio_devspecific_bar_offset_hwtcl                     (0),
		.core16_pf2vf_virtio_devspecific_structure_length_hwtcl               (0),
		.core16_pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl             (0),
		.core16_pf2vf_virtio_pciconfig_access_bar_offset_hwtcl                (0),
		.core16_pf2vf_virtio_pciconfig_access_structure_length_hwtcl          (0),
		.core16_pf3vf_virtio_capability_present_hwtcl                         (0),
		.core16_pf3vf_virtio_device_specific_cap_present_hwtcl                (0),
		.core16_pf3vf_virtio_cmn_config_bar_indicator_hwtcl                   (0),
		.core16_pf3vf_virtio_cmn_config_bar_offset_hwtcl                      (0),
		.core16_pf3vf_virtio_cmn_config_structure_length_hwtcl                (0),
		.core16_pf3vf_virtio_notification_bar_indicator_hwtcl                 (0),
		.core16_pf3vf_virtio_notification_bar_offset_hwtcl                    (0),
		.core16_pf3vf_virtio_notification_structure_length_hwtcl              (0),
		.core16_pf3vf_virtio_notify_off_multiplier_hwtcl                      (0),
		.core16_pf3vf_virtio_isrstatus_bar_indicator_hwtcl                    (0),
		.core16_pf3vf_virtio_isrstatus_bar_offset_hwtcl                       (0),
		.core16_pf3vf_virtio_isrstatus_structure_length_hwtcl                 (0),
		.core16_pf3vf_virtio_devspecific_bar_indicator_hwtcl                  (0),
		.core16_pf3vf_virtio_devspecific_bar_offset_hwtcl                     (0),
		.core16_pf3vf_virtio_devspecific_structure_length_hwtcl               (0),
		.core16_pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl             (0),
		.core16_pf3vf_virtio_pciconfig_access_bar_offset_hwtcl                (0),
		.core16_pf3vf_virtio_pciconfig_access_structure_length_hwtcl          (0),
		.core16_perfmon_clk_freq                                              (250),
		.PERFMON_EN                                                           (0),
		.BP_DEBUG_MON_EN                                                      (0),
		.core16_ceb_pf_std_cap_last_ptr                                       (8'b00000000),
		.core16_ceb_pf_ext_cap_last_ptr                                       (12'b000000000000),
		.core16_ceb_vf_std_cap_last_ptr                                       (8'b00000000),
		.core16_ceb_vf_ext_cap_last_ptr                                       (12'b000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_sn_ser_num_reg_1_dw_hwtcl                    (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_sn_ser_num_reg_1_dw_hwtcl                    (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_sn_ser_num_reg_1_dw_hwtcl                    (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_sn_ser_num_reg_1_dw_hwtcl                    (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_sn_ser_num_reg_2_dw_hwtcl                    (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_sn_ser_num_reg_2_dw_hwtcl                    (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_sn_ser_num_reg_2_dw_hwtcl                    (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_sn_ser_num_reg_2_dw_hwtcl                    (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_bar0_mask_31_1_hwtcl               (32'b00000000000000000111111111111111),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_bar1_mask_31_0_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_bar2_mask_31_1_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_bar3_mask_31_0_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_bar4_mask_31_1_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_bar5_mask_31_0_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_bar0_mask_31_1_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_bar1_mask_31_0_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_bar2_mask_31_1_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_bar3_mask_31_0_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_bar4_mask_31_1_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_bar5_mask_31_0_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_bar0_mask_31_1_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_bar1_mask_31_0_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_bar2_mask_31_1_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_bar3_mask_31_0_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_bar4_mask_31_1_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_bar5_mask_31_0_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_bar0_mask_31_1_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_bar1_mask_31_0_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_bar2_mask_31_1_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_bar3_mask_31_0_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_bar4_mask_31_1_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_bar5_mask_31_0_hwtcl               (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar0_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar1_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar2_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar3_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar4_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar5_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar0_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar1_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar2_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar3_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar4_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar5_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar0_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar1_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar2_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar3_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar4_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar5_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar0_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar1_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar2_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar3_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar4_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar5_mask_hwtcl                     (32'b00000000000000000000000000000000),
		.sm_hssi_pcie_ctl_x4_rxbuf_limit_bypass_hwtcl                         (7),
		.sm_hssi_pcie_ctl_x4_maxpayload_size_hwtcl                            ("MAXPAYLOAD_SIZE_MAX_PAYLOAD_512"),
		.sm_hssi_pcie_ctl_x4_port_type_hwtcl                                  ("PORT_TYPE_NATIVE_EP"),
		.sm_hssi_pcie_ctl_x4_sris_enable_hwtcl                                ("SRIS_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_sris_mode_hwtcl                                  ("false"),
		.sm_hssi_pcie_ctl_x4_sup_mode_hwtcl                                   ("SUP_MODE_USER_MODE"),
		.sm_hssi_pcie_ctl_x4_cvp_enable_hwtcl                                 ("CVP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_cii_monitor_en_hwtcl                             ("CII_MONITOR_EN_DISABLE"),
		.sm_hssi_pcie_ctl_x4_link_rate_hwtcl                                  ("LINK_RATE_GEN4"),
		.sm_hssi_pcie_ctl_x4_link_width_hwtcl                                 ("LINK_WIDTH_X4"),
		.sm_hssi_pcie_ctl_x4_pf0_cap_link_surprise_down_err_cap_hwtcl         ("PF0_CAP_LINK_SURPRISE_DOWN_ERR_CAP_DISABLE"),
		.sm_hssi_pcie_ctl_x4_pf0_port_logic_fast_link_mode                    ("PF0_PORT_LOGIC_FAST_LINK_MODE_DISABLE"),
		.sm_hssi_pcie_ctl_x4_pf0_virtio_en_hwtcl                              ("PF0_VIRTIO_EN_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_virtio_en_hwtcl                              ("PF1_VIRTIO_EN_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_virtio_en_hwtcl                              ("PF2_VIRTIO_EN_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_virtio_en_hwtcl                              ("PF3_VIRTIO_EN_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_exvf_virtio_en_hwtcl                         ("PF0_EXVF_VIRTIO_EN_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_exvf_virtio_en_hwtcl                         ("PF1_EXVF_VIRTIO_EN_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_exvf_virtio_en_hwtcl                         ("PF2_EXVF_VIRTIO_EN_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_exvf_virtio_en_hwtcl                         ("PF3_EXVF_VIRTIO_EN_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_device_id_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_vendor_id_hwtcl                    (4466),
		.sm_hssi_pcie_ctl_x4_pf0_revision_id_hwtcl                            (1),
		.sm_hssi_pcie_ctl_x4_pf0_base_class_code_hwtcl                        (255),
		.sm_hssi_pcie_ctl_x4_pf0_subclass_code_hwtcl                          (0),
		.sm_hssi_pcie_ctl_x4_pf0_program_interface_hwtcl                      (0),
		.sm_hssi_pcie_ctl_x4_pf0_subsys_vendor_id_hwtcl                       (0),
		.sm_hssi_pcie_ctl_x4_pf0_subsys_dev_id_hwtcl                          (0),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_device_id_hwtcl                     (0),
		.sm_hssi_pcie_ctl_x4_exvf_subsysid_pf0_hwtcl                          (0),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_vendor_id_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_device_id_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf1_revision_id_hwtcl                            (0),
		.sm_hssi_pcie_ctl_x4_pf1_base_class_code_hwtcl                        (0),
		.sm_hssi_pcie_ctl_x4_pf1_subclass_code_hwtcl                          (0),
		.sm_hssi_pcie_ctl_x4_pf1_program_interface_hwtcl                      (0),
		.sm_hssi_pcie_ctl_x4_pf1_subsys_vendor_id_hwtcl                       (0),
		.sm_hssi_pcie_ctl_x4_pf1_subsys_dev_id_hwtcl                          (0),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_device_id_hwtcl                     (0),
		.sm_hssi_pcie_ctl_x4_exvf_subsysid_pf1_hwtcl                          (0),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_vendor_id_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_device_id_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf2_revision_id_hwtcl                            (0),
		.sm_hssi_pcie_ctl_x4_pf2_base_class_code_hwtcl                        (0),
		.sm_hssi_pcie_ctl_x4_pf2_subclass_code_hwtcl                          (0),
		.sm_hssi_pcie_ctl_x4_pf2_program_interface_hwtcl                      (0),
		.sm_hssi_pcie_ctl_x4_pf2_subsys_vendor_id_hwtcl                       (0),
		.sm_hssi_pcie_ctl_x4_pf2_subsys_dev_id_hwtcl                          (0),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_device_id_hwtcl                     (0),
		.sm_hssi_pcie_ctl_x4_exvf_subsysid_pf2_hwtcl                          (0),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_vendor_id_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_device_id_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf3_revision_id_hwtcl                            (0),
		.sm_hssi_pcie_ctl_x4_pf3_base_class_code_hwtcl                        (0),
		.sm_hssi_pcie_ctl_x4_pf3_subclass_code_hwtcl                          (0),
		.sm_hssi_pcie_ctl_x4_pf3_program_interface_hwtcl                      (0),
		.sm_hssi_pcie_ctl_x4_pf3_subsys_vendor_id_hwtcl                       (0),
		.sm_hssi_pcie_ctl_x4_pf3_subsys_dev_id_hwtcl                          (0),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_device_id_hwtcl                     (0),
		.sm_hssi_pcie_ctl_x4_exvf_subsysid_pf3_hwtcl                          (0),
		.sm_hssi_pcie_ctl_x4_pf0_user_vsec_cap_enable_hwtcl                   ("PF0_USER_VSEC_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_user_vsec_cap_enable_hwtcl                   ("PF1_USER_VSEC_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_user_vsec_cap_enable_hwtcl                   ("PF2_USER_VSEC_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_user_vsec_cap_enable_hwtcl                   ("PF3_USER_VSEC_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_vsec_next_offset_hwtcl                           (0),
		.sm_hssi_pcie_ctl_x4_pf1_user_vsec_offset_hwtcl                       (0),
		.sm_hssi_pcie_ctl_x4_pf2_user_vsec_offset_hwtcl                       (0),
		.sm_hssi_pcie_ctl_x4_pf3_user_vsec_offset_hwtcl                       (0),
		.sm_hssi_pcie_ctl_x4_cvp_vendor_specific_header_id_hwtcl              (0),
		.sm_hssi_pcie_ctl_x4_drop_vendor0_msg_hwtcl                           ("FALSE"),
		.sm_hssi_pcie_ctl_x4_drop_vendor1_msg_hwtcl                           ("FALSE"),
		.sm_hssi_pcie_ctl_x4_num_of_lanes_hwtcl                               ("NUM_OF_LANES_NUM_4"),
		.sm_hssi_pcie_ctl_x4_pf0_int_pin_hwtcl                                ("PF0_INT_PIN_NO_INT"),
		.sm_hssi_pcie_ctl_x4_pf1_int_pin_hwtcl                                ("PF1_INT_PIN_NO_INT"),
		.sm_hssi_pcie_ctl_x4_pf2_int_pin_hwtcl                                ("PF2_INT_PIN_NO_INT"),
		.sm_hssi_pcie_ctl_x4_pf3_int_pin_hwtcl                                ("PF3_INT_PIN_NO_INT"),
		.sm_hssi_pcie_ctl_x4_pf0_ats_cap_enable_hwtcl                         ("PF0_ATS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_ats_cap_enable_hwtcl                         ("PF1_ATS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_ats_cap_enable_hwtcl                         ("PF2_ATS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_ats_cap_enable_hwtcl                         ("PF3_ATS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_exvf_ats_cap_enable_hwtcl                    ("PF0_EXVF_ATS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_exvf_ats_cap_enable_hwtcl                    ("PF1_EXVF_ATS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_exvf_ats_cap_enable_hwtcl                    ("PF2_EXVF_ATS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_exvf_ats_cap_enable_hwtcl                    ("PF3_EXVF_ATS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_ats_exvf_align_request_hwtcl                 ("PF0_ATS_EXVF_ALIGN_REQUEST_DISABLE"),
		.sm_hssi_pcie_ctl_x4_pf1_ats_exvf_align_request_hwtcl                 ("PF1_ATS_EXVF_ALIGN_REQUEST_DISABLE"),
		.sm_hssi_pcie_ctl_x4_pf2_ats_exvf_align_request_hwtcl                 ("PF2_ATS_EXVF_ALIGN_REQUEST_DISABLE"),
		.sm_hssi_pcie_ctl_x4_pf3_ats_exvf_align_request_hwtcl                 ("PF3_ATS_EXVF_ALIGN_REQUEST_DISABLE"),
		.sm_hssi_pcie_ctl_x4_pf0_tph_cap_enable_hwtcl                         ("PF0_TPH_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_tph_cap_enable_hwtcl                         ("PF1_TPH_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_tph_cap_enable_hwtcl                         ("PF2_TPH_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_tph_cap_enable_hwtcl                         ("PF3_TPH_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_exvf_tph_cap_enable_hwtcl                    ("PF0_EXVF_TPH_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_exvf_tph_cap_enable_hwtcl                    ("PF1_EXVF_TPH_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_exvf_tph_cap_enable_hwtcl                    ("PF2_EXVF_TPH_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_exvf_tph_cap_enable_hwtcl                    ("PF3_EXVF_TPH_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_tph_req_cap_int_vec_hwtcl                    ("PF0_TPH_REQ_CAP_INT_VEC_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_tph_req_cap_int_vec_hwtcl                    ("PF1_TPH_REQ_CAP_INT_VEC_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_tph_req_cap_int_vec_hwtcl                    ("PF2_TPH_REQ_CAP_INT_VEC_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_tph_req_cap_int_vec_hwtcl                    ("PF3_TPH_REQ_CAP_INT_VEC_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_tph_req_cap_int_vec_vfcomm_cs2_hwtcl         ("PF0_TPH_REQ_CAP_INT_VEC_VFCOMM_CS2_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_tph_req_cap_int_vec_vfcomm_cs2_hwtcl         ("PF1_TPH_REQ_CAP_INT_VEC_VFCOMM_CS2_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_tph_req_cap_int_vec_vfcomm_cs2_hwtcl         ("PF2_TPH_REQ_CAP_INT_VEC_VFCOMM_CS2_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_tph_req_cap_int_vec_vfcomm_cs2_hwtcl         ("PF3_TPH_REQ_CAP_INT_VEC_VFCOMM_CS2_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_tph_req_cap_st_table_loc_0_vfcomm_cs2_hwtcl  ("PF0_TPH_REQ_CAP_ST_TABLE_LOC_0_VFCOMM_CS2_NOT_IN_TPH_STRUCT_VF"),
		.sm_hssi_pcie_ctl_x4_pf1_tph_req_cap_st_table_loc_0_vfcomm_cs2_hwtcl  ("PF1_TPH_REQ_CAP_ST_TABLE_LOC_0_VFCOMM_CS2_NOT_IN_TPH_STRUCT_VF"),
		.sm_hssi_pcie_ctl_x4_pf2_tph_req_cap_st_table_loc_0_vfcomm_cs2_hwtcl  ("PF2_TPH_REQ_CAP_ST_TABLE_LOC_0_VFCOMM_CS2_NOT_IN_TPH_STRUCT_VF"),
		.sm_hssi_pcie_ctl_x4_pf3_tph_req_cap_st_table_loc_0_vfcomm_cs2_hwtcl  ("PF3_TPH_REQ_CAP_ST_TABLE_LOC_0_VFCOMM_CS2_NOT_IN_TPH_STRUCT_VF"),
		.sm_hssi_pcie_ctl_x4_pf0_tph_req_cap_st_table_loc_1_hwtcl             ("PF0_TPH_REQ_CAP_ST_TABLE_LOC_1_NOT_IN_MSIX_TABLE"),
		.sm_hssi_pcie_ctl_x4_pf1_tph_req_cap_st_table_loc_1_hwtcl             ("PF1_TPH_REQ_CAP_ST_TABLE_LOC_1_NOT_IN_MSIX_TABLE"),
		.sm_hssi_pcie_ctl_x4_pf2_tph_req_cap_st_table_loc_1_hwtcl             ("PF2_TPH_REQ_CAP_ST_TABLE_LOC_1_NOT_IN_MSIX_TABLE"),
		.sm_hssi_pcie_ctl_x4_pf3_tph_req_cap_st_table_loc_1_hwtcl             ("PF3_TPH_REQ_CAP_ST_TABLE_LOC_1_NOT_IN_MSIX_TABLE"),
		.sm_hssi_pcie_ctl_x4_pf0_tph_req_cap_st_table_loc_1_vfcomm_cs2_hwtcl  ("PF0_TPH_REQ_CAP_ST_TABLE_LOC_1_VFCOMM_CS2_NOT_IN_MSIX_TABLE_VF"),
		.sm_hssi_pcie_ctl_x4_pf1_tph_req_cap_st_table_loc_1_vfcomm_cs2_hwtcl  ("PF1_TPH_REQ_CAP_ST_TABLE_LOC_1_VFCOMM_CS2_NOT_IN_MSIX_TABLE_VF"),
		.sm_hssi_pcie_ctl_x4_pf2_tph_req_cap_st_table_loc_1_vfcomm_cs2_hwtcl  ("PF2_TPH_REQ_CAP_ST_TABLE_LOC_1_VFCOMM_CS2_NOT_IN_MSIX_TABLE_VF"),
		.sm_hssi_pcie_ctl_x4_pf3_tph_req_cap_st_table_loc_1_vfcomm_cs2_hwtcl  ("PF3_TPH_REQ_CAP_ST_TABLE_LOC_1_VFCOMM_CS2_NOT_IN_MSIX_TABLE_VF"),
		.sm_hssi_pcie_ctl_x4_pf0_tph_req_cap_st_table_size_hwtcl              (0),
		.sm_hssi_pcie_ctl_x4_pf1_tph_req_cap_st_table_size_hwtcl              (0),
		.sm_hssi_pcie_ctl_x4_pf2_tph_req_cap_st_table_size_hwtcl              (0),
		.sm_hssi_pcie_ctl_x4_pf3_tph_req_cap_st_table_size_hwtcl              (0),
		.sm_hssi_pcie_ctl_x4_pf0_tph_req_cap_st_table_size_vfcomm_cs2_hwtcl   (0),
		.sm_hssi_pcie_ctl_x4_pf1_tph_req_cap_st_table_size_vfcomm_cs2_hwtcl   (0),
		.sm_hssi_pcie_ctl_x4_pf2_tph_req_cap_st_table_size_vfcomm_cs2_hwtcl   (0),
		.sm_hssi_pcie_ctl_x4_pf3_tph_req_cap_st_table_size_vfcomm_cs2_hwtcl   (0),
		.sm_hssi_pcie_ctl_x4_pf0_tph_req_device_spec_hwtcl                    ("PF0_TPH_REQ_DEVICE_SPEC_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_tph_req_device_spec_hwtcl                    ("PF1_TPH_REQ_DEVICE_SPEC_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_tph_req_device_spec_hwtcl                    ("PF2_TPH_REQ_DEVICE_SPEC_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_tph_req_device_spec_hwtcl                    ("PF3_TPH_REQ_DEVICE_SPEC_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_tph_req_device_spec_vfcomm_cs2_hwtcl         ("PF0_TPH_REQ_DEVICE_SPEC_VFCOMM_CS2_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_tph_req_device_spec_vfcomm_cs2_hwtcl         ("PF1_TPH_REQ_DEVICE_SPEC_VFCOMM_CS2_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_tph_req_device_spec_vfcomm_cs2_hwtcl         ("PF2_TPH_REQ_DEVICE_SPEC_VFCOMM_CS2_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_tph_req_device_spec_vfcomm_cs2_hwtcl         ("PF3_TPH_REQ_DEVICE_SPEC_VFCOMM_CS2_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_acs_cap_enable_hwtcl                         ("PF0_ACS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_acs_cap_enable_hwtcl                         ("PF1_ACS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_acs_cap_enable_hwtcl                         ("PF2_ACS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_acs_cap_enable_hwtcl                         ("PF3_ACS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_exvf_acs_cap_enable_hwtcl                    ("PF0_EXVF_ACS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_exvf_acs_cap_enable_hwtcl                    ("PF1_EXVF_ACS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_exvf_acs_cap_enable_hwtcl                    ("PF2_EXVF_ACS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_exvf_acs_cap_enable_hwtcl                    ("PF3_EXVF_ACS_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_acs_cap_acs_src_valid_hwtcl                  ("PF0_ACS_CAP_ACS_SRC_VALID_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_acs_cap_acs_src_valid_hwtcl                  ("PF1_ACS_CAP_ACS_SRC_VALID_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_acs_cap_acs_src_valid_hwtcl                  ("PF2_ACS_CAP_ACS_SRC_VALID_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_acs_cap_acs_src_valid_hwtcl                  ("PF3_ACS_CAP_ACS_SRC_VALID_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_acs_cap_acs_at_block_hwtcl                   ("PF0_ACS_CAP_ACS_AT_BLOCK_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_acs_cap_acs_at_block_hwtcl                   ("PF1_ACS_CAP_ACS_AT_BLOCK_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_acs_cap_acs_at_block_hwtcl                   ("PF2_ACS_CAP_ACS_AT_BLOCK_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_acs_cap_acs_at_block_hwtcl                   ("PF3_ACS_CAP_ACS_AT_BLOCK_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_acs_cap_acs_p2p_req_redirect_hwtcl           ("PF0_ACS_CAP_ACS_P2P_REQ_REDIRECT_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_acs_cap_acs_p2p_req_redirect_hwtcl           ("PF1_ACS_CAP_ACS_P2P_REQ_REDIRECT_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_acs_cap_acs_p2p_req_redirect_hwtcl           ("PF2_ACS_CAP_ACS_P2P_REQ_REDIRECT_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_acs_cap_acs_p2p_req_redirect_hwtcl           ("PF3_ACS_CAP_ACS_P2P_REQ_REDIRECT_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_acs_cap_acs_p2p_cpl_redirect_hwtcl           ("PF0_ACS_CAP_ACS_P2P_CPL_REDIRECT_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_acs_cap_acs_p2p_cpl_redirect_hwtcl           ("PF1_ACS_CAP_ACS_P2P_CPL_REDIRECT_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_acs_cap_acs_p2p_cpl_redirect_hwtcl           ("PF2_ACS_CAP_ACS_P2P_CPL_REDIRECT_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_acs_cap_acs_p2p_cpl_redirect_hwtcl           ("PF3_ACS_CAP_ACS_P2P_CPL_REDIRECT_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_acs_cap_acs_usp_forwarding_hwtcl             ("PF0_ACS_CAP_ACS_USP_FORWARDING_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_acs_cap_acs_usp_forwarding_hwtcl             ("PF1_ACS_CAP_ACS_USP_FORWARDING_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_acs_cap_acs_usp_forwarding_hwtcl             ("PF2_ACS_CAP_ACS_USP_FORWARDING_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_acs_cap_acs_usp_forwarding_hwtcl             ("PF3_ACS_CAP_ACS_USP_FORWARDING_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_acs_cap_acs_p2p_egress_control_hwtcl         ("PF0_ACS_CAP_ACS_P2P_EGRESS_CONTROL_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_acs_cap_acs_p2p_egress_control_hwtcl         ("PF1_ACS_CAP_ACS_P2P_EGRESS_CONTROL_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_acs_cap_acs_p2p_egress_control_hwtcl         ("PF2_ACS_CAP_ACS_P2P_EGRESS_CONTROL_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_acs_cap_acs_p2p_egress_control_hwtcl         ("PF3_ACS_CAP_ACS_P2P_EGRESS_CONTROL_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_acs_cap_acs_egress_ctrl_size_hwtcl           (8),
		.sm_hssi_pcie_ctl_x4_pf1_acs_cap_acs_egress_ctrl_size_hwtcl           (8),
		.sm_hssi_pcie_ctl_x4_pf2_acs_cap_acs_egress_ctrl_size_hwtcl           (8),
		.sm_hssi_pcie_ctl_x4_pf3_acs_cap_acs_egress_ctrl_size_hwtcl           (8),
		.sm_hssi_pcie_ctl_x4_pf0_acs_cap_acs_direct_translated_p2p_hwtcl      ("PF0_ACS_CAP_ACS_DIRECT_TRANSLATED_P2P_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_acs_cap_acs_direct_translated_p2p_hwtcl      ("PF1_ACS_CAP_ACS_DIRECT_TRANSLATED_P2P_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_acs_cap_acs_direct_translated_p2p_hwtcl      ("PF2_ACS_CAP_ACS_DIRECT_TRANSLATED_P2P_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_acs_cap_acs_direct_translated_p2p_hwtcl      ("PF3_ACS_CAP_ACS_DIRECT_TRANSLATED_P2P_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_pcie_cap_ext_tag_en_hwtcl                    ("true"),
		.sm_hssi_pcie_ctl_x4_pf1_pcie_cap_ext_tag_en_hwtcl                    ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_pcie_cap_ext_tag_en_hwtcl                    ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_pcie_cap_ext_tag_en_hwtcl                    ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_pcie_cap_flr_cap_hwtcl                       ("PF0_PCIE_CAP_FLR_CAP_NOT_CAPABLE"),
		.sm_hssi_pcie_ctl_x4_pf1_pcie_cap_flr_cap_hwtcl                       ("PF1_PCIE_CAP_FLR_CAP_NOT_CAPABLE"),
		.sm_hssi_pcie_ctl_x4_pf2_pcie_cap_flr_cap_hwtcl                       ("PF2_PCIE_CAP_FLR_CAP_NOT_CAPABLE"),
		.sm_hssi_pcie_ctl_x4_pf3_pcie_cap_flr_cap_hwtcl                       ("PF3_PCIE_CAP_FLR_CAP_NOT_CAPABLE"),
		.sm_hssi_pcie_ctl_x4_pf0_pcie_cap_port_num_hwtcl                      (1),
		.sm_hssi_pcie_ctl_x4_pf1_pcie_cap_port_num_hwtcl                      (0),
		.sm_hssi_pcie_ctl_x4_pf2_pcie_cap_port_num_hwtcl                      (0),
		.sm_hssi_pcie_ctl_x4_pf3_pcie_cap_port_num_hwtcl                      (0),
		.sm_hssi_pcie_ctl_x4_pf0_pcie_cap_slot_clk_config_hwtcl               ("true"),
		.sm_hssi_pcie_ctl_x4_pf1_pcie_cap_slot_clk_config_hwtcl               ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_pcie_cap_slot_clk_config_hwtcl               ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_pcie_cap_slot_clk_config_hwtcl               ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_msi_enable_hwtcl                             ("PF0_MSI_ENABLE_ENABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_msi_enable_hwtcl                             ("PF1_MSI_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_msi_enable_hwtcl                             ("PF2_MSI_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_msi_enable_hwtcl                             ("PF3_MSI_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_pci_msi_ext_data_cap_hwtcl                   ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_pci_msi_ext_data_cap_hwtcl                   ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_pci_msi_ext_data_cap_hwtcl                   ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_pci_msi_ext_data_cap_hwtcl                   ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_pci_msi_64_bit_addr_cap_hwtcl                ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_pci_msi_64_bit_addr_cap_hwtcl                ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_pci_msi_64_bit_addr_cap_hwtcl                ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_pci_msi_64_bit_addr_cap_hwtcl                ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_pci_msi_multiple_msg_cap_hwtcl               ("PF0_PCI_MSI_MULTIPLE_MSG_CAP_MSI_VEC_1"),
		.sm_hssi_pcie_ctl_x4_pf1_pci_msi_multiple_msg_cap_hwtcl               ("PF1_PCI_MSI_MULTIPLE_MSG_CAP_MSI_VEC_1"),
		.sm_hssi_pcie_ctl_x4_pf2_pci_msi_multiple_msg_cap_hwtcl               ("PF2_PCI_MSI_MULTIPLE_MSG_CAP_MSI_VEC_1"),
		.sm_hssi_pcie_ctl_x4_pf3_pci_msi_multiple_msg_cap_hwtcl               ("PF3_PCI_MSI_MULTIPLE_MSG_CAP_MSI_VEC_1"),
		.sm_hssi_pcie_ctl_x4_pf0_msix_enable_hwtcl                            ("PF0_MSIX_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_msix_enable_hwtcl                            ("PF1_MSIX_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_msix_enable_hwtcl                            ("PF2_MSIX_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_msix_enable_hwtcl                            ("PF3_MSIX_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_pci_msix_table_size_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf1_pci_msix_table_size_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf2_pci_msix_table_size_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf3_pci_msix_table_size_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf0_pci_msix_table_offset_hwtcl                  (0),
		.sm_hssi_pcie_ctl_x4_pf1_pci_msix_table_offset_hwtcl                  (0),
		.sm_hssi_pcie_ctl_x4_pf2_pci_msix_table_offset_hwtcl                  (0),
		.sm_hssi_pcie_ctl_x4_pf3_pci_msix_table_offset_hwtcl                  (0),
		.sm_hssi_pcie_ctl_x4_pf0_pci_msix_bir_hwtcl                           (0),
		.sm_hssi_pcie_ctl_x4_pf1_pci_msix_bir_hwtcl                           (0),
		.sm_hssi_pcie_ctl_x4_pf2_pci_msix_bir_hwtcl                           (0),
		.sm_hssi_pcie_ctl_x4_pf3_pci_msix_bir_hwtcl                           (0),
		.sm_hssi_pcie_ctl_x4_pf0_pci_msix_pba_hwtcl                           (0),
		.sm_hssi_pcie_ctl_x4_pf1_pci_msix_pba_hwtcl                           (0),
		.sm_hssi_pcie_ctl_x4_pf2_pci_msix_pba_hwtcl                           (0),
		.sm_hssi_pcie_ctl_x4_pf3_pci_msix_pba_hwtcl                           (0),
		.sm_hssi_pcie_ctl_x4_pf0_pci_msix_pba_offset_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf1_pci_msix_pba_offset_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf2_pci_msix_pba_offset_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf3_pci_msix_pba_offset_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_pf0_pci_msix_table_size_vfcomm_cs2_hwtcl         (0),
		.sm_hssi_pcie_ctl_x4_pf1_pci_msix_table_size_vfcomm_cs2_hwtcl         (0),
		.sm_hssi_pcie_ctl_x4_pf2_pci_msix_table_size_vfcomm_cs2_hwtcl         (0),
		.sm_hssi_pcie_ctl_x4_pf3_pci_msix_table_size_vfcomm_cs2_hwtcl         (0),
		.sm_hssi_pcie_ctl_x4_pf0_exvf_msix_cap_enable_hwtcl                   ("PF0_EXVF_MSIX_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_exvf_msix_cap_enable_hwtcl                   ("PF1_EXVF_MSIX_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_exvf_msix_cap_enable_hwtcl                   ("PF2_EXVF_MSIX_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_exvf_msix_cap_enable_hwtcl                   ("PF3_EXVF_MSIX_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_exvf_msix_tablesize_pf0_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_exvf_msix_tablesize_pf1_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_exvf_msix_tablesize_pf2_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_exvf_msix_tablesize_pf3_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixtable_offset_pf0_hwtcl                  (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixtable_offset_pf1_hwtcl                  (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixtable_offset_pf2_hwtcl                  (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixtable_offset_pf3_hwtcl                  (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixtable_bir_pf0_hwtcl                     (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixtable_bir_pf1_hwtcl                     (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixtable_bir_pf2_hwtcl                     (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixtable_bir_pf3_hwtcl                     (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixpba_offset_pf0_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixpba_offset_pf1_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixpba_offset_pf2_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixpba_offset_pf3_hwtcl                    (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixpba_bir_pf0_hwtcl                       (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixpba_bir_pf1_hwtcl                       (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixpba_bir_pf2_hwtcl                       (0),
		.sm_hssi_pcie_ctl_x4_exvf_msixpba_bir_pf3_hwtcl                       (0),
		.sm_hssi_pcie_ctl_x4_pf0_pcie_slot_imp_hwtcl                          ("PF0_PCIE_SLOT_IMP_NOT_IMPLEMENTED"),
		.sm_hssi_pcie_ctl_x4_pf0_pcie_cap_slot_power_limit_scale_hwtcl        (0),
		.sm_hssi_pcie_ctl_x4_pf0_pcie_cap_slot_power_limit_value_hwtcl        (0),
		.sm_hssi_pcie_ctl_x4_pf0_pcie_cap_phy_slot_num_hwtcl                  (0),
		.sm_hssi_pcie_ctl_x4_pf0_pcie_cap_hot_plug_capable_hwtcl              ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_pcie_cap_ep_l0s_accpt_latency_hwtcl          (0),
		.sm_hssi_pcie_ctl_x4_pf0_pcie_cap_ep_l1_accpt_latency_hwtcl           (0),
		.sm_hssi_pcie_ctl_x4_pf1_pcie_cap_ep_l0s_accpt_latency_hwtcl          (0),
		.sm_hssi_pcie_ctl_x4_pf1_pcie_cap_ep_l1_accpt_latency_hwtcl           (0),
		.sm_hssi_pcie_ctl_x4_pf2_pcie_cap_ep_l0s_accpt_latency_hwtcl          (0),
		.sm_hssi_pcie_ctl_x4_pf2_pcie_cap_ep_l1_accpt_latency_hwtcl           (0),
		.sm_hssi_pcie_ctl_x4_pf3_pcie_cap_ep_l0s_accpt_latency_hwtcl          (0),
		.sm_hssi_pcie_ctl_x4_pf3_pcie_cap_ep_l1_accpt_latency_hwtcl           (0),
		.sm_hssi_pcie_ctl_x4_pf0_prs_ext_cap_enable_hwtcl                     ("PF0_PRS_EXT_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_prs_ext_cap_enable_hwtcl                     ("PF1_PRS_EXT_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_prs_ext_cap_enable_hwtcl                     ("PF2_PRS_EXT_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_prs_ext_cap_enable_hwtcl                     ("PF3_PRS_EXT_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_prs_ext_cap_outstanding_capacity_hwtcl       (0),
		.sm_hssi_pcie_ctl_x4_pf1_prs_ext_cap_outstanding_capacity_hwtcl       (0),
		.sm_hssi_pcie_ctl_x4_pf2_prs_ext_cap_outstanding_capacity_hwtcl       (0),
		.sm_hssi_pcie_ctl_x4_pf3_prs_ext_cap_outstanding_capacity_hwtcl       (0),
		.sm_hssi_pcie_ctl_x4_pf0_sn_cap_enable_hwtcl                          ("PF0_SN_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_sn_cap_enable_hwtcl                          ("PF1_SN_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_sn_cap_enable_hwtcl                          ("PF2_SN_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_sn_cap_enable_hwtcl                          ("PF3_SN_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_pasid_cap_enable_hwtcl                       ("PF0_PASID_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_pasid_cap_enable_hwtcl                       ("PF1_PASID_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_pasid_cap_enable_hwtcl                       ("PF2_PASID_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_pasid_cap_enable_hwtcl                       ("PF3_PASID_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_pasid_cap_execute_permission_supported_hwtcl ("PF0_PASID_CAP_EXECUTE_PERMISSION_SUPPORTED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_pasid_cap_execute_permission_supported_hwtcl ("PF1_PASID_CAP_EXECUTE_PERMISSION_SUPPORTED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_pasid_cap_execute_permission_supported_hwtcl ("PF2_PASID_CAP_EXECUTE_PERMISSION_SUPPORTED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_pasid_cap_execute_permission_supported_hwtcl ("PF3_PASID_CAP_EXECUTE_PERMISSION_SUPPORTED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_pasid_cap_max_pasid_width_hwtcl              (0),
		.sm_hssi_pcie_ctl_x4_pf1_pasid_cap_max_pasid_width_hwtcl              (0),
		.sm_hssi_pcie_ctl_x4_pf2_pasid_cap_max_pasid_width_hwtcl              (0),
		.sm_hssi_pcie_ctl_x4_pf3_pasid_cap_max_pasid_width_hwtcl              (0),
		.sm_hssi_pcie_ctl_x4_pf0_pasid_cap_privileged_mode_supported_hwtcl    ("PF0_PASID_CAP_PRIVILEGED_MODE_SUPPORTED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_pasid_cap_privileged_mode_supported_hwtcl    ("PF1_PASID_CAP_PRIVILEGED_MODE_SUPPORTED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_pasid_cap_privileged_mode_supported_hwtcl    ("PF2_PASID_CAP_PRIVILEGED_MODE_SUPPORTED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_pasid_cap_privileged_mode_supported_hwtcl    ("PF3_PASID_CAP_PRIVILEGED_MODE_SUPPORTED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_ltr_cap_enable_hwtcl                         ("PF0_LTR_CAP_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_virtual_ptm_hwtcl                                ("PTM_ENABLE_DISABLE"),
		.sm_hssi_pcie_ctl_x4_ptm_autoupdate_hwtcl                             ("PTM_AUTOUPDATE_AUTOUPDATE_DISABLE"),
		.sm_hssi_pcie_ctl_x4_pf1_enable_hwtcl                                 ("PF1_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_enable_hwtcl                                 ("PF2_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_enable_hwtcl                                 ("PF3_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_enable_hwtcl                           ("PF0_SRIOV_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_enable_hwtcl                           ("PF1_SRIOV_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_enable_hwtcl                           ("PF2_SRIOV_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_enable_hwtcl                           ("PF3_SRIOV_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_cap_sup_page_size_hwtcl                (0),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_cap_sup_page_size_hwtcl                (0),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_cap_sup_page_size_hwtcl                (0),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_cap_sup_page_size_hwtcl                (0),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_bar0_enabled_hwtcl                 ("PF0_PCI_TYPE0_BAR0_ENABLED_ENABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_bar1_enabled_hwtcl                 ("PF0_PCI_TYPE0_BAR1_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_bar2_enabled_hwtcl                 ("PF0_PCI_TYPE0_BAR2_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_bar3_enabled_hwtcl                 ("PF0_PCI_TYPE0_BAR3_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_bar4_enabled_hwtcl                 ("PF0_PCI_TYPE0_BAR4_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_pci_type0_bar5_enabled_hwtcl                 ("PF0_PCI_TYPE0_BAR5_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_bar0_prefetch_hwtcl                          ("true"),
		.sm_hssi_pcie_ctl_x4_pf0_bar1_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_bar2_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_bar3_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_bar4_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_bar5_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_rom_bar_enable_hwtcl                         ("PF0_ROM_BAR_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_rp_rom_bar_enabled_hwtcl                     ("PF0_RP_ROM_BAR_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar0_enabled_hwtcl                  ("PF0_SRIOV_VF_BAR0_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar1_enabled_hwtcl                  ("PF0_SRIOV_VF_BAR1_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar2_enabled_hwtcl                  ("PF0_SRIOV_VF_BAR2_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar3_enabled_hwtcl                  ("PF0_SRIOV_VF_BAR3_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar4_enabled_hwtcl                  ("PF0_SRIOV_VF_BAR4_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar5_enabled_hwtcl                  ("PF0_SRIOV_VF_BAR5_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar0_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar1_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar2_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar3_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar4_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar5_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf0_bar0_type_hwtcl                              ("PF0_BAR0_TYPE_BAR_MEM64"),
		.sm_hssi_pcie_ctl_x4_pf0_bar2_type_hwtcl                              ("PF0_BAR2_TYPE_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf0_bar4_type_hwtcl                              ("PF0_BAR4_TYPE_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar0_type_hwtcl                     ("PF0_SRIOV_VF_BAR0_TYPE_SRIOV_VF_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar2_type_hwtcl                     ("PF0_SRIOV_VF_BAR2_TYPE_SRIOV_VF_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf0_sriov_vf_bar4_type_hwtcl                     ("PF0_SRIOV_VF_BAR4_TYPE_SRIOV_VF_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_bar0_enabled_hwtcl                 ("PF1_PCI_TYPE0_BAR0_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_bar1_enabled_hwtcl                 ("PF1_PCI_TYPE0_BAR1_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_bar2_enabled_hwtcl                 ("PF1_PCI_TYPE0_BAR2_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_bar3_enabled_hwtcl                 ("PF1_PCI_TYPE0_BAR3_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_bar4_enabled_hwtcl                 ("PF1_PCI_TYPE0_BAR4_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_pci_type0_bar5_enabled_hwtcl                 ("PF1_PCI_TYPE0_BAR5_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_bar0_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_bar1_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_bar2_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_bar3_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_bar4_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_bar5_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_rom_bar_enable_hwtcl                         ("PF1_ROM_BAR_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar0_enabled_hwtcl                  ("PF1_SRIOV_VF_BAR0_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar1_enabled_hwtcl                  ("PF1_SRIOV_VF_BAR1_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar2_enabled_hwtcl                  ("PF1_SRIOV_VF_BAR2_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar3_enabled_hwtcl                  ("PF1_SRIOV_VF_BAR3_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar4_enabled_hwtcl                  ("PF1_SRIOV_VF_BAR4_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar5_enabled_hwtcl                  ("PF1_SRIOV_VF_BAR5_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar0_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar1_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar2_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar3_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar4_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar5_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf1_bar0_type_hwtcl                              ("PF1_BAR0_TYPE_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf1_bar2_type_hwtcl                              ("PF1_BAR2_TYPE_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf1_bar4_type_hwtcl                              ("PF1_BAR4_TYPE_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar0_type_hwtcl                     ("PF1_SRIOV_VF_BAR0_TYPE_SRIOV_VF_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar2_type_hwtcl                     ("PF1_SRIOV_VF_BAR2_TYPE_SRIOV_VF_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf1_sriov_vf_bar4_type_hwtcl                     ("PF1_SRIOV_VF_BAR4_TYPE_SRIOV_VF_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_bar0_enabled_hwtcl                 ("PF2_PCI_TYPE0_BAR0_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_bar1_enabled_hwtcl                 ("PF2_PCI_TYPE0_BAR1_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_bar2_enabled_hwtcl                 ("PF2_PCI_TYPE0_BAR2_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_bar3_enabled_hwtcl                 ("PF2_PCI_TYPE0_BAR3_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_bar4_enabled_hwtcl                 ("PF2_PCI_TYPE0_BAR4_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_pci_type0_bar5_enabled_hwtcl                 ("PF2_PCI_TYPE0_BAR5_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_bar0_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_bar1_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_bar2_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_bar3_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_bar4_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_bar5_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_rom_bar_enable_hwtcl                         ("PF2_ROM_BAR_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar0_enabled_hwtcl                  ("PF2_SRIOV_VF_BAR0_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar1_enabled_hwtcl                  ("PF2_SRIOV_VF_BAR1_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar2_enabled_hwtcl                  ("PF2_SRIOV_VF_BAR2_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar3_enabled_hwtcl                  ("PF2_SRIOV_VF_BAR3_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar4_enabled_hwtcl                  ("PF2_SRIOV_VF_BAR4_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar5_enabled_hwtcl                  ("PF2_SRIOV_VF_BAR5_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar0_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar1_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar2_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar3_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar4_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar5_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf2_bar0_type_hwtcl                              ("PF2_BAR0_TYPE_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf2_bar2_type_hwtcl                              ("PF2_BAR2_TYPE_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf2_bar4_type_hwtcl                              ("PF2_BAR4_TYPE_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar0_type_hwtcl                     ("PF2_SRIOV_VF_BAR0_TYPE_SRIOV_VF_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar2_type_hwtcl                     ("PF2_SRIOV_VF_BAR2_TYPE_SRIOV_VF_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf2_sriov_vf_bar4_type_hwtcl                     ("PF2_SRIOV_VF_BAR4_TYPE_SRIOV_VF_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_bar0_enabled_hwtcl                 ("PF3_PCI_TYPE0_BAR0_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_bar1_enabled_hwtcl                 ("PF3_PCI_TYPE0_BAR1_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_bar2_enabled_hwtcl                 ("PF3_PCI_TYPE0_BAR2_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_bar3_enabled_hwtcl                 ("PF3_PCI_TYPE0_BAR3_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_bar4_enabled_hwtcl                 ("PF3_PCI_TYPE0_BAR4_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_pci_type0_bar5_enabled_hwtcl                 ("PF3_PCI_TYPE0_BAR5_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_bar0_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_bar1_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_bar2_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_bar3_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_bar4_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_bar5_prefetch_hwtcl                          ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_rom_bar_enable_hwtcl                         ("PF3_ROM_BAR_ENABLE_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar0_enabled_hwtcl                  ("PF3_SRIOV_VF_BAR0_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar1_enabled_hwtcl                  ("PF3_SRIOV_VF_BAR1_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar2_enabled_hwtcl                  ("PF3_SRIOV_VF_BAR2_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar3_enabled_hwtcl                  ("PF3_SRIOV_VF_BAR3_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar4_enabled_hwtcl                  ("PF3_SRIOV_VF_BAR4_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar5_enabled_hwtcl                  ("PF3_SRIOV_VF_BAR5_ENABLED_DISABLED"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar0_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar1_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar2_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar3_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar4_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar5_prefetch_hwtcl                 ("false"),
		.sm_hssi_pcie_ctl_x4_pf3_bar0_type_hwtcl                              ("PF3_BAR0_TYPE_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf3_bar2_type_hwtcl                              ("PF3_BAR2_TYPE_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf3_bar4_type_hwtcl                              ("PF3_BAR4_TYPE_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar0_type_hwtcl                     ("PF3_SRIOV_VF_BAR0_TYPE_SRIOV_VF_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar2_type_hwtcl                     ("PF3_SRIOV_VF_BAR2_TYPE_SRIOV_VF_BAR_MEM32"),
		.sm_hssi_pcie_ctl_x4_pf3_sriov_vf_bar4_type_hwtcl                     ("PF3_SRIOV_VF_BAR4_TYPE_SRIOV_VF_BAR_MEM32"),
		.ch0_xcvr_rx_protocol_hint_hwtcl                                      ("PCIE_GEN4"),
		.ch1_xcvr_rx_protocol_hint_hwtcl                                      ("PCIE_GEN4"),
		.ch2_xcvr_rx_protocol_hint_hwtcl                                      ("PCIE_GEN4"),
		.ch3_xcvr_rx_protocol_hint_hwtcl                                      ("PCIE_GEN4"),
		.ch0_xcvr_tx_protocol_hint_hwtcl                                      ("PCIE_GEN4"),
		.ch1_xcvr_tx_protocol_hint_hwtcl                                      ("PCIE_GEN4"),
		.ch2_xcvr_tx_protocol_hint_hwtcl                                      ("PCIE_GEN4"),
		.ch3_xcvr_tx_protocol_hint_hwtcl                                      ("PCIE_GEN4")
	) dut (
		.refclk0                            (refclk0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,                     refclk0.clk
		.i_syspll_c0_clk                    (i_syspll_c0_clk),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //   input,    width = 1,             i_syspll_c0_clk.clk
		.i_ss_vccl_syspll_locked            (i_ss_vccl_syspll_locked),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,     i_ss_vccl_syspll_locked.o_pll_lock
		.i_flux_clk                         (i_flux_clk),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                  i_flux_clk.clk
		.rx_n_in0                           (rx_n_in0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                  hip_serial.rx_n_in0
		.rx_p_in0                           (rx_p_in0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                            .rx_p_in0
		.tx_n_out0                          (tx_n_out0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                            .tx_n_out0
		.tx_p_out0                          (tx_p_out0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                            .tx_p_out0
		.rx_n_in1                           (rx_n_in1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                            .rx_n_in1
		.rx_p_in1                           (rx_p_in1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                            .rx_p_in1
		.tx_n_out1                          (tx_n_out1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                            .tx_n_out1
		.tx_p_out1                          (tx_p_out1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                            .tx_p_out1
		.rx_n_in2                           (rx_n_in2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                            .rx_n_in2
		.rx_p_in2                           (rx_p_in2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                            .rx_p_in2
		.tx_n_out2                          (tx_n_out2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                            .tx_n_out2
		.tx_p_out2                          (tx_p_out2),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                            .tx_p_out2
		.rx_n_in3                           (rx_n_in3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                            .rx_n_in3
		.rx_p_in3                           (rx_p_in3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 1,                            .rx_p_in3
		.tx_n_out3                          (tx_n_out3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                            .tx_n_out3
		.tx_p_out3                          (tx_p_out3),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                            .tx_p_out3
		.pin_perst_n                        (pin_perst_n),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                 pin_perst_n.reset_n
		.i_gpio_perst0_n                    (i_gpio_perst0_n),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //   input,    width = 1,             i_gpio_perst0_n.reset_n
		.coreclkout_hip_toapp               (coreclkout_hip_toapp),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  //  output,    width = 1,        coreclkout_hip_toapp.clk
		.p0_pin_perst_n                     (p0_pin_perst_n),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //  output,    width = 1,              p0_pin_perst_n.reset_n
		.p0_reset_status_n                  (p0_reset_status_n),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     //  output,    width = 1,           p0_reset_status_n.reset_n
		.ninit_done                         (ninit_done),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                  ninit_done.reset
		.p0_axi_st_clk                      (p0_axi_st_clk),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //   input,    width = 1,               p0_axi_st_clk.clk
		.p0_axi_lite_clk                    (p0_axi_lite_clk),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       //   input,    width = 1,             p0_axi_lite_clk.clk
		.p0_axi_st_areset_n                 (p0_axi_st_areset_n),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    //   input,    width = 1,          p0_axi_st_areset_n.reset_n
		.p0_axi_lite_areset_n               (p0_axi_lite_areset_n),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  //   input,    width = 1,        p0_axi_lite_areset_n.reset_n
		.p0_subsystem_cold_rst_n            (p0_subsystem_cold_rst_n),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,     p0_subsystem_cold_rst_n.reset_n
		.p0_subsystem_warm_rst_n            (p0_subsystem_warm_rst_n),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,     p0_subsystem_warm_rst_n.reset_n
		.p0_subsystem_cold_rst_ack_n        (p0_subsystem_cold_rst_ack_n),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1, p0_subsystem_cold_rst_ack_n.subsystem_cold_rst_ack_n
		.p0_subsystem_warm_rst_ack_n        (p0_subsystem_warm_rst_ack_n),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1, p0_subsystem_warm_rst_ack_n.subsystem_warm_rst_ack_n
		.p0_subsystem_rst_req               (p0_subsystem_rst_req),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  //   input,    width = 1,        p0_subsystem_rst_req.subsystem_rst_req
		.p0_subsystem_rst_rdy               (p0_subsystem_rst_rdy),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  //  output,    width = 1,        p0_subsystem_rst_rdy.subsystem_rst_rdy
		.p0_initiate_warmrst_req            (p0_initiate_warmrst_req),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,    width = 1,     p0_initiate_warmrst_req.initiate_warmrst_req
		.p0_initiate_rst_req_rdy            (p0_initiate_rst_req_rdy),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               //   input,    width = 1,     p0_initiate_rst_req_rdy.initiate_rst_req_rdy
		.p0_ss_app_st_rx_tvalid             (p0_ss_app_st_rx_tvalid),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //  output,    width = 1,                    p0_st_rx.tvalid
		.p0_app_ss_st_rx_tready             (p0_app_ss_st_rx_tready),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,                            .tready
		.p0_ss_app_st_rx_tdata              (p0_ss_app_st_rx_tdata),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,  width = 256,                            .tdata
		.p0_ss_app_st_rx_tkeep              (p0_ss_app_st_rx_tkeep),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,   width = 32,                            .tkeep
		.p0_ss_app_st_rx_tlast              (p0_ss_app_st_rx_tlast),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,    width = 1,                            .tlast
		.p0_app_ss_st_tx_tvalid             (p0_app_ss_st_tx_tvalid),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 1,                    p0_st_tx.tvalid
		.p0_ss_app_st_tx_tready             (p0_ss_app_st_tx_tready),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //  output,    width = 1,                            .tready
		.p0_app_ss_st_tx_tdata              (p0_app_ss_st_tx_tdata),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //   input,  width = 256,                            .tdata
		.p0_app_ss_st_tx_tkeep              (p0_app_ss_st_tx_tkeep),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //   input,   width = 32,                            .tkeep
		.p0_app_ss_st_tx_tlast              (p0_app_ss_st_tx_tlast),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //   input,    width = 1,                            .tlast
		.p0_ss_app_st_ctrlshadow_tvalid     (p0_ss_app_st_ctrlshadow_tvalid),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //  output,    width = 1,            p0_st_ctrlshadow.tvalid
		.p0_ss_app_st_ctrlshadow_tdata      (p0_ss_app_st_ctrlshadow_tdata),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //  output,   width = 40,                            .tdata
		.p0_ss_app_st_txcrdt_tvalid         (p0_ss_app_st_txcrdt_tvalid),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                p0_st_txcrdt.tvalid
		.p0_ss_app_st_txcrdt_tdata          (p0_ss_app_st_txcrdt_tdata),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,   width = 19,                            .tdata
		.p0_ss_app_st_cplto_tvalid          (p0_ss_app_st_cplto_tvalid),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                 p0_st_cplto.tvalid
		.p0_ss_app_st_cplto_tdata           (p0_ss_app_st_cplto_tdata),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,   width = 30,                            .tdata
		.p0_app_ss_lite_csr_awvalid         (p0_app_ss_lite_csr_awvalid),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                 p0_lite_csr.p0_app_ss_lite_csr_awvalid
		.p0_ss_app_lite_csr_awready         (p0_ss_app_lite_csr_awready),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                            .p0_ss_app_lite_csr_awready
		.p0_app_ss_lite_csr_awaddr          (p0_app_ss_lite_csr_awaddr),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,   width = 20,                            .p0_app_ss_lite_csr_awaddr
		.p0_app_ss_lite_csr_wvalid          (p0_app_ss_lite_csr_wvalid),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                            .p0_app_ss_lite_csr_wvalid
		.p0_ss_app_lite_csr_wready          (p0_ss_app_lite_csr_wready),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                            .p0_ss_app_lite_csr_wready
		.p0_app_ss_lite_csr_wdata           (p0_app_ss_lite_csr_wdata),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,   width = 32,                            .p0_app_ss_lite_csr_wdata
		.p0_app_ss_lite_csr_wstrb           (p0_app_ss_lite_csr_wstrb),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //   input,    width = 4,                            .p0_app_ss_lite_csr_wstrb
		.p0_ss_app_lite_csr_bvalid          (p0_ss_app_lite_csr_bvalid),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                            .p0_ss_app_lite_csr_bvalid
		.p0_app_ss_lite_csr_bready          (p0_app_ss_lite_csr_bready),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                            .p0_app_ss_lite_csr_bready
		.p0_ss_app_lite_csr_bresp           (p0_ss_app_lite_csr_bresp),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 2,                            .p0_ss_app_lite_csr_bresp
		.p0_app_ss_lite_csr_arvalid         (p0_app_ss_lite_csr_arvalid),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 1,                            .p0_app_ss_lite_csr_arvalid
		.p0_ss_app_lite_csr_arready         (p0_ss_app_lite_csr_arready),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //  output,    width = 1,                            .p0_ss_app_lite_csr_arready
		.p0_app_ss_lite_csr_araddr          (p0_app_ss_lite_csr_araddr),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,   width = 20,                            .p0_app_ss_lite_csr_araddr
		.p0_ss_app_lite_csr_rvalid          (p0_ss_app_lite_csr_rvalid),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                            .p0_ss_app_lite_csr_rvalid
		.p0_app_ss_lite_csr_rready          (p0_app_ss_lite_csr_rready),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                            .p0_app_ss_lite_csr_rready
		.p0_ss_app_lite_csr_rdata           (p0_ss_app_lite_csr_rdata),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,   width = 32,                            .p0_ss_app_lite_csr_rdata
		.p0_ss_app_lite_csr_rresp           (p0_ss_app_lite_csr_rresp),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,    width = 2,                            .p0_ss_app_lite_csr_rresp
		.p0_ss_app_serr                     (p0_ss_app_serr),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //  output,    width = 1,              p0_ss_app_serr.ss_app_serr
		.p0_ss_app_dlup                     (p0_ss_app_dlup),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //  output,    width = 1,              p0_ss_app_dlup.ss_app_dlup
		.p0_ss_app_linkup                   (p0_ss_app_linkup),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //  output,    width = 1,            p0_ss_app_linkup.ss_app_linkup
		.p0_ss_app_surprise_down_err        (p0_ss_app_surprise_down_err),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           //  output,    width = 1, p0_ss_app_surprise_down_err.ss_app_surprise_down_err
		.p0_ss_app_ltssmstate               (p0_ss_app_ltssmstate),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  //  output,    width = 6,        p0_ss_app_ltssmstate.ss_app_ltssmstate
		.p0_app_ss_st_rx_tuser_halt         (p0_app_ss_st_rx_tuser_halt),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            //   input,    width = 3,  p0_app_ss_st_rx_tuser_halt.app_ss_st_rx_tuser_halt
		.p0_axi_mm_clk                      (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_axi_mm_areset_n                 (1'b1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_st_rx_tuser_vendor       (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_st_rx_tuser              (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_st_tx_tuser_vendor       (2'b00),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 // (terminated),                                           
		.p0_app_ss_st_tx_tuser              (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_app_ss_st_txreq_tvalid          (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_st_txreq_tready          (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_st_txreq_tdata           (256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),                                                                                                                                                                                                                                                                 // (terminated),                                           
		.p0_app_ss_st_txreq_tlast           (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_st_ciireq_tvalid         (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_st_ciireq_tready         (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_st_ciireq_tdata          (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_st_ciiresp_tvalid        (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_app_ss_st_ciiresp_tdata         (33'b000000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 // (terminated),                                           
		.p0_ss_app_st_cebreq_tvalid         (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_st_cebreq_tready         (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_st_cebreq_tdata          (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_st_cebresp_tvalid        (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_app_ss_st_cebresp_tdata         (32'b00000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_st_flrrcvd_tvalid        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_st_flrrcvd_tdata         (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_st_flrcmpl_tvalid        (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_app_ss_st_flrcmpl_tdata         (20'b00000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.p0_ss_app_lite_initatr_awvalid     (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_lite_initatr_awready     (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_lite_initatr_awaddr      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_lite_initatr_wvalid      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_lite_initatr_wready      (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_lite_initatr_wdata       (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_lite_initatr_wstrb       (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_lite_initatr_bvalid      (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_lite_initatr_bready      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_lite_initatr_bresp       (2'b00),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 // (terminated),                                           
		.p0_ss_app_lite_initatr_arvalid     (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_lite_initatr_arready     (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_lite_initatr_araddr      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_lite_initatr_rvalid      (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_lite_initatr_rready      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_lite_initatr_rdata       (32'b00000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_app_ss_lite_initatr_rresp       (2'b00),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 // (terminated),                                           
		.p0_ss_app_mm_initatr_awvalid       (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_mm_initatr_awready       (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_mm_initatr_awaddr        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_mm_initatr_awlen         (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_mm_initatr_awsize        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_mm_initatr_awprot        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_mm_initatr_wvalid        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_mm_initatr_wlast         (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_mm_initatr_wready        (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_mm_initatr_wdata         (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_mm_initatr_wstrb         (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_mm_initatr_bvalid        (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_mm_initatr_bready        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_mm_initatr_bresp         (2'b00),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 // (terminated),                                           
		.p0_ss_app_mm_initatr_arvalid       (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_mm_initatr_arready       (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_mm_initatr_araddr        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_mm_initatr_arlen         (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_mm_initatr_arsize        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_mm_initatr_arprot        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_mm_initatr_rvalid        (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_app_ss_mm_initatr_rlast         (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_mm_initatr_rready        (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_mm_initatr_rdata         (512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), // (terminated),                                           
		.p0_app_ss_mm_initatr_rresp         (2'b00),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 // (terminated),                                           
		.p0_ss_app_virtio_pcicfgreq_tvalid  (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_virtio_pcicfgreq_tdata   (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_virtio_pcicfgcmpl_tvalid (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_app_ss_virtio_pcicfgcmpl_tdata  (32'b00000000000000000000000000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_ss_app_int_status               (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_test_in_i                       (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_test_out_o                      (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_vf_err_poisonedwrreq_s0  (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_vf_err_poisonedcompl_s0  (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_vf_err_ur_postedreq_s0   (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_vf_err_ca_postedreq_s0   (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_vf_err_vf_num_s0         (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_vf_err_func_num_s0       (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_ss_app_vf_err_overflow          (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                           
		.p0_app_ss_sent_vfnonfatalmsg       (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.p0_app_ss_vfnonfatalmsg_vf_num     (11'b00000000000),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.p0_app_ss_vfnonfatalmsg_func_num   (3'b000)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 // (terminated),                                           
	);

endmodule
