0.7
2020.2
May  7 2023
15:10:42
/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/project_3/project_3.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/project_3/project_3.srcs/sim_1/new/adder_tb.sv,1699031378,systemVerilog,,,,adder_tb,,uvm,,,,,,
/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/project_3/project_3.srcs/sources_1/new/and.v,1699031347,systemVerilog,,/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/project_3/project_3.srcs/sim_1/new/adder_tb.sv,,and_thing,,uvm,,,,,,
