# The endmodule Project
Open Source Verilog Modules released under [GNU GPL v3.0](https://github.com/SagarDevAchar/endmodule/blob/main/LICENSE)




