Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 29 11:37:51 2021
| Host         : DESKTOP-AUBSA4O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.353       -6.653                      5                12303        0.022        0.000                      0                12265        1.250        0.000                       0                  5241  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
adc_clk_p_i                      {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clk_out3_design_1_clk_wiz_0_0  {1.000 3.000}        4.000           250.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        0.104        0.000                      0                 5606        0.022        0.000                      0                 5606        3.020        0.000                       0                  2812  
  clk_out2_design_1_clk_wiz_0_0        0.087        0.000                      0                 6558        0.031        0.000                      0                 6558        1.250        0.000                       0                  2421  
  clk_out3_design_1_clk_wiz_0_0                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       -1.353       -5.316                      4                   27        0.082        0.000                      0                    4  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       -1.337       -1.337                      1                   16        0.194        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        3.689        0.000                      0                   99        0.720        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[0]/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.456ns (15.509%)  route 2.484ns (84.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 2.214 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.743    -1.138    design_1_i/DACs_wrapper_0/U0/clk
    SLICE_X43Y55         FDRE                                         r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.682 r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/Q
                         net (fo=17, routed)          2.484     1.802    design_1_i/DACs_wrapper_0/U0/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     6.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.017 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     0.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.674 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.540     2.214    design_1_i/DACs_wrapper_0/U0/clk
    OLOGIC_X0Y86         ODDR                                         f  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[0]/C
                         clock pessimism              0.560     2.774    
                         clock uncertainty           -0.069     2.704    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     1.906    design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          1.906    
                         arrival time                          -1.802    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[10]/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.456ns (15.835%)  route 2.424ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 2.209 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.743    -1.138    design_1_i/DACs_wrapper_0/U0/clk
    SLICE_X43Y55         FDRE                                         r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.682 r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/Q
                         net (fo=17, routed)          2.424     1.742    design_1_i/DACs_wrapper_0/U0/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     6.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.017 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     0.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.674 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.535     2.209    design_1_i/DACs_wrapper_0/U0/clk
    OLOGIC_X0Y70         ODDR                                         f  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[10]/C
                         clock pessimism              0.560     2.769    
                         clock uncertainty           -0.069     2.699    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     1.901    design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[10]
  -------------------------------------------------------------------
                         required time                          1.901    
                         arrival time                          -1.742    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[2]/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.456ns (15.859%)  route 2.419ns (84.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.788ns = ( 2.212 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.743    -1.138    design_1_i/DACs_wrapper_0/U0/clk
    SLICE_X43Y55         FDRE                                         r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.682 r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/Q
                         net (fo=17, routed)          2.419     1.737    design_1_i/DACs_wrapper_0/U0/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     6.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.017 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     0.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.674 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.538     2.212    design_1_i/DACs_wrapper_0/U0/clk
    OLOGIC_X0Y82         ODDR                                         f  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[2]/C
                         clock pessimism              0.560     2.772    
                         clock uncertainty           -0.069     2.702    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     1.904    design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          1.904    
                         arrival time                          -1.737    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[5]/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.456ns (16.149%)  route 2.368ns (83.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 2.209 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.743    -1.138    design_1_i/DACs_wrapper_0/U0/clk
    SLICE_X43Y55         FDRE                                         r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.682 r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/Q
                         net (fo=17, routed)          2.368     1.686    design_1_i/DACs_wrapper_0/U0/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     6.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.017 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     0.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.674 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.535     2.209    design_1_i/DACs_wrapper_0/U0/clk
    OLOGIC_X0Y79         ODDR                                         f  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[5]/C
                         clock pessimism              0.560     2.769    
                         clock uncertainty           -0.069     2.699    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     1.901    design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[5]
  -------------------------------------------------------------------
                         required time                          1.901    
                         arrival time                          -1.686    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[11]/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.456ns (16.649%)  route 2.283ns (83.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 2.209 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.743    -1.138    design_1_i/DACs_wrapper_0/U0/clk
    SLICE_X43Y55         FDRE                                         r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.682 r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/Q
                         net (fo=17, routed)          2.283     1.601    design_1_i/DACs_wrapper_0/U0/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     6.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.017 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     0.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.674 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.535     2.209    design_1_i/DACs_wrapper_0/U0/clk
    OLOGIC_X0Y69         ODDR                                         f  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[11]/C
                         clock pessimism              0.560     2.769    
                         clock uncertainty           -0.069     2.699    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     1.901    design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[11]
  -------------------------------------------------------------------
                         required time                          1.901    
                         arrival time                          -1.601    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[6]/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.456ns (18.641%)  route 1.990ns (81.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 2.213 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.743    -1.138    design_1_i/DACs_wrapper_0/U0/clk
    SLICE_X43Y55         FDRE                                         r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.682 r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/Q
                         net (fo=17, routed)          1.990     1.308    design_1_i/DACs_wrapper_0/U0/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     6.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.017 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     0.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.674 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.539     2.213    design_1_i/DACs_wrapper_0/U0/clk
    OLOGIC_X0Y66         ODDR                                         f  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[6]/C
                         clock pessimism              0.560     2.773    
                         clock uncertainty           -0.069     2.703    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     1.905    design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[6]
  -------------------------------------------------------------------
                         required time                          1.905    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[7]/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.456ns (19.865%)  route 1.840ns (80.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.787ns = ( 2.213 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.743    -1.138    design_1_i/DACs_wrapper_0/U0/clk
    SLICE_X43Y55         FDRE                                         r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.682 r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/Q
                         net (fo=17, routed)          1.840     1.158    design_1_i/DACs_wrapper_0/U0/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     6.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.017 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     0.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.674 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.539     2.213    design_1_i/DACs_wrapper_0/U0/clk
    OLOGIC_X0Y65         ODDR                                         f  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[7]/C
                         clock pessimism              0.560     2.773    
                         clock uncertainty           -0.069     2.703    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     1.905    design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[7]
  -------------------------------------------------------------------
                         required time                          1.905    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[9]/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.456ns (20.180%)  route 1.804ns (79.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 2.214 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.743    -1.138    design_1_i/DACs_wrapper_0/U0/clk
    SLICE_X43Y55         FDRE                                         r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.682 r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/Q
                         net (fo=17, routed)          1.804     1.122    design_1_i/DACs_wrapper_0/U0/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     6.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.017 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     0.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.674 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.540     2.214    design_1_i/DACs_wrapper_0/U0/clk
    OLOGIC_X0Y63         ODDR                                         f  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[9]/C
                         clock pessimism              0.560     2.774    
                         clock uncertainty           -0.069     2.704    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     1.906    design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[9]
  -------------------------------------------------------------------
                         required time                          1.906    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[13]/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.456ns (21.071%)  route 1.708ns (78.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.782ns = ( 2.218 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.743    -1.138    design_1_i/DACs_wrapper_0/U0/clk
    SLICE_X43Y55         FDRE                                         r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.682 r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/Q
                         net (fo=17, routed)          1.708     1.026    design_1_i/DACs_wrapper_0/U0/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     6.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.017 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     0.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.674 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.544     2.218    design_1_i/DACs_wrapper_0/U0/clk
    OLOGIC_X0Y92         ODDR                                         f  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[13]/C
                         clock pessimism              0.560     2.778    
                         clock uncertainty           -0.069     2.708    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     1.910    design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[8]/R
                            (falling edge-triggered cell ODDR clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.456ns (21.192%)  route 1.696ns (78.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.786ns = ( 2.214 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.138ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.743    -1.138    design_1_i/DACs_wrapper_0/U0/clk
    SLICE_X43Y55         FDRE                                         r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.682 r  design_1_i/DACs_wrapper_0/U0/dac_rst_reg/Q
                         net (fo=17, routed)          1.696     1.014    design_1_i/DACs_wrapper_0/U0/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     6.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -1.017 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     0.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.674 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.540     2.214    design_1_i/DACs_wrapper_0/U0/clk
    OLOGIC_X0Y64         ODDR                                         f  design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[8]/C
                         clock pessimism              0.560     2.774    
                         clock uncertainty           -0.069     2.704    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     1.906    design_1_i/DACs_wrapper_0/U0/ODDR_dac_dat[8]
  -------------------------------------------------------------------
                         required time                          1.906    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  0.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.634%)  route 0.213ns (53.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.559    -0.363    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y51         FDRE                                         r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=37, routed)          0.213    -0.009    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.036 r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_2/O
                         net (fo=1, routed)           0.000     0.036    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_0
    SLICE_X22Y49         FDRE                                         r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.829    -0.751    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.658    -0.093    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.107     0.014    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/DMA/Acquisition_top_0/U0/ADC2_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.074%)  route 0.201ns (51.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.559    -0.363    design_1_i/DMA/Acquisition_top_0/U0/ADC2_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X27Y14         FDRE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC2_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  design_1_i/DMA/Acquisition_top_0/U0/ADC2_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[9]/Q
                         net (fo=1, routed)           0.095    -0.127    design_1_i/DMA/Acquisition_top_0/U0/m_axis_tdata_ADC2[9]
    SLICE_X26Y14         LUT5 (Prop_lut5_I4_O)        0.045    -0.082 r  design_1_i/DMA/Acquisition_top_0/U0/m_axis_tdata[9]_INST_0/O
                         net (fo=1, routed)           0.106     0.024    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[9]
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.871    -0.709    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.406    -0.303    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.296    -0.007    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.378%)  route 0.233ns (55.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.591    -0.331    design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X36Y48         FDRE                                         r  design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.190 r  design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.233     0.043    design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[5][3]
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.088 r  design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.088    design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/D[3]
    SLICE_X38Y53         FDRE                                         r  design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.858    -0.722    design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/aclk
    SLICE_X38Y53         FDRE                                         r  design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.658    -0.064    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.121     0.057    design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.634%)  route 0.213ns (53.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.559    -0.363    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y51         FDRE                                         r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.222 f  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=37, routed)          0.213    -0.009    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][1]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.036 r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.036    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_2
    SLICE_X22Y49         FDRE                                         r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.829    -0.751    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.658    -0.093    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.092    -0.001    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/DMA/Acquisition_top_0/U0/ADC1_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.195%)  route 0.207ns (49.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.561    -0.361    design_1_i/DMA/Acquisition_top_0/U0/ADC1_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X28Y10         FDRE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC1_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.197 r  design_1_i/DMA/Acquisition_top_0/U0/ADC1_converter/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[38]/Q
                         net (fo=1, routed)           0.082    -0.115    design_1_i/DMA/Acquisition_top_0/U0/m_axis_tdata_ADC1[38]
    SLICE_X29Y10         LUT5 (Prop_lut5_I1_O)        0.045    -0.070 r  design_1_i/DMA/Acquisition_top_0/U0/m_axis_tdata[38]_INST_0/O
                         net (fo=1, routed)           0.125     0.055    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[38]
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.871    -0.709    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.425    -0.284    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     0.012    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.958%)  route 0.221ns (61.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.559    -0.363    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.221    -0.001    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[2]
    SLICE_X16Y42         FDRE                                         r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.830    -0.750    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.653    -0.097    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.052    -0.045    design_1_i/firmware_version/axi_gpio_firmwareVersion/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.023%)  route 0.209ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.564    -0.358    design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.194 r  design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.209     0.014    design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/gpio_io_o[19]
    SLICE_X30Y53         FDRE                                         r  design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.830    -0.750    design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y53         FDRE                                         r  design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg[12]/C
                         clock pessimism              0.658    -0.092    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.059    -0.033    design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/SinWave_Output/axi_gpio_3/U0/ip2bus_data_i_D1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.936%)  route 0.258ns (58.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.564    -0.358    design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.217 r  design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/Q
                         net (fo=1, routed)           0.258     0.040    design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].reg3_reg
    SLICE_X30Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.085 r  design_1_i/SinWave_Output/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[24]_i_1/O
                         net (fo=1, routed)           0.000     0.085    design_1_i/SinWave_Output/axi_gpio_3/U0/ip2bus_data[24]
    SLICE_X30Y50         FDRE                                         r  design_1_i/SinWave_Output/axi_gpio_3/U0/ip2bus_data_i_D1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.831    -0.749    design_1_i/SinWave_Output/axi_gpio_3/U0/s_axi_aclk
    SLICE_X30Y50         FDRE                                         r  design_1_i/SinWave_Output/axi_gpio_3/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism              0.658    -0.091    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.120     0.029    design_1_i/SinWave_Output/axi_gpio_3/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[31].reg3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.507%)  route 0.223ns (63.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.562    -0.360    design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.232 r  design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.223    -0.010    design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/gpio2_io_o[0]
    SLICE_X31Y49         FDRE                                         r  design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[31].reg3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.832    -0.748    design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[31].reg3_reg[31]/C
                         clock pessimism              0.658    -0.090    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.021    -0.069    design_1_i/SinWave_Output/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[31].reg3_reg[31]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.120%)  route 0.172ns (54.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.551    -0.371    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X26Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.230 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=6, routed)           0.172    -0.059    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[2]
    RAMB18_X1Y8          RAMB18E1                                     r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.861    -0.719    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y8          RAMB18E1                                     r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.406    -0.313    
    RAMB18_X1Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.130    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0        design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10     design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y12     design_1_i/SinWave_Output/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9      design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11     design_1_i/SinWave_Output/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y2      design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y8      design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y5      design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y18      design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_dsp48.i_struct.i_single_channel.I_DSP/I_VX5_6.I_DSP/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y28     design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y63     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y63     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y63     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y63     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y61     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y61     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X24Y28     design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y49      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y50      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y56     design_1_i/SinWave_Output/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y58     design_1_i/SinWave_Output/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y63     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y63     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y64      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y64      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y64      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y64      design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y63     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X10Y63     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.138ns (26.447%)  route 3.165ns (73.553%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 3.160 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.225ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.656    -1.225    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.707 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.438    -0.269    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.124    -0.145 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=3, routed)           0.714     0.569    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/wr_rst_busy
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.693 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/sig_next_calc_error_reg_i_7/O
                         net (fo=1, routed)           0.303     0.995    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.119 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4/O
                         net (fo=1, routed)           0.403     1.522    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.646 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=44, routed)          0.652     2.299    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_dqual_reg
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.124     2.423 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_calc_error_reg_i_1/O
                         net (fo=26, routed)          0.655     3.078    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]_0
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     5.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -0.017 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     1.583    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.674 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.486     3.160    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]/C
                         clock pessimism              0.594     3.754    
                         clock uncertainty           -0.065     3.689    
    SLICE_X16Y22         FDRE (Setup_fdre_C_R)       -0.524     3.165    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.138ns (26.447%)  route 3.165ns (73.553%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 3.160 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.225ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.656    -1.225    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.707 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.438    -0.269    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.124    -0.145 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=3, routed)           0.714     0.569    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/wr_rst_busy
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.693 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/sig_next_calc_error_reg_i_7/O
                         net (fo=1, routed)           0.303     0.995    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.119 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4/O
                         net (fo=1, routed)           0.403     1.522    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.646 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=44, routed)          0.652     2.299    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_dqual_reg
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.124     2.423 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_calc_error_reg_i_1/O
                         net (fo=26, routed)          0.655     3.078    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]_0
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     5.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -0.017 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     1.583    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.674 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.486     3.160    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[1]/C
                         clock pessimism              0.594     3.754    
                         clock uncertainty           -0.065     3.689    
    SLICE_X16Y22         FDRE (Setup_fdre_C_R)       -0.524     3.165    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.138ns (26.447%)  route 3.165ns (73.553%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 3.160 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.225ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.656    -1.225    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.707 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.438    -0.269    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.124    -0.145 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=3, routed)           0.714     0.569    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/wr_rst_busy
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.693 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/sig_next_calc_error_reg_i_7/O
                         net (fo=1, routed)           0.303     0.995    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.119 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4/O
                         net (fo=1, routed)           0.403     1.522    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.646 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=44, routed)          0.652     2.299    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_dqual_reg
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.124     2.423 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_calc_error_reg_i_1/O
                         net (fo=26, routed)          0.655     3.078    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]_0
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     5.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -0.017 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     1.583    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.674 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.486     3.160    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[2]/C
                         clock pessimism              0.594     3.754    
                         clock uncertainty           -0.065     3.689    
    SLICE_X16Y22         FDRE (Setup_fdre_C_R)       -0.524     3.165    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.138ns (26.447%)  route 3.165ns (73.553%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 3.160 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.225ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.656    -1.225    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.707 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.438    -0.269    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.124    -0.145 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=3, routed)           0.714     0.569    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/wr_rst_busy
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.693 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/sig_next_calc_error_reg_i_7/O
                         net (fo=1, routed)           0.303     0.995    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.119 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4/O
                         net (fo=1, routed)           0.403     1.522    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.646 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=44, routed)          0.652     2.299    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_dqual_reg
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.124     2.423 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_calc_error_reg_i_1/O
                         net (fo=26, routed)          0.655     3.078    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]_0
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     5.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -0.017 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     1.583    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.674 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.486     3.160    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[3]/C
                         clock pessimism              0.594     3.754    
                         clock uncertainty           -0.065     3.689    
    SLICE_X16Y22         FDRE (Setup_fdre_C_R)       -0.524     3.165    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.138ns (26.447%)  route 3.165ns (73.553%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 3.160 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.225ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.656    -1.225    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.707 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.438    -0.269    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.124    -0.145 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=3, routed)           0.714     0.569    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/wr_rst_busy
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.693 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/sig_next_calc_error_reg_i_7/O
                         net (fo=1, routed)           0.303     0.995    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.119 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4/O
                         net (fo=1, routed)           0.403     1.522    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.646 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=44, routed)          0.652     2.299    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_dqual_reg
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.124     2.423 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_calc_error_reg_i_1/O
                         net (fo=26, routed)          0.655     3.078    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]_0
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     5.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -0.017 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     1.583    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.674 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.486     3.160    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[0]/C
                         clock pessimism              0.594     3.754    
                         clock uncertainty           -0.065     3.689    
    SLICE_X16Y22         FDRE (Setup_fdre_C_R)       -0.524     3.165    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.138ns (26.447%)  route 3.165ns (73.553%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 3.160 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.225ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.656    -1.225    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.707 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.438    -0.269    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.124    -0.145 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=3, routed)           0.714     0.569    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/wr_rst_busy
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.693 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/sig_next_calc_error_reg_i_7/O
                         net (fo=1, routed)           0.303     0.995    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.119 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4/O
                         net (fo=1, routed)           0.403     1.522    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.646 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=44, routed)          0.652     2.299    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_dqual_reg
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.124     2.423 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_calc_error_reg_i_1/O
                         net (fo=26, routed)          0.655     3.078    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]_0
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     5.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -0.017 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     1.583    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.674 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.486     3.160    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[1]/C
                         clock pessimism              0.594     3.754    
                         clock uncertainty           -0.065     3.689    
    SLICE_X16Y22         FDRE (Setup_fdre_C_R)       -0.524     3.165    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.138ns (26.447%)  route 3.165ns (73.553%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 3.160 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.225ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.656    -1.225    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.707 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.438    -0.269    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.124    -0.145 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=3, routed)           0.714     0.569    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/wr_rst_busy
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.693 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/sig_next_calc_error_reg_i_7/O
                         net (fo=1, routed)           0.303     0.995    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.119 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4/O
                         net (fo=1, routed)           0.403     1.522    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.646 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=44, routed)          0.652     2.299    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_dqual_reg
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.124     2.423 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_calc_error_reg_i_1/O
                         net (fo=26, routed)          0.655     3.078    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]_0
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     5.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -0.017 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     1.583    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.674 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.486     3.160    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[2]/C
                         clock pessimism              0.594     3.754    
                         clock uncertainty           -0.065     3.689    
    SLICE_X16Y22         FDRE (Setup_fdre_C_R)       -0.524     3.165    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.138ns (26.447%)  route 3.165ns (73.553%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 3.160 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.225ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.656    -1.225    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.707 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.438    -0.269    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.124    -0.145 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=3, routed)           0.714     0.569    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/wr_rst_busy
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.693 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/sig_next_calc_error_reg_i_7/O
                         net (fo=1, routed)           0.303     0.995    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.119 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4/O
                         net (fo=1, routed)           0.403     1.522    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.646 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=44, routed)          0.652     2.299    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_dqual_reg
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.124     2.423 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_calc_error_reg_i_1/O
                         net (fo=26, routed)          0.655     3.078    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]_0
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     5.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -0.017 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     1.583    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.674 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.486     3.160    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X16Y22         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[3]/C
                         clock pessimism              0.594     3.754    
                         clock uncertainty           -0.065     3.689    
    SLICE_X16Y22         FDRE (Setup_fdre_C_R)       -0.524     3.165    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_tag_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.165    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.138ns (26.499%)  route 3.157ns (73.501%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 3.163 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.225ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.656    -1.225    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.707 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.438    -0.269    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.124    -0.145 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=3, routed)           0.714     0.569    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/wr_rst_busy
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.693 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/sig_next_calc_error_reg_i_7/O
                         net (fo=1, routed)           0.303     0.995    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.119 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4/O
                         net (fo=1, routed)           0.403     1.522    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.646 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=44, routed)          0.652     2.299    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_dqual_reg
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.124     2.423 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_calc_error_reg_i_1/O
                         net (fo=26, routed)          0.647     3.070    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]_0
    SLICE_X16Y20         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     5.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -0.017 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     1.583    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.674 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.489     3.163    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X16Y20         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg/C
                         clock pessimism              0.594     3.757    
                         clock uncertainty           -0.065     3.692    
    SLICE_X16Y20         FDRE (Setup_fdre_C_R)       -0.524     3.168    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg
  -------------------------------------------------------------------
                         required time                          3.168    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@5.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.138ns (26.499%)  route 3.157ns (73.501%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 3.163 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.225ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.656    -1.225    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X16Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.707 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=22, routed)          0.438    -0.269    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X17Y22         LUT2 (Prop_lut2_I0_O)        0.124    -0.145 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=3, routed)           0.714     0.569    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/wr_rst_busy
    SLICE_X17Y23         LUT3 (Prop_lut3_I0_O)        0.124     0.693 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/sig_next_calc_error_reg_i_7/O
                         net (fo=1, routed)           0.303     0.995    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_1
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.124     1.119 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4/O
                         net (fo=1, routed)           0.403     1.522    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_4_n_0
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.646 f  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2/O
                         net (fo=44, routed)          0.652     2.299    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_push_dqual_reg
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.124     2.423 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_next_calc_error_reg_i_1/O
                         net (fo=26, routed)          0.647     3.070    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0]_0
    SLICE_X16Y20         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    U18                                               0.000     5.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     5.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162     7.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -0.017 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     1.583    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.674 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.489     3.163    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X16Y20         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg/C
                         clock pessimism              0.594     3.757    
                         clock uncertainty           -0.065     3.692    
    SLICE_X16Y20         FDRE (Setup_fdre_C_R)       -0.524     3.168    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg
  -------------------------------------------------------------------
                         required time                          3.168    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                  0.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.374%)  route 0.226ns (61.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.559    -0.363    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y7          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.222 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[56]/Q
                         net (fo=2, routed)           0.226     0.004    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[56]
    SLICE_X19Y8          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.830    -0.750    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X19Y8          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[56]/C
                         clock pessimism              0.653    -0.097    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.070    -0.027    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[56]
  -------------------------------------------------------------------
                         required time                          0.027    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1058]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.567    -0.355    design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X11Y1          FDRE                                         r  design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1058]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.214 r  design_1_i/DMA/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i_reg[1058]/Q
                         net (fo=1, routed)           0.056    -0.158    design_1_i/DMA/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X10Y1          RAMD32                                       r  design_1_i/DMA/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.835    -0.745    design_1_i/DMA/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X10Y1          RAMD32                                       r  design_1_i/DMA/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism              0.403    -0.342    
    SLICE_X10Y1          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.195    design_1_i/DMA/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.397%)  route 0.246ns (63.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.367ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.555    -0.367    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y16         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.226 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[61]/Q
                         net (fo=2, routed)           0.246     0.020    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[63]_0[61]
    SLICE_X19Y13         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.826    -0.754    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X19Y13         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[61]/C
                         clock pessimism              0.653    -0.101    
    SLICE_X19Y13         FDRE (Hold_fdre_C_D)         0.075    -0.026    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.424%)  route 0.197ns (48.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.559    -0.363    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X20Y7          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.199 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[56]/Q
                         net (fo=1, routed)           0.197    -0.002    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg_n_0_[56]
    SLICE_X23Y7          LUT3 (Prop_lut3_I2_O)        0.045     0.043 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out[56]_i_1__0/O
                         net (fo=1, routed)           0.000     0.043    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out[56]_i_1__0_n_0
    SLICE_X23Y7          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.827    -0.753    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y7          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[56]/C
                         clock pessimism              0.653    -0.100    
    SLICE_X23Y7          FDRE (Hold_fdre_C_D)         0.091    -0.009    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[56]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.228%)  route 0.225ns (54.772%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.561    -0.361    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y2          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.220 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[6]/Q
                         net (fo=2, routed)           0.225     0.005    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[6]
    SLICE_X18Y1          LUT3 (Prop_lut3_I0_O)        0.045     0.050 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.050    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_mux_out[6]
    SLICE_X18Y1          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.832    -0.748    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X18Y1          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.653    -0.095    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.092    -0.003    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.688%)  route 0.229ns (58.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.560    -0.362    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X24Y6          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.198 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[46]/Q
                         net (fo=2, routed)           0.229     0.031    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[63]_0[46]
    SLICE_X21Y5          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.830    -0.750    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y5          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[46]/C
                         clock pessimism              0.653    -0.097    
    SLICE_X21Y5          FDRE (Hold_fdre_C_D)         0.075    -0.022    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[46]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.964%)  route 0.251ns (64.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.561    -0.361    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y1          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.220 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[8]/Q
                         net (fo=2, routed)           0.251     0.031    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[8]
    SLICE_X17Y0          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.832    -0.748    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X17Y0          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[8]/C
                         clock pessimism              0.653    -0.095    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.070    -0.025    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.388%)  route 0.246ns (63.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.560    -0.362    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X22Y5          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.221 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[44]/Q
                         net (fo=2, routed)           0.246     0.025    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[44]
    SLICE_X21Y4          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.830    -0.750    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y4          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[44]/C
                         clock pessimism              0.653    -0.097    
    SLICE_X21Y4          FDRE (Hold_fdre_C_D)         0.066    -0.031    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[44]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (47.010%)  route 0.236ns (52.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.561    -0.361    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X24Y2          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.197 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_reg_out_reg[34]/Q
                         net (fo=2, routed)           0.236     0.038    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[34]
    SLICE_X20Y0          LUT3 (Prop_lut3_I0_O)        0.045     0.083 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[34]_i_1__1/O
                         net (fo=1, routed)           0.000     0.083    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_mux_out[34]
    SLICE_X20Y0          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.831    -0.749    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X20Y0          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[34]/C
                         clock pessimism              0.653    -0.096    
    SLICE_X20Y0          FDRE (Hold_fdre_C_D)         0.120     0.024    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.016%)  route 0.236ns (58.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.560    -0.362    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X24Y4          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.198 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[40]/Q
                         net (fo=2, routed)           0.236     0.038    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[63]_0[40]
    SLICE_X21Y5          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.830    -0.750    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y5          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[40]/C
                         clock pessimism              0.653    -0.097    
    SLICE_X21Y5          FDRE (Hold_fdre_C_D)         0.072    -0.025    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_NO_REALIGNER.ENABLE_NOREALIGNER_SKID.I_NO_REALIGN_SKID_BUF/sig_data_skid_reg_reg[40]
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y2      design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y8      design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y5      design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y27      design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y27      design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y27      design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y27      design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X3Y28      design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y12      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y12      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y12      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y12      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y12      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y12      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y12      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y12      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X0Y9       design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X0Y9       design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y11      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y11      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y11      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y11      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y11      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y11      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y11      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X8Y11      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y12      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X4Y12      design_1_i/DMA/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 1.000 3.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     design_1_i/DACs_wrapper_0/U0/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     design_1_i/DACs_wrapper_0/U0/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -1.353ns,  Total Violation       -5.316ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.353ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.000ns - clk_out2_design_1_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        1.852ns  (logic 0.580ns (31.321%)  route 1.272ns (68.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 14.159 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.224ns = ( 13.776 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    U18                                               0.000    15.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    15.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285    17.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    10.258 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    12.018    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    12.119 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.657    13.776    design_1_i/rst_clk_wiz_0_250M/U0/slowest_sync_clk
    SLICE_X17Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456    14.232 f  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=4, routed)           1.272    15.504    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/peripheral_aresetn[0]_repN_alias
    SLICE_X18Y26         LUT4 (Prop_lut4_I0_O)        0.124    15.628 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1/O
                         net (fo=1, routed)           0.000    15.628    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/p_0_out
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    16.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    18.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    10.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.485    14.159    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axis_s2mm_cmdsts_awclk
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
                         clock pessimism              0.275    14.434    
                         clock uncertainty           -0.189    14.244    
    SLICE_X18Y26         FDRE (Setup_fdre_C_D)        0.031    14.275    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -15.628    
  -------------------------------------------------------------------
                         slack                                 -1.353    

Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.000ns - clk_out2_design_1_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        1.755ns  (logic 0.456ns (25.986%)  route 1.299ns (74.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 14.159 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.224ns = ( 13.776 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    U18                                               0.000    15.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    15.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285    17.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    10.258 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    12.018    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    12.119 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.657    13.776    design_1_i/rst_clk_wiz_0_250M/U0/slowest_sync_clk
    SLICE_X17Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456    14.232 r  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=4, routed)           1.299    15.531    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/peripheral_aresetn[0]_repN_alias
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    16.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    18.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    10.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.485    14.159    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axis_s2mm_cmdsts_awclk
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/C
                         clock pessimism              0.275    14.434    
                         clock uncertainty           -0.189    14.244    
    SLICE_X18Y26         FDRE (Setup_fdre_C_D)       -0.062    14.182    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -15.531    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.310ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.000ns - clk_out2_design_1_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        1.809ns  (logic 0.580ns (32.066%)  route 1.229ns (67.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 14.159 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.224ns = ( 13.776 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    U18                                               0.000    15.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    15.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285    17.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    10.258 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    12.018    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    12.119 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.657    13.776    design_1_i/rst_clk_wiz_0_250M/U0/slowest_sync_clk
    SLICE_X17Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456    14.232 r  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=4, routed)           1.229    15.461    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/peripheral_aresetn[0]_repN_alias
    SLICE_X18Y26         LUT4 (Prop_lut4_I2_O)        0.124    15.585 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1/O
                         net (fo=1, routed)           0.000    15.585    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1_n_0
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    16.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    18.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    10.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.485    14.159    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axis_s2mm_cmdsts_awclk
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg/C
                         clock pessimism              0.275    14.434    
                         clock uncertainty           -0.189    14.244    
    SLICE_X18Y26         FDRE (Setup_fdre_C_D)        0.031    14.275    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg
  -------------------------------------------------------------------
                         required time                         14.275    
                         arrival time                         -15.585    
  -------------------------------------------------------------------
                         slack                                 -1.310    

Slack (VIOLATED) :        -1.305ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.000ns - clk_out2_design_1_clk_wiz_0_0 rise@15.000ns)
  Data Path Delay:        1.848ns  (logic 0.576ns (31.172%)  route 1.272ns (68.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 14.159 - 16.000 ) 
    Source Clock Delay      (SCD):    -1.224ns = ( 13.776 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     15.000    15.000 r  
    U18                                               0.000    15.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    15.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285    17.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    10.258 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    12.018    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    12.119 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.657    13.776    design_1_i/rst_clk_wiz_0_250M/U0/slowest_sync_clk
    SLICE_X17Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.456    14.232 f  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=4, routed)           1.272    15.504    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/peripheral_aresetn[0]_repN_alias
    SLICE_X18Y26         LUT4 (Prop_lut4_I2_O)        0.120    15.624 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1/O
                         net (fo=1, routed)           0.000    15.624    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1_n_0
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    16.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    18.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    10.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.485    14.159    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axis_s2mm_cmdsts_awclk
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg/C
                         clock pessimism              0.275    14.434    
                         clock uncertainty           -0.189    14.244    
    SLICE_X18Y26         FDRE (Setup_fdre_C_D)        0.075    14.319    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -15.624    
  -------------------------------------------------------------------
                         slack                                 -1.305    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.249ns  (logic 0.518ns (41.462%)  route 0.731ns (58.538%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28                                       0.000     0.000 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.731     1.249    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X7Y27          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)       -0.095     4.905    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (41.002%)  route 0.603ns (58.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6                                       0.000     0.000 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.603     1.022    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X33Y6          FDRE                                         r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y6          FDRE (Setup_fdre_C_D)       -0.267     4.733    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.421%)  route 0.644ns (60.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2                                       0.000     0.000 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.644     1.063    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[1]
    SLICE_X30Y2          FDRE                                         r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y2          FDRE (Setup_fdre_C_D)       -0.218     4.782    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.782    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.986ns  (logic 0.419ns (42.485%)  route 0.567ns (57.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20                                      0.000     0.000 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.567     0.986    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X27Y20         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X27Y20         FDRE (Setup_fdre_C_D)       -0.265     4.735    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.941ns  (logic 0.478ns (50.785%)  route 0.463ns (49.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28                                       0.000     0.000 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.463     0.941    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X7Y27          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)       -0.264     4.736    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.736    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.836%)  route 0.588ns (53.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7                                       0.000     0.000 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.106    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X31Y7          FDRE                                         r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y7          FDRE (Setup_fdre_C_D)       -0.095     4.905    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  3.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.192ns (27.794%)  route 0.499ns (72.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.553    -0.369    design_1_i/rst_clk_wiz_0_250M/U0/slowest_sync_clk
    SLICE_X17Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.228 f  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=4, routed)           0.499     0.270    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/peripheral_aresetn[0]_repN_alias
    SLICE_X18Y26         LUT4 (Prop_lut4_I2_O)        0.051     0.321 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1/O
                         net (fo=1, routed)           0.000     0.321    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1_n_0
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.816    -0.764    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axis_s2mm_cmdsts_awclk
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg/C
                         clock pessimism              0.707    -0.057    
                         clock uncertainty            0.189     0.133    
    SLICE_X18Y26         FDRE (Hold_fdre_C_D)         0.107     0.240    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.322%)  route 0.495ns (72.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.553    -0.369    design_1_i/rst_clk_wiz_0_250M/U0/slowest_sync_clk
    SLICE_X17Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.228 r  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=4, routed)           0.495     0.266    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/peripheral_aresetn[0]_repN_alias
    SLICE_X18Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.311 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1/O
                         net (fo=1, routed)           0.000     0.311    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1_n_0
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.816    -0.764    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axis_s2mm_cmdsts_awclk
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg/C
                         clock pessimism              0.707    -0.057    
                         clock uncertainty            0.189     0.133    
    SLICE_X18Y26         FDRE (Hold_fdre_C_D)         0.092     0.225    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.161%)  route 0.499ns (72.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.553    -0.369    design_1_i/rst_clk_wiz_0_250M/U0/slowest_sync_clk
    SLICE_X17Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.228 f  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=4, routed)           0.499     0.270    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/peripheral_aresetn[0]_repN_alias
    SLICE_X18Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.315 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_i_1/O
                         net (fo=1, routed)           0.000     0.315    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/p_0_out
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.816    -0.764    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axis_s2mm_cmdsts_awclk
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg/C
                         clock pessimism              0.707    -0.057    
                         clock uncertainty            0.189     0.133    
    SLICE_X18Y26         FDRE (Hold_fdre_C_D)         0.092     0.225    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.412%)  route 0.550ns (79.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.553    -0.369    design_1_i/rst_clk_wiz_0_250M/U0/slowest_sync_clk
    SLICE_X17Y27         FDRE                                         r  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.228 r  design_1_i/rst_clk_wiz_0_250M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=4, routed)           0.550     0.321    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/peripheral_aresetn[0]_repN_alias
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.816    -0.764    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axis_s2mm_cmdsts_awclk
    SLICE_X18Y26         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg/C
                         clock pessimism              0.707    -0.057    
                         clock uncertainty            0.189     0.133    
    SLICE_X18Y26         FDRE (Hold_fdre_C_D)         0.071     0.204    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.337ns,  Total Violation       -1.337ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.337ns  (required time - arrival time)
  Source:                 design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_ACQ_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@24.000ns)
  Data Path Delay:        1.743ns  (logic 0.456ns (26.155%)  route 1.287ns (73.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 23.162 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.221ns = ( 22.779 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    24.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285    26.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    19.258 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    21.018    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.119 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.660    22.779    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X17Y28         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_ACQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDCE (Prop_fdce_C_Q)         0.456    23.235 r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_ACQ_reg/Q
                         net (fo=5, routed)           1.287    24.523    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aresetn
    SLICE_X18Y28         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    U18                                               0.000    25.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    25.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    27.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    19.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.583    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.674 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        1.488    23.162    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X18Y28         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                         clock pessimism              0.275    23.437    
                         clock uncertainty           -0.189    23.247    
    SLICE_X18Y28         FDRE (Setup_fdre_C_D)       -0.062    23.185    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
  -------------------------------------------------------------------
                         required time                         23.185    
                         arrival time                         -24.523    
  -------------------------------------------------------------------
                         slack                                 -1.337    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.326ns  (logic 0.518ns (39.060%)  route 0.808ns (60.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2                                       0.000     0.000 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.808     1.326    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X29Y2          FDRE                                         r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X29Y2          FDRE (Setup_fdre_C_D)       -0.109     7.891    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.891    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.104ns  (logic 0.478ns (43.304%)  route 0.626ns (56.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2                                       0.000     0.000 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.626     1.104    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X29Y3          FDRE                                         r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)       -0.264     7.736    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.688ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.092ns  (logic 0.419ns (38.365%)  route 0.673ns (61.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22                                      0.000     0.000 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.673     1.092    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X24Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X24Y23         FDRE (Setup_fdre_C_D)       -0.220     7.780    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  6.688    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.539%)  route 0.595ns (55.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2                                       0.000     0.000 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.595     1.073    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X30Y3          FDRE                                         r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y3          FDRE (Setup_fdre_C_D)       -0.222     7.778    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.024ns  (logic 0.419ns (40.907%)  route 0.605ns (59.093%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26                                       0.000     0.000 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.605     1.024    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X2Y26          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)       -0.267     7.733    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.487%)  route 0.591ns (58.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26                                       0.000     0.000 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.010    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X2Y26          FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)       -0.268     7.732    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  6.722    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.569%)  route 0.543ns (56.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22                                      0.000     0.000 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.543     0.962    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X24Y23         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X24Y23         FDRE (Setup_fdre_C_D)       -0.220     7.780    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.081ns  (logic 0.518ns (47.922%)  route 0.563ns (52.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2                                       0.000     0.000 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.563     1.081    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X29Y3          FDRE                                         r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X29Y3          FDRE (Setup_fdre_C_D)       -0.095     7.905    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.030%)  route 0.477ns (49.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2                                       0.000     0.000 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.477     0.955    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X28Y1          FDRE                                         r  design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X28Y1          FDRE (Setup_fdre_C_D)       -0.215     7.785    design_1_i/DMA/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                  6.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_ACQ_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.325%)  route 0.628ns (81.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.553    -0.369    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X17Y28         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_ACQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.228 r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_ACQ_reg/Q
                         net (fo=5, routed)           0.628     0.400    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aresetn
    SLICE_X18Y28         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2420, routed)        0.819    -0.761    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X18Y28         FDRE                                         r  design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg/C
                         clock pessimism              0.707    -0.054    
                         clock uncertainty            0.189     0.136    
    SLICE_X18Y28         FDRE (Hold_fdre_C_D)         0.071     0.207    design_1_i/DMA/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.580ns (15.688%)  route 3.117ns (84.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 6.169 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.649    -1.232    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.776 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          1.239     0.463    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.587 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          1.878     2.465    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X7Y29          FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.495     6.169    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X7Y29          FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[10]/C
                         clock pessimism              0.460     6.629    
                         clock uncertainty           -0.069     6.559    
    SLICE_X7Y29          FDCE (Recov_fdce_C_CLR)     -0.405     6.154    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.580ns (15.688%)  route 3.117ns (84.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 6.169 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.649    -1.232    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.776 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          1.239     0.463    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.587 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          1.878     2.465    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X7Y29          FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.495     6.169    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X7Y29          FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[11]/C
                         clock pessimism              0.460     6.629    
                         clock uncertainty           -0.069     6.559    
    SLICE_X7Y29          FDCE (Recov_fdce_C_CLR)     -0.405     6.154    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.580ns (15.688%)  route 3.117ns (84.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 6.169 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.649    -1.232    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.776 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          1.239     0.463    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.587 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          1.878     2.465    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X7Y29          FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.495     6.169    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X7Y29          FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[12]/C
                         clock pessimism              0.460     6.629    
                         clock uncertainty           -0.069     6.559    
    SLICE_X7Y29          FDCE (Recov_fdce_C_CLR)     -0.405     6.154    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.580ns (15.688%)  route 3.117ns (84.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 6.169 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.649    -1.232    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.776 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          1.239     0.463    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.587 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          1.878     2.465    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X7Y29          FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.495     6.169    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X7Y29          FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[14]/C
                         clock pessimism              0.460     6.629    
                         clock uncertainty           -0.069     6.559    
    SLICE_X7Y29          FDCE (Recov_fdce_C_CLR)     -0.405     6.154    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[14]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.580ns (15.688%)  route 3.117ns (84.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 6.169 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.649    -1.232    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.776 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          1.239     0.463    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.587 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          1.878     2.465    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X7Y29          FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.495     6.169    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X7Y29          FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[8]/C
                         clock pessimism              0.460     6.629    
                         clock uncertainty           -0.069     6.559    
    SLICE_X7Y29          FDCE (Recov_fdce_C_CLR)     -0.405     6.154    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.580ns (15.688%)  route 3.117ns (84.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 6.169 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.649    -1.232    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.776 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          1.239     0.463    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.587 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          1.878     2.465    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X7Y29          FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.495     6.169    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X7Y29          FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[9]/C
                         clock pessimism              0.460     6.629    
                         clock uncertainty           -0.069     6.559    
    SLICE_X7Y29          FDCE (Recov_fdce_C_CLR)     -0.405     6.154    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/s2mm_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          6.154    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.580ns (15.906%)  route 3.067ns (84.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 6.176 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.649    -1.232    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.776 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          1.239     0.463    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.587 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          1.827     2.415    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X14Y48         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.502     6.176    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X14Y48         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[18]/C
                         clock pessimism              0.460     6.636    
                         clock uncertainty           -0.069     6.566    
    SLICE_X14Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.161    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[18]
  -------------------------------------------------------------------
                         required time                          6.161    
                         arrival time                          -2.415    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.580ns (15.906%)  route 3.067ns (84.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 6.176 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.649    -1.232    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.776 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          1.239     0.463    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.587 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          1.827     2.415    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X14Y48         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.502     6.176    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X14Y48         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[20]/C
                         clock pessimism              0.460     6.636    
                         clock uncertainty           -0.069     6.566    
    SLICE_X14Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.161    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[20]
  -------------------------------------------------------------------
                         required time                          6.161    
                         arrival time                          -2.415    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.580ns (15.906%)  route 3.067ns (84.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 6.176 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.649    -1.232    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.776 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          1.239     0.463    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.587 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          1.827     2.415    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X14Y48         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.502     6.176    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X14Y48         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[21]/C
                         clock pessimism              0.460     6.636    
                         clock uncertainty           -0.069     6.566    
    SLICE_X14Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.161    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[21]
  -------------------------------------------------------------------
                         required time                          6.161    
                         arrival time                          -2.415    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.580ns (15.906%)  route 3.067ns (84.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.824ns = ( 6.176 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.285     2.268    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.742 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.982    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.881 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.649    -1.232    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.776 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          1.239     0.463    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.124     0.587 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          1.827     2.415    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X14Y48         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    10.102    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.583    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.674 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        1.502     6.176    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X14Y48         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[22]/C
                         clock pessimism              0.460     6.636    
                         clock uncertainty           -0.069     6.566    
    SLICE_X14Y48         FDCE (Recov_fdce_C_CLR)     -0.405     6.161    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/bytes_sent_reg[22]
  -------------------------------------------------------------------
                         required time                          6.161    
                         arrival time                          -2.415    
  -------------------------------------------------------------------
                         slack                                  3.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/error_ACQ_int_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.139%)  route 0.738ns (79.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.547    -0.375    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          0.475     0.241    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.286 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          0.263     0.548    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X16Y31         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/error_ACQ_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.822    -0.758    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X16Y31         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/error_ACQ_int_reg/C
                         clock pessimism              0.653    -0.105    
    SLICE_X16Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.172    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/error_ACQ_int_reg
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.028%)  route 0.792ns (80.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.547    -0.375    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          0.475     0.241    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.286 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          0.316     0.602    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X16Y30         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.821    -0.759    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X16Y30         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[6]/C
                         clock pessimism              0.653    -0.106    
    SLICE_X16Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.173    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/data_tvalid_int_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.028%)  route 0.792ns (80.972%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.547    -0.375    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          0.475     0.241    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.286 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          0.316     0.602    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X16Y30         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/data_tvalid_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.821    -0.759    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X16Y30         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/data_tvalid_int_reg/C
                         clock pessimism              0.653    -0.106    
    SLICE_X16Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.173    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/data_tvalid_int_reg
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.764%)  route 0.805ns (81.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.547    -0.375    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          0.475     0.241    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.286 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          0.330     0.616    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X16Y29         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.820    -0.760    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X16Y29         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[2]/C
                         clock pessimism              0.653    -0.107    
    SLICE_X16Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.174    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.764%)  route 0.805ns (81.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.547    -0.375    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          0.475     0.241    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.286 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          0.330     0.616    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X16Y29         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.820    -0.760    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X16Y29         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[0]/C
                         clock pessimism              0.653    -0.107    
    SLICE_X16Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.174    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.764%)  route 0.805ns (81.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.547    -0.375    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          0.475     0.241    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.286 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          0.330     0.616    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X16Y29         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.820    -0.760    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X16Y29         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[2]/C
                         clock pessimism              0.653    -0.107    
    SLICE_X16Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.174    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.764%)  route 0.805ns (81.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.547    -0.375    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          0.475     0.241    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.286 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          0.330     0.616    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X16Y29         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.820    -0.760    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X16Y29         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[3]/C
                         clock pessimism              0.653    -0.107    
    SLICE_X16Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.174    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.186ns (18.764%)  route 0.805ns (81.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.547    -0.375    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          0.475     0.241    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.286 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          0.330     0.616    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X17Y29         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.820    -0.760    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X17Y29         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[1]/C
                         clock pessimism              0.653    -0.107    
    SLICE_X17Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.199    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.797%)  route 0.859ns (82.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.547    -0.375    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          0.475     0.241    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.286 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          0.384     0.670    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X16Y28         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.819    -0.761    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X16Y28         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[3]/C
                         clock pessimism              0.653    -0.108    
    SLICE_X16Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.175    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.186ns (17.797%)  route 0.859ns (82.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.375ns
    Clock Pessimism Removal (CPR):    -0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.430 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.948    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.922 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.547    -0.375    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X25Y25         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.234 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          0.475     0.241    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/resetn
    SLICE_X16Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.286 f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2/O
                         net (fo=67, routed)          0.384     0.670    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/acquisition_in_progress_i_2_n_0
    SLICE_X16Y28         FDCE                                         f  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.913    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.137 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.609    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.580 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2811, routed)        0.819    -0.761    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/clk
    SLICE_X16Y28         FDCE                                         r  design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[4]/C
                         clock pessimism              0.653    -0.108    
    SLICE_X16Y28         FDCE (Remov_fdce_C_CLR)     -0.067    -0.175    design_1_i/DMA/Acquisition_top_0/U0/ADC_FSM/FSM_onehot_s2mm_fsm_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.845    





