FabricBegin,,,,,
NULL,N_term,N_term,N_term_IO,N_term,NULL
W_term,LUT4AB,LUT4AB,IO,LUT4AB,E_term
W_term,LUT4AB,LUT4AB,IO,LUT4AB,E_term
W_term,LUT4AB,LUT4AB,IO,LUT4AB,E_term
W_term,LUT4AB,LUT4AB,IO,LUT4AB,E_term
NULL,S_term,S_term,S_term_IO,S_term,NULL
FabricEnd,,,,,

TILE,CLB,,,,
#direction,source_name,X-offset,Y-offset,destination_name,wires
NORTH,N1BEG,0,1,N1END,3
NORTH,N2BEG,0,2,N2END,3
NORTH,N4BEG,0,4,N4END,2
EAST,E1BEG,1,0,E1END,4
EAST,E2BEG,2,0,E2END,4
SOUTH,S1BEG,0,-1,S1END,5
SOUTH,S2BEG,0,-2,S2END,5
WEST,W1BEG,-1,0,W1END,6
WEST,W2BEG,-2,0,W2END,6
JUMP,IJ_BEG,0,0,IJ_END,13
JUMP,OJ_BEG,0,0,OJ_END,7
BEL,clb_slice_4xLUT4.vhdl,,,,
BEL,clb_slice_4xLUT4.vhdl,B_,,,
BEL,test.vhd,,,,
MATRIX,CLB_switch_matrix.VHDL,,,,
EndTILE,,,,,

TILE,IO,,,,
#direction,source_name,X-offset,Y-offset,destination_name,wires
NORTH,N1BEG,0,1,N1END,3
NORTH,N2BEG,0,2,N2END,3
EAST,E1BEG,1,0,E1END,4
EAST,E2BEG,2,0,E2END,4
SOUTH,S1BEG,0,-1,S1END,5
SOUTH,S2BEG,0,-2,S2END,5
WEST,W1BEG,-1,0,W1END,6
WEST,W2BEG,-2,0,W2END,6
JUMP,IJ_BEG,0,0,IJ_END,13
JUMP,OJ_BEG,0,0,OJ_END,7
BEL,IO_4_bidirectional.vhdl,,,,
MATRIX,IO_switch_matrix.VHDL,,,,
EndTILE,,,,,

TILE,W_term,,,,
#direction,source_name,X-offset,Y-offset,destination_name,wires
EAST,E1BEG,1,0,NULL,4
EAST,E2BEG,2,0,NULL,4
WEST,NULL,-1,0,W1END,6
WEST,NULL,-2,0,W2END,6
MATRIX,W_term_switch_matrix.VHDL,,,,
EndTILE,,,,,

TILE,E_term,,,,
#direction,source_name,X-offset,Y-offset,destination_name,wires
EAST,NULL,1,0,E1END,4
EAST,NULL,2,0,E2END,4
WEST,W1BEG,-1,0,NULL,6
WEST,W2BEG,-2,0,NULL,6
MATRIX,E_term_switch_matrix.VHDL,,,,
EndTILE,,,,,

TILE,N_term,,,,
#direction,source_name,X-offset,Y-offset,destination_name,wires
NORTH,NULL,0,1,N1END,3
NORTH,NULL,0,2,N2END,3
NORTH,NULL,0,4,N4END,2
SOUTH,S1BEG,0,-1,NULL,5
SOUTH,S2BEG,0,-2,NULL,5
MATRIX,N_term_switch_matrix.VHDL,,,,
EndTILE,,,,,

TILE,S_term,,,,
#direction,source_name,X-offset,Y-offset,destination_name,wires
NORTH,N1BEG,0,1,NULL,3
NORTH,N2BEG,0,2,NULL,3
NORTH,N4BEG,0,4,NULL,2
SOUTH,NULL,0,-1,S1END,5
SOUTH,NULL,0,-2,S2END,5
MATRIX,S_term_switch_matrix.VHDL,,,,
EndTILE,,,,,

"# in our test fabric, we used a quad wire in the CLBs, but not in the I/Os",,,,,
"# Therefore, we nahe to provide different terminations in the top and bottom (is easy)",,,,,
TILE,N_term_IO,,,,
#direction,source_name,X-offset,Y-offset,destination_name,wires
NORTH,NULL,0,1,N1END,3
NORTH,NULL,0,2,N2END,3
SOUTH,S1BEG,0,-1,NULL,5
SOUTH,S2BEG,0,-2,NULL,5
MATRIX,N_term_IO_switch_matrix.VHDL,,,,
EndTILE,,,,,

TILE,S_term_IO,,,,
#direction,source_name,X-offset,Y-offset,destination_name,wires
NORTH,N1BEG,0,1,NULL,3
NORTH,N2BEG,0,2,NULL,3,
SOUTH,NULL,0,-1,S1END,5,
SOUTH,NULL,0,-2,S2END,5,
MATRIX,S_term_IO_switch_matrix.VHDL,,,,,
EndTILE,,,,,,

TILE,LUT4AB,,,,,
#direction,source_name,X-offset,Y-offset,destination_name,wires,
NORTH,N1BEG,0,1,N1END,4,
NORTH,N2BEG,0,1,N2MID,8,
NORTH,N2BEGb,0,1,N2END,8,
NORTH,N4BEG,0,4,N4END,4,
NORTH,Co,0,1,NULL,1,#carry out
EAST,E1BEG,1,0,E1END,4,
EAST,E2BEG,1,0,E2MID,8,
EAST,E2BEGb,1,0,E2END,8,
EAST,E6BEG,6,0,E6END,2,
SOUTH,S1BEG,0,-1,S1END,4,
SOUTH,S2BEG,0,-1,S2MID,8,
SOUTH,S2BEGb,0,-1,S2END,8,
SOUTH,S4BEG,0,-4,S4END,4,
SOUTH,NULL,0,-1,Ci,1,#carry in
WEST,W1BEG,-1,0,W1END,4,
WEST,W2BEG,-1,0,W2MID,8,
WEST,W2BEGb,-1,0,W2END,8,
WEST,W6BEG,-6,0,W6END,2,
JUMP,J2MID_ABa,0,0,J2MID_ABa,4,
JUMP,J2MID_CDa,0,0,J2MID_CDa,4,
JUMP,J2MID_EFa,0,0,J2MID_EFa,4,
JUMP,J2MID_GHa,0,0,J2MID_GHa,4,
JUMP,J2MID_ABb,0,0,J2MID_ABb,4,
JUMP,J2MID_CDb,0,0,J2MID_CDb,4,
JUMP,J2MID_EFb,0,0,J2MID_EFb,4
JUMP,J2MID_GHb,0,0,J2MID_GHb,4
JUMP,J2END_AB,0,0,J2END_AB,4
JUMP,J2END_CD,0,0,J2END_CD,4
JUMP,J2END_EF,0,0,J2END_EF,4
JUMP,J2END_GH,0,0,J2END_GH,4
JUMP,J2N,0,0,J2N,8
JUMP,J2E,0,0,J2E,8
JUMP,J2S,0,0,J2S,8
JUMP,J2W,0,0,J2W,8
JUMP,J_l_AB,0,0,J_l_AB,4
JUMP,J_l_CD,0,0,J_l_CD,4
JUMP,J_l_EF,0,0,J_l_EF,4
JUMP,J_l_GH,0,0,J_l_GH,4
JUMP,J4END_AB,0,0,J4END_AB,4
JUMP,J4END_CD,0,0,J4END_CD,4
JUMP,J4END_EF,0,0,J4END_EF,4
JUMP,J4END_GH,0,0,J4END_GH,4
#JUMP,NULL,0,0,VCC,1
# BEL,clb_slice_2xLUT4.vhdl,L0_,,,
# BEL,clb_slice_2xLUT4.vhdl,L1_,,,
# BEL,clb_slice_2xLUT4.vhdl,L2_,,,
# BEL,clb_slice_2xLUT4.vhdl,L3_,,,
BEL,LUT4c.vhdl,LA_,,,
BEL,LUT4c.vhdl,LB_,,,
BEL,LUT4c.vhdl,LC_,,,
BEL,LUT4c.vhdl,LD_,,,
BEL,LUT4c.vhdl,LE_,,,
BEL,LUT4c.vhdl,LF_,,,
BEL,LUT4c.vhdl,LG_,,,
BEL,LUT4c.vhdl,LH_,,,
BEL,MUX8LUT.vhdl,,,,
MATRIX,LUT4AB_switch_matrix.VHDL
EndTILE,
