* ******************************************************************************

* iCEcube Report

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:01:30

* File Generated:     Jun 19 2015 15:42:10

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 2 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  32
    LUTs:                 344
    RAMs:                 0
    IOBs:                 7
    GBs:                  1
    PLLs:                 1
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 364/1280
        Combinational Logic Cells: 332      out of   1280      25.9375%
        Sequential Logic Cells:    32       out of   1280      2.5%
        Logic Tiles:               59       out of   160       36.875%
    Registers: 
        Logic Registers:           32       out of   1280      2.5%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   96        1.04167%
        Output Pins:               6        out of   96        6.25%
        InOut Pins:                0        out of   96        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          1        out of   1         100%

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   24        4.16667%
    Bank 1: 0        out of   25        0%
    Bank 0: 3        out of   23        13.0435%
    Bank 2: 3        out of   24        12.5%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    21          Input      SB_LVCMOS    No       3        Simple Input   Clock12MHz  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    60          Output     SB_LVCMOS    No       2        Simple Output  VSync       
    61          Output     SB_LVCMOS    No       2        Simple Output  HSync       
    62          Output     SB_LVCMOS    No       2        Simple Output  Pixel       
    112         Output     SB_LVCMOS    No       0        Simple Output  PixelDebug  
    113         Output     SB_LVCMOS    No       0        Simple Output  HSyncDebug  
    114         Output     SB_LVCMOS    No       0        Simple Output  VSyncDebug  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name   
    -------------  -------  ---------  ------  -----------   
    3              3                   32      PixelClock_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 5 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     2336 out of  28666      8.14903%
                          Span 4      275 out of   6944      3.96025%
                         Span 12       16 out of   1440      1.11111%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect       73 out of   1120      6.51786%

