<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>CLOCK_TO_OUT</title><link rel="Prev" href="clkskewdisable.htm" title="Previous" /><link rel="Next" href="custom_idcode.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/preferences.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pM8VllfH7EkiktFWnrkTtNg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/clock_to_out.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#1180810">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="preference_descriptions.htm#1180810">Preferences</a> &gt; CLOCK_TO_OUT</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1180810" class="Heading2"><span></span>CLOCK_TO_OUT</h3><p id="ww1251223" class="BodyAfterHead"><span></span>Specifies the required timing constraint to meet on FPGA output relative to its clock.</p><h5 id="ww1293355" class="HeadingRunIn"><span></span>Device Support</h5><p id="ww1293360" class="Body"><span></span>All</p><h5 id="ww1256903" class="HeadingRunIn"><span></span>Syntax</h5><p id="ww1372081" class="Body"><span></span>CLOCK_TO_OUT ([PORT] <span style="font-style: italic">&lt;port_name&gt;</span> | GROUP <span style="font-style: italic">&lt;group_name&gt;</span> | ALLPORTS)<br />([[MAX] <span style="font-style: italic">&lt;time_spec&gt;</span>] | [OUTPUT_DELAY <span style="font-style: italic">&lt;time_spec&gt;</span>]<br />[MIN <span style="font-style: italic">&lt;time_spec&gt;</span>] <br />(CLKNET [=] <span style="font-style: italic">&lt;clkin_netname&gt;</span>) | CLK PORT &lt;<span style="font-style: italic">clkout_portname</span>&gt;) <br />[FROM &lt;startpoint&gt;] <br />(CLKPORT [=]&lt;<span style="font-style: italic">clkin_portname&gt;</span>) | [CLKOUT PORT &lt;<span style="font-style: italic">clkout_portname&gt;</span>] <br />[PLL_PHASE_BACK]<br />[CLK_OFFSET &lt;<span style="font-style: italic">n</span>&gt; X] ;</p><p id="ww1254659" class="Body"><span></span>where:</p><p id="ww1242098" class="Body"><span></span>PORT <span style="font-style: italic">&lt;port_name&gt;</span>: uses the name of a top level output port to specify the data path.</p><p id="ww1242112" class="Body"><span></span>GROUP &lt;<span style="font-style: italic">group_name&gt;:</span> is a given group definition you defined with the DEFINE GROUP preference.</p><p id="ww1371950" class="Body"><span></span>ALLPORTS: designates that all input ports in the given clock port/net path are affected by the time value specified.</p><p id="ww1372128" class="Body"><span></span>MAX (or blank): defines a CLOCK_TO_OUT goal such that the internal timing of the FPGA will produce the output signal by this goal or earlier in time.</p><p id="ww1372129" class="Body"><span></span>MIN: specifies the fastest clock-to-out time for which the board level hold time requirement is still met. MAX is an optional keyword that assists readability by differentiating the MAX clock-to-out requirement from the MIN value.</p><p id="ww1372295" class="Body"><span></span>&lt;time_spec&gt; ::= &lt;number&gt; &lt;time_unit&gt;</p><p id="ww1372296" class="Body"><span></span>(Refer to Units section of Preference Syntax Guidelines and Conventions.) </p><p id="ww1372200" class="Body"><span></span>OUTPUT_DELAY: is an alternate form for defining the MAX constraint goal. Its value is the amount of time that the board and downstream device take from the clock period. If P is the clock period, then the FPGA internal timing must produce the output signal within P – OUTPUT_DELAY time. Another way to look at it is the OUTPUT_DELAY value is the time from the point the data arrives at the output until the next clock edge. Using this keyword (instead of MAX) allows you to change the FREQUENCY preference without having to change the CLOCK_TO_OUT MAX time_spec value requirement.</p><p id="ww1371418" class="Body"><span></span>See the <span class="Hyperlink"><a href="../../Reference%20Guides/Constraints%20Ref/clock_to_out.htm#ww1180857" title="CLOCK_TO_OUT">output delay example</a></span>.</p><p id="ww1180833" class="Body"><span></span>CLKNET=<span style="font-style: italic">&lt;clkin_netname&gt;</span>: uses a net name to specify the reference clock. </p><p id="ww1372321" class="Body"><span></span>FROM  &lt;startpoint&gt;: specifies a maximum delay from a register starting point. </p><p id="ww1280499" class="Body"><span></span>CLKPORT=<span style="font-style: italic">&lt;clkin_portname&gt;</span> uses a port name to specify the reference clock.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1372372" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1372374" class="CellBody"><span></span>In some earlier releases, both the CLOCK_TO_OUT preference that specifies either a CLKNET or a CLKPORT in the syntax would yield the same information about the clock path in the Physical Path Details section. That is, <span class="Hyperlink"><a href="../../Reference%20Guides/Glossary/glossary.44.19.htm#ww1189716" title="T">TRACE</a></span> (<span class="GUI">trce</span>) would trace the clock path to the port in both cases. Specifying the CLKNET was for purposes of convenience only. Now, TRACE will stop at the CLKNET specified and it will not go back to report the port unless CLKPORT is specifically used in the preference. Since the behavior of keywords CLKPORT and CLKNET is now differentiated, the enhancement provides more control. See the <span class="Hyperlink"><a href="../../Reference%20Guides/Constraints%20Ref/clock_to_out.htm#ww1180860" title="CLOCK_TO_OUT">example </a></span>at the end of this topic. </div></td></tr></table></div><p id="ww1180835" class="Body"><span></span>CLKOUT PORT <span style="font-style: italic">&lt;clkout_portname&gt;</span>: is the name of the output clock port with respect to the output data delay that needs to be to be measured. This option can be used with both CLKPORT and CLKNET. This is used for source synchronous interfaces. MAX and MIN values are defined relative to the data output and the clock output. As an example, if the MAX value is set to 2ns, this means that the data will be output from the FPGA at most 2ns after the clock outputs (via the CLKOUT PORT) from the FPGA.</p><p id="ww1180838" class="Body"><span></span>PLL_PHASE_BACK<span class="GUI"> </span>reverses the offset direction of the phase delay programmed into a PLL. For example, you might program a PLL to delay the clock phase by 7/8ths of its cycle. Then Trace timing analysis will add 7/8ths of a cycle to the clock insertion delay. However, the PLL_PHASE_BACK keyword directs Trace to subtract 1/8th (7/8 -1 = -1/8) of a cycle from the clock insertion delay. </p><p id="ww1318598" class="Body"><span></span>When two PLL’s are cascaded, the scenarios will become more complex, especially with PLL Bypass. However, as a general rule, if a PLL_PHASE_BACK is applied to a cascaded PLL chain of two and none of the PLL’s are bypassed or with zero phase shift, then the result will be the same as if PLL_PHASE_BACK had been applied to each of them individually. If one of them is bypassed or with zero phase shift, the effective result will be the same as if PLL_PHASE_BACK had not been applied to that PLL.</p><p id="ww1318599" class="Body"><span></span>PLL_PHASE_BACK gives you the ability to control the desired effect of the phase delay to match your intent. There is a startup one-cycle latency incurred by using this keyword, so design the system accordingly.</p><p id="ww1277762" class="Body"><span></span>CLK_OFFSET &lt;n&gt; X: adjusts the analysis by a multiple of the clock period. The clock_to_out clock path timing will be adjusted by:</p><p id="ww1277824" class="Body"><span></span>&lt;<span style="font-style: italic">n</span>&gt;::= is a floating point number and can be negative. </p><p id="ww1278988" class="Body"><span></span>Since &lt;n&gt; can be a floating point number, this can be used to pick the opposite clock edge for the analysis; the analysis will then adjust automatically to changes to the clock’s frequency or period specification. When this option is not specified, the default value of n=0 is assumed, meaning that no adjustment is made and the edge at the pin is the edge used in the analysis.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1280529" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1280536" class="CellBody"><span></span>CLOCK_TO_OUT syntax must specify either a CLKPORT or CLKNET or a syntax error will result. The use of wildcards is supported for port name identifiers.</div></td></tr></table></div><h5 id="ww1242137" class="HeadingRunIn"><span></span>Using Wildcards</h5><p id="ww1230458" class="BodyAfterHead"><span></span>For the logical CLOCK_TO_OUT preference, port and register names with wildcard expressions are allowed. See <a href="../../User%20Guides/Constraints/using_wildcards_in_prefs.htm#ww1106806" title="Using Wildcard Expressions in Preferences">Using Wildcard Expressions in Preferences</a> for details about wildcard usage and range expansion.</p><h5 id="ww1180843" class="HeadingRunIn"><span></span>General Syntax Examples</h5><p id="ww1242197" class="BodyAfterHead"><span></span>The following are examples of general CLOCK_TO_OUT syntax:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1242196" class="Code">CLOCK_TO_OUT ALLPORTS 10ns CLKPORT "clkin";</pre><pre id="ww1399430" class="Code">&nbsp;</pre><pre id="ww1372466" class="Code">CLOCK_TO_OUT RESP_REQ 80 NS CLKNET = "N28";</pre></td></tr></table></div><h5 id="ww1242198" class="HeadingRunIn"><span></span>Examples Using HOLD Value</h5><p id="ww1242199" class="BodyAfterHead"><span></span>The following examples specify HOLD Values. The use of the keyword MAX before the output delay time unit value is not necessary, since it is implicit. So the following two preferences are equivalent for specifying HOLD values:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1242204" class="Code">CLOCK_TO_OUT RESP_REQ MAX 80 ns MIN 60 ns CLKPORT "clkin";<br /><br />CLOCK_TO_OUT RESP_REQ 80 ns MIN 60 ns CLKPORT "clkin";</pre></td></tr></table></div><p id="ww1399416" class="Body"><span></span>When TRACE (<span class="GUI">trce</span>) is run without the <span class="GUI">-hld</span> option in the following example, where "dataout" is an output data port clocked by a signal from port "clockin", the preference states that the maximum allowable output delay on "dataout" with respect to the output port "clockout" is 4 ns.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1399419" class="Code">CLOCK_TO_OUT "dataout" 4NS CLKPORT = "clockin" CLKOUT PORT "clockout";</pre></td></tr></table></div><p id="ww1399420" class="Body"><span></span>In the following example, "dataout" is an output data port clocked by a signal from port "clockin." The preference states that the minimum allowable output delay on "dataout" with respect to output port "clockout" is 4 ns. This MIN constraint will be analyzed by Trace when it does Hold time analysis. the MAX constraint will be analyzed by Trace when it does Setup Time analysis.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1399423" class="Code">CLOCK_TO_OUT dataout MAX 10NS MIN 4NS CLKPORT = "clockin" CLKOUT PORT "clockout";</pre></td></tr></table></div><p id="ww1180854" class="Body"><span></span>You will receive a TRACE (<span class="GUI">trce</span>) syntax error message if you do not also include the MAX delay number in the CLOCK_TO_OUT preference syntax. For example, in the following preference, only the MIN number is specified, resulting in an error:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1236036" class="Code">ERROR - trce: line 5: syntax error on, "MIN", in this preference,</pre><pre id="ww1236025" class="Code">"CLOCK_TO_OUT Q MIN 2 ns CLKPORT CKIN1 CLKOUT PORT CKOUT;"</pre></td></tr></table></div><p id="ww1180857" class="Body"><span></span>The following preference will set the output delay for all output ports with relation to CLKIN1: </p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1236060" class="Code">CLOCK_TO_OUT ALLPORTS OUTPUT_DELAY 10ns CLKPORT CKIN1;</pre></td></tr></table></div><h5 id="ww1180860" class="HeadingRunIn"><span></span>Examples Using CLKPORT and CLKNET Keywords</h5><p id="ww1180861" class="BodyAfterHead"><span></span>Here are two preferences using both the CLKPORT and CLKNET keywords, showing the corresponding scope of TRACE reporting. In this case, the CLKNET will stop tracing the path before the PLL, so you will not get PLL compensation timing numbers.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1236105" class="Code">CLOCK_TO_OUT PORT "RxAddr_0" 6.000000 ns CLKNET "pll_rxclk" ;</pre></td></tr></table></div><p id="ww1189955" class="Body"><span></span>The preference will yield the following clock path:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 468pt"><pre id="ww1236131" class="Code">Physical Path Details:</pre><pre id="ww1236132" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Clock path pll_inst/pll_utp_0_0 to PFU_33: </pre><pre id="ww1236133" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;Name &nbsp;&nbsp;&nbsp;Fanout &nbsp;&nbsp;Delay (ns) &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Site &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Resource </pre><pre id="ww1236134" class="Code">&nbsp;&nbsp;ROUTE &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;49 &nbsp;&nbsp;&nbsp;&nbsp;2.892 &nbsp;&nbsp;&nbsp;ULPPLL.MCLK to &nbsp;&nbsp;&nbsp;&nbsp;R3C14.CLK0 pll_rxclk </pre><pre id="ww1236135" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-------- </pre><pre id="ww1236136" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;2.892 &nbsp;&nbsp;(0.0% logic, 100.0% route), 0 logic levels.</pre></td></tr></table></div><p id="ww1180870" class="Body"><span></span>In this case, the trace is complete back to the clock port resource and provides PLL compensation timing numbers. </p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1236147" class="Code">CLOCK_TO_OUT PORT "RxAddr_0" 6.000000 ns CLKPORT "RxClk" ;</pre></td></tr></table></div><p id="ww1250804" class="Body"><span></span>The preference will yield the following clock path:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 468pt"><pre id="ww1250796" class="Code">&nbsp;&nbsp;Clock path RxClk to PFU_33: </pre><pre id="ww1250797" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;Name &nbsp;&nbsp;&nbsp;Fanout &nbsp;&nbsp;Delay (ns) &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Site &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Resource </pre><pre id="ww1250798" class="Code">&nbsp;&nbsp;IN_DEL &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;--- &nbsp;&nbsp;&nbsp;&nbsp;1.431 &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D5.PAD to &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D5.INCK RxClk </pre><pre id="ww1250799" class="Code">&nbsp;&nbsp;ROUTE &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;1 &nbsp;&nbsp;&nbsp;&nbsp;0.843 &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;D5.INCK to &nbsp;&nbsp;ULPPLL.CLKIN RxClk_c </pre><pre id="ww1250800" class="Code">&nbsp;&nbsp;MCLK_DEL &nbsp;&nbsp;&nbsp;--- &nbsp;&nbsp;&nbsp;&nbsp;3.605 &nbsp;&nbsp;ULPPLL.CLKIN to &nbsp;&nbsp;&nbsp;ULPPLL.MCLK pll_inst/pll_utp_0_0 </pre><pre id="ww1250801" class="Code">&nbsp;&nbsp;ROUTE &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;49 &nbsp;&nbsp;&nbsp;&nbsp;2.892 &nbsp;&nbsp;&nbsp;ULPPLL.MCLK to &nbsp;&nbsp;&nbsp;&nbsp;R3C14.CLK0 pll_rxclk </pre><pre id="ww1250802" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-------- </pre><pre id="ww1250803" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;8.771 &nbsp;&nbsp;(57.4% logic, 42.6% route), 2 logic levels. </pre></td></tr></table></div><h5 id="ww1250826" class="HeadingRunIn"><span></span>Example Using FROM Register/Path Option</h5><p id="ww1250915" class="Body"><span></span>The following example defines I/O timing relative to source registers using the FROM &lt;register_name&gt; syntax.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 467.25048pt"><pre id="ww1250954" class="Code">CLOCK_TO_OUT PORT “dataio*” 11 ns CLKPORT “clkr” FROM r1data_0io_0;</pre></td></tr></table></div><p id="ww1251054" class="Body"><span></span>The preference will yield the following clock path:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 468.75024pt"><pre id="ww1251063" class="Code">&nbsp;&nbsp;Clock path clkr to data_in_0_IOLOGIC_S:</pre><pre id="ww1251094" class="Code">&nbsp;Name    &nbsp;&nbsp;Fanout &nbsp;Delay (ns) &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Site&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Resource</pre><pre id="ww1251064" class="Code">IN_DEL      ---     0.744        K30.PAD to      K30.PADDI clkr</pre><pre id="ww1251065" class="Code">ROUTE        33     1.968      K30.PADDI to *LOGICB17A.CLK clkr_c</pre><pre id="ww1251066" class="Code">                  --------</pre><pre id="ww1251060" class="Code">                    2.712   (27.4% logic, 72.6% route), 1 logic levels.</pre></td></tr></table></div><h5 id="ww1277843" class="HeadingRunIn"><span></span>Examples Using CLK_OFFSET Option</h5><p id="ww1277930" class="Body"><span></span>The following example uses a CLK_OFFSET of 0.5X:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1297055" class="Code">CLOCK_TO_OUT RESP_REQ 80 NS CLKNET = "N28" CLK_OFFSET 0.5X ;</pre></td></tr></table></div><p id="ww1373440" class="Body"><span></span>An additional half period of the clock will be used in the analysis. This would be appropriate for a negative edge triggered flop driving RESP_REQ. The constraint is that RESP_REQ must update its value at the device pin no later than 80 ns after the rising edge of the clock N28 at its device pin. The CLK_OFFSET of 0.5 X will analyze the negative clock edge after the rising clock edge arrives at the flop from the device pin, meaning that an additional half period will be added to the clock to out path. This example increases the constraint by using CLK_OFFSET.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1373445" class="Code">CLOCK_TO_OUT RESP_REQ 80 NS CLKNET = "N28" CLK_OFFSET -0.5X ;</pre></td></tr></table></div><p id="ww1373446" class="Body"><span></span>This is similar to the previous example, except that the CLK_OFFSET of -0.5 X will analyze the negative clock edge <span style="font-style: italic">before</span> the rising clock edge arrives at the flop from the device pin, which means that half a clock period will be subtracted from the clock to out path. This example relaxes the constraint by using CLK_OFFSET.</p><h5 id="ww1318507" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1318511" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="../../User%20Guides/Static%20Timing%20Analysis/trace_timing_analysis_options.htm#ww1073107" title="Setting TRACE Options">Setting TRACE Options</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>