// Seed: 3389119246
module module_0 (
    input wand id_0
);
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output wand id_2,
    input tri0 id_3,
    output wire id_4,
    output tri0 id_5,
    output tri0 id_6,
    input supply1 id_7#(.id_15(1)),
    input tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    output uwire id_12,
    input tri1 id_13
);
  assign id_4 = id_3;
  assign id_6 = 1'b0;
  wire id_16;
  wire id_17 = id_17;
  assign id_12 = 1'b0;
  wire id_18;
  supply0 id_19 = 1;
  always id_0 <= #1 1;
  module_0(
      id_9
  );
  wire id_20;
  wire id_21;
  wire id_22;
endmodule
