Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto adc4eae3e66a41d4aa5061ed9727c6f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clk_diviver_test_behav xil_defaultlib.clk_diviver_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_3/Advanced/test.v" Line 1. Module clk_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_3/Advanced/test.v" Line 1. Module clk_divider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.clk_diviver_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_diviver_test_behav
