// Seed: 684257044
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3
);
  type_6(
      id_3, 1'b0
  );
  reg id_4;
  type_8(
      1'd0, 1'h0
  );
  always @(1'd0) begin
    id_4 <= 1'b0;
    id_2 <= id_4;
  end
endmodule
