// Seed: 641891064
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    input logic id_5
);
  type_8(
      1, id_5
  );
  assign id_4[1'b0] = id_1;
  time id_6;
endmodule
