Running: E:\xilinx\setup\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/ali/home work/verilog/project/project1/test4_isim_beh.exe -prj F:/ali/home work/verilog/project/project1/test4_beh.prj work.test4 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/ali/home work/verilog/project/project1/timer.v" into library work
Analyzing Verilog file "F:/ali/home work/verilog/project/project1/food_seller.v" into library work
Analyzing Verilog file "F:/ali/home work/verilog/project/project1/main.v" into library work
Analyzing Verilog file "F:/ali/home work/verilog/project/project1/test4.v" into library work
Analyzing Verilog file "E:/xilinx/setup/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module timer
Compiling module food_seller
Compiling module main
Compiling module test4
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable F:/ali/home work/verilog/project/project1/test4_isim_beh.exe
Fuse Memory Usage: 26568 KB
Fuse CPU Usage: 453 ms
