<stg><name>logmap</name>


<trans_list>

<trans id="400" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="5" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="27" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="61" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %x_perm = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_perm"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %y_perm_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_perm_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %x_diff = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_diff"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %y_diff_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_diff_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %u_dt_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %u_dt

]]></Node>
<StgValue><ssdm name="u_dt_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %u_perm_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %u_perm

]]></Node>
<StgValue><ssdm name="u_perm_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %u_diff_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %u_diff

]]></Node>
<StgValue><ssdm name="u_diff_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
entry:15 %uu_perm = sitodp i32 %u_perm_read

]]></Node>
<StgValue><ssdm name="uu_perm"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
entry:16 %uu_diff = sitodp i32 %u_diff_read

]]></Node>
<StgValue><ssdm name="uu_diff"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %store_ln81 = store i32 %p_read_1, i32 %y_diff_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %store_ln81 = store i32 %p_read_1, i32 %x_diff

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %store_ln81 = store i32 %p_read_2, i32 %y_perm_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %store_ln81 = store i32 %p_read_2, i32 %x_perm

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:21 %store_ln81 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="79" st_id="2" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
entry:15 %uu_perm = sitodp i32 %u_perm_read

]]></Node>
<StgValue><ssdm name="uu_perm"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
entry:16 %uu_diff = sitodp i32 %u_diff_read

]]></Node>
<StgValue><ssdm name="uu_diff"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
entry:15 %uu_perm = sitodp i32 %u_perm_read

]]></Node>
<StgValue><ssdm name="uu_perm"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
entry:16 %uu_diff = sitodp i32 %u_diff_read

]]></Node>
<StgValue><ssdm name="uu_diff"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_dt, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_perm, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_diff, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:13 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, void @empty_7

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="8" op_7_bw="64" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output_stream_V_dest_V, i1 %output_stream_V_id_V, i1 %output_stream_V_last_V, i1 %output_stream_V_user_V, i8 %output_stream_V_strb_V, i8 %output_stream_V_keep_V, i64 %output_stream_V_data_V, void @empty_16, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
entry:15 %uu_perm = sitodp i32 %u_perm_read

]]></Node>
<StgValue><ssdm name="uu_perm"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
entry:16 %uu_diff = sitodp i32 %u_diff_read

]]></Node>
<StgValue><ssdm name="uu_diff"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
entry:22 %br_ln81 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:1 %x_perm_4 = load i32 %x_perm

]]></Node>
<StgValue><ssdm name="x_perm_4"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:2 %y_perm_4 = load i32 %y_perm_1

]]></Node>
<StgValue><ssdm name="y_perm_4"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:3 %x_diff_4 = load i32 %x_diff

]]></Node>
<StgValue><ssdm name="x_diff_4"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:4 %y_diff_4 = load i32 %y_diff_1

]]></Node>
<StgValue><ssdm name="y_diff_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="31">
<![CDATA[
for.inc:5 %zext_ln69 = zext i31 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:6 %icmp_ln81 = icmp_slt  i32 %zext_ln69, i32 %u_dt_read

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc:7 %i_8 = add i31 %i_7, i31 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:8 %br_ln81 = br i1 %icmp_ln81, void %for.inc84.preheader, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:1 %conv2 = fpext i32 %x_perm_4

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:15 %conv4 = fpext i32 %x_diff_4

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:33 %store_ln81 = store i31 %i_8, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.preheader:0 %x_perm_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_perm_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.preheader:1 %y_perm_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_perm_3"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.preheader:2 %x_diff_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_diff_2"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.preheader:3 %y_diff_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_diff_3"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="19" op_0_bw="32">
<![CDATA[
for.inc84.preheader:4 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc84.preheader:5 %store_ln97 = store i19 0, i19 %i_5

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.preheader:6 %store_ln97 = store i32 %y_diff_4, i32 %y_diff_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.preheader:7 %store_ln97 = store i32 %x_diff_4, i32 %x_diff_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.preheader:8 %store_ln97 = store i32 %y_perm_4, i32 %y_perm_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84.preheader:9 %store_ln97 = store i32 %x_perm_4, i32 %x_perm_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.preheader:10 %br_ln97 = br void %for.inc84

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:1 %conv2 = fpext i32 %x_perm_4

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:7 %tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:15 %conv4 = fpext i32 %x_diff_4

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:21 %tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="118" st_id="7" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:2 %mul = dmul i64 %uu_perm, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:3 %sub = dsub i64 1, i64 %conv2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:7 %tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %mul1 = dmul i64 %uu_diff, i64 %conv4

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %sub1 = dsub i64 1, i64 %conv4

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:21 %tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="124" st_id="8" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:2 %mul = dmul i64 %uu_perm, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:3 %sub = dsub i64 1, i64 %conv2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:7 %tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %mul1 = dmul i64 %uu_diff, i64 %conv4

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %sub1 = dsub i64 1, i64 %conv4

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:21 %tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:2 %mul = dmul i64 %uu_perm, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:3 %sub = dsub i64 1, i64 %conv2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:7 %tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %mul1 = dmul i64 %uu_diff, i64 %conv4

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %sub1 = dsub i64 1, i64 %conv4

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:21 %tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:2 %mul = dmul i64 %uu_perm, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:3 %sub = dsub i64 1, i64 %conv2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:7 %tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %mul1 = dmul i64 %uu_diff, i64 %conv4

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %sub1 = dsub i64 1, i64 %conv4

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:21 %tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:2 %mul = dmul i64 %uu_perm, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:3 %sub = dsub i64 1, i64 %conv2

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:7 %tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:16 %mul1 = dmul i64 %uu_diff, i64 %conv4

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %sub1 = dsub i64 1, i64 %conv4

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:21 %tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="148" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:4 %logmap1_perm = dmul i64 %mul, i64 %sub

]]></Node>
<StgValue><ssdm name="logmap1_perm"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:7 %tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %logmap1_diff = dmul i64 %mul1, i64 %sub1

]]></Node>
<StgValue><ssdm name="logmap1_diff"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:21 %tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="152" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:4 %logmap1_perm = dmul i64 %mul, i64 %sub

]]></Node>
<StgValue><ssdm name="logmap1_perm"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:7 %tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %logmap1_diff = dmul i64 %mul1, i64 %sub1

]]></Node>
<StgValue><ssdm name="logmap1_diff"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc.split:21 %tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="156" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:4 %logmap1_perm = dmul i64 %mul, i64 %sub

]]></Node>
<StgValue><ssdm name="logmap1_perm"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:5 %conv5 = fpext i32 %y_perm_4

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:8 %conv7 = fpext i32 %tmp

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %logmap1_diff = dmul i64 %mul1, i64 %sub1

]]></Node>
<StgValue><ssdm name="logmap1_diff"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:19 %conv6 = fpext i32 %y_diff_4

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:22 %conv8 = fpext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:4 %logmap1_perm = dmul i64 %mul, i64 %sub

]]></Node>
<StgValue><ssdm name="logmap1_perm"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:5 %conv5 = fpext i32 %y_perm_4

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:8 %conv7 = fpext i32 %tmp

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %logmap1_diff = dmul i64 %mul1, i64 %sub1

]]></Node>
<StgValue><ssdm name="logmap1_diff"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:19 %conv6 = fpext i32 %y_diff_4

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split:22 %conv8 = fpext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="168" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:4 %logmap1_perm = dmul i64 %mul, i64 %sub

]]></Node>
<StgValue><ssdm name="logmap1_perm"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %mul6 = dmul i64 %uu_perm, i64 %conv5

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %mul8 = dmul i64 %uu_perm, i64 %conv7

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %logmap1_diff = dmul i64 %mul1, i64 %sub1

]]></Node>
<StgValue><ssdm name="logmap1_diff"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %mul3 = dmul i64 %uu_diff, i64 %conv6

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:23 %mul4 = dmul i64 %uu_diff, i64 %conv8

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="174" st_id="17" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %mul6 = dmul i64 %uu_perm, i64 %conv5

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %mul8 = dmul i64 %uu_perm, i64 %conv7

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc.split:11 %call_ret1 = call i64 @generic_modf<double>, i64 %logmap1_perm, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %mul3 = dmul i64 %uu_diff, i64 %conv6

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:23 %mul4 = dmul i64 %uu_diff, i64 %conv8

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc.split:25 %call_ret3 = call i64 @generic_modf<double>, i64 %logmap1_diff, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="180" st_id="18" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %mul6 = dmul i64 %uu_perm, i64 %conv5

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %mul8 = dmul i64 %uu_perm, i64 %conv7

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc.split:11 %call_ret1 = call i64 @generic_modf<double>, i64 %logmap1_perm, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:12 %x_perm_1 = fptrunc i64 %call_ret1

]]></Node>
<StgValue><ssdm name="x_perm_1"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %mul3 = dmul i64 %uu_diff, i64 %conv6

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:23 %mul4 = dmul i64 %uu_diff, i64 %conv8

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc.split:25 %call_ret3 = call i64 @generic_modf<double>, i64 %logmap1_diff, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:26 %x_diff_1 = fptrunc i64 %call_ret3

]]></Node>
<StgValue><ssdm name="x_diff_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="188" st_id="19" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %mul6 = dmul i64 %uu_perm, i64 %conv5

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %mul8 = dmul i64 %uu_perm, i64 %conv7

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:12 %x_perm_1 = fptrunc i64 %call_ret1

]]></Node>
<StgValue><ssdm name="x_perm_1"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %mul3 = dmul i64 %uu_diff, i64 %conv6

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:23 %mul4 = dmul i64 %uu_diff, i64 %conv8

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:26 %x_diff_1 = fptrunc i64 %call_ret3

]]></Node>
<StgValue><ssdm name="x_diff_1"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:30 %store_ln81 = store i32 %x_diff_1, i32 %x_diff

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:32 %store_ln81 = store i32 %x_perm_1, i32 %x_perm

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="196" st_id="20" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %mul6 = dmul i64 %uu_perm, i64 %conv5

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %mul8 = dmul i64 %uu_perm, i64 %conv7

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:20 %mul3 = dmul i64 %uu_diff, i64 %conv6

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:23 %mul4 = dmul i64 %uu_diff, i64 %conv8

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="200" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:10 %logmap2_perm = dsub i64 %mul6, i64 %mul8

]]></Node>
<StgValue><ssdm name="logmap2_perm"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %logmap2_diff = dsub i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="logmap2_diff"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="202" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:10 %logmap2_perm = dsub i64 %mul6, i64 %mul8

]]></Node>
<StgValue><ssdm name="logmap2_perm"/></StgValue>
</operation>

<operation id="203" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %logmap2_diff = dsub i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="logmap2_diff"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="204" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:10 %logmap2_perm = dsub i64 %mul6, i64 %mul8

]]></Node>
<StgValue><ssdm name="logmap2_perm"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %logmap2_diff = dsub i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="logmap2_diff"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="206" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:10 %logmap2_perm = dsub i64 %mul6, i64 %mul8

]]></Node>
<StgValue><ssdm name="logmap2_perm"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %logmap2_diff = dsub i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="logmap2_diff"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="208" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:10 %logmap2_perm = dsub i64 %mul6, i64 %mul8

]]></Node>
<StgValue><ssdm name="logmap2_perm"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc.split:13 %call_ret2 = call i64 @generic_modf<double>, i64 %logmap2_perm, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %logmap2_diff = dsub i64 %mul3, i64 %mul4

]]></Node>
<StgValue><ssdm name="logmap2_diff"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc.split:27 %call_ret4 = call i64 @generic_modf<double>, i64 %logmap2_diff, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="212" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc.split:13 %call_ret2 = call i64 @generic_modf<double>, i64 %logmap2_perm, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:14 %y_perm = fptrunc i64 %call_ret2

]]></Node>
<StgValue><ssdm name="y_perm"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc.split:27 %call_ret4 = call i64 @generic_modf<double>, i64 %logmap2_diff, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:28 %y_diff = fptrunc i64 %call_ret4

]]></Node>
<StgValue><ssdm name="y_diff"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:14 %y_perm = fptrunc i64 %call_ret2

]]></Node>
<StgValue><ssdm name="y_perm"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:28 %y_diff = fptrunc i64 %call_ret4

]]></Node>
<StgValue><ssdm name="y_diff"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:29 %store_ln81 = store i32 %y_diff, i32 %y_diff_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:31 %store_ln81 = store i32 %y_perm, i32 %y_perm_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:34 %br_ln81 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="222" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.inc84:0 %i_9 = load i19 %i_5

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="223" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc84:1 %icmp_ln97 = icmp_eq  i19 %i_9, i19 262144

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="224" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc84:2 %i_10 = add i19 %i_9, i19 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="225" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84:3 %br_ln97 = br i1 %icmp_ln97, void %for.inc84.split, void %for.end86

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="226" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc84.split:70 %outHash_last = icmp_eq  i19 %i_9, i19 262143

]]></Node>
<StgValue><ssdm name="outHash_last"/></StgValue>
</operation>

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc84.split:75 %store_ln97 = store i19 %i_10, i19 %i_5

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0">
<![CDATA[
for.end86:0 %ret_ln126 = ret

]]></Node>
<StgValue><ssdm name="ret_ln126"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="229" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc84.split:1 %y_perm_3_load = load i32 %y_perm_3

]]></Node>
<StgValue><ssdm name="y_perm_3_load"/></StgValue>
</operation>

<operation id="230" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc84.split:3 %y_diff_3_load = load i32 %y_diff_3

]]></Node>
<StgValue><ssdm name="y_diff_3_load"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:12 %tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="232" st_id="29" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:26 %tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="233" st_id="30" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:12 %tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:26 %tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="235" st_id="31" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:12 %tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="236" st_id="31" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:26 %tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="237" st_id="32" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:12 %tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="238" st_id="32" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:26 %tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="239" st_id="33" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:12 %tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="240" st_id="33" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:26 %tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="241" st_id="34" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:12 %tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="242" st_id="34" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:26 %tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="243" st_id="35" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:12 %tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="244" st_id="35" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:26 %tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="245" st_id="36" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:12 %tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="246" st_id="36" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="56" op_4_bw="52" op_5_bw="49" op_6_bw="44" op_7_bw="27" op_8_bw="8">
<![CDATA[
for.inc84.split:26 %tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="247" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc84.split:0 %x_perm_2_load = load i32 %x_perm_2

]]></Node>
<StgValue><ssdm name="x_perm_2_load"/></StgValue>
</operation>

<operation id="248" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc84.split:2 %x_diff_2_load = load i32 %x_diff_2

]]></Node>
<StgValue><ssdm name="x_diff_2_load"/></StgValue>
</operation>

<operation id="249" st_id="37" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
for.inc84.split:6 %conv = fpext i32 %x_perm_2_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="250" st_id="37" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
for.inc84.split:10 %conv1 = fpext i32 %y_perm_3_load

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="251" st_id="37" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
for.inc84.split:13 %conv3 = fpext i32 %tmp_2

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="252" st_id="37" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
for.inc84.split:20 %conv9 = fpext i32 %x_diff_2_load

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="253" st_id="37" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
for.inc84.split:24 %conv10 = fpext i32 %y_diff_3_load

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="254" st_id="37" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
for.inc84.split:27 %conv11 = fpext i32 %tmp_3

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="255" st_id="38" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
for.inc84.split:6 %conv = fpext i32 %x_perm_2_load

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="256" st_id="38" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
for.inc84.split:10 %conv1 = fpext i32 %y_perm_3_load

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="257" st_id="38" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
for.inc84.split:13 %conv3 = fpext i32 %tmp_2

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="258" st_id="38" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
for.inc84.split:20 %conv9 = fpext i32 %x_diff_2_load

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="259" st_id="38" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="32">
<![CDATA[
for.inc84.split:24 %conv10 = fpext i32 %y_diff_3_load

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="260" st_id="38" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
for.inc84.split:27 %conv11 = fpext i32 %tmp_3

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="261" st_id="39" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:7 %mul5 = dmul i64 %uu_perm, i64 %conv

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="262" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:8 %sub3 = dsub i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="263" st_id="39" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:11 %mul9 = dmul i64 %uu_perm, i64 %conv1

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="264" st_id="39" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:14 %mul2 = dmul i64 %uu_perm, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="265" st_id="39" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:21 %mul7 = dmul i64 %uu_diff, i64 %conv9

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="266" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:22 %sub5 = dsub i64 1, i64 %conv9

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="267" st_id="39" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:25 %mul10 = dmul i64 %uu_diff, i64 %conv10

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="268" st_id="39" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:28 %mul11 = dmul i64 %uu_diff, i64 %conv11

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="269" st_id="40" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:7 %mul5 = dmul i64 %uu_perm, i64 %conv

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="270" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:8 %sub3 = dsub i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="271" st_id="40" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:11 %mul9 = dmul i64 %uu_perm, i64 %conv1

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="272" st_id="40" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:14 %mul2 = dmul i64 %uu_perm, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="273" st_id="40" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:21 %mul7 = dmul i64 %uu_diff, i64 %conv9

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="274" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:22 %sub5 = dsub i64 1, i64 %conv9

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="275" st_id="40" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:25 %mul10 = dmul i64 %uu_diff, i64 %conv10

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="276" st_id="40" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:28 %mul11 = dmul i64 %uu_diff, i64 %conv11

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="277" st_id="41" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:7 %mul5 = dmul i64 %uu_perm, i64 %conv

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="278" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:8 %sub3 = dsub i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="279" st_id="41" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:11 %mul9 = dmul i64 %uu_perm, i64 %conv1

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="280" st_id="41" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:14 %mul2 = dmul i64 %uu_perm, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="281" st_id="41" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:21 %mul7 = dmul i64 %uu_diff, i64 %conv9

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="282" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:22 %sub5 = dsub i64 1, i64 %conv9

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="283" st_id="41" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:25 %mul10 = dmul i64 %uu_diff, i64 %conv10

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="284" st_id="41" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:28 %mul11 = dmul i64 %uu_diff, i64 %conv11

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="285" st_id="42" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:7 %mul5 = dmul i64 %uu_perm, i64 %conv

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="286" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:8 %sub3 = dsub i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="287" st_id="42" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:11 %mul9 = dmul i64 %uu_perm, i64 %conv1

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="288" st_id="42" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:14 %mul2 = dmul i64 %uu_perm, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="289" st_id="42" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:21 %mul7 = dmul i64 %uu_diff, i64 %conv9

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="290" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:22 %sub5 = dsub i64 1, i64 %conv9

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="291" st_id="42" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:25 %mul10 = dmul i64 %uu_diff, i64 %conv10

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="292" st_id="42" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:28 %mul11 = dmul i64 %uu_diff, i64 %conv11

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="293" st_id="43" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:7 %mul5 = dmul i64 %uu_perm, i64 %conv

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="294" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:8 %sub3 = dsub i64 1, i64 %conv

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="295" st_id="43" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:11 %mul9 = dmul i64 %uu_perm, i64 %conv1

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="296" st_id="43" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:14 %mul2 = dmul i64 %uu_perm, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="297" st_id="43" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:21 %mul7 = dmul i64 %uu_diff, i64 %conv9

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="298" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:22 %sub5 = dsub i64 1, i64 %conv9

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="299" st_id="43" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:25 %mul10 = dmul i64 %uu_diff, i64 %conv10

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="300" st_id="43" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:28 %mul11 = dmul i64 %uu_diff, i64 %conv11

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="301" st_id="44" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:9 %logmap1_perm_1 = dmul i64 %mul5, i64 %sub3

]]></Node>
<StgValue><ssdm name="logmap1_perm_1"/></StgValue>
</operation>

<operation id="302" st_id="44" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:15 %logmap2_perm_1 = dsub i64 %mul9, i64 %mul2

]]></Node>
<StgValue><ssdm name="logmap2_perm_1"/></StgValue>
</operation>

<operation id="303" st_id="44" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:23 %logmap1_diff_1 = dmul i64 %mul7, i64 %sub5

]]></Node>
<StgValue><ssdm name="logmap1_diff_1"/></StgValue>
</operation>

<operation id="304" st_id="44" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:29 %logmap2_diff_1 = dsub i64 %mul10, i64 %mul11

]]></Node>
<StgValue><ssdm name="logmap2_diff_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="305" st_id="45" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:9 %logmap1_perm_1 = dmul i64 %mul5, i64 %sub3

]]></Node>
<StgValue><ssdm name="logmap1_perm_1"/></StgValue>
</operation>

<operation id="306" st_id="45" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:15 %logmap2_perm_1 = dsub i64 %mul9, i64 %mul2

]]></Node>
<StgValue><ssdm name="logmap2_perm_1"/></StgValue>
</operation>

<operation id="307" st_id="45" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:23 %logmap1_diff_1 = dmul i64 %mul7, i64 %sub5

]]></Node>
<StgValue><ssdm name="logmap1_diff_1"/></StgValue>
</operation>

<operation id="308" st_id="45" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:29 %logmap2_diff_1 = dsub i64 %mul10, i64 %mul11

]]></Node>
<StgValue><ssdm name="logmap2_diff_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="309" st_id="46" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:9 %logmap1_perm_1 = dmul i64 %mul5, i64 %sub3

]]></Node>
<StgValue><ssdm name="logmap1_perm_1"/></StgValue>
</operation>

<operation id="310" st_id="46" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:15 %logmap2_perm_1 = dsub i64 %mul9, i64 %mul2

]]></Node>
<StgValue><ssdm name="logmap2_perm_1"/></StgValue>
</operation>

<operation id="311" st_id="46" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:23 %logmap1_diff_1 = dmul i64 %mul7, i64 %sub5

]]></Node>
<StgValue><ssdm name="logmap1_diff_1"/></StgValue>
</operation>

<operation id="312" st_id="46" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:29 %logmap2_diff_1 = dsub i64 %mul10, i64 %mul11

]]></Node>
<StgValue><ssdm name="logmap2_diff_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="313" st_id="47" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:9 %logmap1_perm_1 = dmul i64 %mul5, i64 %sub3

]]></Node>
<StgValue><ssdm name="logmap1_perm_1"/></StgValue>
</operation>

<operation id="314" st_id="47" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:15 %logmap2_perm_1 = dsub i64 %mul9, i64 %mul2

]]></Node>
<StgValue><ssdm name="logmap2_perm_1"/></StgValue>
</operation>

<operation id="315" st_id="47" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:23 %logmap1_diff_1 = dmul i64 %mul7, i64 %sub5

]]></Node>
<StgValue><ssdm name="logmap1_diff_1"/></StgValue>
</operation>

<operation id="316" st_id="47" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:29 %logmap2_diff_1 = dsub i64 %mul10, i64 %mul11

]]></Node>
<StgValue><ssdm name="logmap2_diff_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="317" st_id="48" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:9 %logmap1_perm_1 = dmul i64 %mul5, i64 %sub3

]]></Node>
<StgValue><ssdm name="logmap1_perm_1"/></StgValue>
</operation>

<operation id="318" st_id="48" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:15 %logmap2_perm_1 = dsub i64 %mul9, i64 %mul2

]]></Node>
<StgValue><ssdm name="logmap2_perm_1"/></StgValue>
</operation>

<operation id="319" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc84.split:18 %call_ret6 = call i64 @generic_modf<double>, i64 %logmap2_perm_1, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="320" st_id="48" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:23 %logmap1_diff_1 = dmul i64 %mul7, i64 %sub5

]]></Node>
<StgValue><ssdm name="logmap1_diff_1"/></StgValue>
</operation>

<operation id="321" st_id="48" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:29 %logmap2_diff_1 = dsub i64 %mul10, i64 %mul11

]]></Node>
<StgValue><ssdm name="logmap2_diff_1"/></StgValue>
</operation>

<operation id="322" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc84.split:32 %call_ret8 = call i64 @generic_modf<double>, i64 %logmap2_diff_1, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="323" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc84.split:16 %call_ret5 = call i64 @generic_modf<double>, i64 %logmap1_perm_1, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="324" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc84.split:18 %call_ret6 = call i64 @generic_modf<double>, i64 %logmap2_perm_1, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="325" st_id="49" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
for.inc84.split:19 %y_perm_2 = fptrunc i64 %call_ret6

]]></Node>
<StgValue><ssdm name="y_perm_2"/></StgValue>
</operation>

<operation id="326" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc84.split:30 %call_ret7 = call i64 @generic_modf<double>, i64 %logmap1_diff_1, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="327" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc84.split:32 %call_ret8 = call i64 @generic_modf<double>, i64 %logmap2_diff_1, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="328" st_id="49" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
for.inc84.split:33 %y_diff_2 = fptrunc i64 %call_ret8

]]></Node>
<StgValue><ssdm name="y_diff_2"/></StgValue>
</operation>

<operation id="329" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:34 %x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="330" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:63 %x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="331" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc84.split:16 %call_ret5 = call i64 @generic_modf<double>, i64 %logmap1_perm_1, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="332" st_id="50" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
for.inc84.split:17 %x_perm_3 = fptrunc i64 %call_ret5

]]></Node>
<StgValue><ssdm name="x_perm_3"/></StgValue>
</operation>

<operation id="333" st_id="50" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
for.inc84.split:19 %y_perm_2 = fptrunc i64 %call_ret6

]]></Node>
<StgValue><ssdm name="y_perm_2"/></StgValue>
</operation>

<operation id="334" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc84.split:30 %call_ret7 = call i64 @generic_modf<double>, i64 %logmap1_diff_1, i52 %mask_table

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="335" st_id="50" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
for.inc84.split:31 %x_diff_3 = fptrunc i64 %call_ret7

]]></Node>
<StgValue><ssdm name="x_diff_3"/></StgValue>
</operation>

<operation id="336" st_id="50" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
for.inc84.split:33 %y_diff_2 = fptrunc i64 %call_ret8

]]></Node>
<StgValue><ssdm name="y_diff_2"/></StgValue>
</operation>

<operation id="337" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:34 %x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="338" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:63 %x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="339" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc84.split:76 %store_ln97 = store i32 %y_diff_2, i32 %y_diff_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="340" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc84.split:78 %store_ln97 = store i32 %y_perm_2, i32 %y_perm_3

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="341" st_id="51" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
for.inc84.split:17 %x_perm_3 = fptrunc i64 %call_ret5

]]></Node>
<StgValue><ssdm name="x_perm_3"/></StgValue>
</operation>

<operation id="342" st_id="51" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
for.inc84.split:31 %x_diff_3 = fptrunc i64 %call_ret7

]]></Node>
<StgValue><ssdm name="x_diff_3"/></StgValue>
</operation>

<operation id="343" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:34 %x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="344" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:63 %x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="345" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc84.split:77 %store_ln97 = store i32 %x_diff_3, i32 %x_diff_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="346" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc84.split:79 %store_ln97 = store i32 %x_perm_3, i32 %x_perm_2

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="347" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:34 %x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="348" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:63 %x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="349" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:34 %x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="350" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc84.split:35 %dc = call i64 @generic_modf<double>, i64 %x_assign_s, i52 %mask_table

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="351" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:63 %x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="352" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc84.split:64 %dc_2 = call i64 @generic_modf<double>, i64 %x_assign, i52 %mask_table

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="353" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc84.split:35 %dc = call i64 @generic_modf<double>, i64 %x_assign_s, i52 %mask_table

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="354" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64">
<![CDATA[
for.inc84.split:36 %data = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="355" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="63" op_0_bw="64">
<![CDATA[
for.inc84.split:37 %trunc_ln508 = trunc i64 %data

]]></Node>
<StgValue><ssdm name="trunc_ln508"/></StgValue>
</operation>

<operation id="356" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="52">
<![CDATA[
for.inc84.split:64 %dc_2 = call i64 @generic_modf<double>, i64 %x_assign, i52 %mask_table

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="357" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64">
<![CDATA[
for.inc84.split:65 %data_2 = bitcast i64 %dc_2

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="358" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="63" op_0_bw="64">
<![CDATA[
for.inc84.split:66 %trunc_ln508_1 = trunc i64 %data_2

]]></Node>
<StgValue><ssdm name="trunc_ln508_1"/></StgValue>
</operation>

<operation id="359" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc84.split:67 %t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508_1

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="360" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64">
<![CDATA[
for.inc84.split:68 %bitcast_ln526 = bitcast i64 %t_3

]]></Node>
<StgValue><ssdm name="bitcast_ln526"/></StgValue>
</operation>

<operation id="361" st_id="54" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="64">
<![CDATA[
for.inc84.split:69 %outHash_data_perm_map = fptrunc i64 %bitcast_ln526

]]></Node>
<StgValue><ssdm name="outHash_data_perm_map"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="362" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc84.split:38 %t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="363" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
for.inc84.split:39 %map_diff = bitcast i64 %t

]]></Node>
<StgValue><ssdm name="map_diff"/></StgValue>
</operation>

<operation id="364" st_id="55" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:40 %dc_1 = dmul i64 %map_diff, i64 100000

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="365" st_id="55" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="64">
<![CDATA[
for.inc84.split:69 %outHash_data_perm_map = fptrunc i64 %bitcast_ln526

]]></Node>
<StgValue><ssdm name="outHash_data_perm_map"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="366" st_id="56" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:40 %dc_1 = dmul i64 %map_diff, i64 100000

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="367" st_id="57" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:40 %dc_1 = dmul i64 %map_diff, i64 100000

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="368" st_id="58" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:40 %dc_1 = dmul i64 %map_diff, i64 100000

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="369" st_id="59" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc84.split:40 %dc_1 = dmul i64 %map_diff, i64 100000

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="370" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64">
<![CDATA[
for.inc84.split:41 %data_1 = bitcast i64 %dc_1

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="371" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc84.split:42 %xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63

]]></Node>
<StgValue><ssdm name="xs_sign"/></StgValue>
</operation>

<operation id="372" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc84.split:43 %xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="xs_exp"/></StgValue>
</operation>

<operation id="373" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="52" op_0_bw="64">
<![CDATA[
for.inc84.split:44 %trunc_ln534 = trunc i64 %data_1

]]></Node>
<StgValue><ssdm name="trunc_ln534"/></StgValue>
</operation>

<operation id="374" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
for.inc84.split:45 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="375" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="169" op_0_bw="54">
<![CDATA[
for.inc84.split:46 %zext_ln15 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="376" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="11">
<![CDATA[
for.inc84.split:47 %zext_ln515 = zext i11 %xs_exp

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="377" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc84.split:48 %add_ln515 = add i12 %zext_ln515, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln515"/></StgValue>
</operation>

<operation id="378" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc84.split:49 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="379" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc84.split:50 %sub_ln18 = sub i11 1023, i11 %xs_exp

]]></Node>
<StgValue><ssdm name="sub_ln18"/></StgValue>
</operation>

<operation id="380" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="11">
<![CDATA[
for.inc84.split:51 %sext_ln18 = sext i11 %sub_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="381" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc84.split:52 %select_ln18 = select i1 %tmp_11, i12 %sext_ln18, i12 %add_ln515

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="382" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="12">
<![CDATA[
for.inc84.split:53 %sext_ln18_1 = sext i12 %select_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="383" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="169" op_0_bw="32">
<![CDATA[
for.inc84.split:54 %zext_ln18 = zext i32 %sext_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="384" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
for.inc84.split:55 %lshr_ln18 = lshr i169 %zext_ln15, i169 %zext_ln18

]]></Node>
<StgValue><ssdm name="lshr_ln18"/></StgValue>
</operation>

<operation id="385" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
for.inc84.split:56 %shl_ln18 = shl i169 %zext_ln15, i169 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18"/></StgValue>
</operation>

<operation id="386" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
for.inc84.split:57 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %lshr_ln18, i32 53

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="387" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="1">
<![CDATA[
for.inc84.split:58 %zext_ln21 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="388" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc84.split:59 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i169.i32.i32, i169 %shl_ln18, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="389" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc84.split:60 %val = select i1 %tmp_11, i8 %zext_ln21, i8 %tmp_13

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="390" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc84.split:61 %result_1 = sub i8 0, i8 %val

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="391" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc84.split:62 %l_diff = select i1 %xs_sign, i8 %result_1, i8 %val

]]></Node>
<StgValue><ssdm name="l_diff"/></StgValue>
</operation>

<operation id="392" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
for.inc84.split:71 %bitcast_ln123 = bitcast i32 %outHash_data_perm_map

]]></Node>
<StgValue><ssdm name="bitcast_ln123"/></StgValue>
</operation>

<operation id="393" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc84.split:72 %tmp_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %l_diff, i32 %bitcast_ln123

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="394" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="40">
<![CDATA[
for.inc84.split:73 %zext_ln123 = zext i40 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="395" st_id="60" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
for.inc84.split:74 %write_ln123 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i64 %zext_ln123, i8 255, i8 255, i1 0, i1 %outHash_last, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="396" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc84.split:4 %speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln69"/></StgValue>
</operation>

<operation id="397" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc84.split:5 %specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="398" st_id="61" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
for.inc84.split:74 %write_ln123 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i64 %zext_ln123, i8 255, i8 255, i1 0, i1 %outHash_last, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln123"/></StgValue>
</operation>

<operation id="399" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
for.inc84.split:80 %br_ln97 = br void %for.inc84

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
