Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May  4 22:53:32 2021
| Host         : Aaron running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_controller_timing_summary_routed.rpt -pb top_level_controller_timing_summary_routed.pb -rpx top_level_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_controller
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[32]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[33]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[34]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[35]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[36]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[37]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[38]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[39]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SPI_Ctrl/DOUT_reg[9]/Q (HIGH)

 There are 87 register/latch pins with no clock driven by root clock pin: Joystick_Input/JSTK_Interface/SerialClock/CLK_OUT_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 250 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.680        0.000                      0                  156        0.252        0.000                      0                  156        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 5.680        0.000                      0                  156        0.252        0.000                      0                  156        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 Servo3/Clk_100Hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo3/Clk_100Hz/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.704ns (18.375%)  route 3.127ns (81.625%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.665     5.427    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  Servo3/Clk_100Hz/COUNT_reg[10]/Q
                         net (fo=4, routed)           0.823     6.706    Servo3/Clk_100Hz/out[10]
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  Servo3/Clk_100Hz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           1.040     7.870    Servo3/Clk_100Hz/COUNT[0]_i_3__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.994 r  Servo3/Clk_100Hz/COUNT[0]_i_1__1/O
                         net (fo=20, routed)          1.265     9.259    Servo3/Clk_100Hz/COUNT[0]_i_1__1_n_0
    SLICE_X37Y44         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    14.975    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[16]/C
                         clock pessimism              0.428    15.403    
                         clock uncertainty           -0.035    15.368    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.939    Servo3/Clk_100Hz/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 Servo3/Clk_100Hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo3/Clk_100Hz/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.704ns (18.375%)  route 3.127ns (81.625%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.665     5.427    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  Servo3/Clk_100Hz/COUNT_reg[10]/Q
                         net (fo=4, routed)           0.823     6.706    Servo3/Clk_100Hz/out[10]
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  Servo3/Clk_100Hz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           1.040     7.870    Servo3/Clk_100Hz/COUNT[0]_i_3__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.994 r  Servo3/Clk_100Hz/COUNT[0]_i_1__1/O
                         net (fo=20, routed)          1.265     9.259    Servo3/Clk_100Hz/COUNT[0]_i_1__1_n_0
    SLICE_X37Y44         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    14.975    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[17]/C
                         clock pessimism              0.428    15.403    
                         clock uncertainty           -0.035    15.368    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.939    Servo3/Clk_100Hz/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 Servo3/Clk_100Hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo3/Clk_100Hz/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.704ns (18.375%)  route 3.127ns (81.625%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.665     5.427    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  Servo3/Clk_100Hz/COUNT_reg[10]/Q
                         net (fo=4, routed)           0.823     6.706    Servo3/Clk_100Hz/out[10]
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  Servo3/Clk_100Hz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           1.040     7.870    Servo3/Clk_100Hz/COUNT[0]_i_3__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.994 r  Servo3/Clk_100Hz/COUNT[0]_i_1__1/O
                         net (fo=20, routed)          1.265     9.259    Servo3/Clk_100Hz/COUNT[0]_i_1__1_n_0
    SLICE_X37Y44         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    14.975    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[18]/C
                         clock pessimism              0.428    15.403    
                         clock uncertainty           -0.035    15.368    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.939    Servo3/Clk_100Hz/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 Servo3/Clk_100Hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo3/Clk_100Hz/COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.704ns (18.375%)  route 3.127ns (81.625%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.665     5.427    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  Servo3/Clk_100Hz/COUNT_reg[10]/Q
                         net (fo=4, routed)           0.823     6.706    Servo3/Clk_100Hz/out[10]
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  Servo3/Clk_100Hz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           1.040     7.870    Servo3/Clk_100Hz/COUNT[0]_i_3__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.994 r  Servo3/Clk_100Hz/COUNT[0]_i_1__1/O
                         net (fo=20, routed)          1.265     9.259    Servo3/Clk_100Hz/COUNT[0]_i_1__1_n_0
    SLICE_X37Y44         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    14.975    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[19]/C
                         clock pessimism              0.428    15.403    
                         clock uncertainty           -0.035    15.368    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.939    Servo3/Clk_100Hz/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 Joystick_Input/genSndRec/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Joystick_Input/genSndRec/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.899ns (45.281%)  route 2.295ns (54.719%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.663     5.425    Joystick_Input/genSndRec/CLK_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  Joystick_Input/genSndRec/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  Joystick_Input/genSndRec/COUNT_reg[0]/Q
                         net (fo=26, routed)          1.323     7.204    Joystick_Input/genSndRec/COUNT_reg_n_0_[0]
    SLICE_X44Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.784 r  Joystick_Input/genSndRec/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.784    Joystick_Input/genSndRec/COUNT0_carry_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.898 r  Joystick_Input/genSndRec/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.898    Joystick_Input/genSndRec/COUNT0_carry__0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.012 r  Joystick_Input/genSndRec/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.012    Joystick_Input/genSndRec/COUNT0_carry__1_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.126 r  Joystick_Input/genSndRec/COUNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.126    Joystick_Input/genSndRec/COUNT0_carry__2_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.348 r  Joystick_Input/genSndRec/COUNT0_carry__3/O[0]
                         net (fo=1, routed)           0.972     9.320    Joystick_Input/genSndRec/COUNT0_carry__3_n_7
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.299     9.619 r  Joystick_Input/genSndRec/COUNT[17]_i_1/O
                         net (fo=1, routed)           0.000     9.619    Joystick_Input/genSndRec/COUNT[17]
    SLICE_X45Y40         FDRE                                         r  Joystick_Input/genSndRec/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.489    14.972    Joystick_Input/genSndRec/CLK_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  Joystick_Input/genSndRec/COUNT_reg[17]/C
                         clock pessimism              0.453    15.425    
                         clock uncertainty           -0.035    15.390    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)        0.029    15.419    Joystick_Input/genSndRec/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 Servo3/Clk_100Hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo3/Clk_100Hz/COUNT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.704ns (19.064%)  route 2.989ns (80.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.665     5.427    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  Servo3/Clk_100Hz/COUNT_reg[10]/Q
                         net (fo=4, routed)           0.823     6.706    Servo3/Clk_100Hz/out[10]
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  Servo3/Clk_100Hz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           1.040     7.870    Servo3/Clk_100Hz/COUNT[0]_i_3__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.994 r  Servo3/Clk_100Hz/COUNT[0]_i_1__1/O
                         net (fo=20, routed)          1.126     9.120    Servo3/Clk_100Hz/COUNT[0]_i_1__1_n_0
    SLICE_X37Y43         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    14.975    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[12]/C
                         clock pessimism              0.428    15.403    
                         clock uncertainty           -0.035    15.368    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.939    Servo3/Clk_100Hz/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 Servo3/Clk_100Hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo3/Clk_100Hz/COUNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.704ns (19.064%)  route 2.989ns (80.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.665     5.427    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  Servo3/Clk_100Hz/COUNT_reg[10]/Q
                         net (fo=4, routed)           0.823     6.706    Servo3/Clk_100Hz/out[10]
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  Servo3/Clk_100Hz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           1.040     7.870    Servo3/Clk_100Hz/COUNT[0]_i_3__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.994 r  Servo3/Clk_100Hz/COUNT[0]_i_1__1/O
                         net (fo=20, routed)          1.126     9.120    Servo3/Clk_100Hz/COUNT[0]_i_1__1_n_0
    SLICE_X37Y43         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    14.975    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[13]/C
                         clock pessimism              0.428    15.403    
                         clock uncertainty           -0.035    15.368    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.939    Servo3/Clk_100Hz/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 Servo3/Clk_100Hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo3/Clk_100Hz/COUNT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.704ns (19.064%)  route 2.989ns (80.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.665     5.427    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  Servo3/Clk_100Hz/COUNT_reg[10]/Q
                         net (fo=4, routed)           0.823     6.706    Servo3/Clk_100Hz/out[10]
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  Servo3/Clk_100Hz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           1.040     7.870    Servo3/Clk_100Hz/COUNT[0]_i_3__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.994 r  Servo3/Clk_100Hz/COUNT[0]_i_1__1/O
                         net (fo=20, routed)          1.126     9.120    Servo3/Clk_100Hz/COUNT[0]_i_1__1_n_0
    SLICE_X37Y43         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    14.975    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[14]/C
                         clock pessimism              0.428    15.403    
                         clock uncertainty           -0.035    15.368    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.939    Servo3/Clk_100Hz/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 Servo3/Clk_100Hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo3/Clk_100Hz/COUNT_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.704ns (19.064%)  route 2.989ns (80.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.665     5.427    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.883 f  Servo3/Clk_100Hz/COUNT_reg[10]/Q
                         net (fo=4, routed)           0.823     6.706    Servo3/Clk_100Hz/out[10]
    SLICE_X38Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  Servo3/Clk_100Hz/COUNT[0]_i_3__1/O
                         net (fo=1, routed)           1.040     7.870    Servo3/Clk_100Hz/COUNT[0]_i_3__1_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.994 r  Servo3/Clk_100Hz/COUNT[0]_i_1__1/O
                         net (fo=20, routed)          1.126     9.120    Servo3/Clk_100Hz/COUNT[0]_i_1__1_n_0
    SLICE_X37Y43         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492    14.975    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[15]/C
                         clock pessimism              0.428    15.403    
                         clock uncertainty           -0.035    15.368    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.939    Servo3/Clk_100Hz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 Joystick_Input/genSndRec/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Joystick_Input/genSndRec/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 2.041ns (48.873%)  route 2.135ns (51.127%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.663     5.425    Joystick_Input/genSndRec/CLK_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  Joystick_Input/genSndRec/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  Joystick_Input/genSndRec/COUNT_reg[0]/Q
                         net (fo=26, routed)          1.323     7.204    Joystick_Input/genSndRec/COUNT_reg_n_0_[0]
    SLICE_X44Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.784 r  Joystick_Input/genSndRec/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.784    Joystick_Input/genSndRec/COUNT0_carry_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.898 r  Joystick_Input/genSndRec/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.898    Joystick_Input/genSndRec/COUNT0_carry__0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.012 r  Joystick_Input/genSndRec/COUNT0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.012    Joystick_Input/genSndRec/COUNT0_carry__1_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.126 r  Joystick_Input/genSndRec/COUNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.126    Joystick_Input/genSndRec/COUNT0_carry__2_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.240 r  Joystick_Input/genSndRec/COUNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.240    Joystick_Input/genSndRec/COUNT0_carry__3_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.462 r  Joystick_Input/genSndRec/COUNT0_carry__4/O[0]
                         net (fo=1, routed)           0.812     9.275    Joystick_Input/genSndRec/COUNT0_carry__4_n_7
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.327     9.602 r  Joystick_Input/genSndRec/COUNT[21]_i_1/O
                         net (fo=1, routed)           0.000     9.602    Joystick_Input/genSndRec/COUNT[21]
    SLICE_X45Y38         FDRE                                         r  Joystick_Input/genSndRec/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.488    14.971    Joystick_Input/genSndRec/CLK_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  Joystick_Input/genSndRec/COUNT_reg[21]/C
                         clock pessimism              0.428    15.399    
                         clock uncertainty           -0.035    15.364    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.075    15.439    Joystick_Input/genSndRec/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         15.439    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  5.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.229ns (64.078%)  route 0.128ns (35.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.559     1.506    Joystick_Input/JSTK_Interface/SerialClock/CLK_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.128     1.634 f  Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[9]/Q
                         net (fo=4, routed)           0.128     1.762    Joystick_Input/JSTK_Interface/SerialClock/COUNT[9]
    SLICE_X48Y46         LUT5 (Prop_lut5_I1_O)        0.101     1.863 r  Joystick_Input/JSTK_Interface/SerialClock/COUNT[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.863    Joystick_Input/JSTK_Interface/SerialClock/COUNT_0[0]
    SLICE_X48Y46         FDRE                                         r  Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.827     2.021    Joystick_Input/JSTK_Interface/SerialClock/CLK_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[0]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.105     1.611    Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Servo1/Clk_100Hz/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo1/Clk_100Hz/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.560     1.507    Servo1/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Servo1/Clk_100Hz/COUNT_reg[19]/Q
                         net (fo=4, routed)           0.118     1.766    Servo1/Clk_100Hz/out[19]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  Servo1/Clk_100Hz/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    Servo1/Clk_100Hz/COUNT_reg[16]_i_1_n_4
    SLICE_X33Y39         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.826     2.020    Servo1/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[19]/C
                         clock pessimism             -0.513     1.507    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.105     1.612    Servo1/Clk_100Hz/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.594%)  route 0.129ns (36.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.559     1.506    Joystick_Input/JSTK_Interface/SerialClock/CLK_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.128     1.634 f  Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[9]/Q
                         net (fo=4, routed)           0.129     1.763    Joystick_Input/JSTK_Interface/SerialClock/COUNT[9]
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.098     1.861 r  Joystick_Input/JSTK_Interface/SerialClock/COUNT[7]_i_1/O
                         net (fo=1, routed)           0.000     1.861    Joystick_Input/JSTK_Interface/SerialClock/COUNT_0[7]
    SLICE_X48Y46         FDRE                                         r  Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.827     2.021    Joystick_Input/JSTK_Interface/SerialClock/CLK_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[7]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.092     1.598    Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Servo3/Clk_100Hz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo3/Clk_100Hz/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.560     1.507    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Servo3/Clk_100Hz/COUNT_reg[15]/Q
                         net (fo=4, routed)           0.120     1.768    Servo3/Clk_100Hz/out[15]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  Servo3/Clk_100Hz/COUNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.876    Servo3/Clk_100Hz/COUNT_reg[12]_i_1__1_n_4
    SLICE_X37Y43         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.827     2.021    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[15]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.612    Servo3/Clk_100Hz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Servo1/Clk_100Hz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo1/Clk_100Hz/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.505    Servo1/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  Servo1/Clk_100Hz/COUNT_reg[3]/Q
                         net (fo=4, routed)           0.120     1.766    Servo1/Clk_100Hz/out[3]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  Servo1/Clk_100Hz/COUNT_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.874    Servo1/Clk_100Hz/COUNT_reg[0]_i_2_n_4
    SLICE_X33Y35         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.823     2.017    Servo1/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[3]/C
                         clock pessimism             -0.512     1.505    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.105     1.610    Servo1/Clk_100Hz/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Servo2/Clk_100Hz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo2/Clk_100Hz/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.555     1.502    Servo2/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  Servo2/Clk_100Hz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Servo2/Clk_100Hz/COUNT_reg[15]/Q
                         net (fo=4, routed)           0.120     1.763    Servo2/Clk_100Hz/out[15]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  Servo2/Clk_100Hz/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.871    Servo2/Clk_100Hz/COUNT_reg[12]_i_1__0_n_4
    SLICE_X37Y33         FDRE                                         r  Servo2/Clk_100Hz/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.820     2.014    Servo2/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  Servo2/Clk_100Hz/COUNT_reg[15]/C
                         clock pessimism             -0.512     1.502    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105     1.607    Servo2/Clk_100Hz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Servo1/Clk_100Hz/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo1/Clk_100Hz/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.560     1.507    Servo1/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Servo1/Clk_100Hz/COUNT_reg[12]/Q
                         net (fo=4, routed)           0.117     1.765    Servo1/Clk_100Hz/out[12]
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  Servo1/Clk_100Hz/COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    Servo1/Clk_100Hz/COUNT_reg[12]_i_1_n_7
    SLICE_X33Y38         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.826     2.020    Servo1/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[12]/C
                         clock pessimism             -0.513     1.507    
    SLICE_X33Y38         FDRE (Hold_fdre_C_D)         0.105     1.612    Servo1/Clk_100Hz/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Servo1/Clk_100Hz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo1/Clk_100Hz/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.558     1.505    Servo1/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  Servo1/Clk_100Hz/COUNT_reg[2]/Q
                         net (fo=4, routed)           0.122     1.767    Servo1/Clk_100Hz/out[2]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  Servo1/Clk_100Hz/COUNT_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.878    Servo1/Clk_100Hz/COUNT_reg[0]_i_2_n_5
    SLICE_X33Y35         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.823     2.017    Servo1/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[2]/C
                         clock pessimism             -0.512     1.505    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.105     1.610    Servo1/Clk_100Hz/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Servo3/Clk_100Hz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo3/Clk_100Hz/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.560     1.507    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Servo3/Clk_100Hz/COUNT_reg[18]/Q
                         net (fo=4, routed)           0.122     1.769    Servo3/Clk_100Hz/out[18]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  Servo3/Clk_100Hz/COUNT_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.880    Servo3/Clk_100Hz/COUNT_reg[16]_i_1__1_n_5
    SLICE_X37Y44         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.827     2.021    Servo3/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  Servo3/Clk_100Hz/COUNT_reg[18]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.612    Servo3/Clk_100Hz/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 Servo1/Clk_100Hz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo1/Clk_100Hz/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.249ns (66.208%)  route 0.127ns (33.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.559     1.506    Servo1/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Servo1/Clk_100Hz/COUNT_reg[11]/Q
                         net (fo=4, routed)           0.127     1.774    Servo1/Clk_100Hz/out[11]
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  Servo1/Clk_100Hz/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    Servo1/Clk_100Hz/COUNT_reg[8]_i_1_n_4
    SLICE_X33Y37         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.824     2.018    Servo1/Clk_100Hz/CLK_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  Servo1/Clk_100Hz/COUNT_reg[11]/C
                         clock pessimism             -0.512     1.506    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105     1.611    Servo1/Clk_100Hz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   Servo3/Clk_100Hz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   Servo3/Clk_100Hz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   Servo3/Clk_100Hz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   Servo3/Clk_100Hz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   Servo3/Clk_100Hz/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   Servo3/Clk_100Hz/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y43   Servo3/Clk_100Hz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   Servo3/Clk_100Hz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   Servo3/Clk_100Hz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   Servo3/Clk_100Hz/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   Servo3/Clk_100Hz/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   Servo3/Clk_100Hz/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y40   Servo3/Clk_100Hz/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   Joystick_Input/JSTK_Interface/SerialClock/CLK_OUT_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y31   Servo2/Clk_100Hz/COUNT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y31   Servo2/Clk_100Hz/COUNT_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y31   Servo2/Clk_100Hz/COUNT_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y31   Servo2/Clk_100Hz/COUNT_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y47   Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y47   Joystick_Input/JSTK_Interface/SerialClock/COUNT_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y35   Joystick_Input/genSndRec/CLKOUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   Joystick_Input/genSndRec/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y37   Joystick_Input/genSndRec/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y35   Joystick_Input/genSndRec/COUNT_reg[1]/C



