True Dual-Port RAM
true_dual_port_ram
-> clock
-> port_0_access_enable   port_1_access_enable <-
-> port_0_write                   port_1_write <-
=> port_0_address               port_1_address <=
=> port_0_write_data         port_1_write_data <=
<= port_0_read_data           port_1_read_data =>