// Seed: 1332010598
module module_0 #(
    parameter id_1 = 32'd78
);
  logic _id_1;
  tri [id_1 : (  -1  )] id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  assign id_12 = 1 >= id_4;
  wire [-1 'b0 : -1 'd0] id_15;
  genvar id_16;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    output tri  id_2
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign id_2 = -1 == -1;
endmodule
