Fitter report for CANDY_AVB
Thu Nov 22 22:51:53 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Nov 22 22:51:52 2018       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; CANDY_AVB                                   ;
; Top-level Entity Name              ; CANDY_AVB                                   ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M16SAU169C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 13,117 / 15,840 ( 83 % )                    ;
;     Total combinational functions  ; 9,992 / 15,840 ( 63 % )                     ;
;     Dedicated logic registers      ; 9,424 / 15,840 ( 59 % )                     ;
; Total registers                    ; 9492                                        ;
; Total pins                         ; 76 / 130 ( 58 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 321,168 / 562,176 ( 57 % )                  ;
; Embedded Multiplier 9-bit elements ; 6 / 90 ( 7 % )                              ;
; Total PLLs                         ; 1 / 1 ( 100 % )                             ;
; UFM blocks                         ; 1 / 1 ( 100 % )                             ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M16SAU169C8G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.8%      ;
;     Processor 3            ;  11.4%      ;
;     Processor 4            ;  11.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                                ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS~output                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS~output                                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[1]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[6]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                                  ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                                 ; OE               ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[0]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[1]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[2]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[3]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[4]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[5]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[6]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[7]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[8]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[9]                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                                                   ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[10]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[11]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[12]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[13]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[14]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|za_data[15]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                                                  ; O                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_bht_module:candy_avb_test_qsys_nios2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_bht_module:candy_avb_test_qsys_nios2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[1]                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_55h1:auto_generated|q_b[1]                                                                          ; PORTBDATAOUT     ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                     ;
+-----------------------------+--------------------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                             ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+--------------------------------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; candy_avb_test_qsys_new_sdram_controller_0 ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+--------------------------------------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 20480 ) ; 0.00 % ( 0 / 20480 )       ; 0.00 % ( 0 / 20480 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 20480 ) ; 0.00 % ( 0 / 20480 )       ; 0.00 % ( 0 / 20480 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 20227 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 237 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/output_files/CANDY_AVB.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 13,117 / 15,840 ( 83 % )   ;
;     -- Combinational with no register       ; 3693                       ;
;     -- Register only                        ; 3125                       ;
;     -- Combinational with a register        ; 6299                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 4842                       ;
;     -- 3 input functions                    ; 2944                       ;
;     -- <=2 input functions                  ; 2206                       ;
;     -- Register only                        ; 3125                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 8771                       ;
;     -- arithmetic mode                      ; 1221                       ;
;                                             ;                            ;
; Total registers*                            ; 9,492 / 16,445 ( 58 % )    ;
;     -- Dedicated logic registers            ; 9,424 / 15,840 ( 59 % )    ;
;     -- I/O registers                        ; 68 / 605 ( 11 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 960 / 990 ( 97 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 76 / 130 ( 58 % )          ;
;     -- Clock pins                           ; 5 / 7 ( 71 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 52 / 61 ( 85 % )           ;
; UFM blocks                                  ; 1 / 1 ( 100 % )            ;
; ADC blocks                                  ; 0 / 1 ( 0 % )              ;
; Total block memory bits                     ; 321,168 / 562,176 ( 57 % ) ;
; Total block memory implementation bits      ; 479,232 / 562,176 ( 85 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 90 ( 7 % )             ;
; PLLs                                        ; 1 / 1 ( 100 % )            ;
; Global signals                              ; 18                         ;
;     -- Global clocks                        ; 18 / 20 ( 90 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 26.0% / 25.8% / 26.4%      ;
; Peak interconnect usage (total/H/V)         ; 46.2% / 42.5% / 51.5%      ;
; Maximum fan-out                             ; 5196                       ;
; Highest non-global fan-out                  ; 863                        ;
; Total fan-out                               ; 71820                      ;
; Average fan-out                             ; 3.27                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+------------------------+----------------------+--------------------------------+
; Statistic                                    ; Top                    ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+----------------------------------------------+------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                    ; Low                  ; Low                            ;
;                                              ;                        ;                      ;                                ;
; Total logic elements                         ; 12950 / 15840 ( 82 % ) ; 167 / 15840 ( 1 % )  ; 0 / 15840 ( 0 % )              ;
;     -- Combinational with no register        ; 3611                   ; 82                   ; 0                              ;
;     -- Register only                         ; 3110                   ; 15                   ; 0                              ;
;     -- Combinational with a register         ; 6229                   ; 70                   ; 0                              ;
;                                              ;                        ;                      ;                                ;
; Logic element usage by number of LUT inputs  ;                        ;                      ;                                ;
;     -- 4 input functions                     ; 4771                   ; 71                   ; 0                              ;
;     -- 3 input functions                     ; 2909                   ; 35                   ; 0                              ;
;     -- <=2 input functions                   ; 2160                   ; 46                   ; 0                              ;
;     -- Register only                         ; 3110                   ; 15                   ; 0                              ;
;                                              ;                        ;                      ;                                ;
; Logic elements by mode                       ;                        ;                      ;                                ;
;     -- normal mode                           ; 8627                   ; 144                  ; 0                              ;
;     -- arithmetic mode                       ; 1213                   ; 8                    ; 0                              ;
;                                              ;                        ;                      ;                                ;
; Total registers                              ; 9407                   ; 85                   ; 0                              ;
;     -- Dedicated logic registers             ; 9339 / 15840 ( 59 % )  ; 85 / 15840 ( < 1 % ) ; 0 / 15840 ( 0 % )              ;
;     -- I/O registers                         ; 136                    ; 0                    ; 0                              ;
;                                              ;                        ;                      ;                                ;
; Total LABs:  partially or completely used    ; 946 / 990 ( 96 % )     ; 14 / 990 ( 1 % )     ; 0 / 990 ( 0 % )                ;
;                                              ;                        ;                      ;                                ;
; Virtual pins                                 ; 0                      ; 0                    ; 0                              ;
; I/O pins                                     ; 76                     ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 6 / 90 ( 7 % )         ; 0 / 90 ( 0 % )       ; 0 / 90 ( 0 % )                 ;
; Total memory bits                            ; 321168                 ; 0                    ; 0                              ;
; Total RAM block bits                         ; 479232                 ; 0                    ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M9K                                          ; 52 / 61 ( 85 % )       ; 0 / 61 ( 0 % )       ; 0 / 61 ( 0 % )                 ;
; Clock control block                          ; 13 / 24 ( 54 % )       ; 0 / 24 ( 0 % )       ; 5 / 24 ( 20 % )                ;
; User Flash Memory                            ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; Double data rate I/O input circuitry         ; 16 / 80 ( 20 % )       ; 0 / 80 ( 0 % )       ; 0 / 80 ( 0 % )                 ;
; Double Data Rate I/O output circuitry        ; 36 / 320 ( 11 % )      ; 0 / 320 ( 0 % )      ; 0 / 320 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 320 ( 5 % )       ; 0 / 320 ( 0 % )      ; 0 / 320 ( 0 % )                ;
; Analog-to-Digital Converter                  ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
;                                              ;                        ;                      ;                                ;
; Connections                                  ;                        ;                      ;                                ;
;     -- Input Connections                     ; 8458                   ; 125                  ; 2                              ;
;     -- Registered Input Connections          ; 8277                   ; 94                   ; 0                              ;
;     -- Output Connections                    ; 251                    ; 159                  ; 8175                           ;
;     -- Registered Output Connections         ; 6                      ; 159                  ; 0                              ;
;                                              ;                        ;                      ;                                ;
; Internal Connections                         ;                        ;                      ;                                ;
;     -- Total Connections                     ; 71658                  ; 930                  ; 8188                           ;
;     -- Registered Connections                ; 35407                  ; 642                  ; 0                              ;
;                                              ;                        ;                      ;                                ;
; External Connections                         ;                        ;                      ;                                ;
;     -- Top                                   ; 250                    ; 282                  ; 8177                           ;
;     -- sld_hub:auto_hub                      ; 282                    ; 2                    ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 8177                   ; 0                    ; 0                              ;
;                                              ;                        ;                      ;                                ;
; Partition Interface                          ;                        ;                      ;                                ;
;     -- Input Ports                           ; 51                     ; 62                   ; 2                              ;
;     -- Output Ports                          ; 40                     ; 79                   ; 6                              ;
;     -- Bidir Ports                           ; 28                     ; 0                    ; 0                              ;
;                                              ;                        ;                      ;                                ;
; Registered Ports                             ;                        ;                      ;                                ;
;     -- Registered Input Ports                ; 0                      ; 3                    ; 0                              ;
;     -- Registered Output Ports               ; 0                      ; 40                   ; 0                              ;
;                                              ;                        ;                      ;                                ;
; Port Connectivity                            ;                        ;                      ;                                ;
;     -- Input Ports driven by GND             ; 0                      ; 2                    ; 0                              ;
;     -- Output Ports driven by GND            ; 0                      ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                      ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                      ; 0                    ; 0                              ;
;     -- Input Ports with no Source            ; 0                      ; 47                   ; 0                              ;
;     -- Output Ports with no Source           ; 0                      ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                      ; 52                   ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                      ; 59                   ; 0                              ;
+----------------------------------------------+------------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK            ; G5    ; 2        ; 0            ; 9            ; 14           ; 42                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; ETH_MII_COL    ; L10   ; 3        ; 24           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ETH_MII_CRS    ; M11   ; 3        ; 21           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ETH_MII_RXD[0] ; N11   ; 3        ; 16           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ETH_MII_RXD[1] ; M10   ; 3        ; 24           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ETH_MII_RXD[2] ; N10   ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ETH_MII_RXD[3] ; M9    ; 3        ; 14           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ETH_MII_RX_DV  ; M1    ; 2        ; 0            ; 8            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ETH_MII_RX_ER  ; N12   ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ETH_RX_CLK     ; M12   ; 3        ; 19           ; 0            ; 14           ; 565                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; ETH_TX_CLK     ; N9    ; 3        ; 19           ; 0            ; 28           ; 641                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; RST            ; A8    ; 8        ; 19           ; 17           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; UART_CTS       ; A10   ; 8        ; 16           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
; UART_RX        ; A11   ; 8        ; 16           ; 17           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; 0         ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; CODEC_CLKOUT   ; K5    ; 3        ; 6            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]   ; F9    ; 6        ; 50           ; 21           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]  ; B11   ; 6        ; 50           ; 22           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]  ; K10   ; 5        ; 50           ; 2            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]   ; D9    ; 6        ; 50           ; 25           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]   ; E10   ; 6        ; 50           ; 25           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]   ; F10   ; 6        ; 50           ; 21           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]   ; G10   ; 6        ; 50           ; 14           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]   ; H9    ; 5        ; 50           ; 11           ; 22           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]   ; G9    ; 6        ; 50           ; 14           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]   ; H10   ; 5        ; 50           ; 10           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]   ; H8    ; 5        ; 50           ; 11           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]   ; J10   ; 5        ; 50           ; 2            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]     ; F8    ; 6        ; 50           ; 22           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]     ; E9    ; 6        ; 50           ; 22           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS       ; B13   ; 6        ; 50           ; 24           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE       ; L13   ; 5        ; 50           ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK       ; K11   ; 5        ; 50           ; 2            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS        ; A12   ; 6        ; 50           ; 24           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_LDQM      ; C13   ; 6        ; 50           ; 21           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS       ; B12   ; 6        ; 50           ; 22           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_UDQM      ; J9    ; 5        ; 50           ; 10           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE        ; C11   ; 6        ; 50           ; 24           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ETH_CLKOUT     ; M13   ; 3        ; 19           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ETH_MDC        ; J8    ; 3        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ETH_MII_TXD[0] ; N8    ; 3        ; 8            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ETH_MII_TXD[1] ; M7    ; 3        ; 8            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ETH_MII_TXD[2] ; N7    ; 3        ; 8            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ETH_MII_TXD[3] ; K6    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ETH_MII_TX_EN  ; M8    ; 3        ; 14           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]         ; A6    ; 8        ; 14           ; 17           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]         ; A7    ; 8        ; 14           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART_RTS       ; A9    ; 8        ; 19           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART_TX        ; B10   ; 8        ; 19           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; CODEC_SCL    ; J6    ; 3        ; 14           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                          ;
; CODEC_SDA    ; J5    ; 3        ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                          ;
; DRAM_DQ[0]   ; D12   ; 6        ; 50           ; 26           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe                                                ;
; DRAM_DQ[10]  ; G12   ; 5        ; 50           ; 11           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                  ;
; DRAM_DQ[11]  ; H13   ; 5        ; 50           ; 10           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                  ;
; DRAM_DQ[12]  ; K12   ; 5        ; 50           ; 8            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                  ;
; DRAM_DQ[13]  ; J12   ; 5        ; 50           ; 8            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                  ;
; DRAM_DQ[14]  ; K13   ; 5        ; 50           ; 8            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                  ;
; DRAM_DQ[15]  ; J13   ; 5        ; 50           ; 10           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                  ;
; DRAM_DQ[1]   ; D11   ; 6        ; 50           ; 26           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                   ;
; DRAM_DQ[2]   ; E13   ; 6        ; 50           ; 15           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                   ;
; DRAM_DQ[3]   ; D13   ; 6        ; 50           ; 21           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                   ;
; DRAM_DQ[4]   ; E12   ; 6        ; 50           ; 16           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                   ;
; DRAM_DQ[5]   ; F13   ; 6        ; 50           ; 15           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                   ;
; DRAM_DQ[6]   ; F12   ; 6        ; 50           ; 16           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                   ;
; DRAM_DQ[7]   ; C12   ; 6        ; 50           ; 24           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                   ;
; DRAM_DQ[8]   ; L12   ; 5        ; 50           ; 2            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                   ;
; DRAM_DQ[9]   ; G13   ; 5        ; 50           ; 11           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                   ;
; ETH_INTRRUPT ; K7    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                          ;
; ETH_MDIO     ; K8    ; 3        ; 24           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_oen (inverted) ;
; LS_A1        ; B2    ; 8        ; 8            ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                          ;
; LS_A2        ; A2    ; 8        ; 8            ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                          ;
; LS_A3        ; B3    ; 8        ; 10           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                          ;
; LS_A4        ; A4    ; 8        ; 12           ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                          ;
; LS_A5        ; A3    ; 8        ; 12           ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                          ;
; LS_A6        ; A5    ; 8        ; 8            ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                          ;
; LS_A7        ; B5    ; 8        ; 12           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                          ;
; LS_A8        ; B6    ; 8        ; 12           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                          ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; E5       ; JTAGEN                                             ; Reserved as secondary function ; ~ALTERA_JTAGEN~     ; Dual Purpose Pin ;
; G1       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Use as regular IO              ; altera_reserved_tms ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Use as regular IO              ; altera_reserved_tck ; Dual Purpose Pin ;
; F5       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Use as regular IO              ; altera_reserved_tdi ; Dual Purpose Pin ;
; F6       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Use as regular IO              ; altera_reserved_tdo ; Dual Purpose Pin ;
; D7       ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; E7       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; C4       ; DIFFIO_RX_T36p, DIFFOUT_T36p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; C5       ; DIFFIO_RX_T36n, DIFFOUT_T36n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 0 / 8 ( 0 % )     ; 2.5V          ; --           ;
; 1B       ; 5 / 10 ( 50 % )   ; 2.5V          ; --           ;
; 2        ; 2 / 16 ( 13 % )   ; 3.3V          ; --           ;
; 3        ; 21 / 30 ( 70 % )  ; 3.3V          ; --           ;
; 5        ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 22 / 22 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 19 / 28 ( 68 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                              ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; A2       ; 316        ; 8        ; LS_A2                                ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 307        ; 8        ; LS_A5                                ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 305        ; 8        ; LS_A4                                ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 313        ; 8        ; LS_A6                                ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 303        ; 8        ; LED[0]                               ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 301        ; 8        ; LED[1]                               ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 289        ; 8        ; RST                                  ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 291        ; 8        ; UART_RTS                             ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 293        ; 8        ; UART_CTS                             ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 295        ; 8        ; UART_RX                              ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 227        ; 6        ; DRAM_CS                              ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; A13      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B1       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 318        ; 8        ; LS_A1                                ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B3       ; 309        ; 8        ; LS_A3                                ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 311        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B5       ; 306        ; 8        ; LS_A7                                ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 304        ; 8        ; LS_A8                                ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 299        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; B8       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B9       ; 294        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; B10      ; 292        ; 8        ; UART_TX                              ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 223        ; 6        ; DRAM_ADDR[10]                        ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; B12      ; 221        ; 6        ; DRAM_RAS                             ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; B13      ; 225        ; 6        ; DRAM_CAS                             ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; C4       ; 312        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; C5       ; 314        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; C6       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C8       ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; C9       ; 290        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; C10      ; 288        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; C11      ; 226        ; 6        ; DRAM_WE                              ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C12      ; 224        ; 6        ; DRAM_DQ[7]                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; C13      ; 219        ; 6        ; DRAM_LDQM                            ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; D2       ;            ;          ; ANAIN1                               ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; ADC_VREF                             ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA3                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; D6       ; 310        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; D7       ; 300        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; D8       ; 296        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; D9       ; 230        ; 6        ; DRAM_ADDR[1]                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D10      ;            ; --       ; VCCA2                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D11      ; 234        ; 6        ; DRAM_DQ[1]                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D12      ; 232        ; 6        ; DRAM_DQ[0]                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D13      ; 217        ; 6        ; DRAM_DQ[3]                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; REFGND                               ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; E3       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 18         ; 1B       ; ~ALTERA_JTAGEN~ / RESERVED_INPUT     ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 308        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; E7       ; 302        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 298        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; E9       ; 222        ; 6        ; DRAM_BA[1]                           ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E10      ; 228        ; 6        ; DRAM_ADDR[2]                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E11      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; E12      ; 202        ; 6        ; DRAM_DQ[4]                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E13      ; 198        ; 6        ; DRAM_DQ[2]                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F2       ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; F4       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 24         ; 1B       ; altera_reserved_tdi                  ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 26         ; 1B       ; altera_reserved_tdo                  ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F7       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; F8       ; 220        ; 6        ; DRAM_BA[0]                           ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F9       ; 216        ; 6        ; DRAM_ADDR[0]                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F10      ; 218        ; 6        ; DRAM_ADDR[3]                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F11      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; F12      ; 200        ; 6        ; DRAM_DQ[6]                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F13      ; 196        ; 6        ; DRAM_DQ[5]                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 20         ; 1B       ; altera_reserved_tms                  ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 22         ; 1B       ; altera_reserved_tck                  ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; G4       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 40         ; 2        ; CLK                                  ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; G8       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G9       ; 192        ; 6        ; DRAM_ADDR[6]                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G10      ; 194        ; 6        ; DRAM_ADDR[4]                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G11      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; G12      ; 187        ; 5        ; DRAM_DQ[10]                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G13      ; 185        ; 5        ; DRAM_DQ[9]                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; H2       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; H7       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; H8       ; 186        ; 5        ; DRAM_ADDR[8]                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H9       ; 184        ; 5        ; DRAM_ADDR[5]                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H10      ; 182        ; 5        ; DRAM_ADDR[7]                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H11      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; H13      ; 183        ; 5        ; DRAM_DQ[11]                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; J3       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; J5       ; 74         ; 3        ; CODEC_SDA                            ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; J6       ; 92         ; 3        ; CODEC_SCL                            ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; J7       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; J8       ; 108        ; 3        ; ETH_MDC                              ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; J9       ; 180        ; 5        ; DRAM_UDQM                            ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J10      ; 158        ; 5        ; DRAM_ADDR[9]                         ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J11      ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; J12      ; 178        ; 5        ; DRAM_DQ[13]                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 181        ; 5        ; DRAM_DQ[15]                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA1                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K5       ; 72         ; 3        ; CODEC_CLKOUT                         ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; K6       ; 94         ; 3        ; ETH_MII_TXD[3]                       ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; K7       ; 98         ; 3        ; ETH_INTRRUPT                         ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; K8       ; 110        ; 3        ; ETH_MDIO                             ; bidir  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA4                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K10      ; 156        ; 5        ; DRAM_ADDR[11]                        ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K11      ; 157        ; 5        ; DRAM_CLK                             ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 176        ; 5        ; DRAM_DQ[12]                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ; 179        ; 5        ; DRAM_DQ[14]                          ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; L2       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L5       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L6       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L7       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L8       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; L10      ; 114        ; 3        ; ETH_MII_COL                          ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; L12      ; 159        ; 5        ; DRAM_DQ[8]                           ; bidir  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 177        ; 5        ; DRAM_CKE                             ; output ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 45         ; 2        ; ETH_MII_RX_DV                        ; input  ; 3.3-V LVTTL           ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; M6       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; M7       ; 78         ; 3        ; ETH_MII_TXD[1]                       ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 93         ; 3        ; ETH_MII_TX_EN                        ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 95         ; 3        ; ETH_MII_RXD[3]                       ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 112        ; 3        ; ETH_MII_RXD[1]                       ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 104        ; 3        ; ETH_MII_CRS                          ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 102        ; 3        ; ETH_RX_CLK                           ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; M13      ; 100        ; 3        ; ETH_CLKOUT                           ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; N1       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N5       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N6       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; N7       ; 77         ; 3        ; ETH_MII_TXD[2]                       ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N8       ; 79         ; 3        ; ETH_MII_TXD[0]                       ; output ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 103        ; 3        ; ETH_TX_CLK                           ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N10      ; 101        ; 3        ; ETH_MII_RXD[2]                       ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N11      ; 97         ; 3        ; ETH_MII_RXD[0]                       ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 99         ; 3        ; ETH_MII_RX_ER                        ; input  ; 3.3-V LVTTL           ;           ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                    ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                          ; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|pll7 ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u0|altpll_0|sd1|pll7                                                                                           ;
; PLL mode                      ; Normal                                                                                                         ;
; Compensate clock              ; clock0                                                                                                         ;
; Compensated input/output pins ; --                                                                                                             ;
; Switchover type               ; --                                                                                                             ;
; Input frequency 0             ; 48.0 MHz                                                                                                       ;
; Input frequency 1             ; --                                                                                                             ;
; Nominal PFD frequency         ; 24.0 MHz                                                                                                       ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                                      ;
; VCO post scale K counter      ; 2                                                                                                              ;
; VCO frequency control         ; Auto                                                                                                           ;
; VCO phase shift step          ; 208 ps                                                                                                         ;
; VCO multiply                  ; --                                                                                                             ;
; VCO divide                    ; --                                                                                                             ;
; Freq min lock                 ; 24.0 MHz                                                                                                       ;
; Freq max lock                 ; 52.02 MHz                                                                                                      ;
; M VCO Tap                     ; 6                                                                                                              ;
; M Initial                     ; 2                                                                                                              ;
; M value                       ; 25                                                                                                             ;
; N value                       ; 2                                                                                                              ;
; Charge pump current           ; setting 1                                                                                                      ;
; Loop filter resistance        ; setting 24                                                                                                     ;
; Loop filter capacitance       ; setting 0                                                                                                      ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                                             ;
; Bandwidth type                ; Medium                                                                                                         ;
; Real time reconfigurable      ; Off                                                                                                            ;
; Scan chain MIF file           ; --                                                                                                             ;
; Preserve PLL counter order    ; Off                                                                                                            ;
; PLL location                  ; PLL_1                                                                                                          ;
; Inclk0 signal                 ; CLK                                                                                                            ;
; Inclk1 signal                 ; --                                                                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                  ;
; Inclk1 signal type            ; --                                                                                                             ;
+-------------------------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+
; Name                                                                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                ;
+----------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[0] ; clock0       ; 25   ; 12  ; 100.0 MHz        ; 0 (0 ps)        ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 6       ; u0|altpll_0|sd1|pll7|clk[0] ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[1] ; clock1       ; 25   ; 12  ; 100.0 MHz        ; -105 (-2917 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u0|altpll_0|sd1|pll7|clk[1] ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[2] ; clock2       ; 1    ; 2   ; 24.0 MHz         ; 0 (0 ps)        ; 1.80 (208 ps)    ; 50/50      ; C3      ; 25            ; 13/12 Odd  ; --            ; 2       ; 6       ; u0|altpll_0|sd1|pll7|clk[2] ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[3] ; clock3       ; 25   ; 48  ; 25.0 MHz         ; 0 (0 ps)        ; 1.88 (208 ps)    ; 50/50      ; C4      ; 24            ; 12/12 Even ; --            ; 2       ; 6       ; u0|altpll_0|sd1|pll7|clk[3] ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[4] ; clock4       ; 25   ; 48  ; 25.0 MHz         ; 0 (0 ps)        ; 1.88 (208 ps)    ; 50/50      ; C1      ; 24            ; 12/12 Even ; --            ; 2       ; 6       ; u0|altpll_0|sd1|pll7|clk[4] ;
+----------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+----------------+------------------------+
; Pin Name       ; Reason                 ;
+----------------+------------------------+
; CODEC_CLKOUT   ; Missing drive strength ;
; ETH_CLKOUT     ; Missing drive strength ;
; LED[0]         ; Missing drive strength ;
; LED[1]         ; Missing drive strength ;
; UART_TX        ; Missing drive strength ;
; UART_RTS       ; Missing drive strength ;
; ETH_MDC        ; Missing drive strength ;
; ETH_MII_TX_EN  ; Missing drive strength ;
; ETH_MII_TXD[0] ; Missing drive strength ;
; ETH_MII_TXD[1] ; Missing drive strength ;
; ETH_MII_TXD[2] ; Missing drive strength ;
; ETH_MII_TXD[3] ; Missing drive strength ;
; DRAM_CLK       ; Missing drive strength ;
; DRAM_CKE       ; Missing drive strength ;
; DRAM_ADDR[0]   ; Missing drive strength ;
; DRAM_ADDR[1]   ; Missing drive strength ;
; DRAM_ADDR[2]   ; Missing drive strength ;
; DRAM_ADDR[3]   ; Missing drive strength ;
; DRAM_ADDR[4]   ; Missing drive strength ;
; DRAM_ADDR[5]   ; Missing drive strength ;
; DRAM_ADDR[6]   ; Missing drive strength ;
; DRAM_ADDR[7]   ; Missing drive strength ;
; DRAM_ADDR[8]   ; Missing drive strength ;
; DRAM_ADDR[9]   ; Missing drive strength ;
; DRAM_ADDR[10]  ; Missing drive strength ;
; DRAM_ADDR[11]  ; Missing drive strength ;
; DRAM_BA[0]     ; Missing drive strength ;
; DRAM_BA[1]     ; Missing drive strength ;
; DRAM_CAS       ; Missing drive strength ;
; DRAM_RAS       ; Missing drive strength ;
; DRAM_CS        ; Missing drive strength ;
; DRAM_WE        ; Missing drive strength ;
; DRAM_UDQM      ; Missing drive strength ;
; DRAM_LDQM      ; Missing drive strength ;
; LS_A1          ; Missing drive strength ;
; LS_A3          ; Missing drive strength ;
; LS_A2          ; Missing drive strength ;
; LS_A5          ; Missing drive strength ;
; LS_A4          ; Missing drive strength ;
; LS_A7          ; Missing drive strength ;
; LS_A6          ; Missing drive strength ;
; LS_A8          ; Missing drive strength ;
; CODEC_SCL      ; Missing drive strength ;
; CODEC_SDA      ; Missing drive strength ;
; ETH_INTRRUPT   ; Missing drive strength ;
; ETH_MDIO       ; Missing drive strength ;
; DRAM_DQ[0]     ; Missing drive strength ;
; DRAM_DQ[1]     ; Missing drive strength ;
; DRAM_DQ[2]     ; Missing drive strength ;
; DRAM_DQ[3]     ; Missing drive strength ;
; DRAM_DQ[4]     ; Missing drive strength ;
; DRAM_DQ[5]     ; Missing drive strength ;
; DRAM_DQ[6]     ; Missing drive strength ;
; DRAM_DQ[7]     ; Missing drive strength ;
; DRAM_DQ[8]     ; Missing drive strength ;
; DRAM_DQ[9]     ; Missing drive strength ;
; DRAM_DQ[10]    ; Missing drive strength ;
; DRAM_DQ[11]    ; Missing drive strength ;
; DRAM_DQ[12]    ; Missing drive strength ;
; DRAM_DQ[13]    ; Missing drive strength ;
; DRAM_DQ[14]    ; Missing drive strength ;
; DRAM_DQ[15]    ; Missing drive strength ;
+----------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------+
; Compilation Hierarchy Node                                                                                                                 ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                                   ; Library Name        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------+
; |CANDY_AVB                                                                                                                                 ; 13117 (1)   ; 9424 (0)                  ; 68 (68)       ; 321168      ; 52   ; 1          ; 6            ; 0       ; 3         ; 76   ; 0            ; 3693 (1)     ; 3125 (0)          ; 6299 (0)         ; 0          ; |CANDY_AVB                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; CANDY_AVB                                                     ; work                ;
;    |candy_avb_test_qsys:u0|                                                                                                                ; 12949 (0)   ; 9339 (0)                  ; 0 (0)         ; 321168      ; 52   ; 1          ; 6            ; 0       ; 3         ; 0    ; 0            ; 3610 (0)     ; 3110 (0)          ; 6229 (0)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; candy_avb_test_qsys                                           ; candy_avb_test_qsys ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                                                                              ; altera_irq_clock_crosser                                      ; candy_avb_test_qsys ;
;          |altera_std_synchronizer_bundle:sync|                                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer_bundle                                ; work                ;
;             |altera_std_synchronizer:sync[0].u|                                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                                        ; altera_std_synchronizer                                       ; work                ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_irq_clock_crosser                                      ; candy_avb_test_qsys ;
;          |altera_std_synchronizer_bundle:sync|                                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                                              ; altera_std_synchronizer_bundle                                ; work                ;
;             |altera_std_synchronizer:sync[0].u|                                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer                                       ; work                ;
;       |altera_onchip_flash:onchip_flash_0|                                                                                                 ; 548 (0)     ; 276 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 242 (0)      ; 5 (0)             ; 301 (0)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_onchip_flash                                           ; candy_avb_test_qsys ;
;          |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                                                     ; 76 (76)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 1 (1)             ; 62 (62)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                                                                                                                                                                             ; altera_onchip_flash_avmm_csr_controller                       ; candy_avb_test_qsys ;
;          |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                                   ; 472 (417)   ; 243 (207)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 229 (209)    ; 4 (1)             ; 239 (207)        ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                                                                                                                                                                           ; altera_onchip_flash_avmm_data_controller                      ; candy_avb_test_qsys ;
;             |altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker|                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker                                                                                                                                                                                                                                              ; altera_onchip_flash_a_address_write_protection_check          ; candy_avb_test_qsys ;
;             |altera_onchip_flash_convert_address:address_convertor|                                                                        ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                                                                                                                                                                     ; altera_onchip_flash_convert_address                           ; candy_avb_test_qsys ;
;             |altera_std_synchronizer:stdsync_busy_clear|                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear                                                                                                                                                                                                                                                                                                ; altera_std_synchronizer                                       ; work                ;
;             |altera_std_synchronizer:stdsync_busy|                                                                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy                                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer                                       ; work                ;
;             |lpm_shiftreg:ufm_data_shiftreg|                                                                                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                                                                                                                                                                            ; lpm_shiftreg                                                  ; work                ;
;          |altera_onchip_flash_block:altera_onchip_flash_block|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                                                                                                                                                                     ; altera_onchip_flash_block                                     ; candy_avb_test_qsys ;
;       |altera_reset_controller:rst_controller_001|                                                                                         ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                       ; candy_avb_test_qsys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                                     ; candy_avb_test_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                     ; candy_avb_test_qsys ;
;       |altera_reset_controller:rst_controller_002|                                                                                         ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                                       ; candy_avb_test_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                                     ; candy_avb_test_qsys ;
;       |altera_reset_controller:rst_controller|                                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                                       ; candy_avb_test_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                                     ; candy_avb_test_qsys ;
;       |candy_avb_test_qsys_altpll_0:altpll_0|                                                                                              ; 11 (7)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (0)             ; 7 (5)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                                                      ; candy_avb_test_qsys_altpll_0                                  ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1                                                                                                                                                                                                                                                                                                                                                         ; candy_avb_test_qsys_altpll_0_altpll_qit2                      ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_altpll_0_stdsync_sv6:stdsync2|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                    ; candy_avb_test_qsys_altpll_0_stdsync_sv6                      ; candy_avb_test_qsys ;
;             |candy_avb_test_qsys_altpll_0_dffpipe_l2c:dffpipe3|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_stdsync_sv6:stdsync2|candy_avb_test_qsys_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                  ; candy_avb_test_qsys_altpll_0_dffpipe_l2c                      ; candy_avb_test_qsys ;
;       |candy_avb_test_qsys_avalon_st_adapter:avalon_st_adapter|                                                                            ; 29 (0)      ; 11 (0)                    ; 0 (0)         ; 672         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 2 (0)             ; 10 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                    ; candy_avb_test_qsys_avalon_st_adapter                         ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0:timing_adapter_0|                                                         ; 29 (2)      ; 11 (0)                    ; 0 (0)         ; 672         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (1)       ; 2 (0)             ; 10 (1)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_avalon_st_adapter:avalon_st_adapter|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                                                                                                                                                                            ; candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0        ; candy_avb_test_qsys ;
;             |candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo:candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo|      ; 27 (27)     ; 11 (11)                   ; 0 (0)         ; 672         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 2 (2)             ; 9 (9)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_avalon_st_adapter:avalon_st_adapter|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0:timing_adapter_0|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo:candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo                                                                                                                                                                                    ; candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo   ; candy_avb_test_qsys ;
;                |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 672         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_avalon_st_adapter:avalon_st_adapter|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0:timing_adapter_0|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo:candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0                                                                                                                                                               ; altsyncram                                                    ; work                ;
;                   |altsyncram_87g1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 672         ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_avalon_st_adapter:avalon_st_adapter|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0:timing_adapter_0|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo:candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_87g1:auto_generated                                                                                                                                ; altsyncram_87g1                                               ; work                ;
;       |candy_avb_test_qsys_descriptor_memory:descriptor_memory|                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_descriptor_memory:descriptor_memory                                                                                                                                                                                                                                                                                                                                                                                    ; candy_avb_test_qsys_descriptor_memory                         ; candy_avb_test_qsys ;
;          |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                                    ; work                ;
;             |altsyncram_skc1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated                                                                                                                                                                                                                                                                                                                           ; altsyncram_skc1                                               ; work                ;
;       |candy_avb_test_qsys_jtaguart_0:jtaguart_0|                                                                                          ; 159 (39)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (16)      ; 30 (2)            ; 85 (21)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0                                                                                                                                                                                                                                                                                                                                                                                                  ; candy_avb_test_qsys_jtaguart_0                                ; candy_avb_test_qsys ;
;          |alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|                                                              ; 70 (70)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 28 (28)           ; 25 (25)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                             ; work                ;
;          |candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r                                                                                                                                                                                                                                                                                                              ; candy_avb_test_qsys_jtaguart_0_scfifo_r                       ; candy_avb_test_qsys ;
;             |scfifo:rfifo|                                                                                                                 ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                 ; scfifo                                                        ; work                ;
;                |scfifo_9621:auto_generated|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                      ; scfifo_9621                                                   ; work                ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                   ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                 ; a_dpfifo_bb01                                                 ; work                ;
;                      |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                         ; a_fefifo_7cf                                                  ; work                ;
;                         |cntr_337:count_usedw|                                                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                    ; cntr_337                                                      ; work                ;
;                      |altsyncram_dtn1:FIFOram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                         ; altsyncram_dtn1                                               ; work                ;
;                      |cntr_n2b:rd_ptr_count|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                           ; cntr_n2b                                                      ; work                ;
;                      |cntr_n2b:wr_ptr|                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                 ; cntr_n2b                                                      ; work                ;
;          |candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w                                                                                                                                                                                                                                                                                                              ; candy_avb_test_qsys_jtaguart_0_scfifo_w                       ; candy_avb_test_qsys ;
;             |scfifo:wfifo|                                                                                                                 ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                 ; scfifo                                                        ; work                ;
;                |scfifo_9621:auto_generated|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                      ; scfifo_9621                                                   ; work                ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                   ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                 ; a_dpfifo_bb01                                                 ; work                ;
;                      |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                         ; a_fefifo_7cf                                                  ; work                ;
;                         |cntr_337:count_usedw|                                                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                    ; cntr_337                                                      ; work                ;
;                      |altsyncram_dtn1:FIFOram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                         ; altsyncram_dtn1                                               ; work                ;
;                      |cntr_n2b:rd_ptr_count|                                                                                               ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                           ; cntr_n2b                                                      ; work                ;
;                      |cntr_n2b:wr_ptr|                                                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                 ; cntr_n2b                                                      ; work                ;
;       |candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|                                                                            ; 4319 (0)    ; 3265 (0)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 930 (0)      ; 1254 (0)          ; 2135 (0)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                    ; candy_avb_test_qsys_mm_interconnect_0                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                       ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                         ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:descriptor_memory_s1_agent_rdata_fifo|                                                                     ; 95 (95)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 26 (26)           ; 65 (65)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|                                                                       ; 36 (36)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 7 (7)             ; 24 (24)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:jtaguart_0_avalon_jtag_slave_agent_rsp_fifo|                                                               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtaguart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                                ; 189 (189)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 82 (82)           ; 89 (89)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                                  ; 187 (187)   ; 168 (168)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 25 (25)           ; 143 (143)        ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rdata_fifo|                                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|                                                                    ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|                                                                         ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:onchip_flash_0_data_agent_rdata_fifo|                                                                      ; 347 (347)   ; 330 (330)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 131 (131)         ; 199 (199)        ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|                                                                        ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 7 (7)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                   ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|                                                                                   ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                 ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                                 ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                                                 ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo|                                                                                 ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:tse_0_dma_rx_csr_agent_rdata_fifo|                                                                         ; 99 (99)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 30 (30)           ; 67 (67)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_rx_csr_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:tse_0_dma_rx_csr_agent_rsp_fifo|                                                                           ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_rx_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:tse_0_dma_rx_prefetcher_csr_agent_rdata_fifo|                                                              ; 101 (101)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 33 (33)           ; 63 (63)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_rx_prefetcher_csr_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:tse_0_dma_rx_prefetcher_csr_agent_rsp_fifo|                                                                ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_rx_prefetcher_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:tse_0_dma_tx_csr_agent_rdata_fifo|                                                                         ; 99 (99)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 30 (30)           ; 67 (67)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_tx_csr_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:tse_0_dma_tx_csr_agent_rsp_fifo|                                                                           ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 6 (6)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_tx_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:tse_0_dma_tx_prefetcher_csr_agent_rdata_fifo|                                                              ; 100 (100)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 32 (32)           ; 66 (66)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_tx_prefetcher_csr_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:tse_0_dma_tx_prefetcher_csr_agent_rsp_fifo|                                                                ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_tx_prefetcher_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:tse_0_tse_control_port_agent_rsp_fifo|                                                                     ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_tse_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                                  ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                         ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                            ; 94 (0)      ; 92 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 79 (0)            ; 13 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 94 (91)     ; 92 (88)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 79 (79)           ; 13 (10)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                            ; 24 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 15 (0)            ; 7 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 24 (20)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 15 (14)           ; 7 (5)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                            ; 86 (0)      ; 84 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 70 (0)            ; 15 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 86 (82)     ; 84 (80)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 70 (68)           ; 15 (13)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                            ; 85 (0)      ; 84 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 70 (0)            ; 14 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 85 (81)     ; 84 (80)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 70 (68)           ; 14 (12)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                            ; 52 (0)      ; 52 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 48 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 52 (48)     ; 52 (48)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (3)             ; 48 (46)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                            ; 51 (0)      ; 50 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 6 (0)             ; 44 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 51 (48)     ; 50 (46)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 6 (6)             ; 44 (41)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                            ; 109 (0)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 60 (0)            ; 48 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 109 (105)   ; 108 (104)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 60 (57)           ; 48 (48)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                            ; 108 (0)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 85 (0)            ; 23 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 108 (105)   ; 108 (104)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 85 (83)           ; 23 (23)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                            ; 87 (0)      ; 84 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 12 (0)            ; 73 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 87 (83)     ; 84 (80)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 12 (10)           ; 73 (71)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                            ; 145 (0)     ; 144 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 48 (0)            ; 96 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 145 (141)   ; 144 (140)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 48 (45)           ; 96 (95)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                            ; 73 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 56 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 73 (69)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (14)           ; 56 (56)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                            ; 73 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 25 (0)            ; 47 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 73 (69)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 25 (22)           ; 47 (47)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                            ; 14 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 7 (0)             ; 5 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 14 (10)     ; 12 (8)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 7 (3)             ; 5 (5)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                            ; 73 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 11 (0)            ; 61 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 73 (69)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 11 (8)            ; 61 (60)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                            ; 74 (0)      ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 27 (0)            ; 45 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 74 (70)     ; 72 (68)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 27 (23)           ; 45 (45)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_016|                                                                            ; 71 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 37 (0)            ; 33 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 71 (67)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 37 (35)           ; 33 (32)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_017|                                                                            ; 7 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 5 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 7 (3)       ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_017|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_018|                                                                            ; 72 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 66 (0)            ; 4 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 72 (68)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 66 (64)           ; 4 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_019|                                                                            ; 71 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 41 (0)            ; 29 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 71 (67)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 41 (38)           ; 29 (29)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_020|                                                                            ; 10 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 4 (0)             ; 4 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 10 (6)      ; 8 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (1)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_020|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_021|                                                                            ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 5 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021                                                                                                                                                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 8 (4)       ; 8 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (1)             ; 5 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                      ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_021|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                ; 94 (0)      ; 92 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 82 (0)            ; 10 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser                      ; candy_avb_test_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 94 (90)     ; 92 (88)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 82 (81)           ; 10 (7)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                          ; altera_avalon_st_clock_crosser                                ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;          |altera_merlin_burst_adapter:descriptor_memory_s1_burst_adapter|                                                                  ; 193 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (0)       ; 1 (0)             ; 125 (0)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:descriptor_memory_s1_burst_adapter                                                                                                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter                                   ; candy_avb_test_qsys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                              ; 193 (193)   ; 91 (91)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 1 (1)             ; 125 (125)        ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:descriptor_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                     ; altera_merlin_burst_adapter_13_1                              ; candy_avb_test_qsys ;
;          |altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|                                                             ; 224 (0)     ; 101 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 21 (0)            ; 81 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                                   ; candy_avb_test_qsys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                              ; 224 (224)   ; 101 (101)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (122)    ; 21 (21)           ; 81 (81)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                ; altera_merlin_burst_adapter_13_1                              ; candy_avb_test_qsys ;
;          |altera_merlin_master_agent:nios2_0_data_master_agent|                                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_0_data_master_agent                                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                                    ; candy_avb_test_qsys ;
;          |altera_merlin_master_agent:tse_0_dma_rx_descriptor_read_master_agent|                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tse_0_dma_rx_descriptor_read_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                                    ; candy_avb_test_qsys ;
;          |altera_merlin_master_agent:tse_0_dma_rx_mm_write_agent|                                                                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tse_0_dma_rx_mm_write_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                                    ; candy_avb_test_qsys ;
;          |altera_merlin_master_agent:tse_0_dma_tx_descriptor_read_master_agent|                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tse_0_dma_tx_descriptor_read_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                                    ; candy_avb_test_qsys ;
;          |altera_merlin_master_agent:tse_0_dma_tx_mm_read_agent|                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:tse_0_dma_tx_mm_read_agent                                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                                    ; candy_avb_test_qsys ;
;          |altera_merlin_master_translator:tse_0_dma_rx_descriptor_read_master_translator|                                                  ; 43 (43)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 35 (35)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tse_0_dma_rx_descriptor_read_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                               ; candy_avb_test_qsys ;
;          |altera_merlin_master_translator:tse_0_dma_rx_mm_write_translator|                                                                ; 113 (113)   ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 67 (67)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tse_0_dma_rx_mm_write_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_translator                               ; candy_avb_test_qsys ;
;          |altera_merlin_master_translator:tse_0_dma_tx_descriptor_read_master_translator|                                                  ; 43 (43)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 31 (31)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tse_0_dma_tx_descriptor_read_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                               ; candy_avb_test_qsys ;
;          |altera_merlin_master_translator:tse_0_dma_tx_mm_read_translator|                                                                 ; 107 (107)   ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 0 (0)             ; 60 (60)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tse_0_dma_tx_mm_read_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                               ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                              ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                              ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:descriptor_memory_s1_agent|                                                                            ; 28 (3)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 14 (3)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:descriptor_memory_s1_agent                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 25 (25)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 11 (11)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:descriptor_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                              ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                       ; 54 (7)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (7)       ; 2 (0)             ; 12 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 47 (47)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 2 (2)             ; 12 (12)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                              ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent|                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:onchip_flash_0_csr_agent|                                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:onchip_flash_0_data_agent|                                                                             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:pio_1_s1_agent|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:tse_0_dma_rx_csr_agent|                                                                                ; 5 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tse_0_dma_rx_csr_agent                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tse_0_dma_rx_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                              ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:tse_0_dma_rx_prefetcher_csr_agent|                                                                     ; 5 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tse_0_dma_rx_prefetcher_csr_agent                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tse_0_dma_rx_prefetcher_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                              ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:tse_0_dma_tx_csr_agent|                                                                                ; 5 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tse_0_dma_tx_csr_agent                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tse_0_dma_tx_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                              ; candy_avb_test_qsys ;
;          |altera_merlin_slave_agent:tse_0_dma_tx_prefetcher_csr_agent|                                                                     ; 5 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tse_0_dma_tx_prefetcher_csr_agent                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                     ; candy_avb_test_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tse_0_dma_tx_prefetcher_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                          ; altera_merlin_burst_uncompressor                              ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:descriptor_memory_s1_translator|                                                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:descriptor_memory_s1_translator                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:jtaguart_0_avalon_jtag_slave_translator|                                                          ; 25 (25)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 23 (23)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtaguart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator|                                                               ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 11 (11)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:onchip_flash_0_csr_translator|                                                                    ; 37 (37)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 33 (33)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                              ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:pio_1_s1_translator|                                                                              ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                            ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                            ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 7 (7)             ; 12 (12)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:timer_1_s1_translator|                                                                            ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 6 (6)             ; 13 (13)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:timer_2_s1_translator|                                                                            ; 23 (23)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 9 (9)             ; 10 (10)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_2_s1_translator                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:tse_0_dma_rx_csr_translator|                                                                      ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tse_0_dma_rx_csr_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:tse_0_dma_rx_prefetcher_csr_translator|                                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tse_0_dma_rx_prefetcher_csr_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:tse_0_dma_tx_csr_translator|                                                                      ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tse_0_dma_tx_csr_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:tse_0_dma_tx_prefetcher_csr_translator|                                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tse_0_dma_tx_prefetcher_csr_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:tse_0_tse_control_port_translator|                                                                ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 30 (30)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tse_0_tse_control_port_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                             ; 20 (20)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 17 (17)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                ; candy_avb_test_qsys ;
;          |altera_merlin_traffic_limiter:nios2_0_data_master_limiter|                                                                       ; 46 (46)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 1 (1)             ; 29 (29)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_0_data_master_limiter                                                                                                                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                                 ; candy_avb_test_qsys ;
;          |altera_merlin_traffic_limiter:nios2_0_instruction_master_limiter|                                                                ; 21 (21)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 9 (9)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                                 ; candy_avb_test_qsys ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|                                                         ; 66 (66)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 51 (51)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                                   ; candy_avb_test_qsys ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|                                                         ; 54 (54)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 44 (44)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                            ; altera_merlin_width_adapter                                   ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                       ; 44 (44)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 6 (6)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                          ; candy_avb_test_qsys_mm_interconnect_0_cmd_demux               ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_cmd_demux_005:cmd_demux_005|                                                               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_demux_005:cmd_demux_005                                                                                                                                                                                                                                                                                                                  ; candy_avb_test_qsys_mm_interconnect_0_cmd_demux_005           ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|                                                                   ; 20 (15)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (8)       ; 1 (1)             ; 8 (6)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006                                                                                                                                                                                                                                                                                                                      ; candy_avb_test_qsys_mm_interconnect_0_cmd_mux_006             ; candy_avb_test_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                                      ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_007|                                                                   ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 1 (1)             ; 48 (45)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_007                                                                                                                                                                                                                                                                                                                      ; candy_avb_test_qsys_mm_interconnect_0_cmd_mux_006             ; candy_avb_test_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                                      ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_cmd_mux_016:cmd_mux_016|                                                                   ; 151 (138)   ; 9 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (43)      ; 2 (2)             ; 97 (92)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_016:cmd_mux_016                                                                                                                                                                                                                                                                                                                      ; candy_avb_test_qsys_mm_interconnect_0_cmd_mux_016             ; candy_avb_test_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                                 ; 14 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (5)        ; 0 (0)             ; 5 (5)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_016:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                                      ; candy_avb_test_qsys ;
;                |altera_merlin_arb_adder:adder|                                                                                             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_016:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                           ; altera_merlin_arb_adder                                       ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_cmd_mux_018:cmd_mux_018|                                                                   ; 117 (103)   ; 11 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (9)       ; 1 (1)             ; 98 (89)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_018:cmd_mux_018                                                                                                                                                                                                                                                                                                                      ; candy_avb_test_qsys_mm_interconnect_0_cmd_mux_018             ; candy_avb_test_qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                                 ; 18 (8)      ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (3)        ; 0 (0)             ; 9 (5)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_018:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                                      ; candy_avb_test_qsys ;
;                |altera_merlin_arb_adder:adder|                                                                                             ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_018:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                           ; altera_merlin_arb_adder                                       ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_router:router|                                                                             ; 63 (63)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 23 (23)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                ; candy_avb_test_qsys_mm_interconnect_0_router                  ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_router_005:router_005|                                                                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                                                                                        ; candy_avb_test_qsys_mm_interconnect_0_router_005              ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_router_024:router_024|                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_router_024:router_024                                                                                                                                                                                                                                                                                                                        ; candy_avb_test_qsys_mm_interconnect_0_router_024              ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_router_026:router_026|                                                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_router_026:router_026                                                                                                                                                                                                                                                                                                                        ; candy_avb_test_qsys_mm_interconnect_0_router_026              ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_rsp_demux_006:rsp_demux_006|                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_rsp_demux_006:rsp_demux_006                                                                                                                                                                                                                                                                                                                  ; candy_avb_test_qsys_mm_interconnect_0_rsp_demux_006           ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_rsp_demux_006:rsp_demux_007|                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_rsp_demux_006:rsp_demux_007                                                                                                                                                                                                                                                                                                                  ; candy_avb_test_qsys_mm_interconnect_0_rsp_demux_006           ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_rsp_demux_016:rsp_demux_016|                                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_rsp_demux_016:rsp_demux_016                                                                                                                                                                                                                                                                                                                  ; candy_avb_test_qsys_mm_interconnect_0_rsp_demux_016           ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_rsp_demux_018:rsp_demux_018|                                                               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_rsp_demux_018:rsp_demux_018                                                                                                                                                                                                                                                                                                                  ; candy_avb_test_qsys_mm_interconnect_0_rsp_demux_018           ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                           ; 332 (332)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (100)    ; 0 (0)             ; 232 (232)        ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                              ; candy_avb_test_qsys_mm_interconnect_0_rsp_mux                 ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_mm_interconnect_0_rsp_mux_005:rsp_mux_005|                                                                   ; 97 (97)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 57 (57)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_rsp_mux_005:rsp_mux_005                                                                                                                                                                                                                                                                                                                      ; candy_avb_test_qsys_mm_interconnect_0_rsp_mux_005             ; candy_avb_test_qsys ;
;       |candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|                                                                  ; 343 (236)   ; 207 (121)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (133)    ; 70 (6)            ; 137 (91)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                                                                                          ; candy_avb_test_qsys_new_sdram_controller_0                    ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_new_sdram_controller_0_input_efifo_module:the_candy_avb_test_qsys_new_sdram_controller_0_input_efifo_module| ; 115 (115)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 64 (64)           ; 48 (48)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|candy_avb_test_qsys_new_sdram_controller_0_input_efifo_module:the_candy_avb_test_qsys_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                                          ; candy_avb_test_qsys_new_sdram_controller_0_input_efifo_module ; candy_avb_test_qsys ;
;       |candy_avb_test_qsys_nios2_0:nios2_0|                                                                                                ; 2667 (0)    ; 1651 (0)                  ; 0 (0)         ; 63872       ; 13   ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 1014 (0)     ; 383 (0)           ; 1270 (0)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0                                                                                                                                                                                                                                                                                                                                                                                                        ; candy_avb_test_qsys_nios2_0                                   ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_nios2_0_cpu:cpu|                                                                                             ; 2667 (2289) ; 1651 (1375)               ; 0 (0)         ; 63872       ; 13   ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 1014 (912)   ; 383 (322)         ; 1270 (1055)      ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                    ; candy_avb_test_qsys_nios2_0_cpu                               ; candy_avb_test_qsys ;
;             |candy_avb_test_qsys_nios2_0_cpu_bht_module:candy_avb_test_qsys_nios2_0_cpu_bht|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_bht_module:candy_avb_test_qsys_nios2_0_cpu_bht                                                                                                                                                                                                                                                                                     ; candy_avb_test_qsys_nios2_0_cpu_bht_module                    ; candy_avb_test_qsys ;
;                |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_bht_module:candy_avb_test_qsys_nios2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                           ; altsyncram                                                    ; work                ;
;                   |altsyncram_vhc1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_bht_module:candy_avb_test_qsys_nios2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                                                            ; altsyncram_vhc1                                               ; work                ;
;             |candy_avb_test_qsys_nios2_0_cpu_dc_data_module:candy_avb_test_qsys_nios2_0_cpu_dc_data|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_data_module:candy_avb_test_qsys_nios2_0_cpu_dc_data                                                                                                                                                                                                                                                                             ; candy_avb_test_qsys_nios2_0_cpu_dc_data_module                ; candy_avb_test_qsys ;
;                |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_data_module:candy_avb_test_qsys_nios2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                                    ; work                ;
;                   |altsyncram_aoe1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_data_module:candy_avb_test_qsys_nios2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                                                                    ; altsyncram_aoe1                                               ; work                ;
;             |candy_avb_test_qsys_nios2_0_cpu_dc_tag_module:candy_avb_test_qsys_nios2_0_cpu_dc_tag|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_tag_module:candy_avb_test_qsys_nios2_0_cpu_dc_tag                                                                                                                                                                                                                                                                               ; candy_avb_test_qsys_nios2_0_cpu_dc_tag_module                 ; candy_avb_test_qsys ;
;                |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_tag_module:candy_avb_test_qsys_nios2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                     ; altsyncram                                                    ; work                ;
;                   |altsyncram_ltb1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_tag_module:candy_avb_test_qsys_nios2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated                                                                                                                                                                                                                      ; altsyncram_ltb1                                               ; work                ;
;             |candy_avb_test_qsys_nios2_0_cpu_dc_victim_module:candy_avb_test_qsys_nios2_0_cpu_dc_victim|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_victim_module:candy_avb_test_qsys_nios2_0_cpu_dc_victim                                                                                                                                                                                                                                                                         ; candy_avb_test_qsys_nios2_0_cpu_dc_victim_module              ; candy_avb_test_qsys ;
;                |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_victim_module:candy_avb_test_qsys_nios2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                                    ; work                ;
;                   |altsyncram_hec1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_victim_module:candy_avb_test_qsys_nios2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                                                                ; altsyncram_hec1                                               ; work                ;
;             |candy_avb_test_qsys_nios2_0_cpu_ic_data_module:candy_avb_test_qsys_nios2_0_cpu_ic_data|                                       ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_ic_data_module:candy_avb_test_qsys_nios2_0_cpu_ic_data                                                                                                                                                                                                                                                                             ; candy_avb_test_qsys_nios2_0_cpu_ic_data_module                ; candy_avb_test_qsys ;
;                |altsyncram:the_altsyncram|                                                                                                 ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_ic_data_module:candy_avb_test_qsys_nios2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                                    ; work                ;
;                   |altsyncram_2uc1:auto_generated|                                                                                         ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_ic_data_module:candy_avb_test_qsys_nios2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                                                                    ; altsyncram_2uc1                                               ; work                ;
;             |candy_avb_test_qsys_nios2_0_cpu_ic_tag_module:candy_avb_test_qsys_nios2_0_cpu_ic_tag|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_ic_tag_module:candy_avb_test_qsys_nios2_0_cpu_ic_tag                                                                                                                                                                                                                                                                               ; candy_avb_test_qsys_nios2_0_cpu_ic_tag_module                 ; candy_avb_test_qsys ;
;                |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_ic_tag_module:candy_avb_test_qsys_nios2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                     ; altsyncram                                                    ; work                ;
;                   |altsyncram_rkc1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_ic_tag_module:candy_avb_test_qsys_nios2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated                                                                                                                                                                                                                      ; altsyncram_rkc1                                               ; work                ;
;             |candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell                                                                                                                                                                                                                                                                            ; candy_avb_test_qsys_nios2_0_cpu_mult_cell                     ; candy_avb_test_qsys ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                         ; altera_mult_add                                               ; work                ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                                     ; altera_mult_add_bbo2                                          ; work                ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                            ; altera_mult_add_rtl                                           ; work                ;
;                         |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                   ; ama_multiplier_function                                       ; work                ;
;                            |lpm_mult:Mult0|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                    ; lpm_mult                                                      ; work                ;
;                               |mult_9401:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                                                                           ; mult_9401                                                     ; work                ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                         ; altera_mult_add                                               ; work                ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                                     ; altera_mult_add_bbo2                                          ; work                ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                            ; altera_mult_add_rtl                                           ; work                ;
;                         |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                   ; ama_multiplier_function                                       ; work                ;
;                            |lpm_mult:Mult0|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                    ; lpm_mult                                                      ; work                ;
;                               |mult_8b01:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated                                                                           ; mult_8b01                                                     ; work                ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                         ; altera_mult_add                                               ; work                ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                                     ; altera_mult_add_bbo2                                          ; work                ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                            ; altera_mult_add_rtl                                           ; work                ;
;                         |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                   ; ama_multiplier_function                                       ; work                ;
;                            |lpm_mult:Mult0|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                    ; lpm_mult                                                      ; work                ;
;                               |mult_8b01:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated                                                                           ; mult_8b01                                                     ; work                ;
;             |candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|                                      ; 376 (85)    ; 275 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (5)      ; 61 (4)            ; 214 (74)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                            ; candy_avb_test_qsys_nios2_0_cpu_nios2_oci                     ; candy_avb_test_qsys ;
;                |candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|               ; 148 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 54 (0)            ; 74 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper                                                                                                                                                                ; candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper           ; candy_avb_test_qsys ;
;                   |candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk|              ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 45 (42)           ; 4 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk                                                      ; candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk            ; candy_avb_test_qsys ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                       ; work                ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                       ; work                ;
;                   |candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck|                    ; 92 (88)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 9 (5)             ; 70 (70)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck                                                            ; candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck               ; candy_avb_test_qsys ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                       ; work                ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                       ; work                ;
;                   |sld_virtual_jtag_basic:candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy|                                                 ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy                                                                                         ; sld_virtual_jtag_basic                                        ; work                ;
;                |candy_avb_test_qsys_nios2_0_cpu_nios2_avalon_reg:the_candy_avb_test_qsys_nios2_0_cpu_nios2_avalon_reg|                     ; 15 (15)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 9 (9)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_avalon_reg:the_candy_avb_test_qsys_nios2_0_cpu_nios2_avalon_reg                                                                                                                                                                      ; candy_avb_test_qsys_nios2_0_cpu_nios2_avalon_reg              ; candy_avb_test_qsys ;
;                |candy_avb_test_qsys_nios2_0_cpu_nios2_oci_break:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_break|                       ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 33 (33)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_oci_break:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_break                                                                                                                                                                        ; candy_avb_test_qsys_nios2_0_cpu_nios2_oci_break               ; candy_avb_test_qsys ;
;                |candy_avb_test_qsys_nios2_0_cpu_nios2_oci_debug:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_debug|                       ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (0)             ; 7 (7)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_oci_debug:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_debug                                                                                                                                                                        ; candy_avb_test_qsys_nios2_0_cpu_nios2_oci_debug               ; candy_avb_test_qsys ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_oci_debug:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                    ; altera_std_synchronizer                                       ; work                ;
;                |candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem:the_candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem|                             ; 118 (118)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 1 (1)             ; 50 (50)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem:the_candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem                                                                                                                                                                              ; candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem                  ; candy_avb_test_qsys ;
;                   |candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram_module:candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem:the_candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem|candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram_module:candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram                                                                           ; candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram_module          ; candy_avb_test_qsys ;
;                      |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem:the_candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem|candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram_module:candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                    ; work                ;
;                         |altsyncram_0n61:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem:the_candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem|candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram_module:candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                               ; work                ;
;             |candy_avb_test_qsys_nios2_0_cpu_register_bank_a_module:candy_avb_test_qsys_nios2_0_cpu_register_bank_a|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_register_bank_a_module:candy_avb_test_qsys_nios2_0_cpu_register_bank_a                                                                                                                                                                                                                                                             ; candy_avb_test_qsys_nios2_0_cpu_register_bank_a_module        ; candy_avb_test_qsys ;
;                |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_register_bank_a_module:candy_avb_test_qsys_nios2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                                    ; work                ;
;                   |altsyncram_5tb1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_register_bank_a_module:candy_avb_test_qsys_nios2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                                                    ; altsyncram_5tb1                                               ; work                ;
;             |candy_avb_test_qsys_nios2_0_cpu_register_bank_b_module:candy_avb_test_qsys_nios2_0_cpu_register_bank_b|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_register_bank_b_module:candy_avb_test_qsys_nios2_0_cpu_register_bank_b                                                                                                                                                                                                                                                             ; candy_avb_test_qsys_nios2_0_cpu_register_bank_b_module        ; candy_avb_test_qsys ;
;                |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_register_bank_b_module:candy_avb_test_qsys_nios2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                                    ; work                ;
;                   |altsyncram_5tb1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_register_bank_b_module:candy_avb_test_qsys_nios2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                                                    ; altsyncram_5tb1                                               ; work                ;
;       |candy_avb_test_qsys_pio_0:pio_0|                                                                                                    ; 9 (9)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                                                                            ; candy_avb_test_qsys_pio_0                                     ; candy_avb_test_qsys ;
;       |candy_avb_test_qsys_pio_1:pio_1|                                                                                                    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_pio_1:pio_1                                                                                                                                                                                                                                                                                                                                                                                                            ; candy_avb_test_qsys_pio_1                                     ; candy_avb_test_qsys ;
;       |candy_avb_test_qsys_timer_0:timer_0|                                                                                                ; 147 (147)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 22 (22)           ; 98 (98)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                        ; candy_avb_test_qsys_timer_0                                   ; candy_avb_test_qsys ;
;       |candy_avb_test_qsys_timer_0:timer_1|                                                                                                ; 150 (150)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 22 (22)           ; 99 (99)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_1                                                                                                                                                                                                                                                                                                                                                                                                        ; candy_avb_test_qsys_timer_0                                   ; candy_avb_test_qsys ;
;       |candy_avb_test_qsys_timer_0:timer_2|                                                                                                ; 146 (146)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 19 (19)           ; 101 (101)        ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_2                                                                                                                                                                                                                                                                                                                                                                                                        ; candy_avb_test_qsys_timer_0                                   ; candy_avb_test_qsys ;
;       |candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|                                                                                      ; 1061 (0)    ; 703 (0)                   ; 0 (0)         ; 74752       ; 10   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 316 (0)      ; 208 (0)           ; 537 (0)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx                                                                                                                                                                                                                                                                                                                                                                                              ; candy_avb_test_qsys_tse_0_dma_rx                              ; candy_avb_test_qsys ;
;          |altera_msgdma_prefetcher:prefetcher_internal|                                                                                    ; 469 (1)     ; 385 (0)                   ; 0 (0)         ; 20992       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (1)       ; 161 (0)           ; 234 (0)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal                                                                                                                                                                                                                                                                                                                                                 ; altera_msgdma_prefetcher                                      ; candy_avb_test_qsys ;
;             |altera_msgdma_prefetcher_csr:u_prefetcher_csr|                                                                                ; 133 (133)   ; 117 (117)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 31 (31)           ; 91 (91)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_csr:u_prefetcher_csr                                                                                                                                                                                                                                                                                                   ; altera_msgdma_prefetcher_csr                                  ; candy_avb_test_qsys ;
;             |altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|                                                                              ; 34 (34)     ; 28 (28)                   ; 0 (0)         ; 20992       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 28 (28)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo                                                                                                                                                                                                                                                                                                 ; altera_msgdma_prefetcher_fifo                                 ; candy_avb_test_qsys ;
;                |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 20992       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                           ; altsyncram                                                    ; work                ;
;                   |altsyncram_iab1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 20992       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_iab1                                               ; work                ;
;             |altera_msgdma_prefetcher_interrupt:u_prefetcher_interrupt|                                                                    ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_interrupt:u_prefetcher_interrupt                                                                                                                                                                                                                                                                                       ; altera_msgdma_prefetcher_interrupt                            ; candy_avb_test_qsys ;
;             |altera_msgdma_prefetcher_read:u_prefetcher_read|                                                                              ; 201 (201)   ; 181 (181)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 129 (129)         ; 53 (53)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read                                                                                                                                                                                                                                                                                                 ; altera_msgdma_prefetcher_read                                 ; candy_avb_test_qsys ;
;             |altera_msgdma_prefetcher_write_back:u_prefetcher_write_back|                                                                  ; 92 (92)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 1 (1)             ; 61 (61)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back                                                                                                                                                                                                                                                                                     ; altera_msgdma_prefetcher_write_back                           ; candy_avb_test_qsys ;
;          |dispatcher:dispatcher_internal|                                                                                                  ; 205 (1)     ; 149 (1)                   ; 0 (0)         ; 43264       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (0)       ; 38 (0)            ; 115 (1)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal                                                                                                                                                                                                                                                                                                                                                               ; dispatcher                                                    ; candy_avb_test_qsys ;
;             |csr_block:the_csr_block|                                                                                                      ; 96 (96)     ; 68 (68)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 31 (31)           ; 45 (45)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|csr_block:the_csr_block                                                                                                                                                                                                                                                                                                                                       ; csr_block                                                     ; candy_avb_test_qsys ;
;             |descriptor_buffers:the_descriptor_buffers|                                                                                    ; 53 (17)     ; 37 (12)                   ; 0 (0)         ; 17152       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (5)       ; 6 (6)             ; 31 (5)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers                                                                                                                                                                                                                                                                                                                     ; descriptor_buffers                                            ; candy_avb_test_qsys ;
;                |fifo_with_byteenables:the_write_command_FIFO|                                                                              ; 37 (37)     ; 25 (25)                   ; 0 (0)         ; 17152       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 26 (26)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO                                                                                                                                                                                                                                                                        ; fifo_with_byteenables                                         ; candy_avb_test_qsys ;
;                   |altsyncram:the_dp_ram|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 17152       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram                                                                                                                                                                                                                                                  ; altsyncram                                                    ; work                ;
;                      |altsyncram_jdc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 17152       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated                                                                                                                                                                                                                   ; altsyncram_jdc1                                               ; work                ;
;             |response_block:the_response_block|                                                                                            ; 59 (2)      ; 43 (0)                    ; 0 (0)         ; 26112       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (2)       ; 1 (0)             ; 42 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block                                                                                                                                                                                                                                                                                                                             ; response_block                                                ; candy_avb_test_qsys ;
;                |scfifo:the_response_FIFO|                                                                                                  ; 57 (0)      ; 43 (0)                    ; 0 (0)         ; 26112       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 1 (0)             ; 42 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO                                                                                                                                                                                                                                                                                                    ; scfifo                                                        ; work                ;
;                   |scfifo_2001:auto_generated|                                                                                             ; 57 (0)      ; 43 (0)                    ; 0 (0)         ; 26112       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 1 (0)             ; 42 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated                                                                                                                                                                                                                                                                         ; scfifo_2001                                                   ; work                ;
;                      |a_dpfifo_9601:dpfifo|                                                                                                ; 57 (31)     ; 43 (17)                   ; 0 (0)         ; 26112       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 1 (1)             ; 42 (16)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo                                                                                                                                                                                                                                                    ; a_dpfifo_9601                                                 ; work                ;
;                         |altsyncram_hog1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 26112       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram                                                                                                                                                                                                                            ; altsyncram_hog1                                               ; work                ;
;                         |cntr_637:usedw_counter|                                                                                           ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_637:usedw_counter                                                                                                                                                                                                                             ; cntr_637                                                      ; work                ;
;                         |cntr_p2b:rd_ptr_msb|                                                                                              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_p2b:rd_ptr_msb                                                                                                                                                                                                                                ; cntr_p2b                                                      ; work                ;
;                         |cntr_q2b:wr_ptr|                                                                                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_q2b:wr_ptr                                                                                                                                                                                                                                    ; cntr_q2b                                                      ; work                ;
;          |write_master:write_mstr_internal|                                                                                                ; 387 (149)   ; 169 (69)                  ; 0 (0)         ; 10496       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 190 (79)     ; 9 (1)             ; 188 (69)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal                                                                                                                                                                                                                                                                                                                                                             ; write_master                                                  ; candy_avb_test_qsys ;
;             |ST_to_MM_Adapter:the_ST_to_MM_Adapter|                                                                                        ; 74 (74)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 8 (8)             ; 41 (41)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter                                                                                                                                                                                                                                                                                                                       ; ST_to_MM_Adapter                                              ; candy_avb_test_qsys ;
;             |byte_enable_generator:the_byte_enable_generator|                                                                              ; 15 (0)      ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 5 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator                                                                                                                                                                                                                                                                                                             ; byte_enable_generator                                         ; candy_avb_test_qsys ;
;                |thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM|                                                           ; 15 (10)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (9)       ; 0 (0)             ; 5 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM                                                                                                                                                                                                                                             ; thirty_two_bit_byteenable_FSM                                 ; candy_avb_test_qsys ;
;                   |sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM|                                                            ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM                                                                                                                                                                                 ; sixteen_bit_byteenable_FSM                                    ; candy_avb_test_qsys ;
;                   |sixteen_bit_byteenable_FSM:upper_sixteen_bit_byteenable_FSM|                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM:upper_sixteen_bit_byteenable_FSM                                                                                                                                                                                 ; sixteen_bit_byteenable_FSM                                    ; candy_avb_test_qsys ;
;             |scfifo:the_st_to_master_fifo|                                                                                                 ; 77 (0)      ; 39 (0)                    ; 0 (0)         ; 10496       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 39 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo                                                                                                                                                                                                                                                                                                                                ; scfifo                                                        ; work                ;
;                |scfifo_qe01:auto_generated|                                                                                                ; 77 (0)      ; 39 (0)                    ; 0 (0)         ; 10496       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 0 (0)             ; 39 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_qe01:auto_generated                                                                                                                                                                                                                                                                                                     ; scfifo_qe01                                                   ; work                ;
;                   |a_dpfifo_e601:dpfifo|                                                                                                   ; 77 (51)     ; 39 (16)                   ; 0 (0)         ; 10496       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (35)      ; 0 (0)             ; 39 (16)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_qe01:auto_generated|a_dpfifo_e601:dpfifo                                                                                                                                                                                                                                                                                ; a_dpfifo_e601                                                 ; work                ;
;                      |altsyncram_qog1:FIFOram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10496       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_qe01:auto_generated|a_dpfifo_e601:dpfifo|altsyncram_qog1:FIFOram                                                                                                                                                                                                                                                        ; altsyncram_qog1                                               ; work                ;
;                      |cntr_537:usedw_counter|                                                                                              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_qe01:auto_generated|a_dpfifo_e601:dpfifo|cntr_537:usedw_counter                                                                                                                                                                                                                                                         ; cntr_537                                                      ; work                ;
;                      |cntr_o2b:rd_ptr_msb|                                                                                                 ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_qe01:auto_generated|a_dpfifo_e601:dpfifo|cntr_o2b:rd_ptr_msb                                                                                                                                                                                                                                                            ; cntr_o2b                                                      ; work                ;
;                      |cntr_p2b:wr_ptr|                                                                                                     ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_qe01:auto_generated|a_dpfifo_e601:dpfifo|cntr_p2b:wr_ptr                                                                                                                                                                                                                                                                ; cntr_p2b                                                      ; work                ;
;             |write_burst_control:the_write_burst_control|                                                                                  ; 72 (72)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 34 (34)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|write_burst_control:the_write_burst_control                                                                                                                                                                                                                                                                                                                 ; write_burst_control                                           ; candy_avb_test_qsys ;
;       |candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|                                                                                      ; 970 (0)     ; 692 (0)                   ; 0 (0)         ; 71424       ; 9    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 257 (0)      ; 237 (0)           ; 476 (0)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx                                                                                                                                                                                                                                                                                                                                                                                              ; candy_avb_test_qsys_tse_0_dma_tx                              ; candy_avb_test_qsys ;
;          |altera_msgdma_prefetcher:prefetcher_internal|                                                                                    ; 469 (1)     ; 385 (0)                   ; 0 (0)         ; 20992       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (1)       ; 161 (0)           ; 233 (0)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal                                                                                                                                                                                                                                                                                                                                                 ; altera_msgdma_prefetcher                                      ; candy_avb_test_qsys ;
;             |altera_msgdma_prefetcher_csr:u_prefetcher_csr|                                                                                ; 132 (132)   ; 117 (117)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 32 (32)           ; 90 (90)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_csr:u_prefetcher_csr                                                                                                                                                                                                                                                                                                   ; altera_msgdma_prefetcher_csr                                  ; candy_avb_test_qsys ;
;             |altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|                                                                              ; 34 (34)     ; 28 (28)                   ; 0 (0)         ; 20992       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 28 (28)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo                                                                                                                                                                                                                                                                                                 ; altera_msgdma_prefetcher_fifo                                 ; candy_avb_test_qsys ;
;                |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 20992       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                           ; altsyncram                                                    ; work                ;
;                   |altsyncram_iab1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 20992       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_iab1                                               ; work                ;
;             |altera_msgdma_prefetcher_interrupt:u_prefetcher_interrupt|                                                                    ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_interrupt:u_prefetcher_interrupt                                                                                                                                                                                                                                                                                       ; altera_msgdma_prefetcher_interrupt                            ; candy_avb_test_qsys ;
;             |altera_msgdma_prefetcher_read:u_prefetcher_read|                                                                              ; 202 (202)   ; 181 (181)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 129 (129)         ; 54 (54)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read                                                                                                                                                                                                                                                                                                 ; altera_msgdma_prefetcher_read                                 ; candy_avb_test_qsys ;
;             |altera_msgdma_prefetcher_write_back:u_prefetcher_write_back|                                                                  ; 92 (92)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 60 (60)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back                                                                                                                                                                                                                                                                                     ; altera_msgdma_prefetcher_write_back                           ; candy_avb_test_qsys ;
;          |dispatcher:dispatcher_internal|                                                                                                  ; 196 (1)     ; 138 (1)                   ; 0 (0)         ; 41216       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 46 (0)            ; 100 (1)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal                                                                                                                                                                                                                                                                                                                                                               ; dispatcher                                                    ; candy_avb_test_qsys ;
;             |csr_block:the_csr_block|                                                                                                      ; 93 (93)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 45 (45)           ; 26 (26)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|csr_block:the_csr_block                                                                                                                                                                                                                                                                                                                                       ; csr_block                                                     ; candy_avb_test_qsys ;
;             |descriptor_buffers:the_descriptor_buffers|                                                                                    ; 44 (6)      ; 28 (3)                    ; 0 (0)         ; 15104       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (1)       ; 1 (1)             ; 29 (4)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers                                                                                                                                                                                                                                                                                                                     ; descriptor_buffers                                            ; candy_avb_test_qsys ;
;                |fifo_with_byteenables:the_read_command_FIFO|                                                                               ; 38 (38)     ; 25 (25)                   ; 0 (0)         ; 15104       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 25 (25)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO                                                                                                                                                                                                                                                                         ; fifo_with_byteenables                                         ; candy_avb_test_qsys ;
;                   |altsyncram:the_dp_ram|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15104       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram                                                                                                                                                                                                                                                   ; altsyncram                                                    ; work                ;
;                      |altsyncram_jdc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15104       ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated                                                                                                                                                                                                                    ; altsyncram_jdc1                                               ; work                ;
;             |response_block:the_response_block|                                                                                            ; 58 (2)      ; 43 (0)                    ; 0 (0)         ; 26112       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (2)       ; 0 (0)             ; 44 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block                                                                                                                                                                                                                                                                                                                             ; response_block                                                ; candy_avb_test_qsys ;
;                |scfifo:the_response_FIFO|                                                                                                  ; 56 (0)      ; 43 (0)                    ; 0 (0)         ; 26112       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 44 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO                                                                                                                                                                                                                                                                                                    ; scfifo                                                        ; work                ;
;                   |scfifo_2001:auto_generated|                                                                                             ; 56 (0)      ; 43 (0)                    ; 0 (0)         ; 26112       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 44 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated                                                                                                                                                                                                                                                                         ; scfifo_2001                                                   ; work                ;
;                      |a_dpfifo_9601:dpfifo|                                                                                                ; 56 (30)     ; 43 (17)                   ; 0 (0)         ; 26112       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 44 (18)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo                                                                                                                                                                                                                                                    ; a_dpfifo_9601                                                 ; work                ;
;                         |altsyncram_hog1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 26112       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram                                                                                                                                                                                                                            ; altsyncram_hog1                                               ; work                ;
;                         |cntr_637:usedw_counter|                                                                                           ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_637:usedw_counter                                                                                                                                                                                                                             ; cntr_637                                                      ; work                ;
;                         |cntr_p2b:rd_ptr_msb|                                                                                              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_p2b:rd_ptr_msb                                                                                                                                                                                                                                ; cntr_p2b                                                      ; work                ;
;                         |cntr_q2b:wr_ptr|                                                                                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_q2b:wr_ptr                                                                                                                                                                                                                                    ; cntr_q2b                                                      ; work                ;
;          |read_master:read_mstr_internal|                                                                                                  ; 307 (127)   ; 169 (56)                  ; 0 (0)         ; 9216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (66)     ; 30 (3)            ; 145 (59)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal                                                                                                                                                                                                                                                                                                                                                               ; read_master                                                   ; candy_avb_test_qsys ;
;             |MM_to_ST_Adapter:the_MM_to_ST_adapter|                                                                                        ; 111 (111)   ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 27 (27)           ; 48 (48)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|MM_to_ST_Adapter:the_MM_to_ST_adapter                                                                                                                                                                                                                                                                                                                         ; MM_to_ST_Adapter                                              ; candy_avb_test_qsys ;
;             |read_burst_control:the_read_burst_control|                                                                                    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|read_burst_control:the_read_burst_control                                                                                                                                                                                                                                                                                                                     ; read_burst_control                                            ; candy_avb_test_qsys ;
;             |scfifo:the_master_to_st_fifo|                                                                                                 ; 63 (0)      ; 39 (0)                    ; 0 (0)         ; 9216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo                                                                                                                                                                                                                                                                                                                                  ; scfifo                                                        ; work                ;
;                |scfifo_ue01:auto_generated|                                                                                                ; 63 (0)      ; 39 (0)                    ; 0 (0)         ; 9216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 40 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated                                                                                                                                                                                                                                                                                                       ; scfifo_ue01                                                   ; work                ;
;                   |a_dpfifo_h601:dpfifo|                                                                                                   ; 63 (37)     ; 39 (16)                   ; 0 (0)         ; 9216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (20)      ; 0 (0)             ; 40 (17)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo                                                                                                                                                                                                                                                                                  ; a_dpfifo_h601                                                 ; work                ;
;                      |altsyncram_0pg1:FIFOram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 9216        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|altsyncram_0pg1:FIFOram                                                                                                                                                                                                                                                          ; altsyncram_0pg1                                               ; work                ;
;                      |cntr_537:usedw_counter|                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_537:usedw_counter                                                                                                                                                                                                                                                           ; cntr_537                                                      ; work                ;
;                      |cntr_o2b:rd_ptr_msb|                                                                                                 ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_o2b:rd_ptr_msb                                                                                                                                                                                                                                                              ; cntr_o2b                                                      ; work                ;
;                      |cntr_p2b:wr_ptr|                                                                                                     ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_p2b:wr_ptr                                                                                                                                                                                                                                                                  ; cntr_p2b                                                      ; work                ;
;       |candy_avb_test_qsys_tse_0_tse:tse_0_tse|                                                                                            ; 2448 (0)    ; 1927 (0)                  ; 0 (0)         ; 76656       ; 12   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 519 (0)      ; 816 (0)           ; 1113 (0)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse                                                                                                                                                                                                                                                                                                                                                                                                    ; candy_avb_test_qsys_tse_0_tse                                 ; candy_avb_test_qsys ;
;          |altera_eth_tse_mac:i_tse_mac|                                                                                                    ; 2448 (1)    ; 1927 (1)                  ; 0 (0)         ; 76656       ; 12   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 519 (0)      ; 816 (0)           ; 1113 (1)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                                                                                                                                                                                                       ; altera_eth_tse_mac                                            ; candy_avb_test_qsys ;
;             |altera_tse_mac_control:U_MAC_CONTROL|                                                                                         ; 253 (0)     ; 170 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (0)       ; 62 (0)            ; 121 (0)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                                                                                                                                                                                                  ; altera_tse_mac_control                                        ; candy_avb_test_qsys ;
;                |altera_tse_host_control_small:U_CTRL|                                                                                      ; 16 (16)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 9 (9)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control_small:U_CTRL                                                                                                                                                                                                                                                                                             ; altera_tse_host_control_small                                 ; candy_avb_test_qsys ;
;                |altera_tse_register_map_small:U_REG|                                                                                       ; 239 (217)   ; 163 (141)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 62 (42)           ; 114 (112)        ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG                                                                                                                                                                                                                                                                                              ; altera_tse_register_map_small                                 ; candy_avb_test_qsys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                                     ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                                                                                                                                                                     ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                   |altera_tse_clock_crosser:U_EXCESS_COL|                                                                                  ; 8 (2)       ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL                                                                                                                                                                                                                                                        ; altera_tse_clock_crosser                                      ; candy_avb_test_qsys ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                   ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                   ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                   |altera_tse_clock_crosser:U_LATE_COL|                                                                                    ; 8 (2)       ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL                                                                                                                                                                                                                                                          ; altera_tse_clock_crosser                                      ; candy_avb_test_qsys ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;             |altera_tse_reset_synchronizer:reset_sync_0|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                                                                                                                                            ; altera_tse_reset_synchronizer                                 ; candy_avb_test_qsys ;
;             |altera_tse_reset_synchronizer:reset_sync_1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                                                                                                                                            ; altera_tse_reset_synchronizer                                 ; candy_avb_test_qsys ;
;             |altera_tse_reset_synchronizer:reset_sync_2|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2                                                                                                                                                                                                                                                                                                                            ; altera_tse_reset_synchronizer                                 ; candy_avb_test_qsys ;
;             |altera_tse_reset_synchronizer:reset_sync_3|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3                                                                                                                                                                                                                                                                                                                            ; altera_tse_reset_synchronizer                                 ; candy_avb_test_qsys ;
;             |altera_tse_reset_synchronizer:reset_sync_4|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4                                                                                                                                                                                                                                                                                                                            ; altera_tse_reset_synchronizer                                 ; candy_avb_test_qsys ;
;             |altera_tse_top_mdio:U_MDIO|                                                                                                   ; 176 (36)    ; 152 (36)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 49 (22)           ; 105 (13)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO                                                                                                                                                                                                                                                                                                                                            ; altera_tse_top_mdio                                           ; candy_avb_test_qsys ;
;                |altera_tse_mdio:U_MDIO|                                                                                                    ; 88 (88)     ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 21 (21)           ; 52 (52)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO                                                                                                                                                                                                                                                                                                                     ; altera_tse_mdio                                               ; candy_avb_test_qsys ;
;                |altera_tse_mdio_clk_gen:U_CLKGEN|                                                                                          ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 9 (9)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN                                                                                                                                                                                                                                                                                                           ; altera_tse_mdio_clk_gen                                       ; candy_avb_test_qsys ;
;                |altera_tse_mdio_cntl:U_CNTL|                                                                                               ; 39 (39)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 5 (5)             ; 31 (31)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL                                                                                                                                                                                                                                                                                                                ; altera_tse_mdio_cntl                                          ; candy_avb_test_qsys ;
;             |altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|                                                                                  ; 2018 (0)    ; 1589 (0)                  ; 0 (0)         ; 76656       ; 12   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 427 (0)      ; 696 (0)           ; 895 (0)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                                                                                                                                                                                           ; altera_tse_top_w_fifo_10_100_1000                             ; candy_avb_test_qsys ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_tse_clk_cntl:U_CLKCT|                                                                                               ; 9 (3)       ; 9 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 5 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                                                                                                                                                                                               ; altera_tse_clk_cntl                                           ; candy_avb_test_qsys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE                                                                                                                                                                                                                                            ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE                                                                                                                                                                                                                                            ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                |altera_tse_mii_rx_if:U_MRX|                                                                                                ; 34 (34)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 12 (12)           ; 21 (21)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                                                                                                                                                                                                ; altera_tse_mii_rx_if                                          ; candy_avb_test_qsys ;
;                |altera_tse_mii_tx_if:U_MTX|                                                                                                ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 4 (4)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                                                                                                                                                                                                ; altera_tse_mii_tx_if                                          ; candy_avb_test_qsys ;
;                |altera_tse_top_w_fifo:U_MAC|                                                                                               ; 1969 (0)    ; 1541 (0)                  ; 0 (0)         ; 76656       ; 12   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 425 (0)      ; 676 (0)           ; 868 (0)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                                                                                                                                                                                               ; altera_tse_top_w_fifo                                         ; candy_avb_test_qsys ;
;                   |altera_tse_rx_min_ff:U_RXFF|                                                                                            ; 510 (126)   ; 411 (73)                  ; 0 (0)         ; 38144       ; 5    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (53)      ; 195 (25)          ; 218 (52)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                                                                                                                                                                                                   ; altera_tse_rx_min_ff                                          ; candy_avb_test_qsys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                            ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                            ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                            ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                            ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                     ; 32 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 18 (0)            ; 12 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                        ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                        ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                      |altera_tse_a_fifo_34:RX_STATUS|                                                                                      ; 83 (27)     ; 73 (17)                   ; 0 (0)         ; 1280        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (4)       ; 33 (8)            ; 40 (15)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                                                                                                                                                                                                    ; altera_tse_a_fifo_34                                          ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|                                                           ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR                                                                                                                                                                             ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                                               ; altera_tse_altsyncram_dpm_fifo                                ; candy_avb_test_qsys ;
;                            |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                                               ; altsyncram                                                    ; work                ;
;                               |altsyncram_b8h1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated                                                                                                                                ; altsyncram_b8h1                                               ; work                ;
;                         |altera_tse_bin_cnt:U_RD|                                                                                          ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 15 (15)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                                                                                                                                                                                            ; altera_tse_bin_cnt                                            ; candy_avb_test_qsys ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                        ; 27 (27)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 8 (8)             ; 16 (16)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                                          ; altera_tse_gray_cnt                                           ; candy_avb_test_qsys ;
;                      |altera_tse_a_fifo_opt_1246:RX_DATA|                                                                                  ; 261 (82)    ; 223 (43)                  ; 0 (0)         ; 36864       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (23)      ; 113 (2)           ; 116 (57)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                                                                                                                                                                                                ; altera_tse_a_fifo_opt_1246                                    ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                  ; 30 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                                ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                  ; 30 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 20 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                                ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                                  ; 30 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                                ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|                                                                  ; 32 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 21 (0)            ; 10 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4                                                                                                                                                                                ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                                           ; altera_tse_altsyncram_dpm_fifo                                ; candy_avb_test_qsys ;
;                            |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                                           ; altsyncram                                                    ; work                ;
;                               |altsyncram_fdh1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated                                                                                                                            ; altsyncram_fdh1                                               ; work                ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                         ; 34 (34)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 10 (10)           ; 20 (20)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                                                                                                       ; altera_tse_gray_cnt                                           ; candy_avb_test_qsys ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                        ; 34 (34)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 10 (10)           ; 20 (20)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                                      ; altera_tse_gray_cnt                                           ; candy_avb_test_qsys ;
;                   |altera_tse_top_1geth:U_GETH|                                                                                            ; 761 (0)     ; 605 (0)                   ; 0 (0)         ; 112         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (0)      ; 284 (0)           ; 324 (0)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                                                                                                                                                                                                   ; altera_tse_top_1geth                                          ; candy_avb_test_qsys ;
;                      |altera_tse_mac_rx:U_RX|                                                                                              ; 380 (291)   ; 342 (281)                 ; 0 (0)         ; 112         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (15)      ; 205 (176)         ; 138 (97)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                                                                                                                                                                                            ; altera_tse_mac_rx                                             ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_10|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10                                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                    ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_11|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11                                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                    ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_13|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13                                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                    ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_9|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_tse_altshifttaps:U_SHIFTTAPS|                                                                              ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 112         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                                                                                                                                                                                                        ; altera_tse_altshifttaps                                       ; candy_avb_test_qsys ;
;                            |altshift_taps:shift_reg_rtl_0|                                                                                 ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 112         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0                                                                                                                                                                          ; altshift_taps                                                 ; work                ;
;                               |shift_taps_k1m:auto_generated|                                                                              ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 112         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 9 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated                                                                                                                                            ; shift_taps_k1m                                                ; work                ;
;                                  |altsyncram_2o71:altsyncram2|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 112         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|altsyncram_2o71:altsyncram2                                                                                                                ; altsyncram_2o71                                               ; work                ;
;                                  |cntr_g4f:cntr1|                                                                                          ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|cntr_g4f:cntr1                                                                                                                             ; cntr_g4f                                                      ; work                ;
;                                     |cmpr_gqb:cmpr4|                                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|cntr_g4f:cntr1|cmpr_gqb:cmpr4                                                                                                              ; cmpr_gqb                                                      ; work                ;
;                         |altera_tse_crc328checker:U_CRC|                                                                                   ; 63 (14)     ; 36 (4)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (9)       ; 10 (2)            ; 32 (3)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                                                                                                                                                                                             ; altera_tse_crc328checker                                      ; candy_avb_test_qsys ;
;                            |altera_tse_crc32galois8:U_GALS|                                                                                ; 49 (49)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 8 (8)             ; 29 (29)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                                                                                                              ; altera_tse_crc32galois8                                       ; candy_avb_test_qsys ;
;                      |altera_tse_mac_tx:U_TX|                                                                                              ; 381 (296)   ; 263 (195)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (98)     ; 79 (44)           ; 186 (155)        ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                                                                                                                                                                                            ; altera_tse_mac_tx                                             ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                         ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_7|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                                  ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 6 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                                            ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                                  ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                    ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                                  ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                    ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                                  ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                    ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                                  ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                    ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                                  ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                    ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_tse_crc328generator:U_CRC|                                                                                 ; 57 (0)      ; 38 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 15 (0)            ; 25 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                                                                                                                                                                                           ; altera_tse_crc328generator                                    ; candy_avb_test_qsys ;
;                            |altera_tse_crc32ctl8:U_CTL|                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL                                                                                                                                                                                ; altera_tse_crc32ctl8                                          ; candy_avb_test_qsys ;
;                            |altera_tse_crc32galois8:U_GALS|                                                                                ; 51 (51)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 9 (9)             ; 25 (25)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                                                                                                            ; altera_tse_crc32galois8                                       ; candy_avb_test_qsys ;
;                   |altera_tse_tx_min_ff:U_TXFF|                                                                                            ; 704 (101)   ; 525 (78)                  ; 0 (0)         ; 38400       ; 6    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 175 (20)     ; 197 (9)           ; 332 (75)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                                                                                                                                                                                                   ; altera_tse_tx_min_ff                                          ; candy_avb_test_qsys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|                                                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA                                                                                                                                                                                                            ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16                                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                   ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                     ; 30 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 17 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                                                         ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                           ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                      |altera_tse_a_fifo_13:TX_STATUS|                                                                                      ; 83 (19)     ; 74 (10)                   ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (3)        ; 33 (0)            ; 41 (16)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                                                                                                                                                                                                    ; altera_tse_a_fifo_13                                          ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                  ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (0)            ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                                    ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                            ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                            ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                            ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                            ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                            ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                            ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                            ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                            ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                                               ; altera_tse_altsyncram_dpm_fifo                                ; candy_avb_test_qsys ;
;                            |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                                               ; altsyncram                                                    ; work                ;
;                               |altsyncram_55h1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_55h1:auto_generated                                                                                                                                ; altsyncram_55h1                                               ; work                ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                         ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 15 (15)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                                                                                                                                                                                           ; altera_tse_gray_cnt                                           ; candy_avb_test_qsys ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                        ; 27 (27)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 8 (8)             ; 16 (16)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                                          ; altera_tse_gray_cnt                                           ; candy_avb_test_qsys ;
;                      |altera_tse_a_fifo_opt_1246:TX_DATA|                                                                                  ; 275 (94)    ; 226 (46)                  ; 0 (0)         ; 36864       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (28)      ; 117 (5)           ; 117 (61)         ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                                                                                                                                                                                                ; altera_tse_a_fifo_opt_1246                                    ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                  ; 30 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                                ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                  ; 33 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 19 (0)            ; 11 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                                ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                                  ; 30 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (0)            ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                                ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|                                                                  ; 31 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 13 (0)            ; 17 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4                                                                                                                                                                                ; altera_eth_tse_std_synchronizer_bundle                        ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; candy_avb_test_qsys ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                                 ; candy_avb_test_qsys ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                                           ; altera_tse_altsyncram_dpm_fifo                                ; candy_avb_test_qsys ;
;                            |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                                           ; altsyncram                                                    ; work                ;
;                               |altsyncram_pdh1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 4    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_pdh1:auto_generated                                                                                                                            ; altsyncram_pdh1                                               ; work                ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                         ; 35 (35)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 10 (10)           ; 20 (20)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                                                                                                       ; altera_tse_gray_cnt                                           ; candy_avb_test_qsys ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                        ; 34 (34)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 10 (10)           ; 20 (20)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                                      ; altera_tse_gray_cnt                                           ; candy_avb_test_qsys ;
;                      |altera_tse_altsyncram_dpm_fifo:U_RTSM|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                                                                                                                                                                                             ; altera_tse_altsyncram_dpm_fifo                                ; candy_avb_test_qsys ;
;                         |altsyncram:altsyncram_component|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component                                                                                                                                                                                             ; altsyncram                                                    ; work                ;
;                            |altsyncram_t7h1:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_t7h1:auto_generated                                                                                                                                                              ; altsyncram_t7h1                                               ; work                ;
;                      |altera_tse_retransmit_cntl:U_RETR|                                                                                   ; 217 (173)   ; 111 (79)                  ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (93)     ; 20 (14)           ; 92 (66)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR                                                                                                                                                                                                                                 ; altera_tse_retransmit_cntl                                    ; candy_avb_test_qsys ;
;                         |altera_tse_lfsr_10:U_LFSR|                                                                                        ; 44 (44)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 6 (6)             ; 26 (26)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR                                                                                                                                                                                                       ; altera_tse_lfsr_10                                            ; candy_avb_test_qsys ;
;       |candy_avb_test_qsys_uart_0:uart_0|                                                                                                  ; 149 (0)     ; 103 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 19 (0)            ; 85 (0)           ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0                                                                                                                                                                                                                                                                                                                                                                                                          ; candy_avb_test_qsys_uart_0                                    ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_uart_0_regs:the_candy_avb_test_qsys_uart_0_regs|                                                             ; 63 (63)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 16 (16)           ; 29 (29)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0|candy_avb_test_qsys_uart_0_regs:the_candy_avb_test_qsys_uart_0_regs                                                                                                                                                                                                                                                                                                                                      ; candy_avb_test_qsys_uart_0_regs                               ; candy_avb_test_qsys ;
;          |candy_avb_test_qsys_uart_0_rx:the_candy_avb_test_qsys_uart_0_rx|                                                                 ; 57 (55)     ; 38 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 3 (1)             ; 35 (35)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0|candy_avb_test_qsys_uart_0_rx:the_candy_avb_test_qsys_uart_0_rx                                                                                                                                                                                                                                                                                                                                          ; candy_avb_test_qsys_uart_0_rx                                 ; candy_avb_test_qsys ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0|candy_avb_test_qsys_uart_0_rx:the_candy_avb_test_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer                                       ; work                ;
;          |candy_avb_test_qsys_uart_0_tx:the_candy_avb_test_qsys_uart_0_tx|                                                                 ; 36 (36)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 28 (28)          ; 0          ; |CANDY_AVB|candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0|candy_avb_test_qsys_uart_0_tx:the_candy_avb_test_qsys_uart_0_tx                                                                                                                                                                                                                                                                                                                                          ; candy_avb_test_qsys_uart_0_tx                                 ; candy_avb_test_qsys ;
;    |sld_hub:auto_hub|                                                                                                                      ; 167 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (1)       ; 15 (0)            ; 70 (0)           ; 0          ; |CANDY_AVB|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; sld_hub                                                       ; altera_sld          ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|    ; 166 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 15 (0)            ; 70 (0)           ; 0          ; |CANDY_AVB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                  ; alt_sld_fab_with_jtag_input                                   ; altera_sld          ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                              ; 166 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 15 (0)            ; 70 (0)           ; 0          ; |CANDY_AVB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                               ; alt_sld_fab                                                   ; alt_sld_fab         ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                          ; 166 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (1)       ; 15 (3)            ; 70 (0)           ; 0          ; |CANDY_AVB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab                                       ; alt_sld_fab         ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                               ; 162 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 12 (0)            ; 70 (0)           ; 0          ; |CANDY_AVB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab_sldfabric                             ; alt_sld_fab         ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                           ; 162 (118)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (64)      ; 12 (11)           ; 70 (44)          ; 0          ; |CANDY_AVB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                  ; sld_jtag_hub                                                  ; work                ;
;                      |sld_rom_sr:hub_info_reg|                                                                                             ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; 0          ; |CANDY_AVB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                          ; sld_rom_sr                                                    ; work                ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                           ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; 0          ; |CANDY_AVB|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                        ; sld_shadow_jsm                                                ; altera_sld          ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; CODEC_CLKOUT   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ETH_CLKOUT     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[0]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[1]         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; UART_TX        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; UART_RTS       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ETH_MDC        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ETH_MII_TX_EN  ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ETH_MII_TXD[0] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ETH_MII_TXD[1] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ETH_MII_TXD[2] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ETH_MII_TXD[3] ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CKE       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CS        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_UDQM      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_LDQM      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; LS_A1          ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; LS_A3          ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; LS_A2          ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; LS_A5          ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; LS_A4          ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; LS_A7          ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; LS_A6          ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; LS_A8          ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; CODEC_SCL      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; CODEC_SDA      ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ETH_INTRRUPT   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ETH_MDIO       ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; CLK            ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; ETH_TX_CLK     ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --       ; --       ;
; RST            ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; UART_CTS       ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; ETH_MII_COL    ; Input    ; (6) 868 ps    ; --            ; --                    ; --       ; --       ;
; ETH_RX_CLK     ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --       ; --       ;
; UART_RX        ; Input    ; --            ; (6) 868 ps    ; --                    ; --       ; --       ;
; ETH_MII_CRS    ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --       ;
; ETH_MII_RX_DV  ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; ETH_MII_RXD[3] ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; ETH_MII_RXD[2] ; Input    ; --            ; (1) 178 ps    ; --                    ; --       ; --       ;
; ETH_MII_RXD[0] ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --       ;
; ETH_MII_RXD[1] ; Input    ; --            ; (1) 178 ps    ; --                    ; --       ; --       ;
; ETH_MII_RX_ER  ; Input    ; --            ; (2) 316 ps    ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                       ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; LS_A1                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; LS_A3                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; LS_A2                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; LS_A5                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; LS_A4                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; LS_A7                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; LS_A6                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; LS_A8                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; CODEC_SCL                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; CODEC_SDA                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; ETH_INTRRUPT                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ETH_MDIO                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]~feeder                                                                                                                                                                                                                ; 0                 ; 0       ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; CLK                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ETH_TX_CLK                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|mii_txdv_int                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|mii_txd_int[0]                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|mii_txd_int[1]                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|mii_txd_int[2]                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|mii_txd_int[3]                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_en_s[1]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_t7h1:auto_generated|ram_block1a0                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_t7h1:auto_generated|ram_block1a0                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_pdh1:auto_generated|ram_block1a0                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_pdh1:auto_generated|ram_block1a8                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_pdh1:auto_generated|ram_block1a16                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_pdh1:auto_generated|ram_block1a24                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_55h1:auto_generated|ram_block1a1                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[2]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[6]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[3]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[4]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[5]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[1]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[9]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[8]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[7]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[3]                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[16]                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[2]                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[20]                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[0]                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[11]                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[4]                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[23]                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[19]                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[22]                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[9]                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[7]                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[24]                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[29]                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[26]                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[30]                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[27]                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[0]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[4]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[6]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[1]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[5]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[2]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[3]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_1[7]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[5]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[7]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[2]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[6]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[3]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[0]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[4]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[1]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_en_s[0]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[0]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[1]                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[5]                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[6]                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[8]                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[12]                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[13]                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[10]                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[14]                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[15]                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[17]                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[21]                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[18]                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[28]                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[25]                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[31]                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[0]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[1]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[2]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[3]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[4]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[5]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[6]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[0]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[1]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[2]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[3]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[4]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[5]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[6]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[7]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[8]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[9]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[10]                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[11]                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[12]                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[13]                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[14]                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt[15]                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[0]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[1]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[2]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[3]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[4]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[5]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[6]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[0]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[1]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[2]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[3]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[4]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[5]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[6]                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt[0]                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt[1]                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt[2]                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt[3]                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt[4]                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[0]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[1]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[2]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[3]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[4]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[5]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[6]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[7]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|ptr_rck_diff[9]                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|ptr_rck_diff[8]                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|ptr_rck_diff[0]                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|ptr_rck_diff[1]                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|ptr_rck_diff[2]                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|ptr_rck_diff[3]                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|ptr_rck_diff[4]                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|ptr_rck_diff[5]                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|ptr_rck_diff[6]                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|ptr_rck_diff[7]                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[0]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[4]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[0]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|mii_pos                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[5]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[1]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[6]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[2]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[7]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[3]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[3]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[2]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[1]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[0]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[2]                                                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|crc_fwd                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[17]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[13]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[4]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gm_rx_col_reg2                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena_i                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                       ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_12[4]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[0]                                                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[1]                                                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_12[0]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_12[5]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_12[1]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_12[6]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_12[2]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[2]                                                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[1]                                                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_cnt[0]                                                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_12[7]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_12[3]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_wait                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag                                                                                                                                          ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[16]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[12]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[3]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                       ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_11[4]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_11[0]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_11[5]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_11[1]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_11[6]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_11[2]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_11[7]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_11[3]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[2]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_wait                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[4]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_12_b                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_wait                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_sav_int_reg                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_rd[0]                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_empty                                                                                                                                                                           ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden_d1                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[0]                                                                                                                                                                         ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                       ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_ena                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_rd[2]                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|rden_reg                                                                                                                                            ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[0]                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[1]                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[2]                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[3]                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[4]                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[5]                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[6]                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[7]                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[15]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[11]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[2]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_10[4]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_10[0]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_10[5]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_10[1]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_10[6]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_10[2]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_10[7]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_10[3]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[1]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_12                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[4]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[3]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[2]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[1]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[5]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[4]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[2]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[1]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_run[3]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_cnt[1]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_cnt[2]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_ipg_len_int[2]                                                                                                                                           ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_ipg_len_int[0]                                                                                                                                           ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_ipg_len_int[1]                                                                                                                                           ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_cnt[3]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_cnt[4]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_ipg_len_int[4]                                                                                                                                           ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_ipg_len_int[3]                                                                                                                                           ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_cnt[0]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|col_int                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gm_rx_crs_reg4                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_rd[1]                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|mac_ena                                                                                                                                          ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|sav_flag                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|aempty_flag                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|buf_wren                                                                                                                                         ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|buf_wraddr[0]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|buf_wraddr[1]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|buf_wraddr[2]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|buf_wraddr[3]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|buf_wraddr[4]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|buf_wraddr[5]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|buf_wraddr[6]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden_mii                                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|short_frm                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|col_reg                                                                                                                                          ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|excess_col_int                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state.STM_TYP_IDLE                                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state.STM_TYP_FLUSH                                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state.STM_TYP_WAIT_END                                                                                                                           ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state.STM_TYP_RETRANSMIT                                                                                                                         ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt_reg[1]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt_reg[0]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt_reg[3]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt_reg[2]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt_reg[5]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt_reg[4]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt_reg[6]                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state.STM_TYP_RETRANSMIT_SHORT                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state.STM_TYP_WAIT_COL_1                                                                                                                         ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[1]                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                                                                                                                         ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                       ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|stat_rden                                                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[14]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[10]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[1]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gm_rx_col_reg                                                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_9[4]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[5]                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_9[0]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_9[5]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_9[1]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_9[6]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_9[2]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_9[7]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_9[3]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_reg                                                                                                                                                                            ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_en_s[3]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gm_rx_crs_reg3                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|crs_d                                                                                                                                            ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state.STM_TYP_WAIT_COL                                                                                                                           ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_late                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state.STM_TYP_BACK_OFF                                                                                                                           ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|state.STM_TYP_COPY                                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|mac_ff_rden_reg                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[2]                                                                                                                                                                         ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_stat_rden                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[9]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_en_s[2]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_8[4]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[4]                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_8[0]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_8[5]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_8[1]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_8[6]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_8[2]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_8[7]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_8[3]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|empty_flag                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[0]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[1]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[2]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[3]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[4]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[5]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[6]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[7]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[8]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[9]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|wr_b_rptr[9]                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|wr_b_rptr[8]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|wr_b_rptr[7]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|wr_b_rptr[6]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|wr_b_rptr[5]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|wr_b_rptr[4]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|wr_b_rptr[3]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|wr_b_rptr[2]                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|wr_b_rptr[1]                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|wr_b_rptr[0]                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|clk_ena_reg                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]                                                                                                                                                                         ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_stat_rden_i                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[8]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_7[4]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[3]                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_7[0]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_7[5]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_7[1]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_7[6]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_7[2]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_7[7]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_7[3]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|rden_reg                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[12]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[0]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[1]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[13]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[2]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[14]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[10]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[15]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|z_reg[11]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[3]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[4]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[5]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[6]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[7]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[8]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[9]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[7]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_6[4]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[2]                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_6[0]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_6[5]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_6[1]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_6[6]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_6[2]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_6[7]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_6[3]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[12]                                                                                                             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[15]                                                                                                             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[14]                                                                                                             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[13]                                                                                                             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[10]                                                                                                             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR|lfsr_o[11]                                                                                                             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[6]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[4]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[1]                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[0]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[5]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[1]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[6]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[2]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[7]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[3]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[5]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[4]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[0]                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[0]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[5]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[1]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[6]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[2]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[7]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_4[3]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|tx_done_reg                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|in_data_toggle                                                                                                                                                            ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|in_data_toggle                                                                                                                                                          ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[4]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[4]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[0]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[5]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[1]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[6]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[2]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[7]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[3]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|late_col                                                                                                                                         ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|excess_col                                                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                            ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[3]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[4]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[0]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[5]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[1]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[6]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[2]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[7]                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_2[3]                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|late_col_int                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                            ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[2]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[1]                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[28]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[24]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[29]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[25]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[30]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[26]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[31]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[27]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[20]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[16]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[21]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[17]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[22]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[18]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[23]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[19]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[12]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[8]                                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[13]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[9]                                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[14]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[10]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[15]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[11]                                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[4]                                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[0]                                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[5]                                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[1]                                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[6]                                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[2]                                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[7]                                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[3]                                                                                                                                                                    ; 0                 ; 0       ;
; RST                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                   ; 1                 ; 6       ;
; UART_CTS                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0|candy_avb_test_qsys_uart_0_regs:the_candy_avb_test_qsys_uart_0_regs|cts_status_bit~feeder                                                                                                                                                                                                                                 ; 1                 ; 6       ;
; ETH_MII_COL                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gm_rx_col_reg~0                                                                                                                                             ; 0                 ; 6       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                              ; 0                 ; 6       ;
; ETH_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|ram_block1a0                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|ram_block1a4                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|ram_block1a16                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|ram_block1a24                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated|ram_block1a0                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[2]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[6]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[0]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[7]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[1]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[3]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[4]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_1[5]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[2]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[7]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[1]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[8]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[9]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[3]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[4]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[5]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[6]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[23]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[22]                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[2]                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[9]                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[0]                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[30]                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[29]                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[27]                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[20]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[19]                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[16]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[4]                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[26]                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[3]                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[7]                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[24]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[11]                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[9]                                                                                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[10]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[11]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[12]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[13]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[14]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[15]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[8]                                                                                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[17]                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[16]                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[20]                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[19]                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[18]                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[23]                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[21]                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[22]                                                                                                                                                                      ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[3]                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_o                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[2]                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[0]                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[1]                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[4]                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[5]                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[6]                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[7]                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32                                                                                                                                                                          ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[31]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[28]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[25]                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[21]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[18]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[17]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[15]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[14]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[13]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[12]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[10]                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[8]                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[6]                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[5]                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[1]                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[1]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[2]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[3]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[4]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[5]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[6]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[7]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|ptr_wck_diff[9]                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|ptr_wck_diff[8]                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|ptr_wck_diff[7]                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|ptr_wck_diff[6]                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|ptr_wck_diff[5]                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|ptr_wck_diff[4]                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|ptr_wck_diff[3]                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|ptr_wck_diff[2]                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|ptr_wck_diff[1]                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|ptr_wck_diff[0]                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|altsyncram_2o71:altsyncram2|ram_block3a0                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_sop32                                                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_eop32                                                                                                                                                                           ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[1]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[5]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[1]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[2]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[3]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_eop_int                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_wren_int                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_sop_int                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[9]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[30]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[2]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[4]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_ok[4]                                                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_a_full_s                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|end_wr_fifo                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|start_wr_fifo                                                                                                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|fifo_wr_wait                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[24]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[25]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[26]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[27]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[28]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[29]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[30]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[31]                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_clk_ena                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[8]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[29]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[1]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[3]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_ok[3]                                                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|afull_flag                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_latched_temp                                                                                                                                         ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_ok                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[25]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[24]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[20]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[19]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[23]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_to_write                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[21]                                                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[5]                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[6]                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[7]                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[4]                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[3]                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[2]                                                                                                                                     ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[1]                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[0]                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[0]                                                                                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[0]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[1]                                                                                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[1]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[2]                                                                                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[2]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[3]                                                                                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[3]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[4]                                                                                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[4]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[5]                                                                                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[5]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[6]                                                                                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[6]                                                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[7]                                                                                                                                                                       ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[7]                                                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_done_reg                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[7]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[28]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[0]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[2]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_ok[2]                                                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[23]                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[1]                                                                                                                                            ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[18]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                             ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[22]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[12]                                                                                                                                             ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_frm                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[20]                                                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[0]                                                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[1]                                                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[2]                                                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[3]                                                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[4]                                                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[5]                                                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[6]                                                                                                                                                   ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[7]                                                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[21]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[17]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[16]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[15]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[14]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[13]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[12]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[11]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[10]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[9]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[8]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[7]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[6]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[5]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[4]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[3]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[2]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[1]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[0]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[11]                                                                                                                                          ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[10]                                                                                                                                          ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[6]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[5]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[4]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren_s[3]                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[27]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr_wait                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_vld[1]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|crc_ok[1]                                                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[9]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[8]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[7]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[6]                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[5]                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[4]                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[3]                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[2]                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[1]                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|rd_b_wptr[0]                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[22]                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[0]                                                                                                                                            ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[11]                                                                                                                                             ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cmd_frm[0]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[19]                                                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress                                                                                                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|enable_rx_reg3                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[26]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stat_wr                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|eof_dly[2]                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|crc_ok                                                                                                                       ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[21]                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cmd_frm[1]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[10]                                                                                                                                             ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_type                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_pause_add_ok                                                                                                                                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_opcode                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[18]                                                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[0]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|cntr_g4f:cntr1|counter_reg_bit[0]                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|cntr_g4f:cntr1|counter_reg_bit[1]                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|cntr_g4f:cntr1|counter_reg_bit[2]                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|cntr_g4f:cntr1|counter_reg_bit[3]                           ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[1]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[2]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[3]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[4]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[5]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[6]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_8[7]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_reg_1                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_reg_2                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_reg_0                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|align_pipeline_1_2                                                                                                                                                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[3]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[2]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[0]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[1]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_1[3]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_1[2]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_1[1]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_1[0]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[25]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|eof_dly[1]                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0] ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[20]                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[9]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[7]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[6]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[5]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[4]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[3]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[2]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[1]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_7[0]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[7]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[6]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[5]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[4]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[0]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[3]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[2]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_5[1]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_6[7]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_6[6]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_6[5]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_6[4]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_6[3]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_6[2]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_6[1]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_6[0]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[17]                                                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[24]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|eof_dly[0]                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1  ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[19]                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[8]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_mac                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[6]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_4[7]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_4[6]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_4[5]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_4[4]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_4[0]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_4[3]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_4[2]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_4[1]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[16]                                                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[23]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[18]                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[7]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[0]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[1]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[2]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[3]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[4]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[5]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[6]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_3[7]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[5]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[15]                                                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[22]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[17]                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[6]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[0]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[1]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[2]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[3]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[4]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[5]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[6]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_2[7]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[4]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[14]                                                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[21]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[16]                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[5]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[3]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[13]                                                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[20]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[15]                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[4]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[0]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[1]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[2]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[3]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[4]                                                                                                                                                    ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[5]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[6]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_0[7]                                                                                                                                                    ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[2]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[12]                                                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[19]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[14]                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[3]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[1]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[11]                                                                                                                                        ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[18]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[13]                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[2]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_2[0]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_2[1]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_2[2]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_2[3]                                                                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[0]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[10]                                                                                                                                        ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[17]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[12]                                                                                                                                                ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[1]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd                                                                                                                                                      ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[9]                                                                                                                                         ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[16]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[11]                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[0]                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|no_align_err                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[8]                                                                                                                                         ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[15]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[10]                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_en[1]                                                                                                                                             ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_p[7]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add                                                                                                                                                   ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|no_align_err_reg                                                                                                                                            ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[7]                                                                                                                                         ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[14]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[9]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_en[0]                                                                                                                                             ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[5]                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[4]                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[3]                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[2]                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[1]                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_sub[0]                                                                                                                                                ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[6]                                                                                                                                         ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[13]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[8]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[5]                                                                                                                                         ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[12]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[7]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[4]                                                                                                                                         ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[11]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[6]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[3]                                                                                                                                         ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[10]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[5]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[2]                                                                                                                                         ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[9]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[4]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[1]                                                                                                                                         ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[8]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[3]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard_p[0]                                                                                                                                         ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[7]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[2]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|ok_sfd_discard                                                                                                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[6]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[1]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[5]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_err_s[0]                                                                                                                                                 ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[4]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[3]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_reg_1                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_reg_0                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_reg_2                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[2]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[1]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_reg[0]                                                                                                                                                  ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|col_int                                                                                                                                                     ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|gm_rx_col_reg[3]                                                                                                                                            ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                             ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|gm_rx_col_reg[2]                                                                                                                                            ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                             ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|gm_rx_col_reg[1]                                                                                                                                            ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                              ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|gm_rx_col_reg[0]                                                                                                                                            ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                             ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                             ; 1                 ; 0       ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                              ; 1                 ; 0       ;
; UART_RX                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0|candy_avb_test_qsys_uart_0_rx:the_candy_avb_test_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder                                                                                                                                                                                         ; 1                 ; 6       ;
; ETH_MII_CRS                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; 1                 ; 0       ;
; ETH_MII_RX_DV                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_reg_0                                                                                                                                                                                                  ; 0                 ; 0       ;
; ETH_MII_RXD[3]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[3]                                                                                                                                                                                                ; 0                 ; 0       ;
; ETH_MII_RXD[2]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[2]~feeder                                                                                                                                                                                         ; 1                 ; 1       ;
; ETH_MII_RXD[0]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[0]                                                                                                                                                                                                ; 1                 ; 0       ;
; ETH_MII_RXD[1]                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[1]~feeder                                                                                                                                                                                         ; 1                 ; 1       ;
; ETH_MII_RX_ER                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_reg_0~feeder                                                                                                                                                                                          ; 1                 ; 2       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                ; Location               ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_G5                 ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_G5                 ; 41      ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; ETH_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_M12                ; 565     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; ETH_TX_CLK                                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_N9                 ; 640     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X25_Y18_N0        ; 171     ; Clock                                              ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X25_Y18_N0        ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[15]~25                                                                                                                                                                                                                                                                         ; LCCOMB_X28_Y17_N0      ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[4]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y13_N18     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                                                                                                                                                                                                                                  ; FF_X27_Y21_N13         ; 209     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0                                                                                                                                                                                                                                                                                                   ; LCCOMB_X26_Y22_N0      ; 2       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[0]~5                                                                                                                                                                                                                                                                                             ; LCCOMB_X27_Y21_N26     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[0]~4                                                                                                                                                                                                                                                                                            ; LCCOMB_X26_Y22_N12     ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~31                                                                                                                                                                                                                                                                                              ; LCCOMB_X26_Y23_N18     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_backup_reg[1]~1                                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y21_N26     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[12]~4                                                                                                                                                                                                                                                                                  ; LCCOMB_X26_Y17_N20     ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[9]~3                                                                                                                                                                                                                                                                                   ; LCCOMB_X26_Y17_N26     ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                                                                                                                                                                                                  ; FF_X27_Y18_N15         ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP                                                                                                                                                                                                                                                                                 ; FF_X27_Y18_N5          ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[0]~7                                                                                                                                                                                                                                                                                            ; LCCOMB_X26_Y19_N26     ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                                                                                                                                                                                                ; FF_X26_Y19_N13         ; 48      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WRITE                                                                                                                                                                                                                                                                               ; FF_X26_Y19_N25         ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~26                                                                                                                                                                                                                                                                                              ; LCCOMB_X26_Y19_N2      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc                                                                                                                                                                                                                                                                                                                   ; UNVM_X0_Y18_N40        ; 2       ; Clock                                              ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                                       ; FF_X47_Y19_N17         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                        ; FF_X47_Y19_N13         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                        ; FF_X47_Y19_N13         ; 3803    ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                ; FF_X43_Y18_N9          ; 2418    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X22_Y16_N28     ; 9       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; candy_avb_test_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                    ; FF_X33_Y7_N21          ; 38      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                                                          ; PLL_1                  ; 5188    ; Clock                                              ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[4]                                                                                                                                                                                                                                                                                                          ; PLL_1                  ; 2955    ; Clock                                              ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                                                          ; PLL_1                  ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                                                                                                             ; FF_X32_Y7_N1           ; 2       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_avalon_st_adapter:avalon_st_adapter|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0:timing_adapter_0|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo:candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo|always1~0                                                                                                                                            ; LCCOMB_X43_Y25_N0      ; 22      ; Clock enable, Sync. clear, Write enable            ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_avalon_st_adapter:avalon_st_adapter|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0:timing_adapter_0|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo:candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo|always1~1                                                                                                                                            ; LCCOMB_X32_Y26_N4      ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_descriptor_memory:descriptor_memory|wren~0                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X47_Y9_N2       ; 4       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X34_Y24_N8      ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                            ; FF_X29_Y9_N25          ; 49      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y24_N16     ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                 ; LCCOMB_X30_Y24_N6      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|alt_jtag_atlantic:candy_avb_test_qsys_jtaguart_0_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X31_Y24_N6      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                       ; LCCOMB_X46_Y24_N12     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                       ; LCCOMB_X34_Y24_N24     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y9_N10      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                                            ; FF_X31_Y8_N7           ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|ien_AF~4                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X31_Y8_N18      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|r_val~0                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X34_Y24_N22     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|read_0                                                                                                                                                                                                                                                                                                                                                             ; FF_X31_Y8_N17          ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X39_Y24_N10     ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X33_Y7_N24      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                ; LCCOMB_X34_Y7_N0       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                ; LCCOMB_X43_Y13_N16     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:descriptor_memory_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X47_Y9_N20      ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                ; LCCOMB_X34_Y25_N16     ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                                             ; LCCOMB_X48_Y25_N8      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                                             ; LCCOMB_X48_Y25_N30     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                                             ; LCCOMB_X48_Y25_N0      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                                             ; LCCOMB_X48_Y25_N2      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                                             ; LCCOMB_X48_Y25_N28     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                                             ; LCCOMB_X48_Y25_N22     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                                             ; LCCOMB_X48_Y25_N16     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                                             ; LCCOMB_X48_Y25_N18     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                               ; LCCOMB_X48_Y27_N4      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y27_N24     ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y27_N26     ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y27_N2      ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y27_N30     ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y27_N0      ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y27_N14     ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y27_N28     ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                           ; FF_X38_Y27_N31         ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~3                                                                                                                                                                                                                                                                         ; LCCOMB_X36_Y27_N8      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                           ; LCCOMB_X25_Y14_N0      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rdata_fifo|mem~416                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y22_N6      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rdata_fifo|mem~417                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y22_N28     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rdata_fifo|mem~418                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y22_N18     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rdata_fifo|mem~419                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y22_N20     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rdata_fifo|mem~420                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y22_N14     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rdata_fifo|mem~421                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y22_N12     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rdata_fifo|mem~422                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y22_N30     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rdata_fifo|mem~423                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y22_N8      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                     ; LCCOMB_X30_Y22_N16     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y15_N22     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_rx_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X33_Y13_N16     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_rx_csr_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X33_Y16_N26     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_rx_prefetcher_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                         ; LCCOMB_X36_Y11_N18     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_rx_prefetcher_csr_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X36_Y11_N4      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_tx_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X34_Y8_N20      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_tx_csr_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X37_Y8_N16      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_tx_prefetcher_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                         ; LCCOMB_X38_Y1_N2       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tse_0_dma_tx_prefetcher_csr_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X38_Y1_N28      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                         ; LCCOMB_X25_Y9_N28      ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                         ; LCCOMB_X29_Y8_N20      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                         ; LCCOMB_X24_Y9_N30      ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                         ; LCCOMB_X29_Y9_N20      ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                           ; LCCOMB_X43_Y9_N14      ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                           ; LCCOMB_X47_Y11_N8      ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                         ; LCCOMB_X47_Y6_N6       ; 55      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                         ; LCCOMB_X48_Y15_N18     ; 55      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                         ; LCCOMB_X37_Y19_N28     ; 50      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                           ; LCCOMB_X33_Y13_N0      ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                           ; LCCOMB_X34_Y8_N16      ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                           ; LCCOMB_X35_Y7_N28      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                           ; LCCOMB_X36_Y11_N0      ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                           ; LCCOMB_X38_Y1_N12      ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                                              ; LCCOMB_X36_Y18_N26     ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_016|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                           ; LCCOMB_X34_Y25_N12     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_018|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                           ; LCCOMB_X42_Y8_N22      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_019|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                         ; LCCOMB_X43_Y17_N4      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                             ; LCCOMB_X29_Y9_N6       ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:descriptor_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                    ; LCCOMB_X46_Y10_N0      ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:descriptor_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                     ; LCCOMB_X47_Y9_N14      ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                               ; LCCOMB_X34_Y22_N28     ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                ; LCCOMB_X36_Y25_N4      ; 69      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tse_0_dma_rx_descriptor_read_master_translator|address_register[21]~34                                                                                                                                                                                                                                               ; LCCOMB_X46_Y11_N28     ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tse_0_dma_rx_descriptor_read_master_translator|always4~0                                                                                                                                                                                                                                                             ; LCCOMB_X48_Y11_N20     ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tse_0_dma_rx_mm_write_translator|address_register[19]~0                                                                                                                                                                                                                                                              ; LCCOMB_X42_Y22_N6      ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tse_0_dma_rx_mm_write_translator|address_register[19]~1                                                                                                                                                                                                                                                              ; LCCOMB_X42_Y21_N16     ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tse_0_dma_tx_descriptor_read_master_translator|address_register[13]~34                                                                                                                                                                                                                                               ; LCCOMB_X42_Y9_N28      ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tse_0_dma_tx_descriptor_read_master_translator|always4~0                                                                                                                                                                                                                                                             ; LCCOMB_X43_Y9_N20      ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tse_0_dma_tx_mm_read_translator|address_register[5]~0                                                                                                                                                                                                                                                                ; LCCOMB_X38_Y19_N0      ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:tse_0_dma_tx_mm_read_translator|always4~0                                                                                                                                                                                                                                                                            ; LCCOMB_X38_Y19_N6      ; 55      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:descriptor_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                                                         ; LCCOMB_X48_Y9_N22      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:descriptor_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~11                                                                                                                                                                                                                  ; LCCOMB_X48_Y9_N12      ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:descriptor_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                                                ; LCCOMB_X48_Y9_N14      ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                                                           ; LCCOMB_X33_Y25_N8      ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~2                                                                                                                                                                                                                                 ; LCCOMB_X36_Y27_N22     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tse_0_dma_rx_csr_agent|m0_read~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X33_Y16_N12     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tse_0_dma_tx_csr_agent|m0_read~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X36_Y9_N18      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_0_data_master_limiter|pending_response_count[3]~9                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y9_N28      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_0_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                                             ; LCCOMB_X26_Y11_N18     ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_0_instruction_master_limiter|pending_response_count[3]~8                                                                                                                                                                                                                                                         ; LCCOMB_X20_Y13_N4      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_0_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y13_N10     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[1]~7                                                                                                                                                                                                                                                            ; LCCOMB_X35_Y21_N4      ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                      ; FF_X35_Y22_N11         ; 80      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                   ; LCCOMB_X34_Y25_N18     ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always9~2                                                                                                                                                                                                                                                                    ; LCCOMB_X34_Y25_N22     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LCCOMB_X24_Y13_N14     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y13_N0      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LCCOMB_X25_Y13_N16     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_006:cmd_mux_007|update_grant~1                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y13_N22     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_016:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LCCOMB_X33_Y23_N14     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_016:cmd_mux_016|update_grant~0                                                                                                                                                                                                                                                                         ; LCCOMB_X34_Y22_N10     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_018:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                     ; LCCOMB_X42_Y11_N22     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|candy_avb_test_qsys_mm_interconnect_0_cmd_mux_018:cmd_mux_018|update_grant~0                                                                                                                                                                                                                                                                         ; LCCOMB_X41_Y11_N26     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector27~6                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X48_Y27_N10     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|Selector34~2                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X49_Y29_N0      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X49_Y26_N18     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|active_rnw~3                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X48_Y29_N8      ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|candy_avb_test_qsys_new_sdram_controller_0_input_efifo_module:the_candy_avb_test_qsys_new_sdram_controller_0_input_efifo_module|entry_0[40]~0                                                                                                                                                                                              ; LCCOMB_X39_Y26_N26     ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|candy_avb_test_qsys_new_sdram_controller_0_input_efifo_module:the_candy_avb_test_qsys_new_sdram_controller_0_input_efifo_module|entry_1[40]~0                                                                                                                                                                                              ; LCCOMB_X39_Y26_N4      ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]~2                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X49_Y29_N16     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010                                                                                                                                                                                                                                                                                                                          ; FF_X48_Y29_N17         ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                                                                                                                                                                                                                                          ; FF_X49_Y26_N17         ; 60      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                                                                                                                                                                                                                                          ; FF_X49_Y28_N5          ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X50_Y26_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X50_Y26_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X50_Y11_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X50_Y10_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X50_Y8_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X50_Y8_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X50_Y8_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                           ; DDIOOECELL_X50_Y10_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X50_Y15_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X50_Y21_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X50_Y16_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X50_Y15_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X50_Y16_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X50_Y24_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X50_Y2_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                            ; DDIOOECELL_X50_Y11_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X25_Y12_N6      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_dc_rd_data_cnt[0]~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X15_Y11_N18     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_dc_rd_data_cnt[0]~1                                                                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y11_N6      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y11_N14     ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y12_N30     ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_dc_wr_data_cnt[2]~2                                                                                                                                                                                                                                                                                                                ; LCCOMB_X24_Y11_N28     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                           ; FF_X13_Y11_N23         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                  ; FF_X6_Y11_N9           ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y11_N8      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_inst_result[15]~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X9_Y12_N6       ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                                                ; FF_X9_Y12_N29          ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                                       ; FF_X14_Y8_N1           ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                          ; FF_X15_Y11_N21         ; 863     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_pipe_flush_waddr[0]~17                                                                                                                                                                                                                                                                                                             ; LCCOMB_X9_Y12_N0       ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X15_Y11_N16     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X11_Y11_N6      ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X8_Y5_N4        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                               ; FF_X2_Y13_N31          ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y13_N30     ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                              ; FF_X2_Y11_N29          ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|D_src2[0]~4                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X4_Y8_N20       ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|D_src2[16]~2                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X4_Y8_N8        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|D_src2[5]~3                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X4_Y8_N10       ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                          ; FF_X2_Y10_N5           ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X7_Y13_N16      ; 168     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                               ; LCCOMB_X3_Y11_N12      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                                         ; LCCOMB_X2_Y12_N6       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                                             ; FF_X12_Y11_N27         ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|M_dc_raw_hazard~16                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y13_N16     ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|W_ienable_reg_irq0_nxt~1                                                                                                                                                                                                                                                                                                             ; LCCOMB_X10_Y11_N28     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_ic_data_module:candy_avb_test_qsys_nios2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ram_block1a0~0                                                                                                                                                                       ; LCCOMB_X8_Y13_N12      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                   ; FF_X20_Y14_N25         ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X14_Y16_N27         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X17_Y16_N2      ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LCCOMB_X15_Y16_N12     ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X15_Y16_N30     ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X14_Y16_N17         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck|sr[12]~13                    ; LCCOMB_X13_Y16_N22     ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck|sr[12]~14                    ; LCCOMB_X13_Y16_N20     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck|sr[23]~21                    ; LCCOMB_X13_Y16_N30     ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck|sr[23]~22                    ; LCCOMB_X13_Y16_N8      ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_tck|sr[37]~31                    ; LCCOMB_X13_Y16_N10     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy|virtual_state_sdr~0                                       ; LCCOMB_X13_Y16_N0      ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper:the_candy_avb_test_qsys_nios2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:candy_avb_test_qsys_nios2_0_cpu_debug_slave_phy|virtual_state_uir~0                                       ; LCCOMB_X14_Y16_N10     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_avalon_reg:the_candy_avb_test_qsys_nios2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                        ; LCCOMB_X17_Y12_N2      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_oci_break:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_break|break_readreg[8]~0                                                                                                                       ; LCCOMB_X14_Y16_N14     ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_oci_break:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_break|break_readreg[8]~1                                                                                                                       ; LCCOMB_X15_Y16_N24     ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem:the_candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem|MonDReg[0]~14                                                                                                                                  ; LCCOMB_X16_Y16_N18     ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem:the_candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem|MonDReg[10]~16                                                                                                                                 ; LCCOMB_X17_Y15_N22     ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem:the_candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem|MonDReg[18]~20                                                                                                                                 ; LCCOMB_X16_Y16_N4      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem:the_candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                               ; LCCOMB_X22_Y15_N0      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem:the_candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                 ; LCCOMB_X21_Y12_N6      ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_offset_field[0]~2                                                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y11_N0      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                                            ; FF_X25_Y11_N27         ; 98      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|d_writedata[29]~32                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y11_N8      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X17_Y11_N26     ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y11_N8      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y11_N8      ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                   ; FF_X30_Y17_N15         ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|ic_fill_ap_cnt[3]~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y13_N24     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y16_N2       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y16_N4       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y12_N12     ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y16_N12     ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_pio_0:pio_0|always0~3                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y7_N24      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X29_Y5_N22      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X29_Y5_N14      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y6_N30      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y6_N16      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y6_N6       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y6_N26      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_1|always0~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X28_Y8_N30      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_1|always0~1                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X32_Y8_N26      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_1|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y8_N14      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_1|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y8_N10      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_1|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y8_N2       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_1|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y8_N18      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_2|always0~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X26_Y8_N24      ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_2|always0~1                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X26_Y8_N8       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_2|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y8_N16      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_2|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X26_Y8_N26      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_2|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X26_Y8_N2       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_timer_0:timer_2|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X26_Y8_N6       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_csr:u_prefetcher_csr|always6~0                                                                                                                                                                                                                                                           ; LCCOMB_X38_Y14_N2      ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_csr:u_prefetcher_csr|always7~0                                                                                                                                                                                                                                                           ; LCCOMB_X38_Y14_N24     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_csr:u_prefetcher_csr|nxt_desc_ptr_high[24]~0                                                                                                                                                                                                                                             ; LCCOMB_X38_Y14_N30     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_csr:u_prefetcher_csr|nxt_desc_ptr_low[11]~1                                                                                                                                                                                                                                              ; LCCOMB_X38_Y14_N4      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_csr:u_prefetcher_csr|run_nxt~1                                                                                                                                                                                                                                                           ; LCCOMB_X38_Y14_N28     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|internal_used[6]~0                                                                                                                                                                                                                                                ; LCCOMB_X47_Y16_N28     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[0]~0                                                                                                                                                                                                                                                 ; LCCOMB_X46_Y16_N2      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|write_address[1]~0                                                                                                                                                                                                                                                ; LCCOMB_X47_Y18_N26     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|always15~4                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y17_N6      ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|always16~0                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y17_N16     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|always17~0                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y17_N30     ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|ctrl_state.POLL_LOAD                                                                                                                                                                                                                                              ; FF_X42_Y16_N7          ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|ctrl_state.RD_REQ                                                                                                                                                                                                                                                 ; FF_X42_Y16_N21         ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|ctrl_state.WR_DONE                                                                                                                                                                                                                                                ; FF_X46_Y19_N1          ; 34      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|mm_read_address[18]~9                                                                                                                                                                                                                                             ; LCCOMB_X49_Y11_N30     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|poll_cnt[5]~18                                                                                                                                                                                                                                                    ; LCCOMB_X43_Y15_N26     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|rd_pend_done                                                                                                                                                                                                                                                      ; LCCOMB_X43_Y17_N10     ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back|mm_write_writedata[17]~9                                                                                                                                                                                                                              ; LCCOMB_X48_Y15_N28     ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back|wr_req_cnt_nxt[1]~0                                                                                                                                                                                                                                   ; LCCOMB_X48_Y15_N2      ; 43      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|reset_complete                                                                                                                                                                                                                                                                                                    ; LCCOMB_X42_Y18_N6      ; 29      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|csr_block:the_csr_block|Mux10~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y16_N8      ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[10]~5                                                                                                                                                                                                                                                                                           ; LCCOMB_X34_Y16_N8      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[18]~6                                                                                                                                                                                                                                                                                           ; LCCOMB_X33_Y16_N6      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[1]                                                                                                                                                                                                                                                                                              ; FF_X33_Y16_N31         ; 38      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[2]~1                                                                                                                                                                                                                                                                                            ; LCCOMB_X34_Y17_N4      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[31]~8                                                                                                                                                                                                                                                                                           ; LCCOMB_X33_Y20_N24     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[21]~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X35_Y16_N6      ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[6]~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X36_Y16_N6      ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                                                                                                                                                                                                                ; FF_X33_Y16_N11         ; 38      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[0]~0                                                                                                                                                                                                                       ; LCCOMB_X47_Y20_N24     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[7]~0                                                                                                                                                                                                                        ; LCCOMB_X46_Y21_N6      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[0]~0                                                                                                                                                                                                                       ; LCCOMB_X47_Y20_N22     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|issue_write_descriptor                                                                                                                                                                                                                                                                ; LCCOMB_X46_Y22_N12     ; 46      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|push_write_fifo~0                                                                                                                                                                                                                                                                     ; LCCOMB_X47_Y20_N30     ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|comb~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y18_N10     ; 43      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|_~14                                                                                                                                                                                                                 ; LCCOMB_X43_Y18_N0      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|_~5                                                                                                                                                                                                                  ; LCCOMB_X43_Y19_N28     ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|pulse_ram_output~1                                                                                                                                                                                                   ; LCCOMB_X43_Y19_N0      ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[0]~4                                                                                                                                                                                                                                                                 ; LCCOMB_X38_Y23_N8      ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[15]~19                                                                                                                                                                                                                                                               ; LCCOMB_X39_Y23_N14     ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1[21]~20                                                                                                                                                                                                                                                               ; LCCOMB_X36_Y23_N8      ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter|barrelshifter_B_d1~21                                                                                                                                                                                                                                                                   ; LCCOMB_X39_Y23_N24     ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter|bytes_to_next_boundary_minus_one_d1[1]                                                                                                                                                                                                                                                  ; FF_X44_Y22_N1          ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|actual_bytes_transferred_counter[1]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X43_Y23_N22     ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|always16~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X39_Y20_N30     ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|early_termination~5                                                                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y23_N2      ; 79      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|length_counter[11]~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X44_Y21_N28     ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|length_counter[11]~2                                                                                                                                                                                                                                                                                                          ; LCCOMB_X44_Y20_N28     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|length_sync_reset~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X46_Y22_N16     ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|reset_taken                                                                                                                                                                                                                                                                                                                   ; FF_X39_Y20_N27         ; 48      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_qe01:auto_generated|a_dpfifo_e601:dpfifo|cntr_o2b:rd_ptr_msb|_~1                                                                                                                                                                                                                          ; LCCOMB_X47_Y23_N28     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_qe01:auto_generated|a_dpfifo_e601:dpfifo|cntr_p2b:wr_ptr|_~0                                                                                                                                                                                                                              ; LCCOMB_X43_Y25_N16     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_qe01:auto_generated|a_dpfifo_e601:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                               ; LCCOMB_X44_Y23_N20     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_qe01:auto_generated|a_dpfifo_e601:dpfifo|rd_ptr_lsb~3                                                                                                                                                                                                                                     ; LCCOMB_X48_Y23_N18     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_qe01:auto_generated|a_dpfifo_e601:dpfifo|usedw_will_be_2~8                                                                                                                                                                                                                                ; LCCOMB_X43_Y24_N28     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|src_response_valid                                                                                                                                                                                                                                                                                                            ; FF_X46_Y22_N31         ; 35      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|write_burst_control:the_write_burst_control|burst_begin                                                                                                                                                                                                                                                                       ; LCCOMB_X42_Y23_N10     ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|write_burst_control:the_write_burst_control|burst_counter[5]~26                                                                                                                                                                                                                                                               ; LCCOMB_X42_Y22_N30     ; 6       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_csr:u_prefetcher_csr|always6~0                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y2_N28      ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_csr:u_prefetcher_csr|always7~0                                                                                                                                                                                                                                                           ; LCCOMB_X43_Y2_N2       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_csr:u_prefetcher_csr|nxt_desc_ptr_high[18]~0                                                                                                                                                                                                                                             ; LCCOMB_X43_Y2_N14      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_csr:u_prefetcher_csr|nxt_desc_ptr_low[18]~1                                                                                                                                                                                                                                              ; LCCOMB_X43_Y2_N4       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_csr:u_prefetcher_csr|run_nxt~1                                                                                                                                                                                                                                                           ; LCCOMB_X46_Y2_N28      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|internal_used[4]~0                                                                                                                                                                                                                                                ; LCCOMB_X48_Y3_N2       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[1]~0                                                                                                                                                                                                                                                 ; LCCOMB_X48_Y5_N8       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|write_address[8]~0                                                                                                                                                                                                                                                ; LCCOMB_X48_Y3_N30      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|always15~0                                                                                                                                                                                                                                                        ; LCCOMB_X42_Y8_N18      ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|always16~0                                                                                                                                                                                                                                                        ; LCCOMB_X42_Y8_N16      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|always18~0                                                                                                                                                                                                                                                        ; LCCOMB_X42_Y8_N24      ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|ctrl_state.POLL_LOAD                                                                                                                                                                                                                                              ; FF_X43_Y7_N21          ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|ctrl_state.RD_REQ                                                                                                                                                                                                                                                 ; FF_X42_Y5_N3           ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|ctrl_state.WR_DONE                                                                                                                                                                                                                                                ; FF_X43_Y7_N27          ; 34      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|mm_read_address[14]~9                                                                                                                                                                                                                                             ; LCCOMB_X42_Y5_N4       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|poll_cnt[6]~18                                                                                                                                                                                                                                                    ; LCCOMB_X42_Y5_N0       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|rd_pend_done                                                                                                                                                                                                                                                      ; LCCOMB_X42_Y8_N4       ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back|mm_write_writedata[18]~9                                                                                                                                                                                                                              ; LCCOMB_X47_Y6_N20      ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_write_back:u_prefetcher_write_back|wr_req_cnt_nxt[1]~0                                                                                                                                                                                                                                   ; LCCOMB_X47_Y6_N8       ; 43      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|reset_complete                                                                                                                                                                                                                                                                                                    ; LCCOMB_X48_Y5_N6       ; 29      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|csr_block:the_csr_block|Mux19~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y6_N18      ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[10]~3                                                                                                                                                                                                                                                                                           ; LCCOMB_X35_Y9_N22      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[17]~4                                                                                                                                                                                                                                                                                           ; LCCOMB_X35_Y9_N28      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[1]                                                                                                                                                                                                                                                                                              ; FF_X35_Y9_N17          ; 38      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[30]~6                                                                                                                                                                                                                                                                                           ; LCCOMB_X35_Y9_N2       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[7]~1                                                                                                                                                                                                                                                                                            ; LCCOMB_X39_Y9_N18      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                                                                                                                                                                                                                ; FF_X35_Y9_N19          ; 38      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|internal_used[5]~0                                                                                                                                                                                                                        ; LCCOMB_X37_Y10_N0      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|read_address[1]~0                                                                                                                                                                                                                         ; LCCOMB_X39_Y10_N14     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[1]~0                                                                                                                                                                                                                        ; LCCOMB_X43_Y7_N28      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|issue_read_descriptor                                                                                                                                                                                                                                                                 ; LCCOMB_X39_Y10_N30     ; 36      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|push_read_fifo~0                                                                                                                                                                                                                                                                      ; LCCOMB_X43_Y7_N26      ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|comb~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y7_N18      ; 43      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|_~14                                                                                                                                                                                                                 ; LCCOMB_X47_Y5_N20      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|_~5                                                                                                                                                                                                                  ; LCCOMB_X39_Y6_N6       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|pulse_ram_output~1                                                                                                                                                                                                   ; LCCOMB_X47_Y5_N16      ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|MM_to_ST_Adapter:the_MM_to_ST_adapter|Mux23~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X30_Y18_N8      ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|MM_to_ST_Adapter:the_MM_to_ST_adapter|Mux31~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X31_Y18_N18     ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|MM_to_ST_Adapter:the_MM_to_ST_adapter|byte_address[1]                                                                                                                                                                                                                                                                           ; FF_X36_Y17_N1          ; 51      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|MM_to_ST_Adapter:the_MM_to_ST_adapter|fifo_write~0                                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y16_N20     ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|MM_to_ST_Adapter:the_MM_to_ST_adapter|readdatavalid_d1                                                                                                                                                                                                                                                                          ; FF_X36_Y18_N19         ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|flush                                                                                                                                                                                                                                                                                                                           ; FF_X39_Y12_N21         ; 47      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|length_counter[3]~0                                                                                                                                                                                                                                                                                                             ; LCCOMB_X38_Y19_N2      ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|length_counter[3]~1                                                                                                                                                                                                                                                                                                             ; LCCOMB_X36_Y15_N16     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|length_sync_reset                                                                                                                                                                                                                                                                                                               ; LCCOMB_X36_Y15_N28     ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_537:usedw_counter|_~0                                                                                                                                                                                                                         ; LCCOMB_X41_Y18_N30     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_o2b:rd_ptr_msb|_~0                                                                                                                                                                                                                            ; LCCOMB_X36_Y15_N6      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_p2b:wr_ptr|_~0                                                                                                                                                                                                                                ; LCCOMB_X28_Y15_N24     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|pulse_ram_output~1                                                                                                                                                                                                                                 ; LCCOMB_X33_Y14_N26     ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                                                       ; LCCOMB_X36_Y15_N0      ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|src_response_valid                                                                                                                                                                                                                                                                                                              ; FF_X46_Y5_N29          ; 32      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|always1~1                                                                                                                                                                                                                                                      ; LCCOMB_X27_Y6_N10      ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|always25~4                                                                                                                                                                                                                                                     ; LCCOMB_X33_Y3_N0       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|always27~4                                                                                                                                                                                                                                                     ; LCCOMB_X34_Y3_N14      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|always33~0                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y7_N2       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|always5~1                                                                                                                                                                                                                                                      ; LCCOMB_X27_Y6_N14      ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|always7~2                                                                                                                                                                                                                                                      ; LCCOMB_X27_Y6_N8       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[0]~6                                                                                                                                                                                                                                            ; LCCOMB_X32_Y2_N20      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|reg_data_out[13]~27                                                                                                                                                                                                                                            ; LCCOMB_X30_Y4_N30      ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                                                                      ; FF_X27_Y1_N31          ; 552     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                                                                      ; FF_X4_Y4_N25           ; 632     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                                                                      ; FF_X49_Y17_N17         ; 231     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                                                                      ; FF_X1_Y16_N17          ; 180     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                                                                      ; FF_X26_Y29_N25         ; 314     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[15]~1                                                                                                                                                                                                                                                                        ; LCCOMB_X37_Y2_N28      ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_out~0                                                                                                                                                                                                                                                                        ; LCCOMB_X35_Y2_N16      ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]~0                                                                                                                                                                                                                                                                      ; LCCOMB_X35_Y1_N12      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[9]~1                                                                                                                                                                                                                                                                  ; LCCOMB_X36_Y2_N28      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_cnt_32~1                                                                                                                                                                                                                                                                          ; LCCOMB_X35_Y1_N6       ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|Equal0~2                                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y4_N16      ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|clk_ena                                                                                                                                                                                                                                                                     ; FF_X31_Y4_N31          ; 81      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[9]~18                                                                                                                                                                                                                                                              ; LCCOMB_X34_Y2_N6       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_oen                                                                                                                                                                                                                                                                                                     ; FF_X33_Y1_N1           ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                                                                                                                       ; FF_X27_Y1_N21          ; 315     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                                                                                                                                                                                                                                                       ; FF_X13_Y4_N23          ; 219     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_clk_ena                                                                                                                                                                                                                                                      ; FF_X19_Y1_N1           ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[3]~3                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y1_N12      ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|Equal1~0                                                                                                                                                                                                                            ; LCCOMB_X22_Y9_N28      ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|Equal4~0                                                                                                                                                                                                                            ; LCCOMB_X22_Y7_N28      ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|Selector4~1                                                                                                                                                                                                                         ; LCCOMB_X30_Y26_N30     ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|LessThan0~2                                                                                                                                                                  ; LCCOMB_X24_Y7_N28      ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|LessThan0~2                                                                                                                                                                ; LCCOMB_X25_Y4_N28      ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|LessThan0~2                                                                                                                                                             ; LCCOMB_X17_Y8_N6       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|LessThan0~2                                                                                                                                                            ; LCCOMB_X19_Y7_N4       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|always12~0                                                                                                                                                                                                                          ; LCCOMB_X30_Y26_N6      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]~1                                                                                                                                                                                                                     ; LCCOMB_X21_Y5_N0       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|data_rdreq                                                                                                                                                                                                                          ; LCCOMB_X32_Y26_N20     ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data_reg[12]~0                                                                                                                                                                                                                ; LCCOMB_X30_Y26_N16     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data~19                                                                                                                                                                                                                       ; LCCOMB_X26_Y26_N16     ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[16]~1                                                                                                                                                                                                                     ; LCCOMB_X22_Y8_N4       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[24]~0                                                                                                                                                                                                                     ; LCCOMB_X22_Y8_N30      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[8]~3                                                                                                                                                                                                                      ; LCCOMB_X22_Y7_N30      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32                                                                                                                                                                                                                           ; FF_X21_Y5_N13          ; 34      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[3]~17                                                                                                                                                                                                     ; LCCOMB_X43_Y28_N8      ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush~2                                                                                                                                                                                                                 ; LCCOMB_X43_Y28_N14     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|enable_rx_reg3                                                                                                                                                                                               ; FF_X21_Y1_N9           ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[0]                                                                                                                                                                                             ; FF_X26_Y2_N9           ; 33      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren                                                                                                                                                                                                 ; FF_X29_Y2_N21          ; 25      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_wren_int                                                                                                                                                                                                  ; FF_X25_Y2_N13          ; 16      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always19~2                                                                                                                                                                                                   ; LCCOMB_X12_Y1_N26      ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always7~1                                                                                                                                                                                                    ; LCCOMB_X13_Y2_N22      ; 6       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[3]~1                                                                                                                                                                                                 ; LCCOMB_X13_Y1_N18      ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]~9                                                                                                                                                                                                 ; LCCOMB_X13_Y2_N28      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[4]                                                                                                                                                                                                       ; FF_X12_Y1_N5           ; 37      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden                                                                                                                                                                                                      ; FF_X14_Y2_N23          ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                             ; FF_X21_Y8_N21          ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|LessThan0~2                                                                                                                                                                 ; LCCOMB_X6_Y2_N8        ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|LessThan0~2                                                                                                                                                                ; LCCOMB_X4_Y1_N20       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|LessThan0~2                                                                                                                                                             ; LCCOMB_X19_Y5_N2       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|LessThan0~2                                                                                                                                                            ; LCCOMB_X12_Y5_N4       ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|full_flag                                                                                                                                                                                        ; FF_X13_Y6_N9           ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector0~5                                                                                                                                                                                       ; LCCOMB_X9_Y2_N12       ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector1~6                                                                                                                                                                                       ; LCCOMB_X10_Y1_N10      ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector4~1                                                                                                                                                                                       ; LCCOMB_X9_Y1_N14       ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|always14~0                                                                                                                                                                                        ; LCCOMB_X9_Y1_N6        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~24                                                                                                                                                                                       ; LCCOMB_X9_Y1_N8        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|buf_wren                                                                                                                                                                                          ; FF_X9_Y1_N21           ; 1       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|lfsr_ena                                                                                                                                                                                          ; LCCOMB_X8_Y3_N2        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[4]~10                                                                                                                                                                                    ; LCCOMB_X8_Y1_N22       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt_reg~0                                                                                                                                                                                    ; LCCOMB_X10_Y2_N12      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt[4]~17                                                                                                                                                                                 ; LCCOMB_X6_Y3_N12       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt~16                                                                                                                                                                                    ; LCCOMB_X9_Y1_N28       ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[0]~10                                                                                                                                                                                ; LCCOMB_X8_Y1_N2        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[4]~10                                                                                                                                                                                ; LCCOMB_X10_Y2_N22      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always4~1                                                                                                                                                                                                                           ; LCCOMB_X16_Y1_N20      ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always5~0                                                                                                                                                                                                                           ; LCCOMB_X16_Y1_N4       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~0                                                                                                                                                                                                                              ; LCCOMB_X20_Y6_N18      ; 25      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~1                                                                                                                                                                                                                              ; LCCOMB_X3_Y2_N18       ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~2                                                                                                                                                                                                                              ; LCCOMB_X21_Y6_N22      ; 34      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_tmp[24]~0                                                                                                                                                                                                                      ; LCCOMB_X21_Y6_N2       ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[29]~0                                                                                                                                                                                                                  ; LCCOMB_X16_Y1_N12      ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|mod_tmp[1]~0                                                                                                                                                                                                                        ; LCCOMB_X20_Y6_N24      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0|candy_avb_test_qsys_uart_0_regs:the_candy_avb_test_qsys_uart_0_regs|control_wr_strobe                                                                                                                                                                                                                                                                                      ; LCCOMB_X27_Y8_N16      ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0|candy_avb_test_qsys_uart_0_regs:the_candy_avb_test_qsys_uart_0_regs|tx_wr_strobe~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y8_N24      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0|candy_avb_test_qsys_uart_0_rx:the_candy_avb_test_qsys_uart_0_rx|got_new_char                                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y1_N10      ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0|candy_avb_test_qsys_uart_0_rx:the_candy_avb_test_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[1]~0                                                                                                                                                                                                                                                   ; LCCOMB_X33_Y1_N30      ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0|candy_avb_test_qsys_uart_0_tx:the_candy_avb_test_qsys_uart_0_tx|always4~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X38_Y4_N22      ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_uart_0:uart_0|candy_avb_test_qsys_uart_0_tx:the_candy_avb_test_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_in[5]~1                                                                                                                                                                                                                                            ; LCCOMB_X35_Y5_N28      ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                            ; FF_X28_Y26_N23         ; 59      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                 ; LCCOMB_X30_Y25_N10     ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                   ; LCCOMB_X30_Y25_N12     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                 ; LCCOMB_X29_Y27_N16     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                    ; LCCOMB_X29_Y25_N8      ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                                                                    ; LCCOMB_X29_Y29_N22     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7                                                                                                      ; LCCOMB_X28_Y29_N24     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17                                                                                      ; LCCOMB_X31_Y25_N12     ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7                                                                                       ; LCCOMB_X30_Y25_N18     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                                                         ; LCCOMB_X28_Y27_N28     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                               ; LCCOMB_X28_Y27_N30     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8                                                                                             ; LCCOMB_X29_Y29_N26     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~18                                                                              ; LCCOMB_X30_Y25_N20     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~18                                                                         ; LCCOMB_X30_Y27_N8      ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~21                                                                         ; LCCOMB_X30_Y25_N0      ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                 ; FF_X27_Y29_N21         ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                ; FF_X27_Y27_N5          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                 ; FF_X28_Y27_N27         ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; FF_X28_Y27_N23         ; 46      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                          ; LCCOMB_X27_Y27_N24     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                ; FF_X26_Y27_N5          ; 28      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                              ; LCCOMB_X29_Y25_N28     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                           ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                            ; PIN_G5             ; 41      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                   ; JTAG_X25_Y18_N0    ; 171     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0                                              ; LCCOMB_X26_Y22_N0  ; 2       ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc                                                              ; UNVM_X0_Y18_N40    ; 2       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                   ; FF_X47_Y19_N13     ; 3803    ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                           ; FF_X43_Y18_N9      ; 2418    ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                               ; LCCOMB_X22_Y16_N28 ; 9       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[0]                                                     ; PLL_1              ; 5188    ; 454                                  ; Global Clock         ; GCLK18           ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[1]                                                     ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[2]                                                     ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[3]                                                     ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[4]                                                     ; PLL_1              ; 2955    ; 164                                  ; Global Clock         ; GCLK19           ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|prev_reset                                                                                                        ; FF_X32_Y7_N1       ; 2       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out ; FF_X27_Y1_N31      ; 552     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out ; FF_X4_Y4_N25       ; 632     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out ; FF_X49_Y17_N17     ; 231     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out ; FF_X1_Y16_N17      ; 180     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out ; FF_X26_Y29_N25     ; 314     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                      ;
+------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------+---------+
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|A_mem_stall ; 863     ;
; ETH_TX_CLK~input                                                                                           ; 641     ;
; ETH_RX_CLK~input                                                                                           ; 565     ;
+------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; candy_avb_test_qsys:u0|candy_avb_test_qsys_avalon_st_adapter:avalon_st_adapter|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0:timing_adapter_0|candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo:candy_avb_test_qsys_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_87g1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 42           ; 16           ; 42           ; yes                    ; no                      ; yes                    ; no                      ; 672   ; 16                          ; 42                          ; 16                          ; 42                          ; 672                 ; 2    ; None ; M9K_X45_Y26_N0, M9K_X45_Y27_N0                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; None ; M9K_X45_Y12_N0, M9K_X45_Y10_N0, M9K_X45_Y14_N0, M9K_X45_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X45_Y24_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X23_Y16_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_bht_module:candy_avb_test_qsys_nios2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None ; M9K_X5_Y11_N0                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_data_module:candy_avb_test_qsys_nios2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None ; M9K_X5_Y10_N0, M9K_X5_Y9_N0                                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_tag_module:candy_avb_test_qsys_nios2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ltb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1    ; None ; M9K_X23_Y10_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_dc_victim_module:candy_avb_test_qsys_nios2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X23_Y11_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_ic_data_module:candy_avb_test_qsys_nios2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None ; M9K_X5_Y14_N0, M9K_X5_Y13_N0, M9K_X5_Y15_N0, M9K_X5_Y12_N0     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_ic_tag_module:candy_avb_test_qsys_nios2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rkc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688  ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; None ; M9K_X5_Y16_N0                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem:the_candy_avb_test_qsys_nios2_0_cpu_nios2_ocimem|candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram_module:candy_avb_test_qsys_nios2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X23_Y15_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_register_bank_a_module:candy_avb_test_qsys_nios2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X5_Y7_N0                                                   ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_register_bank_b_module:candy_avb_test_qsys_nios2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X5_Y6_N0                                                   ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 64           ; 512          ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 512                         ; 41                          ; 512                         ; 41                          ; 20992               ; 3    ; None ; M9K_X45_Y15_N0, M9K_X45_Y17_N0, M9K_X45_Y16_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 128          ; 256          ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 256                         ; 67                          ; 256                         ; 67                          ; 17152               ; 2    ; None ; M9K_X45_Y20_N0, M9K_X45_Y21_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 51           ; 512          ; 51           ; yes                    ; no                      ; yes                    ; yes                     ; 26112 ; 512                         ; 51                          ; 512                         ; 51                          ; 26112               ; 3    ; None ; M9K_X45_Y18_N0, M9K_X45_Y19_N0, M9K_X45_Y22_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_qe01:auto_generated|a_dpfifo_e601:dpfifo|altsyncram_qog1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 42           ; 256          ; 42           ; yes                    ; no                      ; yes                    ; yes                     ; 10752 ; 256                         ; 41                          ; 256                         ; 41                          ; 10496               ; 2    ; None ; M9K_X45_Y23_N0, M9K_X45_Y25_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 64           ; 512          ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 512                         ; 41                          ; 512                         ; 41                          ; 20992               ; 3    ; None ; M9K_X45_Y4_N0, M9K_X45_Y5_N0, M9K_X45_Y3_N0                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 128          ; 256          ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 256                         ; 59                          ; 256                         ; 59                          ; 15104               ; 2    ; None ; M9K_X45_Y8_N0, M9K_X45_Y11_N0                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 51           ; 512          ; 51           ; yes                    ; no                      ; yes                    ; yes                     ; 26112 ; 512                         ; 51                          ; 512                         ; 51                          ; 26112               ; 3    ; None ; M9K_X45_Y7_N0, M9K_X45_Y6_N0, M9K_X45_Y9_N0                    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|altsyncram_0pg1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 45           ; 256          ; 45           ; yes                    ; no                      ; yes                    ; yes                     ; 11520 ; 256                         ; 36                          ; 256                         ; 36                          ; 9216                ; 1    ; None ; M9K_X23_Y14_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 23           ; 256          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 5888  ; 256                         ; 5                           ; 256                         ; 5                           ; 1280                ; 1    ; None ; M9K_X23_Y5_N0                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_fdh1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 40           ; 1024         ; 40           ; yes                    ; no                      ; yes                    ; no                      ; 40960 ; 1024                        ; 36                          ; 1024                        ; 36                          ; 36864               ; 4    ; None ; M9K_X23_Y8_N0, M9K_X23_Y9_N0, M9K_X23_Y12_N0, M9K_X23_Y7_N0    ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_k1m:auto_generated|altsyncram_2o71:altsyncram2|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 14           ; 8            ; 14           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 112   ; 14                          ; 8                           ; 14                          ; 8                           ; 112                 ; 1    ; None ; M9K_X23_Y1_N0                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_55h1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1    ; None ; M9K_X5_Y2_N0                                                   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_pdh1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 36           ; 1024         ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 36864 ; 1024                        ; 36                          ; 1024                        ; 36                          ; 36864               ; 4    ; None ; M9K_X23_Y2_N0, M9K_X23_Y4_N0, M9K_X23_Y6_N0, M9K_X23_Y3_N0     ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_t7h1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 10           ; 128          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 1280  ; 128                         ; 10                          ; 128                         ; 10                          ; 1280                ; 1    ; None ; M9K_X5_Y3_N0                                                   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 90                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 45                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 45                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 90                ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                               ; Mode                       ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y8_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1               ;                            ; DSPMULT_X18_Y8_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y7_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated|mac_mult1               ;                            ; DSPMULT_X18_Y7_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y6_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_mult_cell:the_candy_avb_test_qsys_nios2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8b01:auto_generated|mac_mult1               ;                            ; DSPMULT_X18_Y6_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 19,057 / 49,625 ( 38 % ) ;
; C16 interconnects     ; 200 / 2,250 ( 9 % )      ;
; C4 interconnects      ; 10,470 / 39,600 ( 26 % ) ;
; Direct links          ; 2,849 / 49,625 ( 6 % )   ;
; Global clocks         ; 18 / 20 ( 90 % )         ;
; Local interconnects   ; 6,546 / 15,840 ( 41 % )  ;
; NSLEEPs               ; 0 / 320 ( 0 % )          ;
; R24 interconnects     ; 307 / 2,146 ( 14 % )     ;
; R4 interconnects      ; 13,614 / 53,244 ( 26 % ) ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.66) ; Number of LABs  (Total = 960) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 15                            ;
; 2                                           ; 7                             ;
; 3                                           ; 16                            ;
; 4                                           ; 18                            ;
; 5                                           ; 9                             ;
; 6                                           ; 12                            ;
; 7                                           ; 15                            ;
; 8                                           ; 22                            ;
; 9                                           ; 22                            ;
; 10                                          ; 30                            ;
; 11                                          ; 28                            ;
; 12                                          ; 31                            ;
; 13                                          ; 46                            ;
; 14                                          ; 64                            ;
; 15                                          ; 102                           ;
; 16                                          ; 523                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.73) ; Number of LABs  (Total = 960) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 680                           ;
; 1 Clock                            ; 783                           ;
; 1 Clock enable                     ; 502                           ;
; 1 Sync. clear                      ; 117                           ;
; 1 Sync. load                       ; 91                            ;
; 2 Async. clears                    ; 153                           ;
; 2 Clock enables                    ; 145                           ;
; 2 Clocks                           ; 146                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 22.44) ; Number of LABs  (Total = 960) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 8                             ;
; 2                                            ; 6                             ;
; 3                                            ; 3                             ;
; 4                                            ; 8                             ;
; 5                                            ; 3                             ;
; 6                                            ; 19                            ;
; 7                                            ; 10                            ;
; 8                                            ; 13                            ;
; 9                                            ; 2                             ;
; 10                                           ; 9                             ;
; 11                                           ; 4                             ;
; 12                                           ; 12                            ;
; 13                                           ; 13                            ;
; 14                                           ; 13                            ;
; 15                                           ; 11                            ;
; 16                                           ; 34                            ;
; 17                                           ; 29                            ;
; 18                                           ; 36                            ;
; 19                                           ; 33                            ;
; 20                                           ; 31                            ;
; 21                                           ; 45                            ;
; 22                                           ; 46                            ;
; 23                                           ; 61                            ;
; 24                                           ; 78                            ;
; 25                                           ; 61                            ;
; 26                                           ; 56                            ;
; 27                                           ; 61                            ;
; 28                                           ; 71                            ;
; 29                                           ; 53                            ;
; 30                                           ; 42                            ;
; 31                                           ; 24                            ;
; 32                                           ; 64                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.53) ; Number of LABs  (Total = 960) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 38                            ;
; 2                                               ; 28                            ;
; 3                                               ; 31                            ;
; 4                                               ; 39                            ;
; 5                                               ; 34                            ;
; 6                                               ; 44                            ;
; 7                                               ; 69                            ;
; 8                                               ; 127                           ;
; 9                                               ; 83                            ;
; 10                                              ; 97                            ;
; 11                                              ; 74                            ;
; 12                                              ; 61                            ;
; 13                                              ; 45                            ;
; 14                                              ; 41                            ;
; 15                                              ; 38                            ;
; 16                                              ; 77                            ;
; 17                                              ; 8                             ;
; 18                                              ; 7                             ;
; 19                                              ; 7                             ;
; 20                                              ; 3                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
; 23                                              ; 2                             ;
; 24                                              ; 2                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.97) ; Number of LABs  (Total = 960) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 17                            ;
; 3                                            ; 14                            ;
; 4                                            ; 20                            ;
; 5                                            ; 11                            ;
; 6                                            ; 20                            ;
; 7                                            ; 23                            ;
; 8                                            ; 15                            ;
; 9                                            ; 21                            ;
; 10                                           ; 36                            ;
; 11                                           ; 33                            ;
; 12                                           ; 39                            ;
; 13                                           ; 53                            ;
; 14                                           ; 41                            ;
; 15                                           ; 33                            ;
; 16                                           ; 41                            ;
; 17                                           ; 40                            ;
; 18                                           ; 39                            ;
; 19                                           ; 54                            ;
; 20                                           ; 54                            ;
; 21                                           ; 47                            ;
; 22                                           ; 51                            ;
; 23                                           ; 38                            ;
; 24                                           ; 29                            ;
; 25                                           ; 18                            ;
; 26                                           ; 20                            ;
; 27                                           ; 16                            ;
; 28                                           ; 19                            ;
; 29                                           ; 15                            ;
; 30                                           ; 21                            ;
; 31                                           ; 12                            ;
; 32                                           ; 11                            ;
; 33                                           ; 7                             ;
; 34                                           ; 8                             ;
; 35                                           ; 11                            ;
; 36                                           ; 12                            ;
; 37                                           ; 12                            ;
; 38                                           ; 2                             ;
; 39                                           ; 1                             ;
; 40                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 80        ; 36           ; 80        ; 0            ; 0            ; 80        ; 80        ; 0            ; 80        ; 80        ; 0            ; 0            ; 0            ; 0            ; 42           ; 0            ; 0            ; 42           ; 0            ; 0            ; 11           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 80        ; 0            ; 0            ;
; Total Unchecked     ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 0         ; 44           ; 0         ; 80           ; 80           ; 0         ; 0         ; 80           ; 0         ; 0         ; 80           ; 80           ; 80           ; 80           ; 38           ; 80           ; 80           ; 38           ; 80           ; 80           ; 69           ; 80           ; 80           ; 80           ; 80           ; 80           ; 80           ; 0         ; 80           ; 80           ;
; Total Fail          ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CODEC_CLKOUT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_CLKOUT          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TX             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RTS            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MDC             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_TX_EN       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_TXD[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_TXD[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_TXD[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_TXD[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS            ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS            ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS             ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE             ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LS_A1               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LS_A3               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LS_A2               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LS_A5               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LS_A4               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LS_A7               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LS_A6               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LS_A8               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CODEC_SCL           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CODEC_SDA           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_INTRRUPT        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MDIO            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_TX_CLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_CTS            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_COL         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_RX_CLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RX             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_CRS         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_RX_DV       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_RXD[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_RXD[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_RXD[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_RXD[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MII_RX_ER       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; On                     ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                 ;
+-----------------------------+-----------------------------+-------------------+
; Source Clock(s)             ; Destination Clock(s)        ; Delay Added in ns ;
+-----------------------------+-----------------------------+-------------------+
; u0|altpll_0|sd1|pll7|clk[4] ; u0|altpll_0|sd1|pll7|clk[4] ; 90.2              ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 47.1              ;
; I/O                         ; ETH_RX_CLK                  ; 22.3              ;
; I/O                         ; ETH_TX_CLK                  ; 21.9              ;
+-----------------------------+-----------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                 ; Destination Register                                                                                                                                                                                                                                                                                                                                                ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                              ; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                                ; 2.071             ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                            ; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                                ; 1.306             ;
; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_IDLE                                                                                                            ; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                                ; 1.182             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem_used[1]                                                                                                             ; candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                                                                                                                ; 1.135             ;
; ETH_RX_CLK                                                                                                                                                                                                                                                      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_eop32                                                                                                                                                            ; 0.990             ;
; ETH_TX_CLK                                                                                                                                                                                                                                                      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[4]                                                                                                                                                     ; 0.922             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_error_IRQ_mask_d1[0]                                                                                        ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a42~porta_datain_reg0                                                                                              ; 0.627             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_error_IRQ_mask_d1[1]                                                                                        ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a43~porta_datain_reg0                                                                                              ; 0.626             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_error_IRQ_mask_d1[3]                                                                                        ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a45~porta_datain_reg0                                                                                              ; 0.626             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_error_IRQ_mask_d1[2]                                                                                        ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a44~porta_datain_reg0                                                                                              ; 0.626             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_error_IRQ_mask_d1[5]                                                                                        ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a47~porta_datain_reg0                                                                                              ; 0.626             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_error_IRQ_mask_d1[4]                                                                                        ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a46~porta_datain_reg0                                                                                              ; 0.626             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[2]               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a15~porta_address_reg0                                                                                             ; 0.612             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[1]               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a15~porta_address_reg0                                                                                             ; 0.612             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[7]               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a15~porta_address_reg0                                                                                             ; 0.611             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[6]               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a15~porta_address_reg0                                                                                             ; 0.611             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[5]               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a15~porta_address_reg0                                                                                             ; 0.611             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[4]               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a15~porta_address_reg0                                                                                             ; 0.611             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[3]               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a15~porta_address_reg0                                                                                             ; 0.611             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|cntr_q2b:wr_ptr|counter_reg_bit[8]               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a15~porta_address_reg0                                                                                             ; 0.611             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_out[5] ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated|ram_block1a21~portb_address_reg0 ; 0.594             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_out[6] ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated|ram_block1a21~portb_address_reg0 ; 0.594             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_out[1] ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated|ram_block1a21~portb_address_reg0 ; 0.593             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_out[2] ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated|ram_block1a21~portb_address_reg0 ; 0.593             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_out[3] ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated|ram_block1a21~portb_address_reg0 ; 0.593             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_out[4] ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated|ram_block1a21~portb_address_reg0 ; 0.593             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:descriptor_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]           ; candy_avb_test_qsys:u0|candy_avb_test_qsys_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                            ; 0.490             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:descriptor_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]                   ; candy_avb_test_qsys:u0|candy_avb_test_qsys_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                             ; 0.475             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:descriptor_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]                   ; candy_avb_test_qsys:u0|candy_avb_test_qsys_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                                                                                             ; 0.474             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:descriptor_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                   ; candy_avb_test_qsys:u0|candy_avb_test_qsys_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                             ; 0.474             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0]            ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                           ; 0.463             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4]            ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                           ; 0.462             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3]            ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                           ; 0.462             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2]            ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                           ; 0.462             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1]            ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                           ; 0.462             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5]            ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_r:the_candy_avb_test_qsys_jtaguart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a0~porta_address_reg0                                                                                           ; 0.462             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|error[3]                                                                                                                                                  ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a35~porta_datain_reg0                                                                                              ; 0.445             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[7][9]                                                                     ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a41~porta_datain_reg0                                                                                                              ; 0.445             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[2][17]                                                                    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a81~porta_datain_reg0                                                                                      ; 0.445             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[2][31]                                                                    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a95~porta_datain_reg0                                                                                      ; 0.445             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|error[1]                                                                                                                                                  ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a33~porta_datain_reg0                                                                                              ; 0.445             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|error[2]                                                                                                                                                  ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                              ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|error[4]                                                                                                                                                  ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a36~porta_datain_reg0                                                                                              ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[7][8]                                                                     ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                              ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|error[5]                                                                                                                                                  ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a37~porta_datain_reg0                                                                                              ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[2][13]                                                                    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a77~porta_datain_reg0                                                                                      ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[2][14]                                                                    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a78~porta_datain_reg0                                                                                      ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[2][15]                                                                    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a79~porta_datain_reg0                                                                                      ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[2][26]                                                                    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a90~porta_datain_reg0                                                                                      ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[2][29]                                                                    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a93~porta_datain_reg0                                                                                      ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[7][13]                                                                    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a45~porta_datain_reg0                                                                                                              ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[2][9]                                                                     ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a73~porta_datain_reg0                                                                                      ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[2][1]                                                                     ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a65~porta_datain_reg0                                                                                      ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|write_master:write_mstr_internal|error[0]                                                                                                                                                  ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|scfifo:the_response_FIFO|scfifo_2001:auto_generated|a_dpfifo_9601:dpfifo|altsyncram_hog1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                              ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[7][12]                                                                    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                              ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[7][11]                                                                    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a43~porta_datain_reg0                                                                                                              ; 0.444             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3]      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                           ; 0.440             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2]      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                           ; 0.440             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1]      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                           ; 0.440             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0]      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                           ; 0.440             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4]      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                                                                           ; 0.440             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5]      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_jtaguart_0:jtaguart_0|candy_avb_test_qsys_jtaguart_0_scfifo_w:the_candy_avb_test_qsys_jtaguart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a6~portb_address_reg0                                                                                           ; 0.440             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_p2b:wr_ptr|counter_reg_bit[0]                                             ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|altsyncram_0pg1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                           ; 0.431             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_p2b:wr_ptr|counter_reg_bit[6]                                             ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|altsyncram_0pg1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                           ; 0.430             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_p2b:wr_ptr|counter_reg_bit[5]                                             ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|altsyncram_0pg1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                           ; 0.430             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_p2b:wr_ptr|counter_reg_bit[4]                                             ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|altsyncram_0pg1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                           ; 0.430             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_p2b:wr_ptr|counter_reg_bit[3]                                             ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|altsyncram_0pg1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                           ; 0.430             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_p2b:wr_ptr|counter_reg_bit[2]                                             ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|altsyncram_0pg1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                           ; 0.430             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_p2b:wr_ptr|counter_reg_bit[1]                                             ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|altsyncram_0pg1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                           ; 0.430             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|cntr_p2b:wr_ptr|counter_reg_bit[7]                                             ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_ue01:auto_generated|a_dpfifo_h601:dpfifo|altsyncram_0pg1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                           ; 0.430             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:descriptor_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                  ; candy_avb_test_qsys:u0|candy_avb_test_qsys_descriptor_memory:descriptor_memory|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                                                             ; 0.429             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[4]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.403             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[3]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.403             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[5]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.403             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[4]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.403             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[1]                                                      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a111~portb_address_reg0                                                                                   ; 0.403             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[0]                                                      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a111~portb_address_reg0                                                                                   ; 0.403             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[6]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[5]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[2]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[1]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[7]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[8]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[7]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[6]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[3]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[2]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[1]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|read_address[8]                                                                               ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a32~portb_address_reg0                                                                                                             ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[4]                                                      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a111~portb_address_reg0                                                                                   ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[3]                                                      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a111~portb_address_reg0                                                                                   ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[2]                                                      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a111~portb_address_reg0                                                                                   ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[5]                                                      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a111~portb_address_reg0                                                                                   ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[7]                                                      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a111~portb_address_reg0                                                                                   ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[6]                                                      ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_jdc1:auto_generated|ram_block1a111~portb_address_reg0                                                                                   ; 0.402             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[7][6]                                                                     ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                              ; 0.368             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[7][5]                                                                     ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a37~porta_datain_reg0                                                                                                              ; 0.368             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[7][25]                                                                    ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a57~porta_datain_reg0                                                                                                              ; 0.368             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[7][2]                                                                     ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a34~porta_datain_reg0                                                                                                              ; 0.359             ;
; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_read:u_prefetcher_read|descriptor_internal[7][3]                                                                     ; candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|altera_msgdma_prefetcher:prefetcher_internal|altera_msgdma_prefetcher_fifo:u_prefetcher_fifo|altsyncram:the_dp_ram|altsyncram_iab1:auto_generated|ram_block1a35~porta_datain_reg0                                                                                                              ; 0.359             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M16SAU169C8G for design "CANDY_AVB"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|pll7" as MAX 10 PLL type, but with warnings File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 150
    Warning (15559): Can't achieve requested value -108.0 degrees for clock output candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[1] of parameter phase shift -- achieved value of -105.0 degrees File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 150
    Info (15099): Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[0] port File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 150
    Info (15099): Implementing clock multiplication of 25, clock division of 12, and phase shift of -105 degrees (-2917 ps) for candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[1] port File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[2] port File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 150
    Info (15099): Implementing clock multiplication of 25, clock division of 48, and phase shift of 0 degrees (0 ps) for candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[3] port File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 150
    Info (15099): Implementing clock multiplication of 25, clock division of 48, and phase shift of 0 degrees (0 ps) for candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[4] port File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 150
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAU169C8G is compatible
    Info (176445): Device 10M08SAU169C8GES is compatible
    Info (176445): Device 10M04SAU169C8G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_JTAGEN~ is reserved at location E5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location E7
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location C4
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location C5
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'candy_avb_test_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'candy_avb_test_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'candy_avb_test_qsys/synthesis/submodules/altera_eth_tse_mac.sdc'
Info (332104): Reading SDC File: 'candy_avb_test_qsys/synthesis/submodules/altera_onchip_flash.sdc'
Info (332104): Reading SDC File: 'candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_nios2_0_cpu.sdc'
Info (332104): Reading SDC File: 'candy_avb_test.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 181.818 -name {u0|onchip_flash_0|altera_onchip_flash_block|ufm_block|osc} {u0|onchip_flash_0|altera_onchip_flash_block|ufm_block|osc}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[0]} {u0|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -divide_by 12 -multiply_by 25 -phase -105.00 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[1]} {u0|altpll_0|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[2]} {u0|altpll_0|sd1|pll7|clk[2]}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -divide_by 48 -multiply_by 25 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[3]} {u0|altpll_0|sd1|pll7|clk[3]}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -divide_by 48 -multiply_by 25 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[4]} {u0|altpll_0|sd1|pll7|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 10 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.833          CLK
    Info (332111):   40.000   ETH_RX_CLK
    Info (332111):   40.000   ETH_TX_CLK
    Info (332111):    9.999 u0|altpll_0|sd1|pll7|clk[0]
    Info (332111):    9.999 u0|altpll_0|sd1|pll7|clk[1]
    Info (332111):   41.666 u0|altpll_0|sd1|pll7|clk[2]
    Info (332111):   39.999 u0|altpll_0|sd1|pll7|clk[3]
    Info (332111):   39.999 u0|altpll_0|sd1|pll7|clk[4]
    Info (332111):  181.818 u0|onchip_flash_0|altera_onchip_flash_block|ufm_block|osc
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[1] (placed in counter C2 of PLL_1) File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[2] (placed in counter C3 of PLL_1) File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[3] (placed in counter C4 of PLL_1) File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|wire_pll7_clk[4] (placed in counter C1 of PLL_1) File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node CLK~input (placed in PIN G5 (CLK0n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out  File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block|osc  File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/rtl/altera_onchip_flash_block.v Line: 147
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst  File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_waitrequest~2 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 180
        Info (176357): Destination node candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_001|WideOr0~0 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|active_rnw~3 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_new_sdram_controller_0.v Line: 215
        Info (176357): Destination node candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_new_sdram_controller_0.v Line: 212
        Info (176357): Destination node candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~1 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_new_sdram_controller_0.v Line: 212
        Info (176357): Destination node candy_avb_test_qsys:u0|candy_avb_test_qsys_nios2_0:nios2_0|candy_avb_test_qsys_nios2_0_cpu:cpu|candy_avb_test_qsys_nios2_0_cpu_nios2_oci:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci|candy_avb_test_qsys_nios2_0_cpu_nios2_oci_debug:the_candy_avb_test_qsys_nios2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
        Info (176357): Destination node candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[0] File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_new_sdram_controller_0.v Line: 356
        Info (176357): Destination node candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[2] File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_new_sdram_controller_0.v Line: 356
        Info (176357): Destination node candy_avb_test_qsys:u0|candy_avb_test_qsys_new_sdram_controller_0:new_sdram_controller_0|i_refs[1] File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_new_sdram_controller_0.v Line: 356
        Info (176357): Destination node candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_tx:tse_0_dma_tx|dispatcher:dispatcher_internal|response_block:the_response_block|comb~0
        Info (176357): Destination node candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_dma_rx:tse_0_dma_rx|dispatcher:dispatcher_internal|response_block:the_response_block|comb~0
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out  File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out  File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out  File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|candy_avb_test_qsys_tse_0_tse:tse_0_tse|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out  File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|altera_reset_controller:rst_controller_002|merged_reset~0  File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|prev_reset  File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 286
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|readdata[0]~2 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 270
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 11 registers into blocks of type Block RAM
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 82 register duplicates
Warning (15064): PLL "candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|pll7" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 150
Warning (15064): PLL "candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|pll7" output port clk[2] feeds output pin "CODEC_CLKOUT~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 150
Warning (15064): PLL "candy_avb_test_qsys:u0|candy_avb_test_qsys_altpll_0:altpll_0|candy_avb_test_qsys_altpll_0_altpll_qit2:sd1|pll7" output port clk[3] feeds output pin "ETH_CLKOUT~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_altpll_0.v Line: 150
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:18
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:07
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:51
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 22% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:42
Info (11888): Total time spent on timing analysis during the Fitter is 45.46 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:20
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 42 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin LS_A1 uses I/O standard 3.3-V LVTTL at B2 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 22
    Info (169178): Pin LS_A3 uses I/O standard 3.3-V LVTTL at B3 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 23
    Info (169178): Pin LS_A2 uses I/O standard 3.3-V LVTTL at A2 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 24
    Info (169178): Pin LS_A5 uses I/O standard 3.3-V LVTTL at A3 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 25
    Info (169178): Pin LS_A4 uses I/O standard 3.3-V LVTTL at A4 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 26
    Info (169178): Pin LS_A7 uses I/O standard 3.3-V LVTTL at B5 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 27
    Info (169178): Pin LS_A6 uses I/O standard 3.3-V LVTTL at A5 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 28
    Info (169178): Pin LS_A8 uses I/O standard 3.3-V LVTTL at B6 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 29
    Info (169178): Pin CODEC_SCL uses I/O standard 3.3-V LVTTL at J6 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 33
    Info (169178): Pin CODEC_SDA uses I/O standard 3.3-V LVTTL at J5 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 34
    Info (169178): Pin ETH_INTRRUPT uses I/O standard 3.3-V LVTTL at K7 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 37
    Info (169178): Pin ETH_MDIO uses I/O standard 3.3-V LVTTL at K8 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 39
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at D12 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at D11 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at E13 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at D13 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at E12 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at F13 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at F12 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at C12 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at L12 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at G13 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at G12 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at H13 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at K12 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at J12 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at K13 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at J13 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 58
    Info (169178): Pin CLK uses I/O standard 3.3-V LVCMOS at G5 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 3
    Info (169178): Pin ETH_TX_CLK uses I/O standard 3.3-V LVTTL at N9 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 43
    Info (169178): Pin RST uses I/O standard 3.3-V LVTTL at A8 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 3
    Info (169178): Pin UART_CTS uses I/O standard 3.3-V LVTTL at A10 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 16
    Info (169178): Pin ETH_MII_COL uses I/O standard 3.3-V LVTTL at L10 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 41
    Info (169178): Pin ETH_RX_CLK uses I/O standard 3.3-V LVTTL at M12 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 42
    Info (169178): Pin UART_RX uses I/O standard 3.3-V LVTTL at A11 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 14
    Info (169178): Pin ETH_MII_CRS uses I/O standard 3.3-V LVTTL at M11 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 40
    Info (169178): Pin ETH_MII_RX_DV uses I/O standard 3.3-V LVTTL at M1 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 44
    Info (169178): Pin ETH_MII_RXD[3] uses I/O standard 3.3-V LVTTL at M9 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 48
    Info (169178): Pin ETH_MII_RXD[2] uses I/O standard 3.3-V LVTTL at N10 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 48
    Info (169178): Pin ETH_MII_RXD[0] uses I/O standard 3.3-V LVTTL at N11 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 48
    Info (169178): Pin ETH_MII_RXD[1] uses I/O standard 3.3-V LVTTL at M10 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 48
    Info (169178): Pin ETH_MII_RX_ER uses I/O standard 3.3-V LVTTL at N12 File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 45
Warning (169064): Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin LS_A1 has a permanently disabled output enable File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 22
    Info (169065): Pin LS_A3 has a permanently disabled output enable File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 23
    Info (169065): Pin LS_A2 has a permanently disabled output enable File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 24
    Info (169065): Pin LS_A5 has a permanently disabled output enable File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 25
    Info (169065): Pin LS_A4 has a permanently disabled output enable File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 26
    Info (169065): Pin LS_A7 has a permanently disabled output enable File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 27
    Info (169065): Pin LS_A6 has a permanently disabled output enable File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 28
    Info (169065): Pin LS_A8 has a permanently disabled output enable File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 29
    Info (169065): Pin CODEC_SCL has a permanently disabled output enable File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 33
    Info (169065): Pin CODEC_SDA has a permanently disabled output enable File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 34
    Info (169065): Pin ETH_INTRRUPT has a permanently disabled output enable File: C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/candy_avb_test.v Line: 37
Warning (169202): Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs.
Info (144001): Generated suppressed messages file C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/output_files/CANDY_AVB.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5868 megabytes
    Info: Processing ended: Thu Nov 22 22:51:58 2018
    Info: Elapsed time: 00:02:40
    Info: Total CPU time (on all processors): 00:04:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/shun/Desktop/IntelFPGA/CANDY_AVB_10M16/output_files/CANDY_AVB.fit.smsg.


