// Seed: 1559740668
module module_0 (
    output tri1 id_0,
    output supply1 id_1
);
  tri id_4;
  assign id_0 = 1;
  assign module_1.type_22 = 0;
  assign #(module_0) id_0 = id_4;
  assign id_1 = 1 == id_3[1 : 1];
endmodule
module module_1 (
    output supply1 id_0,
    inout tri id_1,
    input tri id_2,
    input supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input uwire id_9,
    output supply0 id_10,
    output wor id_11,
    input wand id_12,
    input supply1 id_13,
    output uwire id_14,
    output wor id_15,
    input wire id_16,
    output supply0 id_17
);
  wire id_19;
  wor  id_20 = 1'b0;
  assign id_14 = 1'b0 ? {1, id_9} * id_3 - id_4 : {1 + id_5{1}};
  module_0 modCall_1 (
      id_15,
      id_1
  );
endmodule
