<stg><name>aes256_encrypt_ecb_Pipeline_exp1</name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i5 4, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body.i110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body.i110:0 %i_2 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i110:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.body.i110:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_2, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i110:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i110:4 %br_ln163 = br i1 %tmp, void %for.body.i110.split, void %for.end.i146.exitStub

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
for.body.i110.split:0 %trunc_ln163_cast12 = zext i5 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln163_cast12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="5">
<![CDATA[
for.body.i110.split:1 %trunc_ln163 = trunc i5 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln163"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i110.split:3 %add_ln163 = add i4 %trunc_ln163, i4 12

]]></Node>
<StgValue><ssdm name="add_ln163"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="4">
<![CDATA[
for.body.i110.split:4 %zext_ln163 = zext i4 %add_ln163

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i110.split:5 %ctx_addr = getelementptr i8 %ctx, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="ctx_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:6 %ctx_load = load i7 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i110.split:7 %ctx_addr_23 = getelementptr i8 %ctx, i64 0, i64 %trunc_ln163_cast12

]]></Node>
<StgValue><ssdm name="ctx_addr_23"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:8 %ctx_load_23 = load i7 %ctx_addr_23

]]></Node>
<StgValue><ssdm name="ctx_load_23"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.i110.split:41 %add_ln163_2 = add i5 %i_2, i5 4

]]></Node>
<StgValue><ssdm name="add_ln163_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i110.split:42 %store_ln163 = store i5 %add_ln163_2, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0">
<![CDATA[
for.end.i146.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:6 %ctx_load = load i7 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:8 %ctx_load_23 = load i7 %ctx_addr_23

]]></Node>
<StgValue><ssdm name="ctx_load_23"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i110.split:9 %xor_ln163 = xor i8 %ctx_load_23, i8 %ctx_load

]]></Node>
<StgValue><ssdm name="xor_ln163"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i110.split:11 %add_ln163_1 = add i4 %trunc_ln163, i4 13

]]></Node>
<StgValue><ssdm name="add_ln163_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
for.body.i110.split:12 %zext_ln163_1 = zext i4 %add_ln163_1

]]></Node>
<StgValue><ssdm name="zext_ln163_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i110.split:13 %ctx_addr_24 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163_1

]]></Node>
<StgValue><ssdm name="ctx_addr_24"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:14 %ctx_load_24 = load i7 %ctx_addr_24

]]></Node>
<StgValue><ssdm name="ctx_load_24"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i110.split:15 %or_ln163 = or i4 %trunc_ln163, i4 1

]]></Node>
<StgValue><ssdm name="or_ln163"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
for.body.i110.split:16 %zext_ln163_2 = zext i4 %or_ln163

]]></Node>
<StgValue><ssdm name="zext_ln163_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i110.split:17 %ctx_addr_25 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163_2

]]></Node>
<StgValue><ssdm name="ctx_addr_25"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:18 %ctx_load_25 = load i7 %ctx_addr_25

]]></Node>
<StgValue><ssdm name="ctx_load_25"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:14 %ctx_load_24 = load i7 %ctx_addr_24

]]></Node>
<StgValue><ssdm name="ctx_load_24"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:18 %ctx_load_25 = load i7 %ctx_addr_25

]]></Node>
<StgValue><ssdm name="ctx_load_25"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i110.split:19 %xor_ln163_1 = xor i8 %ctx_load_25, i8 %ctx_load_24

]]></Node>
<StgValue><ssdm name="xor_ln163_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i110.split:21 %add_ln164 = add i4 %trunc_ln163, i4 14

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
for.body.i110.split:22 %zext_ln164 = zext i4 %add_ln164

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i110.split:23 %ctx_addr_26 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164

]]></Node>
<StgValue><ssdm name="ctx_addr_26"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:24 %ctx_load_26 = load i7 %ctx_addr_26

]]></Node>
<StgValue><ssdm name="ctx_load_26"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i110.split:25 %or_ln164 = or i4 %trunc_ln163, i4 2

]]></Node>
<StgValue><ssdm name="or_ln164"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="4">
<![CDATA[
for.body.i110.split:26 %zext_ln164_1 = zext i4 %or_ln164

]]></Node>
<StgValue><ssdm name="zext_ln164_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i110.split:27 %ctx_addr_27 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_1

]]></Node>
<StgValue><ssdm name="ctx_addr_27"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:28 %ctx_load_27 = load i7 %ctx_addr_27

]]></Node>
<StgValue><ssdm name="ctx_load_27"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:24 %ctx_load_26 = load i7 %ctx_addr_26

]]></Node>
<StgValue><ssdm name="ctx_load_26"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:28 %ctx_load_27 = load i7 %ctx_addr_27

]]></Node>
<StgValue><ssdm name="ctx_load_27"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i110.split:29 %xor_ln164 = xor i8 %ctx_load_27, i8 %ctx_load_26

]]></Node>
<StgValue><ssdm name="xor_ln164"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i110.split:31 %add_ln164_1 = add i4 %trunc_ln163, i4 15

]]></Node>
<StgValue><ssdm name="add_ln164_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="4">
<![CDATA[
for.body.i110.split:32 %zext_ln164_2 = zext i4 %add_ln164_1

]]></Node>
<StgValue><ssdm name="zext_ln164_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i110.split:33 %ctx_addr_28 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_2

]]></Node>
<StgValue><ssdm name="ctx_addr_28"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:34 %ctx_load_28 = load i7 %ctx_addr_28

]]></Node>
<StgValue><ssdm name="ctx_load_28"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i110.split:35 %or_ln164_1 = or i4 %trunc_ln163, i4 3

]]></Node>
<StgValue><ssdm name="or_ln164_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="4">
<![CDATA[
for.body.i110.split:36 %zext_ln164_3 = zext i4 %or_ln164_1

]]></Node>
<StgValue><ssdm name="zext_ln164_3"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i110.split:37 %ctx_addr_29 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_3

]]></Node>
<StgValue><ssdm name="ctx_addr_29"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:38 %ctx_load_29 = load i7 %ctx_addr_29

]]></Node>
<StgValue><ssdm name="ctx_load_29"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="61" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.body.i110.split:10 %store_ln163 = store i8 %xor_ln163, i7 %ctx_addr_23

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.body.i110.split:20 %store_ln163 = store i8 %xor_ln163_1, i7 %ctx_addr_25

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:34 %ctx_load_28 = load i7 %ctx_addr_28

]]></Node>
<StgValue><ssdm name="ctx_load_28"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="7">
<![CDATA[
for.body.i110.split:38 %ctx_load_29 = load i7 %ctx_addr_29

]]></Node>
<StgValue><ssdm name="ctx_load_29"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i110.split:39 %xor_ln164_1 = xor i8 %ctx_load_29, i8 %ctx_load_28

]]></Node>
<StgValue><ssdm name="xor_ln164_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i110.split:2 %specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln155"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.body.i110.split:30 %store_ln164 = store i8 %xor_ln164, i7 %ctx_addr_27

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.body.i110.split:40 %store_ln164 = store i8 %xor_ln164_1, i7 %ctx_addr_29

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.body.i110.split:43 %br_ln163 = br void %for.body.i110

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="88" name="ctx" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="ctx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="StgValue_89" to="i" fromId="89" toId="9">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="91" toId="10">
</dataflow>
<dataflow id="93" from="ctx" to="specinterface_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="95" from="empty" to="specinterface_ln0" fromId="94" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="99" toId="10">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="10">
</dataflow>
<dataflow id="103" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="99" toId="10">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="99" toId="10">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="99" toId="10">
</dataflow>
<dataflow id="107" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="108" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="109" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="110" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="99" toId="10">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="99" toId="10">
</dataflow>
<dataflow id="113" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="10">
</dataflow>
<dataflow id="114" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="116" from="StgValue_115" to="store_ln0" fromId="115" toId="11">
</dataflow>
<dataflow id="117" from="i" to="store_ln0" fromId="9" toId="11">
</dataflow>
<dataflow id="118" from="i" to="i_2" fromId="9" toId="13">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="119" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="14">
</dataflow>
<dataflow id="122" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="14">
</dataflow>
<dataflow id="123" from="StgValue_89" to="specpipeline_ln0" fromId="89" toId="14">
</dataflow>
<dataflow id="124" from="StgValue_96" to="specpipeline_ln0" fromId="96" toId="14">
</dataflow>
<dataflow id="126" from="p_str" to="specpipeline_ln0" fromId="125" toId="14">
</dataflow>
<dataflow id="128" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="127" toId="15">
</dataflow>
<dataflow id="129" from="i_2" to="tmp" fromId="13" toId="15">
</dataflow>
<dataflow id="131" from="StgValue_130" to="tmp" fromId="130" toId="15">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="132" toId="16">
</dataflow>
<dataflow id="135" from="StgValue_134" to="empty" fromId="134" toId="16">
</dataflow>
<dataflow id="136" from="StgValue_134" to="empty" fromId="134" toId="16">
</dataflow>
<dataflow id="137" from="StgValue_134" to="empty" fromId="134" toId="16">
</dataflow>
<dataflow id="138" from="tmp" to="br_ln163" fromId="15" toId="17">
</dataflow>
<dataflow id="139" from="i_2" to="trunc_ln163_cast12" fromId="13" toId="18">
</dataflow>
<dataflow id="140" from="i_2" to="trunc_ln163" fromId="13" toId="19">
</dataflow>
<dataflow id="141" from="trunc_ln163" to="add_ln163" fromId="19" toId="20">
</dataflow>
<dataflow id="143" from="StgValue_142" to="add_ln163" fromId="142" toId="20">
</dataflow>
<dataflow id="144" from="add_ln163" to="zext_ln163" fromId="20" toId="21">
</dataflow>
<dataflow id="145" from="ctx" to="ctx_addr" fromId="88" toId="22">
</dataflow>
<dataflow id="147" from="StgValue_146" to="ctx_addr" fromId="146" toId="22">
</dataflow>
<dataflow id="148" from="zext_ln163" to="ctx_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="149" from="ctx_addr" to="ctx_load" fromId="22" toId="23">
</dataflow>
<dataflow id="150" from="ctx" to="ctx_addr_23" fromId="88" toId="24">
</dataflow>
<dataflow id="151" from="StgValue_146" to="ctx_addr_23" fromId="146" toId="24">
</dataflow>
<dataflow id="152" from="trunc_ln163_cast12" to="ctx_addr_23" fromId="18" toId="24">
</dataflow>
<dataflow id="153" from="ctx_addr_23" to="ctx_load_23" fromId="24" toId="25">
</dataflow>
<dataflow id="154" from="i_2" to="add_ln163_2" fromId="13" toId="26">
</dataflow>
<dataflow id="155" from="StgValue_115" to="add_ln163_2" fromId="115" toId="26">
</dataflow>
<dataflow id="156" from="add_ln163_2" to="store_ln163" fromId="26" toId="27">
</dataflow>
<dataflow id="157" from="i" to="store_ln163" fromId="9" toId="27">
</dataflow>
<dataflow id="158" from="ctx_addr" to="ctx_load" fromId="22" toId="28">
</dataflow>
<dataflow id="159" from="ctx_addr_23" to="ctx_load_23" fromId="24" toId="29">
</dataflow>
<dataflow id="160" from="ctx_load_23" to="xor_ln163" fromId="29" toId="30">
</dataflow>
<dataflow id="161" from="ctx_load" to="xor_ln163" fromId="28" toId="30">
</dataflow>
<dataflow id="162" from="trunc_ln163" to="add_ln163_1" fromId="19" toId="31">
</dataflow>
<dataflow id="164" from="StgValue_163" to="add_ln163_1" fromId="163" toId="31">
</dataflow>
<dataflow id="165" from="add_ln163_1" to="zext_ln163_1" fromId="31" toId="32">
</dataflow>
<dataflow id="166" from="ctx" to="ctx_addr_24" fromId="88" toId="33">
</dataflow>
<dataflow id="167" from="StgValue_146" to="ctx_addr_24" fromId="146" toId="33">
</dataflow>
<dataflow id="168" from="zext_ln163_1" to="ctx_addr_24" fromId="32" toId="33">
</dataflow>
<dataflow id="169" from="ctx_addr_24" to="ctx_load_24" fromId="33" toId="34">
</dataflow>
<dataflow id="170" from="trunc_ln163" to="or_ln163" fromId="19" toId="35">
</dataflow>
<dataflow id="172" from="StgValue_171" to="or_ln163" fromId="171" toId="35">
</dataflow>
<dataflow id="173" from="or_ln163" to="zext_ln163_2" fromId="35" toId="36">
</dataflow>
<dataflow id="174" from="ctx" to="ctx_addr_25" fromId="88" toId="37">
</dataflow>
<dataflow id="175" from="StgValue_146" to="ctx_addr_25" fromId="146" toId="37">
</dataflow>
<dataflow id="176" from="zext_ln163_2" to="ctx_addr_25" fromId="36" toId="37">
</dataflow>
<dataflow id="177" from="ctx_addr_25" to="ctx_load_25" fromId="37" toId="38">
</dataflow>
<dataflow id="178" from="ctx_addr_24" to="ctx_load_24" fromId="33" toId="39">
</dataflow>
<dataflow id="179" from="ctx_addr_25" to="ctx_load_25" fromId="37" toId="40">
</dataflow>
<dataflow id="180" from="ctx_load_25" to="xor_ln163_1" fromId="40" toId="41">
</dataflow>
<dataflow id="181" from="ctx_load_24" to="xor_ln163_1" fromId="39" toId="41">
</dataflow>
<dataflow id="182" from="trunc_ln163" to="add_ln164" fromId="19" toId="42">
</dataflow>
<dataflow id="184" from="StgValue_183" to="add_ln164" fromId="183" toId="42">
</dataflow>
<dataflow id="185" from="add_ln164" to="zext_ln164" fromId="42" toId="43">
</dataflow>
<dataflow id="186" from="ctx" to="ctx_addr_26" fromId="88" toId="44">
</dataflow>
<dataflow id="187" from="StgValue_146" to="ctx_addr_26" fromId="146" toId="44">
</dataflow>
<dataflow id="188" from="zext_ln164" to="ctx_addr_26" fromId="43" toId="44">
</dataflow>
<dataflow id="189" from="ctx_addr_26" to="ctx_load_26" fromId="44" toId="45">
</dataflow>
<dataflow id="190" from="trunc_ln163" to="or_ln164" fromId="19" toId="46">
</dataflow>
<dataflow id="192" from="StgValue_191" to="or_ln164" fromId="191" toId="46">
</dataflow>
<dataflow id="193" from="or_ln164" to="zext_ln164_1" fromId="46" toId="47">
</dataflow>
<dataflow id="194" from="ctx" to="ctx_addr_27" fromId="88" toId="48">
</dataflow>
<dataflow id="195" from="StgValue_146" to="ctx_addr_27" fromId="146" toId="48">
</dataflow>
<dataflow id="196" from="zext_ln164_1" to="ctx_addr_27" fromId="47" toId="48">
</dataflow>
<dataflow id="197" from="ctx_addr_27" to="ctx_load_27" fromId="48" toId="49">
</dataflow>
<dataflow id="198" from="ctx_addr_26" to="ctx_load_26" fromId="44" toId="50">
</dataflow>
<dataflow id="199" from="ctx_addr_27" to="ctx_load_27" fromId="48" toId="51">
</dataflow>
<dataflow id="200" from="ctx_load_27" to="xor_ln164" fromId="51" toId="52">
</dataflow>
<dataflow id="201" from="ctx_load_26" to="xor_ln164" fromId="50" toId="52">
</dataflow>
<dataflow id="202" from="trunc_ln163" to="add_ln164_1" fromId="19" toId="53">
</dataflow>
<dataflow id="204" from="StgValue_203" to="add_ln164_1" fromId="203" toId="53">
</dataflow>
<dataflow id="205" from="add_ln164_1" to="zext_ln164_2" fromId="53" toId="54">
</dataflow>
<dataflow id="206" from="ctx" to="ctx_addr_28" fromId="88" toId="55">
</dataflow>
<dataflow id="207" from="StgValue_146" to="ctx_addr_28" fromId="146" toId="55">
</dataflow>
<dataflow id="208" from="zext_ln164_2" to="ctx_addr_28" fromId="54" toId="55">
</dataflow>
<dataflow id="209" from="ctx_addr_28" to="ctx_load_28" fromId="55" toId="56">
</dataflow>
<dataflow id="210" from="trunc_ln163" to="or_ln164_1" fromId="19" toId="57">
</dataflow>
<dataflow id="212" from="StgValue_211" to="or_ln164_1" fromId="211" toId="57">
</dataflow>
<dataflow id="213" from="or_ln164_1" to="zext_ln164_3" fromId="57" toId="58">
</dataflow>
<dataflow id="214" from="ctx" to="ctx_addr_29" fromId="88" toId="59">
</dataflow>
<dataflow id="215" from="StgValue_146" to="ctx_addr_29" fromId="146" toId="59">
</dataflow>
<dataflow id="216" from="zext_ln164_3" to="ctx_addr_29" fromId="58" toId="59">
</dataflow>
<dataflow id="217" from="ctx_addr_29" to="ctx_load_29" fromId="59" toId="60">
</dataflow>
<dataflow id="218" from="xor_ln163" to="store_ln163" fromId="30" toId="61">
</dataflow>
<dataflow id="219" from="ctx_addr_23" to="store_ln163" fromId="24" toId="61">
</dataflow>
<dataflow id="220" from="xor_ln163_1" to="store_ln163" fromId="41" toId="62">
</dataflow>
<dataflow id="221" from="ctx_addr_25" to="store_ln163" fromId="37" toId="62">
</dataflow>
<dataflow id="222" from="ctx_addr_28" to="ctx_load_28" fromId="55" toId="63">
</dataflow>
<dataflow id="223" from="ctx_addr_29" to="ctx_load_29" fromId="59" toId="64">
</dataflow>
<dataflow id="224" from="ctx_load_29" to="xor_ln164_1" fromId="64" toId="65">
</dataflow>
<dataflow id="225" from="ctx_load_28" to="xor_ln164_1" fromId="63" toId="65">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecLoopName" to="specloopname_ln155" fromId="226" toId="66">
</dataflow>
<dataflow id="229" from="empty_3" to="specloopname_ln155" fromId="228" toId="66">
</dataflow>
<dataflow id="230" from="xor_ln164" to="store_ln164" fromId="52" toId="67">
</dataflow>
<dataflow id="231" from="ctx_addr_27" to="store_ln164" fromId="48" toId="67">
</dataflow>
<dataflow id="232" from="xor_ln164_1" to="store_ln164" fromId="65" toId="68">
</dataflow>
<dataflow id="233" from="ctx_addr_29" to="store_ln164" fromId="59" toId="68">
</dataflow>
<dataflow id="234" from="tmp" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
