Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun 26 19:37:17 2024
| Host         : DESKTOP-VCL2FF6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.744        0.000                      0                   70        0.152        0.000                      0                   70       41.166        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.744        0.000                      0                   70        0.152        0.000                      0                   70       41.166        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.744ns  (required time - arrival time)
  Source:                 uart_rx/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_rx/RX_BYTE_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.084ns (26.414%)  route 3.020ns (73.586%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 88.176 - 83.333 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.630     5.138    uart_rx/CLK
    SLICE_X5Y8           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.456     5.594 r  uart_rx/FSM_sequential_STATE_reg[1]/Q
                         net (fo=17, routed)          0.654     6.248    uart_rx/STATE[1]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.150     6.398 f  uart_rx/FSM_sequential_STATE[0]_i_2/O
                         net (fo=3, routed)           0.842     7.239    uart_rx/FSM_sequential_STATE[0]_i_2_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.326     7.565 f  uart_rx/BIT_INDEX[2]_i_3__0/O
                         net (fo=11, routed)          0.987     8.553    uart_rx/BIT_INDEX[2]_i_3__0_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.152     8.705 r  uart_rx/RX_BYTE[7]_i_1/O
                         net (fo=1, routed)           0.537     9.242    uart_rx/p_0_in[7]
    SLICE_X3Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    88.176    uart_rx/CLK
    SLICE_X3Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[7]/C
                         clock pessimism              0.258    88.434    
                         clock uncertainty           -0.035    88.399    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.413    87.986    uart_rx/RX_BYTE_reg[7]
  -------------------------------------------------------------------
                         required time                         87.986    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                 78.744    

Slack (MET) :             78.796ns  (required time - arrival time)
  Source:                 uart_rx/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_rx/RX_BYTE_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.084ns (26.636%)  route 2.986ns (73.364%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 88.174 - 83.333 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.630     5.138    uart_rx/CLK
    SLICE_X5Y8           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.456     5.594 r  uart_rx/FSM_sequential_STATE_reg[1]/Q
                         net (fo=17, routed)          0.654     6.248    uart_rx/STATE[1]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.150     6.398 f  uart_rx/FSM_sequential_STATE[0]_i_2/O
                         net (fo=3, routed)           0.842     7.239    uart_rx/FSM_sequential_STATE[0]_i_2_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.326     7.565 f  uart_rx/BIT_INDEX[2]_i_3__0/O
                         net (fo=11, routed)          0.985     8.550    uart_rx/BIT_INDEX[2]_i_3__0_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.152     8.702 r  uart_rx/RX_BYTE[1]_i_1/O
                         net (fo=1, routed)           0.506     9.208    uart_rx/p_0_in[1]
    SLICE_X5Y7           FDRE                                         r  uart_rx/RX_BYTE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.512    88.174    uart_rx/CLK
    SLICE_X5Y7           FDRE                                         r  uart_rx/RX_BYTE_reg[1]/C
                         clock pessimism              0.272    88.446    
                         clock uncertainty           -0.035    88.411    
    SLICE_X5Y7           FDRE (Setup_fdre_C_CE)      -0.407    88.004    uart_rx/RX_BYTE_reg[1]
  -------------------------------------------------------------------
                         required time                         88.004    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                 78.796    

Slack (MET) :             78.902ns  (required time - arrival time)
  Source:                 uart_rx/BIT_CLK_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_rx/FSM_sequential_STATE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.251ns (29.155%)  route 3.040ns (70.845%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 88.175 - 83.333 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.630     5.138    uart_rx/CLK
    SLICE_X6Y8           FDRE                                         r  uart_rx/BIT_CLK_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.478     5.616 r  uart_rx/BIT_CLK_COUNT_reg[0]/Q
                         net (fo=10, routed)          1.024     6.639    uart_rx/BIT_CLK_COUNT_reg_n_0_[0]
    SLICE_X7Y7           LUT3 (Prop_lut3_I1_O)        0.323     6.962 r  uart_rx/BIT_CLK_COUNT[3]_i_2/O
                         net (fo=2, routed)           0.663     7.625    uart_rx/BIT_CLK_COUNT[3]_i_2_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I2_O)        0.326     7.951 r  uart_rx/FSM_sequential_STATE[2]_i_2__0/O
                         net (fo=12, routed)          0.974     8.926    uart_rx/FSM_sequential_STATE[2]_i_2__0_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.124     9.050 r  uart_rx/FSM_sequential_STATE[2]_i_1__0/O
                         net (fo=1, routed)           0.379     9.429    uart_rx/RX_REG_DV
    SLICE_X3Y7           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.513    88.175    uart_rx/CLK
    SLICE_X3Y7           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[2]/C
                         clock pessimism              0.258    88.433    
                         clock uncertainty           -0.035    88.398    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)       -0.067    88.331    uart_rx/FSM_sequential_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         88.331    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                 78.902    

Slack (MET) :             79.037ns  (required time - arrival time)
  Source:                 uart_rx/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_rx/RX_BYTE_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.081ns (28.268%)  route 2.743ns (71.732%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 88.175 - 83.333 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.630     5.138    uart_rx/CLK
    SLICE_X5Y8           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.456     5.594 r  uart_rx/FSM_sequential_STATE_reg[1]/Q
                         net (fo=17, routed)          0.654     6.248    uart_rx/STATE[1]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.150     6.398 f  uart_rx/FSM_sequential_STATE[0]_i_2/O
                         net (fo=3, routed)           0.842     7.239    uart_rx/FSM_sequential_STATE[0]_i_2_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.326     7.565 f  uart_rx/BIT_INDEX[2]_i_3__0/O
                         net (fo=11, routed)          0.674     8.239    uart_rx/BIT_INDEX[2]_i_3__0_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.149     8.388 r  uart_rx/RX_BYTE[6]_i_1/O
                         net (fo=1, routed)           0.574     8.962    uart_rx/p_0_in[6]
    SLICE_X4Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.513    88.175    uart_rx/CLK
    SLICE_X4Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[6]/C
                         clock pessimism              0.272    88.447    
                         clock uncertainty           -0.035    88.412    
    SLICE_X4Y6           FDRE (Setup_fdre_C_CE)      -0.413    87.999    uart_rx/RX_BYTE_reg[6]
  -------------------------------------------------------------------
                         required time                         87.999    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                 79.037    

Slack (MET) :             79.069ns  (required time - arrival time)
  Source:                 uart_rx/BIT_CLK_COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_rx/BIT_CLK_COUNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.280ns (31.953%)  route 2.726ns (68.047%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 88.174 - 83.333 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.630     5.138    uart_rx/CLK
    SLICE_X6Y8           FDRE                                         r  uart_rx/BIT_CLK_COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.478     5.616 f  uart_rx/BIT_CLK_COUNT_reg[0]/Q
                         net (fo=10, routed)          1.024     6.639    uart_rx/BIT_CLK_COUNT_reg_n_0_[0]
    SLICE_X7Y7           LUT3 (Prop_lut3_I1_O)        0.323     6.962 f  uart_rx/BIT_CLK_COUNT[3]_i_2/O
                         net (fo=2, routed)           0.663     7.625    uart_rx/BIT_CLK_COUNT[3]_i_2_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I2_O)        0.326     7.951 f  uart_rx/FSM_sequential_STATE[2]_i_2__0/O
                         net (fo=12, routed)          0.657     8.608    uart_rx/FSM_sequential_STATE[2]_i_2__0_n_0
    SLICE_X6Y8           LUT5 (Prop_lut5_I3_O)        0.153     8.761 r  uart_rx/BIT_CLK_COUNT[0]_i_1/O
                         net (fo=1, routed)           0.382     9.144    uart_rx/BIT_CLK_COUNT[0]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  uart_rx/BIT_CLK_COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.512    88.174    uart_rx/CLK
    SLICE_X6Y8           FDRE                                         r  uart_rx/BIT_CLK_COUNT_reg[0]/C
                         clock pessimism              0.297    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X6Y8           FDRE (Setup_fdre_C_D)       -0.223    88.213    uart_rx/BIT_CLK_COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         88.213    
                         arrival time                          -9.144    
  -------------------------------------------------------------------
                         slack                                 79.069    

Slack (MET) :             79.079ns  (required time - arrival time)
  Source:                 uart_rx/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_rx/RX_BYTE_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.056ns (26.319%)  route 2.956ns (73.681%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 88.176 - 83.333 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.630     5.138    uart_rx/CLK
    SLICE_X5Y8           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.456     5.594 r  uart_rx/FSM_sequential_STATE_reg[1]/Q
                         net (fo=17, routed)          0.654     6.248    uart_rx/STATE[1]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.150     6.398 f  uart_rx/FSM_sequential_STATE[0]_i_2/O
                         net (fo=3, routed)           0.842     7.239    uart_rx/FSM_sequential_STATE[0]_i_2_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.326     7.565 f  uart_rx/BIT_INDEX[2]_i_3__0/O
                         net (fo=11, routed)          0.985     8.550    uart_rx/BIT_INDEX[2]_i_3__0_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I2_O)        0.124     8.674 r  uart_rx/RX_BYTE[0]_i_1/O
                         net (fo=1, routed)           0.476     9.150    uart_rx/p_0_in[0]
    SLICE_X2Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    88.176    uart_rx/CLK
    SLICE_X2Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[0]/C
                         clock pessimism              0.258    88.434    
                         clock uncertainty           -0.035    88.399    
    SLICE_X2Y6           FDRE (Setup_fdre_C_CE)      -0.169    88.230    uart_rx/RX_BYTE_reg[0]
  -------------------------------------------------------------------
                         required time                         88.230    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 79.079    

Slack (MET) :             79.085ns  (required time - arrival time)
  Source:                 uart_rx/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_rx/BIT_INDEX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 1.056ns (25.506%)  route 3.084ns (74.494%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 88.174 - 83.333 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.630     5.138    uart_rx/CLK
    SLICE_X5Y8           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.456     5.594 f  uart_rx/FSM_sequential_STATE_reg[1]/Q
                         net (fo=17, routed)          0.654     6.248    uart_rx/STATE[1]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.150     6.398 r  uart_rx/FSM_sequential_STATE[0]_i_2/O
                         net (fo=3, routed)           0.842     7.239    uart_rx/FSM_sequential_STATE[0]_i_2_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.326     7.565 r  uart_rx/BIT_INDEX[2]_i_3__0/O
                         net (fo=11, routed)          1.015     8.580    uart_rx/BIT_INDEX[2]_i_3__0_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I3_O)        0.124     8.704 r  uart_rx/BIT_INDEX[2]_i_1/O
                         net (fo=1, routed)           0.574     9.278    uart_rx/BIT_INDEX[2]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  uart_rx/BIT_INDEX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.512    88.174    uart_rx/CLK
    SLICE_X4Y7           FDRE                                         r  uart_rx/BIT_INDEX_reg[2]/C
                         clock pessimism              0.272    88.446    
                         clock uncertainty           -0.035    88.411    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)       -0.047    88.364    uart_rx/BIT_INDEX_reg[2]
  -------------------------------------------------------------------
                         required time                         88.364    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 79.085    

Slack (MET) :             79.103ns  (required time - arrival time)
  Source:                 uart_rx/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_rx/RX_BYTE_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.056ns (26.390%)  route 2.945ns (73.610%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 88.175 - 83.333 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.630     5.138    uart_rx/CLK
    SLICE_X5Y8           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.456     5.594 r  uart_rx/FSM_sequential_STATE_reg[1]/Q
                         net (fo=17, routed)          0.654     6.248    uart_rx/STATE[1]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.150     6.398 f  uart_rx/FSM_sequential_STATE[0]_i_2/O
                         net (fo=3, routed)           0.842     7.239    uart_rx/FSM_sequential_STATE[0]_i_2_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.326     7.565 f  uart_rx/BIT_INDEX[2]_i_3__0/O
                         net (fo=11, routed)          0.987     8.553    uart_rx/BIT_INDEX[2]_i_3__0_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     8.677 r  uart_rx/RX_BYTE[2]_i_1/O
                         net (fo=1, routed)           0.463     9.139    uart_rx/p_0_in[2]
    SLICE_X6Y5           FDRE                                         r  uart_rx/RX_BYTE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.513    88.175    uart_rx/CLK
    SLICE_X6Y5           FDRE                                         r  uart_rx/RX_BYTE_reg[2]/C
                         clock pessimism              0.272    88.447    
                         clock uncertainty           -0.035    88.412    
    SLICE_X6Y5           FDRE (Setup_fdre_C_CE)      -0.169    88.243    uart_rx/RX_BYTE_reg[2]
  -------------------------------------------------------------------
                         required time                         88.243    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 79.103    

Slack (MET) :             79.181ns  (required time - arrival time)
  Source:                 uart_rx/BIT_CLK_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_rx/BIT_CLK_COUNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.120ns (28.547%)  route 2.803ns (71.453%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 88.175 - 83.333 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.630     5.138    uart_rx/CLK
    SLICE_X6Y7           FDRE                                         r  uart_rx/BIT_CLK_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.656 f  uart_rx/BIT_CLK_COUNT_reg[5]/Q
                         net (fo=7, routed)           0.866     6.522    uart_rx/BIT_CLK_COUNT_reg_n_0_[5]
    SLICE_X7Y6           LUT4 (Prop_lut4_I2_O)        0.152     6.674 f  uart_rx/FSM_sequential_STATE[0]_i_6/O
                         net (fo=1, routed)           0.848     7.522    uart_rx/FSM_sequential_STATE[0]_i_6_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.326     7.848 r  uart_rx/FSM_sequential_STATE[0]_i_4/O
                         net (fo=8, routed)           0.515     8.362    uart_rx/FSM_sequential_STATE[0]_i_4_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I1_O)        0.124     8.486 r  uart_rx/BIT_CLK_COUNT[7]_i_1/O
                         net (fo=8, routed)           0.575     9.061    uart_rx/BIT_CLK_COUNT[7]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  uart_rx/BIT_CLK_COUNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.513    88.175    uart_rx/CLK
    SLICE_X6Y6           FDRE                                         r  uart_rx/BIT_CLK_COUNT_reg[2]/C
                         clock pessimism              0.272    88.447    
                         clock uncertainty           -0.035    88.412    
    SLICE_X6Y6           FDRE (Setup_fdre_C_CE)      -0.169    88.243    uart_rx/BIT_CLK_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         88.243    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                 79.181    

Slack (MET) :             79.181ns  (required time - arrival time)
  Source:                 uart_rx/BIT_CLK_COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_rx/BIT_CLK_COUNT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.120ns (28.547%)  route 2.803ns (71.453%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 88.175 - 83.333 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.630     5.138    uart_rx/CLK
    SLICE_X6Y7           FDRE                                         r  uart_rx/BIT_CLK_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518     5.656 f  uart_rx/BIT_CLK_COUNT_reg[5]/Q
                         net (fo=7, routed)           0.866     6.522    uart_rx/BIT_CLK_COUNT_reg_n_0_[5]
    SLICE_X7Y6           LUT4 (Prop_lut4_I2_O)        0.152     6.674 f  uart_rx/FSM_sequential_STATE[0]_i_6/O
                         net (fo=1, routed)           0.848     7.522    uart_rx/FSM_sequential_STATE[0]_i_6_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.326     7.848 r  uart_rx/FSM_sequential_STATE[0]_i_4/O
                         net (fo=8, routed)           0.515     8.362    uart_rx/FSM_sequential_STATE[0]_i_4_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I1_O)        0.124     8.486 r  uart_rx/BIT_CLK_COUNT[7]_i_1/O
                         net (fo=8, routed)           0.575     9.061    uart_rx/BIT_CLK_COUNT[7]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  uart_rx/BIT_CLK_COUNT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    F14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376    84.709 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.571    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    86.662 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.513    88.175    uart_rx/CLK
    SLICE_X6Y6           FDRE                                         r  uart_rx/BIT_CLK_COUNT_reg[3]/C
                         clock pessimism              0.272    88.447    
                         clock uncertainty           -0.035    88.412    
    SLICE_X6Y6           FDRE (Setup_fdre_C_CE)      -0.169    88.243    uart_rx/BIT_CLK_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         88.243    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                 79.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_rx/RX_BYTE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_tx/TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.463    uart_rx/CLK
    SLICE_X7Y5           FDRE                                         r  uart_rx/RX_BYTE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.604 r  uart_rx/RX_BYTE_reg[4]/Q
                         net (fo=1, routed)           0.099     1.703    uart_tx/D[4]
    SLICE_X5Y5           FDRE                                         r  uart_tx/TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.977    uart_tx/CLK
    SLICE_X5Y5           FDRE                                         r  uart_tx/TX_Data_reg[4]/C
                         clock pessimism             -0.498     1.479    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.072     1.551    uart_tx/TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart_rx/RX_BYTE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_tx/TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.463    uart_rx/CLK
    SLICE_X5Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.604 r  uart_rx/RX_BYTE_reg[5]/Q
                         net (fo=1, routed)           0.110     1.714    uart_tx/D[5]
    SLICE_X5Y5           FDRE                                         r  uart_tx/TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.977    uart_tx/CLK
    SLICE_X5Y5           FDRE                                         r  uart_tx/TX_Data_reg[5]/C
                         clock pessimism             -0.498     1.479    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.075     1.554    uart_tx/TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_rx/RX_BYTE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_tx/TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.463    uart_rx/CLK
    SLICE_X4Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.141     1.604 r  uart_rx/RX_BYTE_reg[6]/Q
                         net (fo=1, routed)           0.116     1.719    uart_tx/D[6]
    SLICE_X5Y5           FDRE                                         r  uart_tx/TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.977    uart_tx/CLK
    SLICE_X5Y5           FDRE                                         r  uart_tx/TX_Data_reg[6]/C
                         clock pessimism             -0.498     1.479    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.071     1.550    uart_tx/TX_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart_rx/RX_BYTE_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_tx/TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.464    uart_rx/CLK
    SLICE_X3Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.605 r  uart_rx/RX_BYTE_reg[7]/Q
                         net (fo=1, routed)           0.112     1.717    uart_tx/D[7]
    SLICE_X3Y5           FDRE                                         r  uart_tx/TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.979    uart_tx/CLK
    SLICE_X3Y5           FDRE                                         r  uart_tx/TX_Data_reg[7]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.066     1.546    uart_tx/TX_Data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_rx/RX_BYTE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_tx/TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.464    uart_rx/CLK
    SLICE_X2Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.628 r  uart_rx/RX_BYTE_reg[0]/Q
                         net (fo=1, routed)           0.110     1.738    uart_tx/D[0]
    SLICE_X3Y5           FDRE                                         r  uart_tx/TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.979    uart_tx/CLK
    SLICE_X3Y5           FDRE                                         r  uart_tx/TX_Data_reg[0]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.070     1.550    uart_tx/TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 uart_rx/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_rx/BIT_CLK_COUNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.767%)  route 0.166ns (47.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.462    uart_rx/CLK
    SLICE_X5Y8           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.141     1.603 r  uart_rx/FSM_sequential_STATE_reg[1]/Q
                         net (fo=17, routed)          0.166     1.769    uart_rx/STATE[1]
    SLICE_X6Y8           LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  uart_rx/BIT_CLK_COUNT[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    uart_rx/BIT_CLK_COUNT[1]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  uart_rx/BIT_CLK_COUNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.976    uart_rx/CLK
    SLICE_X6Y8           FDRE                                         r  uart_rx/BIT_CLK_COUNT_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.121     1.599    uart_rx/BIT_CLK_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart_rx/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_rx/FSM_sequential_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.439%)  route 0.156ns (45.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.463    uart_rx/CLK
    SLICE_X3Y7           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_fdce_C_Q)         0.141     1.604 r  uart_rx/FSM_sequential_STATE_reg[0]/Q
                         net (fo=13, routed)          0.156     1.760    uart_rx/STATE[0]
    SLICE_X5Y8           LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  uart_rx/FSM_sequential_STATE[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.805    uart_rx/STATE__0[1]
    SLICE_X5Y8           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.976    uart_rx/CLK
    SLICE_X5Y8           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[1]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X5Y8           FDCE (Hold_fdce_C_D)         0.091     1.589    uart_rx/FSM_sequential_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_tx/BIT_CLK_COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_tx/BIT_CLK_COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.464    uart_tx/CLK
    SLICE_X2Y4           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.164     1.628 r  uart_tx/BIT_CLK_COUNT_reg[4]/Q
                         net (fo=6, routed)           0.115     1.743    uart_tx/BIT_CLK_COUNT_reg_n_0_[4]
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.045     1.788 r  uart_tx/BIT_CLK_COUNT[6]_i_2/O
                         net (fo=1, routed)           0.000     1.788    uart_tx/BIT_CLK_COUNT[6]_i_2_n_0
    SLICE_X3Y4           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.979    uart_tx/CLK
    SLICE_X3Y4           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[6]/C
                         clock pessimism             -0.502     1.477    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.091     1.568    uart_tx/BIT_CLK_COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uart_tx/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_tx/BIT_CLK_COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.833%)  route 0.195ns (51.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.463    uart_tx/CLK
    SLICE_X4Y4           FDCE                                         r  uart_tx/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.141     1.604 r  uart_tx/FSM_sequential_STATE_reg[0]/Q
                         net (fo=14, routed)          0.195     1.799    uart_tx/STATE[0]
    SLICE_X2Y3           LUT6 (Prop_lut6_I4_O)        0.045     1.844 r  uart_tx/BIT_CLK_COUNT[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.844    uart_tx/BIT_CLK_COUNT[2]_i_1__0_n_0
    SLICE_X2Y3           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.979    uart_tx/CLK
    SLICE_X2Y3           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[2]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.121     1.622    uart_tx/BIT_CLK_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart_tx/FSM_sequential_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            uart_tx/BIT_INDEX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.308%)  route 0.144ns (43.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.463    uart_tx/CLK
    SLICE_X4Y4           FDCE                                         r  uart_tx/FSM_sequential_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.141     1.604 r  uart_tx/FSM_sequential_STATE_reg[1]/Q
                         net (fo=16, routed)          0.144     1.748    uart_tx/STATE[1]
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  uart_tx/BIT_INDEX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    uart_tx/BIT_INDEX[1]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  uart_tx/BIT_INDEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.977    uart_tx/CLK
    SLICE_X5Y4           FDRE                                         r  uart_tx/BIT_INDEX_reg[1]/C
                         clock pessimism             -0.501     1.476    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.092     1.568    uart_tx/BIT_INDEX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X6Y8      uart_rx/BIT_CLK_COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X6Y8      uart_rx/BIT_CLK_COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X6Y6      uart_rx/BIT_CLK_COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X6Y6      uart_rx/BIT_CLK_COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X6Y7      uart_rx/BIT_CLK_COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X6Y7      uart_rx/BIT_CLK_COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X6Y6      uart_rx/BIT_CLK_COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X6Y8      uart_rx/BIT_CLK_COUNT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X4Y7      uart_rx/BIT_INDEX_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X6Y8      uart_rx/BIT_CLK_COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X6Y8      uart_rx/BIT_CLK_COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X6Y8      uart_rx/BIT_CLK_COUNT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X6Y8      uart_rx/BIT_CLK_COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X6Y6      uart_rx/BIT_CLK_COUNT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X6Y6      uart_rx/BIT_CLK_COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X6Y6      uart_rx/BIT_CLK_COUNT_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X6Y6      uart_rx/BIT_CLK_COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X6Y7      uart_rx/BIT_CLK_COUNT_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X6Y7      uart_rx/BIT_CLK_COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y8      uart_rx/BIT_CLK_COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y8      uart_rx/BIT_CLK_COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y8      uart_rx/BIT_CLK_COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y8      uart_rx/BIT_CLK_COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y6      uart_rx/BIT_CLK_COUNT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y6      uart_rx/BIT_CLK_COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y6      uart_rx/BIT_CLK_COUNT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y6      uart_rx/BIT_CLK_COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y7      uart_rx/BIT_CLK_COUNT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X6Y7      uart_rx/BIT_CLK_COUNT_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/TX_ACTIVE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART_TX_PIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.753ns  (logic 4.068ns (60.234%)  route 2.685ns (39.766%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.411    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.507 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.631     5.139    uart_tx/CLK
    SLICE_X5Y4           FDRE                                         r  uart_tx/TX_ACTIVE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.456     5.595 f  uart_tx/TX_ACTIVE_reg/Q
                         net (fo=2, routed)           0.827     6.421    uart_tx/TX_Active
    SLICE_X4Y3           LUT2 (Prop_lut2_I1_O)        0.124     6.545 r  uart_tx/UART_TX_PIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.859     8.404    UART_TX_PIN_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    11.892 r  UART_TX_PIN_OBUF_inst/O
                         net (fo=0)                   0.000    11.892    UART_TX_PIN
    R12                                                               r  UART_TX_PIN (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/UART_TX_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART_TX_PIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.375ns (68.109%)  route 0.644ns (31.891%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.463    uart_tx/CLK
    SLICE_X4Y5           FDRE                                         r  uart_tx/UART_TX_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     1.604 r  uart_tx/UART_TX_OUT_reg/Q
                         net (fo=1, routed)           0.233     1.837    uart_tx/TX_Serial
    SLICE_X4Y3           LUT2 (Prop_lut2_I0_O)        0.045     1.882 r  uart_tx/UART_TX_PIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.411     2.293    UART_TX_PIN_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.189     3.482 r  UART_TX_PIN_OBUF_inst/O
                         net (fo=0)                   0.000     3.482    UART_TX_PIN
    R12                                                               r  UART_TX_PIN (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            uart_rx/BIT_INDEX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.823ns  (logic 1.944ns (28.485%)  route 4.880ns (71.515%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  rst_btn_IBUF_inst/O
                         net (fo=24, routed)          3.724     5.184    uart_rx/rst_btn_IBUF
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.152     5.336 f  uart_rx/BIT_INDEX[2]_i_2/O
                         net (fo=1, routed)           0.582     5.917    uart_rx/BIT_INDEX[2]_i_2_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.332     6.249 r  uart_rx/BIT_INDEX[2]_i_1/O
                         net (fo=1, routed)           0.574     6.823    uart_rx/BIT_INDEX[2]_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  uart_rx/BIT_INDEX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.512     4.841    uart_rx/CLK
    SLICE_X4Y7           FDRE                                         r  uart_rx/BIT_INDEX_reg[2]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            uart_tx/TX_ACTIVE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 1.708ns (25.375%)  route 5.022ns (74.625%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  rst_btn_IBUF_inst/O
                         net (fo=24, routed)          3.907     5.367    uart_tx/rst_btn_IBUF
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.124     5.491 r  uart_tx/TX_Data[7]_i_1/O
                         net (fo=9, routed)           1.115     6.606    uart_tx/TX_Data[7]_i_1_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.730 r  uart_tx/TX_ACTIVE_i_1/O
                         net (fo=1, routed)           0.000     6.730    uart_tx/TX_ACTIVE_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  uart_tx/TX_ACTIVE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.513     4.842    uart_tx/CLK
    SLICE_X5Y4           FDRE                                         r  uart_tx/TX_ACTIVE_reg/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            uart_tx/BIT_INDEX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.365ns  (logic 1.708ns (26.827%)  route 4.658ns (73.173%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  rst_btn_IBUF_inst/O
                         net (fo=24, routed)          3.841     5.301    uart_tx/rst_btn_IBUF
    SLICE_X4Y4           LUT3 (Prop_lut3_I0_O)        0.124     5.425 r  uart_tx/BIT_INDEX[2]_i_3/O
                         net (fo=2, routed)           0.816     6.241    uart_tx/BIT_INDEX[2]_i_3_n_0
    SLICE_X5Y4           LUT6 (Prop_lut6_I4_O)        0.124     6.365 r  uart_tx/BIT_INDEX[1]_i_1/O
                         net (fo=1, routed)           0.000     6.365    uart_tx/BIT_INDEX[1]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  uart_tx/BIT_INDEX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.513     4.842    uart_tx/CLK
    SLICE_X5Y4           FDRE                                         r  uart_tx/BIT_INDEX_reg[1]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            uart_tx/BIT_CLK_COUNT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.612ns (25.472%)  route 4.716ns (74.528%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  rst_btn_IBUF_inst/O
                         net (fo=24, routed)          3.907     5.367    uart_tx/rst_btn_IBUF
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     5.519 r  uart_tx/BIT_CLK_COUNT[6]_i_1/O
                         net (fo=8, routed)           0.809     6.327    uart_tx/BIT_CLK_COUNT[6]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514     4.843    uart_tx/CLK
    SLICE_X2Y3           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[0]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            uart_tx/BIT_CLK_COUNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.612ns (25.472%)  route 4.716ns (74.528%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  rst_btn_IBUF_inst/O
                         net (fo=24, routed)          3.907     5.367    uart_tx/rst_btn_IBUF
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     5.519 r  uart_tx/BIT_CLK_COUNT[6]_i_1/O
                         net (fo=8, routed)           0.809     6.327    uart_tx/BIT_CLK_COUNT[6]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514     4.843    uart_tx/CLK
    SLICE_X2Y3           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[1]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            uart_tx/BIT_CLK_COUNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.612ns (25.472%)  route 4.716ns (74.528%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  rst_btn_IBUF_inst/O
                         net (fo=24, routed)          3.907     5.367    uart_tx/rst_btn_IBUF
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     5.519 r  uart_tx/BIT_CLK_COUNT[6]_i_1/O
                         net (fo=8, routed)           0.809     6.327    uart_tx/BIT_CLK_COUNT[6]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514     4.843    uart_tx/CLK
    SLICE_X2Y3           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[2]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            uart_tx/BIT_CLK_COUNT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.327ns  (logic 1.612ns (25.472%)  route 4.716ns (74.528%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  rst_btn_IBUF_inst/O
                         net (fo=24, routed)          3.907     5.367    uart_tx/rst_btn_IBUF
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     5.519 r  uart_tx/BIT_CLK_COUNT[6]_i_1/O
                         net (fo=8, routed)           0.809     6.327    uart_tx/BIT_CLK_COUNT[6]_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514     4.843    uart_tx/CLK
    SLICE_X2Y3           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[3]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            uart_tx/BIT_CLK_COUNT_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.284ns  (logic 1.612ns (25.647%)  route 4.672ns (74.353%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  rst_btn_IBUF_inst/O
                         net (fo=24, routed)          3.907     5.367    uart_tx/rst_btn_IBUF
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     5.519 r  uart_tx/BIT_CLK_COUNT[6]_i_1/O
                         net (fo=8, routed)           0.765     6.284    uart_tx/BIT_CLK_COUNT[6]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514     4.843    uart_tx/CLK
    SLICE_X3Y4           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[6]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            uart_tx/BIT_CLK_COUNT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 1.612ns (26.444%)  route 4.483ns (73.556%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  rst_btn_IBUF_inst/O
                         net (fo=24, routed)          3.907     5.367    uart_tx/rst_btn_IBUF
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     5.519 r  uart_tx/BIT_CLK_COUNT[6]_i_1/O
                         net (fo=8, routed)           0.576     6.095    uart_tx/BIT_CLK_COUNT[6]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514     4.843    uart_tx/CLK
    SLICE_X2Y4           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[4]/C

Slack:                    inf
  Source:                 rst_btn
                            (input port)
  Destination:            uart_tx/BIT_CLK_COUNT_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.095ns  (logic 1.612ns (26.444%)  route 4.483ns (73.556%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst_btn (IN)
                         net (fo=0)                   0.000     0.000    rst_btn
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  rst_btn_IBUF_inst/O
                         net (fo=24, routed)          3.907     5.367    uart_tx/rst_btn_IBUF
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     5.519 r  uart_tx/BIT_CLK_COUNT[6]_i_1/O
                         net (fo=8, routed)           0.576     6.095    uart_tx/BIT_CLK_COUNT[6]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.376     1.376 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.238    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514     4.843    uart_tx/CLK
    SLICE_X2Y4           FDRE                                         r  uart_tx/BIT_CLK_COUNT_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX_PIN
                            (input port)
  Destination:            uart_rx/RX_BYTE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.229ns (33.580%)  route 0.453ns (66.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  UART_RX_PIN (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_PIN
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  UART_RX_PIN_IBUF_inst/O
                         net (fo=11, routed)          0.453     0.682    uart_rx/UART_RX_PIN_IBUF
    SLICE_X2Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.979    uart_rx/CLK
    SLICE_X2Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[0]/C

Slack:                    inf
  Source:                 UART_RX_PIN
                            (input port)
  Destination:            uart_rx/RX_BYTE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.229ns (33.580%)  route 0.453ns (66.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  UART_RX_PIN (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_PIN
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  UART_RX_PIN_IBUF_inst/O
                         net (fo=11, routed)          0.453     0.682    uart_rx/UART_RX_PIN_IBUF
    SLICE_X3Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.979    uart_rx/CLK
    SLICE_X3Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[7]/C

Slack:                    inf
  Source:                 UART_RX_PIN
                            (input port)
  Destination:            uart_rx/RX_BYTE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.229ns (31.308%)  route 0.502ns (68.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  UART_RX_PIN (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_PIN
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  UART_RX_PIN_IBUF_inst/O
                         net (fo=11, routed)          0.502     0.731    uart_rx/UART_RX_PIN_IBUF
    SLICE_X5Y7           FDRE                                         r  uart_rx/RX_BYTE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.976    uart_rx/CLK
    SLICE_X5Y7           FDRE                                         r  uart_rx/RX_BYTE_reg[1]/C

Slack:                    inf
  Source:                 UART_RX_PIN
                            (input port)
  Destination:            uart_rx/RX_BYTE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.229ns (29.691%)  route 0.542ns (70.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  UART_RX_PIN (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_PIN
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  UART_RX_PIN_IBUF_inst/O
                         net (fo=11, routed)          0.542     0.771    uart_rx/UART_RX_PIN_IBUF
    SLICE_X7Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.977    uart_rx/CLK
    SLICE_X7Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[3]/C

Slack:                    inf
  Source:                 UART_RX_PIN
                            (input port)
  Destination:            uart_rx/RX_BYTE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.229ns (27.489%)  route 0.604ns (72.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  UART_RX_PIN (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_PIN
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  UART_RX_PIN_IBUF_inst/O
                         net (fo=11, routed)          0.604     0.833    uart_rx/UART_RX_PIN_IBUF
    SLICE_X6Y5           FDRE                                         r  uart_rx/RX_BYTE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.977    uart_rx/CLK
    SLICE_X6Y5           FDRE                                         r  uart_rx/RX_BYTE_reg[2]/C

Slack:                    inf
  Source:                 UART_RX_PIN
                            (input port)
  Destination:            uart_rx/RX_BYTE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.229ns (27.489%)  route 0.604ns (72.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  UART_RX_PIN (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_PIN
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  UART_RX_PIN_IBUF_inst/O
                         net (fo=11, routed)          0.604     0.833    uart_rx/UART_RX_PIN_IBUF
    SLICE_X7Y5           FDRE                                         r  uart_rx/RX_BYTE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.977    uart_rx/CLK
    SLICE_X7Y5           FDRE                                         r  uart_rx/RX_BYTE_reg[4]/C

Slack:                    inf
  Source:                 UART_RX_PIN
                            (input port)
  Destination:            uart_rx/RX_BYTE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.229ns (27.267%)  route 0.611ns (72.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  UART_RX_PIN (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_PIN
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  UART_RX_PIN_IBUF_inst/O
                         net (fo=11, routed)          0.611     0.840    uart_rx/UART_RX_PIN_IBUF
    SLICE_X4Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.977    uart_rx/CLK
    SLICE_X4Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[6]/C

Slack:                    inf
  Source:                 UART_RX_PIN
                            (input port)
  Destination:            uart_rx/RX_BYTE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.229ns (25.608%)  route 0.665ns (74.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  UART_RX_PIN (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_PIN
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  UART_RX_PIN_IBUF_inst/O
                         net (fo=11, routed)          0.665     0.894    uart_rx/UART_RX_PIN_IBUF
    SLICE_X5Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.977    uart_rx/CLK
    SLICE_X5Y6           FDRE                                         r  uart_rx/RX_BYTE_reg[5]/C

Slack:                    inf
  Source:                 UART_RX_PIN
                            (input port)
  Destination:            uart_rx/FSM_sequential_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.274ns (24.882%)  route 0.827ns (75.118%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_RX_PIN (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_PIN
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  UART_RX_PIN_IBUF_inst/O
                         net (fo=11, routed)          0.827     1.056    uart_rx/UART_RX_PIN_IBUF
    SLICE_X5Y8           LUT6 (Prop_lut6_I0_O)        0.045     1.101 r  uart_rx/FSM_sequential_STATE[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.101    uart_rx/STATE__0[1]
    SLICE_X5Y8           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.976    uart_rx/CLK
    SLICE_X5Y8           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[1]/C

Slack:                    inf
  Source:                 UART_RX_PIN
                            (input port)
  Destination:            uart_rx/FSM_sequential_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.319ns (27.739%)  route 0.831ns (72.261%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  UART_RX_PIN (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_PIN
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  UART_RX_PIN_IBUF_inst/O
                         net (fo=11, routed)          0.610     0.838    uart_rx/UART_RX_PIN_IBUF
    SLICE_X3Y7           LUT4 (Prop_lut4_I1_O)        0.045     0.883 r  uart_rx/FSM_sequential_STATE[0]_i_5/O
                         net (fo=1, routed)           0.221     1.105    uart_rx/FSM_sequential_STATE[0]_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.045     1.150 r  uart_rx/FSM_sequential_STATE[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.150    uart_rx/STATE__0[0]
    SLICE_X3Y7           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.978    uart_rx/CLK
    SLICE_X3Y7           FDCE                                         r  uart_rx/FSM_sequential_STATE_reg[0]/C





