Path: news.gmane.org!not-for-mail
From: Wei Ni <wni@nvidia.com>
Newsgroups: gmane.linux.kernel,gmane.linux.ports.tegra
Subject: RE: How to use the generic thermal sysfs.
Date: Thu, 26 Jul 2012 17:31:34 +0800
Lines: 66
Approved: news@gmane.org
Message-ID: <1343295094.4042.24.camel@tegra-chromium-2>
References: <1342088573.27605.101.camel@tegra-chromium-2>
	 <4D68720C2E767A4AA6A8796D42C8EB5915287C@BGSMSX101.gar.corp.intel.com>
	 <1342144273.1682.237.camel@rui.sh.intel.com>
	 <1342164616.27605.129.camel@tegra-chromium-2>
	 <1342165278.1682.259.camel@rui.sh.intel.com>
NNTP-Posting-Host: plane.gmane.org
Mime-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: QUOTED-PRINTABLE
X-Trace: dough.gmane.org 1343295253 21454 80.91.229.3 (26 Jul 2012 09:34:13 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Thu, 26 Jul 2012 09:34:13 +0000 (UTC)
Cc: "R, Durgadoss" <durgadoss.r@intel.com>,
	"Brown, Len" <len.brown@intel.com>,
	"akpm@linux-foundation.org" <akpm@linux-foundation.org>,
	"khali@linux-fr.org" <khali@linux-fr.org>,
	"joe@perches.com" <joe@perches.com>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	"linux-tegra@ger.kernel.org" <linux-tegra@ger.kernel.org>,
	Alex Courbot <acourbot@nvidia.com>
To: Zhang Rui <rui.zhang@intel.com>
Original-X-From: linux-kernel-owner@vger.kernel.org Thu Jul 26 11:34:12 2012
Return-path: <linux-kernel-owner@vger.kernel.org>
Envelope-to: glk-linux-kernel-3@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-kernel-owner@vger.kernel.org>)
	id 1SuKSR-0007fE-NG
	for glk-linux-kernel-3@plane.gmane.org; Thu, 26 Jul 2012 11:34:12 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1751840Ab2GZJdx convert rfc822-to-quoted-printable (ORCPT
	<rfc822;glk-linux-kernel-3@m.gmane.org>);
	Thu, 26 Jul 2012 05:33:53 -0400
Original-Received: from hqemgate03.nvidia.com ([216.228.121.140]:19009 "EHLO
	hqemgate03.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751364Ab2GZJdw convert rfc822-to-8bit (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Thu, 26 Jul 2012 05:33:52 -0400
Original-Received: from hqnvupgp07.nvidia.com (Not Verified[216.228.121.13]) by hqemgate03.nvidia.com
	id <B50110f160002>; Thu, 26 Jul 2012 02:34:14 -0700
Original-Received: from hqemhub01.nvidia.com ([172.17.108.22])
  by hqnvupgp07.nvidia.com (PGP Universal service);
  Thu, 26 Jul 2012 02:29:01 -0700
X-PGP-Universal: processed;
	by hqnvupgp07.nvidia.com on Thu, 26 Jul 2012 02:29:01 -0700
Original-Received: from hkemhub01.nvidia.com (10.18.67.12) by hqemhub01.nvidia.com
 (172.20.150.30) with Microsoft SMTP Server (TLS) id 8.3.264.0; Thu, 26 Jul
 2012 02:33:30 -0700
Original-Received: from [10.19.174.195] (10.18.67.5) by hkemhub01.nvidia.com
 (10.18.67.12) with Microsoft SMTP Server id 8.3.245.1; Thu, 26 Jul 2012
 17:33:28 +0800
In-Reply-To: <1342165278.1682.259.camel@rui.sh.intel.com>
X-Mailer: Evolution 2.28.3 
Original-Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel:1333478 gmane.linux.ports.tegra:5634
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1333478>

On Fri, 2012-07-13 at 15:41 +0800, Zhang Rui wrote:
> On =E4=BA=94, 2012-07-13 at 15:30 +0800, Wei Ni wrote:
> >=20
> > Our tegra thermal framework also will use the generic thermal layer=
=2E It
> > will register the cooling device, and run the throttling in this ge=
neric
> > framework.
> > But we have a special mechanism, when the temp is below the trip te=
mp,
> > we will set different cpu capability for different temp range. For
> > example, set the low/high temp as 20C/30C to the sensor, and set th=
e cpu
> > to the max capability, it mean the cpu can run up to the max freq a=
nd
> > voltage in this temp range. if the temp is out that range, the sens=
or
> > will have irq/alert to notify the tegra framework, then we will set=
 to
> > another temperature range and cpu capability.
> > I think we can try to add this mechanism to the generic framework a=
s a
> > new policy, right?
> >=20
> I think you can make use of the upper&lower limit in my patch set.
> Say, here is your thermal policy
> 20C - 30C, P0
> 30C - 40C, P1 - P2
> 40C - 60C, P3 - P5
> 60C+, P6 ~ Pn
>=20
> you can register to the thermal layer 4 passive trip points,
> 20C, 30C, 40C, 60C, and then
> 1) for trip 0 (20C), upper limit 0, lower limit 0
> 2) for trip 1 (30C), upper limit 2, lower limit 1
> 3) for trip 2 (40C), upper limit 5, lower limit 3
> 4) for trip 3 (60C), upper limit n, lower limit 6
>=20
> you can program your own sensor to get interrupt when the temperature
> hits 20C/30C/40C/60C, and the generic thermal layer will put the
> processors to proper frequency for each trip point.
>=20
> what do you think?

Hi, Rui
I'm trying your upper/lower codes on our tegra platform.
Since we want to set limit value to the sensor to get interrupt, and
many sensor drivers can support the limit alert property, could we add =
a
new callback .set_limits() for the thermal zone device, so that we can
program it in the generic layer. when the temperature hits the
trip_temp, we can try to set to the next limit range.
I can try to add these codes base on your patches.

Thanks.
Wei.

>=20
> BTW, the upper and lower limit is introduced in the patch set I'm
> testing, so maybe you were not aware of it.
>=20
> thanks,
> rui



