------------Pass!-----------

D:\Labs\3sem\FPGA\lab1_z1\lab1_z1\lab1_z1\solution1\sim\verilog>set PATH= 

D:\Labs\3sem\FPGA\lab1_z1\lab1_z1\lab1_z1\solution1\sim\verilog>call C:/Programs/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab1_z1_top glbl -Oenable_linking_all_libraries  -prj lab1_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab1_z1 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab1_z1_top glbl -Oenable_linking_all_libraries -prj lab1_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab1_z1 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z1/lab1_z1/lab1_z1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z1/lab1_z1/lab1_z1/solution1/sim/verilog/lab1_z1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab1_z1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z1/lab1_z1/lab1_z1/solution1/sim/verilog/lab1_z1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_z1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab1_z1/lab1_z1/lab1_z1/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab1_z1
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab1_z1_top
Compiling module work.glbl
Built simulation snapshot lab1_z1

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab1_z1/xsim_script.tcl
# xsim {lab1_z1} -view {{lab1_z1_dataflow_ana.wcfg}} -tclbatch {lab1_z1.tcl} -protoinst {lab1_z1.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab1_z1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab1_z1_top/AESL_inst_lab1_z1//AESL_inst_lab1_z1_activity
Time resolution is 1 ps
open_wave_config lab1_z1_dataflow_ana.wcfg
source lab1_z1.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/ap_return -into $return_group -radix hex
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/d -into $return_group -radix hex
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/c -into $return_group -radix hex
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/b -into $return_group -radix hex
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/a -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/ap_start -into $blocksiggroup
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/ap_done -into $blocksiggroup
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/ap_idle -into $blocksiggroup
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab1_z1_top/AESL_inst_lab1_z1/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab1_z1_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab1_z1_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab1_z1_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab1_z1_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_z1_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_z1_top/LENGTH_c -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_z1_top/LENGTH_d -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab1_z1_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab1_z1_top/ap_return -into $tb_return_group -radix hex
## add_wave /apatb_lab1_z1_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab1_z1_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_lab1_z1_top/d -into $tb_return_group -radix hex
## add_wave /apatb_lab1_z1_top/c -into $tb_return_group -radix hex
## add_wave /apatb_lab1_z1_top/b -into $tb_return_group -radix hex
## add_wave /apatb_lab1_z1_top/a -into $tb_return_group -radix hex
## save_wave_config lab1_z1.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "117000"
// RTL Simulation : 1 / 3 [100.00%] @ "135000"
// RTL Simulation : 2 / 3 [100.00%] @ "147000"
// RTL Simulation : 3 / 3 [100.00%] @ "159000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 195 ns : File "D:/Labs/3sem/FPGA/lab1_z1/lab1_z1/lab1_z1/solution1/sim/verilog/lab1_z1.autotb.v" Line 443
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct  6 21:19:10 2022...
------------Pass!-----------
