{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "damaged-technology",
   "metadata": {},
   "source": [
    "## Chapter 5 - Digital Building Blocks \n",
    "\n",
    "\n",
    "\n",
    "### 5.1 Introduction\n",
    "\n",
    "### 5.2 Arithmetic Circuit \n",
    "\n",
    "#### 5.2.1 Summation\n",
    "\n",
    "3 type of adders are covered: \n",
    "1. Ripple-carry adder: A group of full adders are connected in cascade \n",
    "2. Carry-lookahead adder: \n",
    "3. Prefix adder: \n",
    "\n",
    "#### 5.2.2 Subtraction\n",
    "\n",
    "\n",
    "### 5.3 Number Systems \n",
    "\n",
    "### 5.4 Sequential Building Blocks \n",
    "\n",
    "### 5.5 Memory Array \n",
    "\n",
    "### 5.6 Logic Array \n",
    "\n",
    "### 5.7 Summary \n",
    "\n",
    "\n",
    "## Exercises:"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "stopped-means",
   "metadata": {},
   "source": [
    "#### Exercise 5.1 \n",
    "\n",
    "a) Ripple-Carry adder: <br>\n",
    "$t_{ripple} = (450ns)64 = 28.8\\mu s$ <br>\n",
    "\n",
    "(b) Carry-Lookahead adder: <br>\n",
    "$t_{CLA} = (150ns) + 6(150ns) + (64/4-1)2(150ns) + 4(450ns) = 7.35\\mu s$\n",
    "\n",
    "(c) Prefix Adder: <br>\n",
    "$t_{PA} = (100ns) + (200ns)\\log_2(64) + (100ns) = 1.4\\mu s$\n",
    "\n",
    "#### Exercise 5.2\n",
    "\n",
    "(a)\n",
    "1. <b>Ripple-Carry adder: </b> <br> \n",
    "<u>Area</u>: Each full adder requires 5 two-input gates to build each of the 64 full adders. Thus, the full area should be $(5)(64)15\\mu m^2 = 4800\\mu m^2$<br>\n",
    "<u>Delay</u>: There are 3 two-input gates along the critical path of a full adder. Thus, the full propagation delay should be: $(3)(50ps)(64) = 9.6 \\mu s$. <br>\n",
    "<u>Power</u>: All 2-input gates are equivalent to capacitors in parallel as they are supplied voltage in parallel. Additionally, we can assume the probability of bit switching ($ar$) is 1 to obtain the worst case. Thus, dynamics power should be $P_{dyn} = arf_{C}C_{L}V_{DD}^2 = (1)(100\\cdot10^6Hz)(20\\cdot10^{-15}F)(320 \\text{ gates})(1.2V)^2 = 921.6mW$ <br><br>\n",
    "\n",
    "2. <b>Carry-Lookahead adder: </b> <br> \n",
    "<u>Area</u>:  5 two-input gates are needed to build each of the 16 CLA blocks' 4 full adders. Also, each CLA block uses 19 additional two-input gates to compute $P_i$, $G_i$ and $C_{out}$. Thus, the full area should be $16((4)5 + 19)(15\\mu m^2) = (624)15\\mu m^2 = 9360 \\mu m^2$ <br>\n",
    "<u>Delay</u>: two-input gates and full adders have a delay of 50ps and 150ps respectively. Thus, $t_{CLA} = (50ns) + 6(50ns) + (64/4-1)2(50ns) + 4(150ns) = 2.45\\mu s$ <br>\n",
    "<u>Power</u>: Assuming again the probability of bit switching ($ar$) is 1 to obtain the worst case, dynamics power should be $P_{dyn} = arf_{C}C_{L}V_{DD}^2 = (1)(100\\cdot10^6Hz)(20\\cdot10^{-15}F)(624 \\text{ gates})(1.2V)^2 = 1509.12 mW$\n",
    "\n",
    "(b) \n",
    "A Ripple-Carry adders require roughly half the space and half the power of Carry-Lookahead adders. However, it's nearly 4 times slower. \n",
    "\n",
    "\n",
    "Formula for computing dynamic power found here: [https://www.iue.tuwien.ac.at/phd/schrom/node12.html]\n",
    "\n",
    "#### Exercise 5.3\n",
    "\n",
    "As discussed in question 5.2, Ripple-Carry adders have the advantage of using approximately two times less two-input gates than carry-lookahead adders. This translates to needing less space and using less power. Nevertheless, its propagation delay is significantly higher.  "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "economic-associate",
   "metadata": {},
   "source": [
    "#### Exercise 5.4\n",
    "```\n",
    "module testbench_4_39();\n",
    "\n",
    "  logic[15:0] A,B,S;\n",
    "  logic C_in; \n",
    "  \n",
    "  prefix_sum dut(A,B,C_in, S); \n",
    "\n",
    "  initial \n",
    "    begin\n",
    "\n",
    "      A = 16'b0; B = 16'b1; C_in = 0; #2;\n",
    "\t  A = 8632; B = 28033; C_in = 0; #3;\n",
    "      \n",
    "    end\n",
    "\n",
    "\n",
    "  //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "```\n",
    "module prefix_sum(input  logic[15:0] A, B, \n",
    "                  input  logic C_in, \n",
    "                  output logic[15:0] S); \n",
    "\n",
    "  // precomputation; \n",
    "  logic[15:0] P, G; \n",
    "  assign G = A&B; \n",
    "  assign P = A|B;\n",
    "\n",
    "  \n",
    "  logic G_14_13, G_12_11, G_10_9, G_8_7, G_6_5, G_4_3, G_2_1, G_0_n1;\n",
    "  assign G_14_13 = G[14] | (&{P[14]}& G[13]); \n",
    "  assign G_12_11 = G[12] | (&{P[12]}& G[11]); \n",
    "  assign G_10_9  = G[10] | (&{P[10]}& G[9]); \n",
    "  assign G_8_7   = G[8]  | (&{P[8]} & G[7]); \n",
    "  assign G_6_5   = G[6]  | (&{P[6]} & G[5]); \n",
    "  assign G_4_3   = G[4]  | (&{P[4]} & G[3]); \n",
    "  assign G_2_1   = G[2]  | (&{P[2]} & G[1]); \n",
    "  assign G_0_n1  = G[0]  | (&{P[0]} & C_in); \n",
    "  \n",
    "  \n",
    "  logic G_14_11, G_13_11, G_10_7, G_9_7, G_6_3, G_5_3, G_2_n1, G_1_n1; \n",
    "  assign G_14_11 = G_14_13 | (&{P[14:13]} & G_12_11); \n",
    "  assign G_13_11 = G[13]   | (&{P[13]}    & G_12_11); \n",
    "  assign G_10_7  = G_10_9  | (&{P[10:9]}  & G_8_7); \n",
    "  assign G_9_7   = G[9]    | (&{P[9]}    & G_8_7); \n",
    "  assign G_6_3   = G_6_5   | (&{P[6:5]}   & G_4_3); \n",
    "  assign G_5_3   = G[5]    | (&{P[5]}     & G_4_3); \n",
    "  assign G_2_n1  = G_2_1   | (&{P[2:1]}   & G_0_n1); \n",
    "  assign G_1_n1  = G[1]    | (&{P[1]}     & G_0_n1); \n",
    "\n",
    "  \n",
    "  logic G_14_7, G_13_7, G_12_7, G_11_7, G_6_n1, G_5_n1, G_4_n1, G_3_n1; \n",
    "  assign G_14_7 = G_14_11 | (&{P[14:11]} & G_10_7); \n",
    "  assign G_13_7 = G_13_11 | (&{P[13:11]} & G_10_7); \n",
    "  assign G_12_7 = G_12_11 | (&{P[12:11]} & G_10_7); \n",
    "  assign G_11_7 = G[11]   | (&{P[11]}    & G_10_7); \n",
    "  assign G_6_n1 = G_6_3   | (&{P[6:3]}   & G_2_n1); \n",
    "  assign G_5_n1 = G_5_3   | (&{P[5:3]}   & G_2_n1); \n",
    "  assign G_4_n1 = G_4_3   | (&{P[4:3]}   & G_2_n1); \n",
    "  assign G_3_n1 = G[3]    | (&{P[3]}     & G_2_n1); \n",
    "\n",
    "  logic G_14_n1, G_13_n1, G_12_n1, G_11_n1, G_10_n1, G_9_n1, G_8_n1, G_7_n1; \n",
    "  assign G_14_n1 = G_14_7 | (&{P[14:7]} & G_6_n1); \n",
    "  assign G_13_n1 = G_13_7 | (&{P[13:7]} & G_6_n1); \n",
    "  assign G_12_n1 = G_12_7 | (&{P[12:7]} & G_6_n1); \n",
    "  assign G_11_n1 = G_11_7 | (&{P[11:7]} & G_6_n1); \n",
    "  assign G_10_n1 = G_10_7 | (&{P[10:7]} & G_6_n1); \n",
    "  assign G_9_n1  = G_9_7  | (&{P[9:7]}  & G_6_n1); \n",
    "  assign G_8_n1  = G_8_7  | (&{P[8:7]}  & G_6_n1); \n",
    "  assign G_7_n1  = G[7]   | (&{P[7]}    & G_6_n1); \n",
    "  \n",
    "  //logic G_n_n1 = {G_14_n1, G_13_n1, G_12_n1, G_11_n1, G_10_n1, G_9_n1, G_8_n1, G_7_n1, G_6_n1, G_5_n1, G_4_n1, G_3_n1, G_2_n1, G__n1, }\n",
    "  \n",
    "  assign S[15] = G_14_n1 ^ (A[15]^B[15]);\n",
    "  assign S[14] = G_13_n1 ^ (A[14]^B[14]);\n",
    "  assign S[13] = G_12_n1 ^ (A[13]^B[13]);\n",
    "  assign S[12] = G_11_n1 ^ (A[12]^B[12]);\n",
    "  \n",
    "  assign S[11] = G_10_n1 ^ (A[11]^B[11]);\n",
    "  assign S[10] = G_9_n1  ^ (A[10]^B[10]);\n",
    "  assign S[9]  = G_8_n1  ^ (A[9] ^B[9]);\n",
    "  assign S[8]  = G_7_n1  ^ (A[8] ^B[8]);\n",
    "  assign S[7]  = G_6_n1  ^ (A[7] ^B[7]);\n",
    "  assign S[6]  = G_5_n1  ^ (A[6] ^B[6]);\n",
    "  assign S[5]  = G_4_n1  ^ (A[5] ^B[5]);\n",
    "  assign S[4]  = G_3_n1  ^ (A[4] ^B[4]);\n",
    "  assign S[3]  = G_2_n1  ^ (A[3] ^B[3]);\n",
    "  assign S[2]  = G_1_n1  ^ (A[2] ^B[2]);\n",
    "  assign S[1]  = G_0_n1  ^ (A[1] ^B[1]);\n",
    "  assign S[0]  = A[0] ^B[0];\n",
    "\n",
    "endmodule \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "streaming-delicious",
   "metadata": {},
   "source": [
    "#### Exercise 5.5\n",
    "\n",
    "\n",
    "![alt text](images\\P5_5.PNG \"Title\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "stable-diary",
   "metadata": {},
   "source": [
    "#### Exercise 5.6\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "auburn-little",
   "metadata": {},
   "source": [
    "#### Exercise 5.7\n",
    "\n",
    "(a) <br>\n",
    "A priority circuit with a delay that increases in logarithmic scale can be achieve in 3 steps. Let $A_i$ for $i=\\{0,N-1\\}$ be the circuit inputs. \n",
    "\n",
    "1. Step 1: Compute values of $S_i$ for $i = 0$ to $N-3$ which are outputs of summations that follow a binomial tree structure. This part of the circuit has $N-3$ two-input AND gates and has a delay of $(\\log2(N)-1)t_{pd,AND}$. \n",
    "2. Step 2:  Compute the values of $B_i$ for $i = 0$ to $N-1$. $B$ represent the position of the most significant 1. In other word,$B_i = 1$ iff $A_i = 1$ and $A_j = 0$ for $j > i$. This step has a delay of $(\\log2(N)-1)(t_{pd,AND} +t_{pd,NOT})$. This step can be viewed as a bisection search for the value of $i$ such that $B_i = 1$\n",
    "3. Step 3: Step 3 consists of computing $Y_i$ for $i = 0$ to $\\log2(N)-1$. This has a delays of $(\\log2(N)-1)(t_{pd,AND})$. \n",
    "\n",
    "The total delay for this circuit is $(\\log2(N)-1)(3t_{pd,AND} + t_{pd,NOT})$\n",
    "\n",
    "Below is a draft of the circuit when 16 inputs are present. <br> \n",
    "![alt text](images\\P5_7.PNG \"Title\")\n",
    "\n",
    "(b) \n",
    "\n",
    "\n",
    "<b> Verilog Testbench </b> \n",
    "```\n",
    "module testbench_4_39();\n",
    "\n",
    "  logic[15:0] A;\n",
    "  logic[3:0] Y;\n",
    "\n",
    "  \n",
    "  log2_priority dut(A,Y); \n",
    "\n",
    "  initial \n",
    "    begin\n",
    "\n",
    "      A = 16'b00001010; #2; // 3\n",
    "\t  A = 16'b10100010; #3; // 7\n",
    "      A = 16'b00011111; #3; // 4\n",
    "      A = 16'b00000000; #3; // 0 \n",
    "      A = 16'b00000001; #3; // 1\n",
    "    end\n",
    "\n",
    "\n",
    "  //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n",
    "<b> Verilog Code </b> \n",
    "```\n",
    "// Code your design here\n",
    "module log2_priority(input logic[15:0] A, \n",
    "                     output logic[3:0] Y); \n",
    "  \n",
    "  // step 1\n",
    "  logic[13:0] S; \n",
    "  \n",
    "  assign S[0] = |{A[1:0]}; \n",
    "  assign S[1] = |{A[3:2]}; \n",
    "  assign S[2] = |{A[5:4]}; \n",
    "  assign S[3] = |{A[7:6]}; \n",
    "  assign S[4] = |{A[9:8]}; \n",
    "  assign S[5] = |{A[11:10]}; \n",
    "  assign S[6] = |{A[13:12]}; \n",
    "  assign S[7] = |{A[15:14]}; \n",
    "  assign S[8] = |{S[1:0]};\n",
    "  assign S[9] = |{S[3:2]};\n",
    "  assign S[10] = |{S[5:4]};\n",
    "  assign S[11] = |{S[7:6]};\n",
    "  assign S[12] = |{S[9:8]};\n",
    "  assign S[13] = |{S[11:10]};  \n",
    "    \n",
    "    \n",
    "  // step 2\n",
    "  logic[15:0] B;\n",
    "  \n",
    "  assign B[15] = A[15]; \n",
    "  assign B[14] = A[14]&(~A[15]);\n",
    "  assign B[13] = A[13]&(~S[7]); \n",
    "  assign B[12] = A[12]&(~S[7])&(~A[13]); \n",
    "  assign B[11] = A[11]&(~S[11]); \n",
    "  assign B[10] = A[10]&(~S[11])&(~A[11]); \n",
    "  assign B[9] = A[9]&(~S[11])&(~S[5]); \n",
    "  assign B[8] = A[8]&(~S[11])&(~S[5])&(~A[9]);  \n",
    "  assign B[7] = A[7]&(~S[13]); \n",
    "  assign B[6] = A[6]&(~S[13])&(~A[7]); \n",
    "  assign B[5] = A[5]&(~S[13])&(~S[3]); \n",
    "  assign B[4] = A[4]&(~S[13])&(~S[3])&(~A[5]);  \n",
    "  assign B[3] = A[3]&(~S[13])&(~S[9]); \n",
    "  assign B[2] = A[2]&(~S[13])&(~S[9])&(~A[3]);\n",
    "  assign B[1] = A[1]&(~S[13])&(~S[9])&(~S[1]);\n",
    "  assign B[0] = A[0]&(~S[13])&(~S[9])&(~S[1])&(~A[0]);  \n",
    "\n",
    "  // step 3\n",
    "  assign Y[3] = |{B[15:8]}; \n",
    "  assign Y[2] = |{B[15:12]} | |{B[7:4]}; \n",
    "  assign Y[1] = B[15]|B[14]|B[11]|B[10]|B[7]|B[6]|B[3]|B[2];  \n",
    "  assign Y[0] = B[15]|B[13]|B[11]|B[9]|B[7]|B[5]|B[3]|B[1];\n",
    "  \n",
    "endmodule \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ranging-collector",
   "metadata": {},
   "source": [
    "#### Exercise 5.8"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "damaged-springfield",
   "metadata": {},
   "source": [
    "#### Exercise 5.9\n",
    "\n",
    "\n",
    "```\n",
    "module testbench_4_29();\n",
    "\n",
    "  logic[31:0] A, B, Y;\n",
    "  logic[2:0] F; \n",
    "  logic C_out; \n",
    "\n",
    "  ALU_32bits dut(A, B, F, Y, C_out); \n",
    "\n",
    "  initial \n",
    "    begin\n",
    "      \n",
    "       // additions...\n",
    "      A = 0; B = 0; F = 3'b010; #1;\n",
    "      A = 0; B = 1; F = 3'b010; #1; \n",
    "      A = 0; B = 2; F = 3'b010; #1;\n",
    "      A = 0; B = 3; F = 3'b010; #1;\n",
    "      \n",
    "      // subtractions...\n",
    "      A = 0; B = 0; F = 3'b110; #1; \n",
    "      A = 0; B = 1; F = 3'b110; #1; \n",
    "      A = 0; B = 2; F = 3'b110; #1;\n",
    "      A = 0; B = 3; F = 3'b110; #1; \n",
    "      \n",
    "      // ANDs\n",
    "      A = 32'b000111; B = 32'b000111; F = 3'b000; #1; // 7\n",
    "      A = 32'b101010; B = 32'b010101; F = 3'b000; #1; // 0 \n",
    "      A = 32'b111111; B = 32'b100111; F = 3'b000; #1; // 39\n",
    "      A = 32'b111000; B = 32'b110111; F = 3'b000; #1; // 48\n",
    "      \n",
    "      // ORs\n",
    "      A = 32'b000111; B = 32'b000111; F = 3'b001; #1; // 7\n",
    "      A = 32'b101010; B = 32'b010101; F = 3'b001; #1; // 0x3F\n",
    "      A = 32'b111111; B = 32'b100111; F = 3'b001; #1; // 0x3F\n",
    "      A = 32'b111000; B = 32'b110111; F = 3'b001; #1; // 0x3F\n",
    "      \n",
    "      // SLT\n",
    "      A = 32'b000011; B = 32'b000111; F = 3'b111; #1; // 1\n",
    "      A = 32'b101010; B = 32'b010101; F = 3'b111; #1; // 0\n",
    "      A = 32'b111111; B = 32'b100111; F = 3'b111; #1; // 0\n",
    "      A = 32'b001010; B = 32'b010101; F = 3'b111; #1; // 1\n",
    "      A = 32'b001010; B = 32'b010111; F = 3'b111; #1; // 1\n",
    "      A = 32'b101010; B = 32'b010101; F = 3'b111; #1; // 0\n",
    "      A = 32'b111111; B = 32'b100111; F = 3'b111; #1; // 0\n",
    "\n",
    "    end\n",
    "\n",
    "  //  Optional: save signals to display them later on EDAplayground's EPWave \n",
    "    initial begin\n",
    "      $dumpfile(\"dump.vcd\");\n",
    "      $dumpvars(1);\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "\n",
    "\n",
    "// full adder\n",
    "module full_adder(input logic a, b, C_in, \n",
    "                  output logic S, C_out); \n",
    " \n",
    "  always @(a,b,C_in)\n",
    "    begin\n",
    "      S <= a^b^C_in; \n",
    "      C_out <= a&a |(a^b)&C_in; \n",
    "   end  \n",
    "  \n",
    "endmodule \n",
    "\n",
    "// Ripple carry adder: \n",
    "module rc_adder(input  logic[31:0] A, B,\n",
    "             input  logic C_in,\n",
    "             output logic[31:0] Y, \n",
    "             output logic C_out); \n",
    "\n",
    "  logic[30:0] C; \n",
    "  \n",
    "  full_adder dut0(A[0], B[0], C_in, Y[0], C[0]); \n",
    "  full_adder dut1(A[1], B[1], C[0], Y[1], C[1]); \n",
    "  full_adder dut2(A[2], B[2], C[1], Y[2], C[2]); \n",
    "  full_adder dut3(A[3], B[3], C[2], Y[3], C[3]); \n",
    "  full_adder dut4(A[4], B[4], C[3], Y[4], C[4]); \n",
    "  full_adder dut5(A[5], B[5], C[4], Y[5], C[5]); \n",
    "  full_adder dut6(A[6], B[6], C[5], Y[6], C[6]); \n",
    "  full_adder dut7(A[7], B[7], C[6], Y[7], C[7]); \n",
    "  full_adder dut8(A[8], B[8], C[7], Y[8], C[8]); \n",
    "  full_adder dut9(A[9], B[9], C[8], Y[9], C[9]); \n",
    "  full_adder dut10(A[10], B[10], C[9], Y[10], C[10]); \n",
    "  full_adder dut11(A[11], B[11], C[10], Y[11], C[11]); \n",
    "  full_adder dut12(A[12], B[12], C[11], Y[12], C[12]); \n",
    "  full_adder dut13(A[13], B[13], C[12], Y[13], C[13]); \n",
    "  full_adder dut14(A[14], B[14], C[13], Y[14], C[14]); \n",
    "  full_adder dut15(A[15], B[15], C[14], Y[15], C[15]); \n",
    "  full_adder dut16(A[16], B[16], C[15], Y[16], C[16]); \n",
    "  full_adder dut17(A[17], B[17], C[16], Y[17], C[17]); \n",
    "  full_adder dut18(A[18], B[18], C[17], Y[18], C[18]); \n",
    "  full_adder dut19(A[19], B[19], C[18], Y[19], C[19]); \n",
    "  full_adder dut20(A[20], B[20], C[19], Y[20], C[20]); \n",
    "  full_adder dut21(A[21], B[21], C[20], Y[21], C[21]); \n",
    "  full_adder dut22(A[22], B[22], C[21], Y[22], C[22]); \n",
    "  full_adder dut23(A[23], B[23], C[22], Y[23], C[23]); \n",
    "  full_adder dut24(A[24], B[24], C[23], Y[24], C[24]); \n",
    "  full_adder dut25(A[25], B[25], C[24], Y[25], C[25]); \n",
    "  full_adder dut26(A[26], B[26], C[25], Y[26], C[26]); \n",
    "  full_adder dut27(A[27], B[27], C[26], Y[27], C[27]); \n",
    "  full_adder dut28(A[28], B[28], C[27], Y[28], C[28]); \n",
    "  full_adder dut29(A[29], B[29], C[28], Y[29], C[29]); \n",
    "  full_adder dut30(A[30], B[30], C[29], Y[30], C[30]); \n",
    "  full_adder dut31(A[31], B[31], C[30], Y[31], C_out); \n",
    "endmodule \n",
    "\n",
    "\n",
    "// ALU \n",
    "module ALU_32bits(input logic[31:0] a, b, \n",
    "                  input logic[2:0] F, \n",
    "                  output logic[31:0] Y, \n",
    "        \t\t  output logic Cout); \n",
    "\t\n",
    "  logic Cout_ext, C_in; \n",
    "  logic[31:0] S, b_switched; \n",
    "  \n",
    "  rc_adder dut(a, b_switched, F[2], S, Cout_ext); \n",
    "  \n",
    "  assign b_switched = F[2] ? ~b : b; \n",
    "\n",
    "  always @(a,b,F,S) \n",
    "    begin\n",
    "    case(F[1:0])\n",
    "      2'b00: assign Y = a&b;\n",
    "      2'b01: assign Y = a|b;\n",
    "      2'b10: assign Y = S;\n",
    "      2'b11: assign Y = {31'b0, S[31]}; \n",
    "    endcase\n",
    "  end\n",
    "\n",
    "endmodule \n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "prospective-impression",
   "metadata": {},
   "source": [
    "#### Exercise 5.10"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
