Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 20 12:37:52 2022
| Host         : THB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file progettoRL_timing_summary_routed.rpt -pb progettoRL_timing_summary_routed.pb -rpx progettoRL_timing_summary_routed.rpx -warn_on_violation
| Design       : progettoRL
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (982)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1800)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (982)
--------------------------
 There are 194 register/latch pins with no clock driven by root clock pin: audio/clk_3_072MHz_reg/Q (HIGH)

 There are 485 register/latch pins with no clock driven by root clock pin: audio/data_valid_reg/Q (HIGH)

 There are 288 register/latch pins with no clock driven by root clock pin: fftBlock/FFT_module/gen_mod[0].modulo/sqroot2/done_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: led_control/bit_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1800)
---------------------------------------------------
 There are 1800 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.763      -20.901                      8                 5299        0.031        0.000                      0                 5299        3.000        0.000                       0                  3794  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clkGen/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clk_25MHz_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_6_144MHz_clk_wiz_0  {0.000 81.379}       162.759         6.144           
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         
sys_clk_pin               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkGen/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_25MHz_clk_wiz_0          30.786        0.000                      0                  189        0.278        0.000                      0                  189       19.500        0.000                       0                    84  
  clk_6_144MHz_clk_wiz_0      156.910        0.000                      0                   63        0.237        0.000                      0                   63       50.601        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                     0.198        0.000                      0                 5033        0.042        0.000                      0                 5033        4.500        0.000                       0                  3671  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin          clk_25MHz_clk_wiz_0       -2.763      -20.901                      8                   16        1.830        0.000                      0                   16  
clk_25MHz_clk_wiz_0  sys_clk_pin                2.021        0.000                      0                   14        0.031        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkGen/inst/clk_in1
  To Clock:  clkGen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkGen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkGen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.786ns  (required time - arrival time)
  Source:                 video/cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 1.240ns (14.208%)  route 7.488ns (85.792%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 41.770 - 40.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.808     1.810    video/clk_25MHz
    SLICE_X8Y183         FDRE                                         r  video/cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.518     2.328 r  video/cntH_reg[1]/Q
                         net (fo=25, routed)          3.531     5.859    video/cntH_reg_n_0_[1]
    SLICE_X12Y192        LUT3 (Prop_lut3_I1_O)        0.146     6.005 f  video/timeInVGA_i_15/O
                         net (fo=2, routed)           0.968     6.973    video/timeInVGA_i_15_n_0
    SLICE_X11Y192        LUT6 (Prop_lut6_I1_O)        0.328     7.301 f  video/cntV[0]_i_9/O
                         net (fo=2, routed)           0.345     7.647    video/cntV[0]_i_9_n_0
    SLICE_X12Y192        LUT6 (Prop_lut6_I5_O)        0.124     7.771 r  video/vecadrHorDivided[1]_i_3/O
                         net (fo=4, routed)           1.135     8.905    video/vecadrHorDivided[1]_i_3_n_0
    SLICE_X2Y193         LUT4 (Prop_lut4_I0_O)        0.124     9.029 r  video/cntV[0]_i_1/O
                         net (fo=32, routed)          1.509    10.538    video/cntV0
    SLICE_X5Y198         FDRE                                         r  video/cntV_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.767    41.770    video/clk_25MHz
    SLICE_X5Y198         FDRE                                         r  video/cntV_reg[28]/C
                         clock pessimism              0.086    41.856    
                         clock uncertainty           -0.103    41.753    
    SLICE_X5Y198         FDRE (Setup_fdre_C_R)       -0.429    41.324    video/cntV_reg[28]
  -------------------------------------------------------------------
                         required time                         41.324    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 30.786    

Slack (MET) :             30.786ns  (required time - arrival time)
  Source:                 video/cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 1.240ns (14.208%)  route 7.488ns (85.792%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 41.770 - 40.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.808     1.810    video/clk_25MHz
    SLICE_X8Y183         FDRE                                         r  video/cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.518     2.328 r  video/cntH_reg[1]/Q
                         net (fo=25, routed)          3.531     5.859    video/cntH_reg_n_0_[1]
    SLICE_X12Y192        LUT3 (Prop_lut3_I1_O)        0.146     6.005 f  video/timeInVGA_i_15/O
                         net (fo=2, routed)           0.968     6.973    video/timeInVGA_i_15_n_0
    SLICE_X11Y192        LUT6 (Prop_lut6_I1_O)        0.328     7.301 f  video/cntV[0]_i_9/O
                         net (fo=2, routed)           0.345     7.647    video/cntV[0]_i_9_n_0
    SLICE_X12Y192        LUT6 (Prop_lut6_I5_O)        0.124     7.771 r  video/vecadrHorDivided[1]_i_3/O
                         net (fo=4, routed)           1.135     8.905    video/vecadrHorDivided[1]_i_3_n_0
    SLICE_X2Y193         LUT4 (Prop_lut4_I0_O)        0.124     9.029 r  video/cntV[0]_i_1/O
                         net (fo=32, routed)          1.509    10.538    video/cntV0
    SLICE_X5Y198         FDRE                                         r  video/cntV_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.767    41.770    video/clk_25MHz
    SLICE_X5Y198         FDRE                                         r  video/cntV_reg[29]/C
                         clock pessimism              0.086    41.856    
                         clock uncertainty           -0.103    41.753    
    SLICE_X5Y198         FDRE (Setup_fdre_C_R)       -0.429    41.324    video/cntV_reg[29]
  -------------------------------------------------------------------
                         required time                         41.324    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 30.786    

Slack (MET) :             30.786ns  (required time - arrival time)
  Source:                 video/cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 1.240ns (14.208%)  route 7.488ns (85.792%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 41.770 - 40.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.808     1.810    video/clk_25MHz
    SLICE_X8Y183         FDRE                                         r  video/cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.518     2.328 r  video/cntH_reg[1]/Q
                         net (fo=25, routed)          3.531     5.859    video/cntH_reg_n_0_[1]
    SLICE_X12Y192        LUT3 (Prop_lut3_I1_O)        0.146     6.005 f  video/timeInVGA_i_15/O
                         net (fo=2, routed)           0.968     6.973    video/timeInVGA_i_15_n_0
    SLICE_X11Y192        LUT6 (Prop_lut6_I1_O)        0.328     7.301 f  video/cntV[0]_i_9/O
                         net (fo=2, routed)           0.345     7.647    video/cntV[0]_i_9_n_0
    SLICE_X12Y192        LUT6 (Prop_lut6_I5_O)        0.124     7.771 r  video/vecadrHorDivided[1]_i_3/O
                         net (fo=4, routed)           1.135     8.905    video/vecadrHorDivided[1]_i_3_n_0
    SLICE_X2Y193         LUT4 (Prop_lut4_I0_O)        0.124     9.029 r  video/cntV[0]_i_1/O
                         net (fo=32, routed)          1.509    10.538    video/cntV0
    SLICE_X5Y198         FDRE                                         r  video/cntV_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.767    41.770    video/clk_25MHz
    SLICE_X5Y198         FDRE                                         r  video/cntV_reg[30]/C
                         clock pessimism              0.086    41.856    
                         clock uncertainty           -0.103    41.753    
    SLICE_X5Y198         FDRE (Setup_fdre_C_R)       -0.429    41.324    video/cntV_reg[30]
  -------------------------------------------------------------------
                         required time                         41.324    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 30.786    

Slack (MET) :             30.786ns  (required time - arrival time)
  Source:                 video/cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 1.240ns (14.208%)  route 7.488ns (85.792%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 41.770 - 40.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.808     1.810    video/clk_25MHz
    SLICE_X8Y183         FDRE                                         r  video/cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.518     2.328 r  video/cntH_reg[1]/Q
                         net (fo=25, routed)          3.531     5.859    video/cntH_reg_n_0_[1]
    SLICE_X12Y192        LUT3 (Prop_lut3_I1_O)        0.146     6.005 f  video/timeInVGA_i_15/O
                         net (fo=2, routed)           0.968     6.973    video/timeInVGA_i_15_n_0
    SLICE_X11Y192        LUT6 (Prop_lut6_I1_O)        0.328     7.301 f  video/cntV[0]_i_9/O
                         net (fo=2, routed)           0.345     7.647    video/cntV[0]_i_9_n_0
    SLICE_X12Y192        LUT6 (Prop_lut6_I5_O)        0.124     7.771 r  video/vecadrHorDivided[1]_i_3/O
                         net (fo=4, routed)           1.135     8.905    video/vecadrHorDivided[1]_i_3_n_0
    SLICE_X2Y193         LUT4 (Prop_lut4_I0_O)        0.124     9.029 r  video/cntV[0]_i_1/O
                         net (fo=32, routed)          1.509    10.538    video/cntV0
    SLICE_X5Y198         FDRE                                         r  video/cntV_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.767    41.770    video/clk_25MHz
    SLICE_X5Y198         FDRE                                         r  video/cntV_reg[31]/C
                         clock pessimism              0.086    41.856    
                         clock uncertainty           -0.103    41.753    
    SLICE_X5Y198         FDRE (Setup_fdre_C_R)       -0.429    41.324    video/cntV_reg[31]
  -------------------------------------------------------------------
                         required time                         41.324    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                 30.786    

Slack (MET) :             30.905ns  (required time - arrival time)
  Source:                 video/cntH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntH_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 0.766ns (9.070%)  route 7.679ns (90.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 41.686 - 40.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.809     1.811    video/clk_25MHz
    SLICE_X8Y184         FDRE                                         r  video/cntH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y184         FDRE (Prop_fdre_C_Q)         0.518     2.329 f  video/cntH_reg[6]/Q
                         net (fo=35, routed)          5.349     7.678    video/addrb[6]
    SLICE_X9Y190         LUT2 (Prop_lut2_I1_O)        0.124     7.802 r  video/cntH[31]_i_4/O
                         net (fo=1, routed)           0.718     8.520    video/cntH[31]_i_4_n_0
    SLICE_X10Y187        LUT6 (Prop_lut6_I1_O)        0.124     8.644 r  video/cntH[31]_i_1/O
                         net (fo=31, routed)          1.612    10.256    video/cntH[31]_i_1_n_0
    SLICE_X8Y185         FDRE                                         r  video/cntH_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.683    41.686    video/clk_25MHz
    SLICE_X8Y185         FDRE                                         r  video/cntH_reg[10]/C
                         clock pessimism              0.102    41.788    
                         clock uncertainty           -0.103    41.685    
    SLICE_X8Y185         FDRE (Setup_fdre_C_R)       -0.524    41.161    video/cntH_reg[10]
  -------------------------------------------------------------------
                         required time                         41.161    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                 30.905    

Slack (MET) :             30.905ns  (required time - arrival time)
  Source:                 video/cntH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntH_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 0.766ns (9.070%)  route 7.679ns (90.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 41.686 - 40.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.809     1.811    video/clk_25MHz
    SLICE_X8Y184         FDRE                                         r  video/cntH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y184         FDRE (Prop_fdre_C_Q)         0.518     2.329 f  video/cntH_reg[6]/Q
                         net (fo=35, routed)          5.349     7.678    video/addrb[6]
    SLICE_X9Y190         LUT2 (Prop_lut2_I1_O)        0.124     7.802 r  video/cntH[31]_i_4/O
                         net (fo=1, routed)           0.718     8.520    video/cntH[31]_i_4_n_0
    SLICE_X10Y187        LUT6 (Prop_lut6_I1_O)        0.124     8.644 r  video/cntH[31]_i_1/O
                         net (fo=31, routed)          1.612    10.256    video/cntH[31]_i_1_n_0
    SLICE_X8Y185         FDRE                                         r  video/cntH_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.683    41.686    video/clk_25MHz
    SLICE_X8Y185         FDRE                                         r  video/cntH_reg[11]/C
                         clock pessimism              0.102    41.788    
                         clock uncertainty           -0.103    41.685    
    SLICE_X8Y185         FDRE (Setup_fdre_C_R)       -0.524    41.161    video/cntH_reg[11]
  -------------------------------------------------------------------
                         required time                         41.161    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                 30.905    

Slack (MET) :             30.905ns  (required time - arrival time)
  Source:                 video/cntH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntH_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 0.766ns (9.070%)  route 7.679ns (90.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 41.686 - 40.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.809     1.811    video/clk_25MHz
    SLICE_X8Y184         FDRE                                         r  video/cntH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y184         FDRE (Prop_fdre_C_Q)         0.518     2.329 f  video/cntH_reg[6]/Q
                         net (fo=35, routed)          5.349     7.678    video/addrb[6]
    SLICE_X9Y190         LUT2 (Prop_lut2_I1_O)        0.124     7.802 r  video/cntH[31]_i_4/O
                         net (fo=1, routed)           0.718     8.520    video/cntH[31]_i_4_n_0
    SLICE_X10Y187        LUT6 (Prop_lut6_I1_O)        0.124     8.644 r  video/cntH[31]_i_1/O
                         net (fo=31, routed)          1.612    10.256    video/cntH[31]_i_1_n_0
    SLICE_X8Y185         FDRE                                         r  video/cntH_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.683    41.686    video/clk_25MHz
    SLICE_X8Y185         FDRE                                         r  video/cntH_reg[12]/C
                         clock pessimism              0.102    41.788    
                         clock uncertainty           -0.103    41.685    
    SLICE_X8Y185         FDRE (Setup_fdre_C_R)       -0.524    41.161    video/cntH_reg[12]
  -------------------------------------------------------------------
                         required time                         41.161    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                 30.905    

Slack (MET) :             30.905ns  (required time - arrival time)
  Source:                 video/cntH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntH_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 0.766ns (9.070%)  route 7.679ns (90.930%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 41.686 - 40.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.809     1.811    video/clk_25MHz
    SLICE_X8Y184         FDRE                                         r  video/cntH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y184         FDRE (Prop_fdre_C_Q)         0.518     2.329 f  video/cntH_reg[6]/Q
                         net (fo=35, routed)          5.349     7.678    video/addrb[6]
    SLICE_X9Y190         LUT2 (Prop_lut2_I1_O)        0.124     7.802 r  video/cntH[31]_i_4/O
                         net (fo=1, routed)           0.718     8.520    video/cntH[31]_i_4_n_0
    SLICE_X10Y187        LUT6 (Prop_lut6_I1_O)        0.124     8.644 r  video/cntH[31]_i_1/O
                         net (fo=31, routed)          1.612    10.256    video/cntH[31]_i_1_n_0
    SLICE_X8Y185         FDRE                                         r  video/cntH_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.683    41.686    video/clk_25MHz
    SLICE_X8Y185         FDRE                                         r  video/cntH_reg[9]/C
                         clock pessimism              0.102    41.788    
                         clock uncertainty           -0.103    41.685    
    SLICE_X8Y185         FDRE (Setup_fdre_C_R)       -0.524    41.161    video/cntH_reg[9]
  -------------------------------------------------------------------
                         required time                         41.161    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                 30.905    

Slack (MET) :             31.112ns  (required time - arrival time)
  Source:                 video/cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 1.240ns (14.759%)  route 7.161ns (85.241%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 41.770 - 40.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.808     1.810    video/clk_25MHz
    SLICE_X8Y183         FDRE                                         r  video/cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.518     2.328 r  video/cntH_reg[1]/Q
                         net (fo=25, routed)          3.531     5.859    video/cntH_reg_n_0_[1]
    SLICE_X12Y192        LUT3 (Prop_lut3_I1_O)        0.146     6.005 f  video/timeInVGA_i_15/O
                         net (fo=2, routed)           0.968     6.973    video/timeInVGA_i_15_n_0
    SLICE_X11Y192        LUT6 (Prop_lut6_I1_O)        0.328     7.301 f  video/cntV[0]_i_9/O
                         net (fo=2, routed)           0.345     7.647    video/cntV[0]_i_9_n_0
    SLICE_X12Y192        LUT6 (Prop_lut6_I5_O)        0.124     7.771 r  video/vecadrHorDivided[1]_i_3/O
                         net (fo=4, routed)           1.135     8.905    video/vecadrHorDivided[1]_i_3_n_0
    SLICE_X2Y193         LUT4 (Prop_lut4_I0_O)        0.124     9.029 r  video/cntV[0]_i_1/O
                         net (fo=32, routed)          1.183    10.212    video/cntV0
    SLICE_X5Y197         FDRE                                         r  video/cntV_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.767    41.770    video/clk_25MHz
    SLICE_X5Y197         FDRE                                         r  video/cntV_reg[24]/C
                         clock pessimism              0.086    41.856    
                         clock uncertainty           -0.103    41.753    
    SLICE_X5Y197         FDRE (Setup_fdre_C_R)       -0.429    41.324    video/cntV_reg[24]
  -------------------------------------------------------------------
                         required time                         41.324    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                 31.112    

Slack (MET) :             31.112ns  (required time - arrival time)
  Source:                 video/cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 1.240ns (14.759%)  route 7.161ns (85.241%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 41.770 - 40.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.808     1.810    video/clk_25MHz
    SLICE_X8Y183         FDRE                                         r  video/cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.518     2.328 r  video/cntH_reg[1]/Q
                         net (fo=25, routed)          3.531     5.859    video/cntH_reg_n_0_[1]
    SLICE_X12Y192        LUT3 (Prop_lut3_I1_O)        0.146     6.005 f  video/timeInVGA_i_15/O
                         net (fo=2, routed)           0.968     6.973    video/timeInVGA_i_15_n_0
    SLICE_X11Y192        LUT6 (Prop_lut6_I1_O)        0.328     7.301 f  video/cntV[0]_i_9/O
                         net (fo=2, routed)           0.345     7.647    video/cntV[0]_i_9_n_0
    SLICE_X12Y192        LUT6 (Prop_lut6_I5_O)        0.124     7.771 r  video/vecadrHorDivided[1]_i_3/O
                         net (fo=4, routed)           1.135     8.905    video/vecadrHorDivided[1]_i_3_n_0
    SLICE_X2Y193         LUT4 (Prop_lut4_I0_O)        0.124     9.029 r  video/cntV[0]_i_1/O
                         net (fo=32, routed)          1.183    10.212    video/cntV0
    SLICE_X5Y197         FDRE                                         r  video/cntV_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.767    41.770    video/clk_25MHz
    SLICE_X5Y197         FDRE                                         r  video/cntV_reg[25]/C
                         clock pessimism              0.086    41.856    
                         clock uncertainty           -0.103    41.753    
    SLICE_X5Y197         FDRE (Setup_fdre_C_R)       -0.429    41.324    video/cntV_reg[25]
  -------------------------------------------------------------------
                         required time                         41.324    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                 31.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 video/cntH_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntH_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.495%)  route 0.138ns (33.505%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.650     0.652    video/clk_25MHz
    SLICE_X8Y187         FDRE                                         r  video/cntH_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y187         FDRE (Prop_fdre_C_Q)         0.164     0.816 r  video/cntH_reg[19]/Q
                         net (fo=22, routed)          0.138     0.954    video/cntH_reg_n_0_[19]
    SLICE_X8Y187         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.064 r  video/cntH_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.064    video/data0[19]
    SLICE_X8Y187         FDRE                                         r  video/cntH_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.924     0.926    video/clk_25MHz
    SLICE_X8Y187         FDRE                                         r  video/cntH_reg[19]/C
                         clock pessimism             -0.274     0.652    
    SLICE_X8Y187         FDRE (Hold_fdre_C_D)         0.134     0.786    video/cntH_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 video/cntH_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntH_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.651     0.653    video/clk_25MHz
    SLICE_X8Y188         FDRE                                         r  video/cntH_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDRE (Prop_fdre_C_Q)         0.164     0.817 r  video/cntH_reg[23]/Q
                         net (fo=23, routed)          0.139     0.956    video/cntH_reg_n_0_[23]
    SLICE_X8Y188         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.066 r  video/cntH_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.066    video/data0[23]
    SLICE_X8Y188         FDRE                                         r  video/cntH_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.926     0.928    video/clk_25MHz
    SLICE_X8Y188         FDRE                                         r  video/cntH_reg[23]/C
                         clock pessimism             -0.275     0.653    
    SLICE_X8Y188         FDRE (Hold_fdre_C_D)         0.134     0.787    video/cntH_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 video/cntH_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntH_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.651     0.653    video/clk_25MHz
    SLICE_X8Y189         FDRE                                         r  video/cntH_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y189         FDRE (Prop_fdre_C_Q)         0.164     0.817 r  video/cntH_reg[27]/Q
                         net (fo=24, routed)          0.139     0.956    video/cntH_reg_n_0_[27]
    SLICE_X8Y189         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.066 r  video/cntH_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.066    video/data0[27]
    SLICE_X8Y189         FDRE                                         r  video/cntH_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.926     0.928    video/clk_25MHz
    SLICE_X8Y189         FDRE                                         r  video/cntH_reg[27]/C
                         clock pessimism             -0.275     0.653    
    SLICE_X8Y189         FDRE (Hold_fdre_C_D)         0.134     0.787    video/cntH_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 video/cntV_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.256ns (66.417%)  route 0.129ns (33.583%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.681     0.683    video/clk_25MHz
    SLICE_X5Y195         FDRE                                         r  video/cntV_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  video/cntV_reg[16]/Q
                         net (fo=12, routed)          0.129     0.954    video/cntV_reg[16]
    SLICE_X5Y195         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.069 r  video/cntV_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.069    video/cntV_reg[16]_i_1_n_7
    SLICE_X5Y195         FDRE                                         r  video/cntV_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.958     0.960    video/clk_25MHz
    SLICE_X5Y195         FDRE                                         r  video/cntV_reg[16]/C
                         clock pessimism             -0.277     0.683    
    SLICE_X5Y195         FDRE (Hold_fdre_C_D)         0.105     0.788    video/cntV_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 video/cntV_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.682     0.684    video/clk_25MHz
    SLICE_X5Y197         FDRE                                         r  video/cntV_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y197         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  video/cntV_reg[26]/Q
                         net (fo=12, routed)          0.134     0.959    video/cntV_reg[26]
    SLICE_X5Y197         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.070 r  video/cntV_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.070    video/cntV_reg[24]_i_1_n_5
    SLICE_X5Y197         FDRE                                         r  video/cntV_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.959     0.961    video/clk_25MHz
    SLICE_X5Y197         FDRE                                         r  video/cntV_reg[26]/C
                         clock pessimism             -0.277     0.684    
    SLICE_X5Y197         FDRE (Hold_fdre_C_D)         0.105     0.789    video/cntV_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 video/cntV_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.682     0.684    video/clk_25MHz
    SLICE_X5Y198         FDRE                                         r  video/cntV_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  video/cntV_reg[30]/Q
                         net (fo=12, routed)          0.134     0.959    video/cntV_reg[30]
    SLICE_X5Y198         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.070 r  video/cntV_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.070    video/cntV_reg[28]_i_1_n_5
    SLICE_X5Y198         FDRE                                         r  video/cntV_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.959     0.961    video/clk_25MHz
    SLICE_X5Y198         FDRE                                         r  video/cntV_reg[30]/C
                         clock pessimism             -0.277     0.684    
    SLICE_X5Y198         FDRE (Hold_fdre_C_D)         0.105     0.789    video/cntV_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 video/cntV_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.681     0.683    video/clk_25MHz
    SLICE_X5Y195         FDRE                                         r  video/cntV_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  video/cntV_reg[18]/Q
                         net (fo=12, routed)          0.134     0.958    video/cntV_reg[18]
    SLICE_X5Y195         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.069 r  video/cntV_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.069    video/cntV_reg[16]_i_1_n_5
    SLICE_X5Y195         FDRE                                         r  video/cntV_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.958     0.960    video/clk_25MHz
    SLICE_X5Y195         FDRE                                         r  video/cntV_reg[18]/C
                         clock pessimism             -0.277     0.683    
    SLICE_X5Y195         FDRE (Hold_fdre_C_D)         0.105     0.788    video/cntV_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 video/cntV_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.681     0.683    video/clk_25MHz
    SLICE_X5Y196         FDRE                                         r  video/cntV_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y196         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  video/cntV_reg[22]/Q
                         net (fo=12, routed)          0.134     0.958    video/cntV_reg[22]
    SLICE_X5Y196         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.069 r  video/cntV_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.069    video/cntV_reg[20]_i_1_n_5
    SLICE_X5Y196         FDRE                                         r  video/cntV_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.958     0.960    video/clk_25MHz
    SLICE_X5Y196         FDRE                                         r  video/cntV_reg[22]/C
                         clock pessimism             -0.277     0.683    
    SLICE_X5Y196         FDRE (Hold_fdre_C_D)         0.105     0.788    video/cntV_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 video/cntV_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.680     0.682    video/clk_25MHz
    SLICE_X5Y191         FDRE                                         r  video/cntV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y191         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  video/cntV_reg[2]/Q
                         net (fo=11, routed)          0.134     0.957    video/cntV_reg[2]
    SLICE_X5Y191         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.068 r  video/cntV_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.068    video/cntV_reg[0]_i_3_n_5
    SLICE_X5Y191         FDRE                                         r  video/cntV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.957     0.959    video/clk_25MHz
    SLICE_X5Y191         FDRE                                         r  video/cntV_reg[2]/C
                         clock pessimism             -0.277     0.682    
    SLICE_X5Y191         FDRE (Hold_fdre_C_D)         0.105     0.787    video/cntV_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 video/cntV_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/cntV_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.249ns (63.631%)  route 0.142ns (36.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.680     0.682    video/clk_25MHz
    SLICE_X5Y192         FDRE                                         r  video/cntV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y192         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  video/cntV_reg[7]/Q
                         net (fo=12, routed)          0.142     0.965    video/cntV_reg[7]
    SLICE_X5Y192         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.073 r  video/cntV_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.073    video/cntV_reg[4]_i_1_n_4
    SLICE_X5Y192         FDRE                                         r  video/cntV_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.957     0.959    video/clk_25MHz
    SLICE_X5Y192         FDRE                                         r  video/cntV_reg[7]/C
                         clock pessimism             -0.277     0.682    
    SLICE_X5Y192         FDRE (Hold_fdre_C_D)         0.105     0.787    video/cntV_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    clkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y186    video/HS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y192     video/Inst_ImgCtrl/blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y192     video/Inst_ImgCtrl/blue_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y192     video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y192     video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y193     video/Inst_ImgCtrl/green_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y194     video/Inst_ImgCtrl/green_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y193     video/Inst_ImgCtrl/green_reg[0]_lopt_replica_2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y186    video/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y193     video/Inst_ImgCtrl/green_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y194     video/Inst_ImgCtrl/green_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y193     video/Inst_ImgCtrl/green_reg[0]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y194     video/Inst_ImgCtrl/green_reg[0]_lopt_replica_3/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y195     video/Inst_ImgCtrl/red_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y195     video/Inst_ImgCtrl/red_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y195     video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y195     video/Inst_ImgCtrl/red_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y186    video/cntH_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y192     video/Inst_ImgCtrl/blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y192     video/Inst_ImgCtrl/blue_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y192     video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y192     video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y193     video/Inst_ImgCtrl/green_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y194     video/Inst_ImgCtrl/green_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y193     video/Inst_ImgCtrl/green_reg[0]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y194     video/Inst_ImgCtrl/green_reg[0]_lopt_replica_3/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y195     video/Inst_ImgCtrl/red_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X9Y195     video/Inst_ImgCtrl/red_reg[3]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_6_144MHz_clk_wiz_0
  To Clock:  clk_6_144MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      156.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       50.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             156.910ns  (required time - arrival time)
  Source:                 audio/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.759ns  (clk_6_144MHz_clk_wiz_0 rise@162.759ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.138ns (22.018%)  route 4.030ns (77.982%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 164.261 - 162.759 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.619     1.621    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  audio/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.839     2.978    audio/clk_cnt[14]
    SLICE_X68Y105        LUT4 (Prop_lut4_I1_O)        0.124     3.102 f  audio/clk_cnt[1]_i_9/O
                         net (fo=1, routed)           0.280     3.382    audio/clk_cnt[1]_i_9_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.124     3.506 f  audio/clk_cnt[1]_i_7/O
                         net (fo=1, routed)           0.159     3.664    audio/clk_cnt[1]_i_7_n_0
    SLICE_X68Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.788 f  audio/clk_cnt[1]_i_3/O
                         net (fo=1, routed)           0.796     4.584    audio/clk_cnt[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.708 f  audio/clk_cnt[1]_i_2/O
                         net (fo=4, routed)           0.969     5.677    audio/clk_cnt[1]_i_2_n_0
    SLICE_X68Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.801 r  audio/clk_cnt[31]_i_1/O
                         net (fo=30, routed)          0.988     6.789    audio/clk_3_072MHz
    SLICE_X66Y102        FDRE                                         r  audio/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                    162.759   162.759 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.759 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683   164.442    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   160.748 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   162.671    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   162.762 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.500   164.261    audio/clk_6_144MHz
    SLICE_X66Y102        FDRE                                         r  audio/clk_cnt_reg[2]/C
                         clock pessimism              0.094   164.356    
                         clock uncertainty           -0.133   164.223    
    SLICE_X66Y102        FDRE (Setup_fdre_C_R)       -0.524   163.699    audio/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        163.699    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                156.910    

Slack (MET) :             156.910ns  (required time - arrival time)
  Source:                 audio/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.759ns  (clk_6_144MHz_clk_wiz_0 rise@162.759ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.138ns (22.018%)  route 4.030ns (77.982%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 164.261 - 162.759 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.619     1.621    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  audio/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.839     2.978    audio/clk_cnt[14]
    SLICE_X68Y105        LUT4 (Prop_lut4_I1_O)        0.124     3.102 f  audio/clk_cnt[1]_i_9/O
                         net (fo=1, routed)           0.280     3.382    audio/clk_cnt[1]_i_9_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.124     3.506 f  audio/clk_cnt[1]_i_7/O
                         net (fo=1, routed)           0.159     3.664    audio/clk_cnt[1]_i_7_n_0
    SLICE_X68Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.788 f  audio/clk_cnt[1]_i_3/O
                         net (fo=1, routed)           0.796     4.584    audio/clk_cnt[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.708 f  audio/clk_cnt[1]_i_2/O
                         net (fo=4, routed)           0.969     5.677    audio/clk_cnt[1]_i_2_n_0
    SLICE_X68Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.801 r  audio/clk_cnt[31]_i_1/O
                         net (fo=30, routed)          0.988     6.789    audio/clk_3_072MHz
    SLICE_X66Y102        FDRE                                         r  audio/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                    162.759   162.759 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.759 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683   164.442    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   160.748 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   162.671    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   162.762 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.500   164.261    audio/clk_6_144MHz
    SLICE_X66Y102        FDRE                                         r  audio/clk_cnt_reg[3]/C
                         clock pessimism              0.094   164.356    
                         clock uncertainty           -0.133   164.223    
    SLICE_X66Y102        FDRE (Setup_fdre_C_R)       -0.524   163.699    audio/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        163.699    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                156.910    

Slack (MET) :             156.910ns  (required time - arrival time)
  Source:                 audio/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.759ns  (clk_6_144MHz_clk_wiz_0 rise@162.759ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.138ns (22.018%)  route 4.030ns (77.982%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 164.261 - 162.759 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.619     1.621    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  audio/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.839     2.978    audio/clk_cnt[14]
    SLICE_X68Y105        LUT4 (Prop_lut4_I1_O)        0.124     3.102 f  audio/clk_cnt[1]_i_9/O
                         net (fo=1, routed)           0.280     3.382    audio/clk_cnt[1]_i_9_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.124     3.506 f  audio/clk_cnt[1]_i_7/O
                         net (fo=1, routed)           0.159     3.664    audio/clk_cnt[1]_i_7_n_0
    SLICE_X68Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.788 f  audio/clk_cnt[1]_i_3/O
                         net (fo=1, routed)           0.796     4.584    audio/clk_cnt[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.708 f  audio/clk_cnt[1]_i_2/O
                         net (fo=4, routed)           0.969     5.677    audio/clk_cnt[1]_i_2_n_0
    SLICE_X68Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.801 r  audio/clk_cnt[31]_i_1/O
                         net (fo=30, routed)          0.988     6.789    audio/clk_3_072MHz
    SLICE_X66Y102        FDRE                                         r  audio/clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                    162.759   162.759 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.759 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683   164.442    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   160.748 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   162.671    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   162.762 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.500   164.261    audio/clk_6_144MHz
    SLICE_X66Y102        FDRE                                         r  audio/clk_cnt_reg[4]/C
                         clock pessimism              0.094   164.356    
                         clock uncertainty           -0.133   164.223    
    SLICE_X66Y102        FDRE (Setup_fdre_C_R)       -0.524   163.699    audio/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        163.699    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                156.910    

Slack (MET) :             156.914ns  (required time - arrival time)
  Source:                 audio/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.759ns  (clk_6_144MHz_clk_wiz_0 rise@162.759ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 1.138ns (22.041%)  route 4.025ns (77.959%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 164.260 - 162.759 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.619     1.621    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  audio/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.839     2.978    audio/clk_cnt[14]
    SLICE_X68Y105        LUT4 (Prop_lut4_I1_O)        0.124     3.102 f  audio/clk_cnt[1]_i_9/O
                         net (fo=1, routed)           0.280     3.382    audio/clk_cnt[1]_i_9_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.124     3.506 f  audio/clk_cnt[1]_i_7/O
                         net (fo=1, routed)           0.159     3.664    audio/clk_cnt[1]_i_7_n_0
    SLICE_X68Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.788 f  audio/clk_cnt[1]_i_3/O
                         net (fo=1, routed)           0.796     4.584    audio/clk_cnt[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.708 f  audio/clk_cnt[1]_i_2/O
                         net (fo=4, routed)           0.969     5.677    audio/clk_cnt[1]_i_2_n_0
    SLICE_X68Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.801 r  audio/clk_cnt[31]_i_1/O
                         net (fo=30, routed)          0.983     6.784    audio/clk_3_072MHz
    SLICE_X66Y104        FDRE                                         r  audio/clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                    162.759   162.759 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.759 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683   164.442    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   160.748 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   162.671    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   162.762 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.499   164.260    audio/clk_6_144MHz
    SLICE_X66Y104        FDRE                                         r  audio/clk_cnt_reg[10]/C
                         clock pessimism              0.094   164.355    
                         clock uncertainty           -0.133   164.222    
    SLICE_X66Y104        FDRE (Setup_fdre_C_R)       -0.524   163.698    audio/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        163.698    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                156.914    

Slack (MET) :             156.914ns  (required time - arrival time)
  Source:                 audio/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.759ns  (clk_6_144MHz_clk_wiz_0 rise@162.759ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 1.138ns (22.041%)  route 4.025ns (77.959%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 164.260 - 162.759 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.619     1.621    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  audio/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.839     2.978    audio/clk_cnt[14]
    SLICE_X68Y105        LUT4 (Prop_lut4_I1_O)        0.124     3.102 f  audio/clk_cnt[1]_i_9/O
                         net (fo=1, routed)           0.280     3.382    audio/clk_cnt[1]_i_9_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.124     3.506 f  audio/clk_cnt[1]_i_7/O
                         net (fo=1, routed)           0.159     3.664    audio/clk_cnt[1]_i_7_n_0
    SLICE_X68Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.788 f  audio/clk_cnt[1]_i_3/O
                         net (fo=1, routed)           0.796     4.584    audio/clk_cnt[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.708 f  audio/clk_cnt[1]_i_2/O
                         net (fo=4, routed)           0.969     5.677    audio/clk_cnt[1]_i_2_n_0
    SLICE_X68Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.801 r  audio/clk_cnt[31]_i_1/O
                         net (fo=30, routed)          0.983     6.784    audio/clk_3_072MHz
    SLICE_X66Y104        FDRE                                         r  audio/clk_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                    162.759   162.759 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.759 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683   164.442    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   160.748 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   162.671    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   162.762 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.499   164.260    audio/clk_6_144MHz
    SLICE_X66Y104        FDRE                                         r  audio/clk_cnt_reg[11]/C
                         clock pessimism              0.094   164.355    
                         clock uncertainty           -0.133   164.222    
    SLICE_X66Y104        FDRE (Setup_fdre_C_R)       -0.524   163.698    audio/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        163.698    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                156.914    

Slack (MET) :             156.914ns  (required time - arrival time)
  Source:                 audio/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.759ns  (clk_6_144MHz_clk_wiz_0 rise@162.759ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 1.138ns (22.041%)  route 4.025ns (77.959%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 164.260 - 162.759 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.619     1.621    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  audio/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.839     2.978    audio/clk_cnt[14]
    SLICE_X68Y105        LUT4 (Prop_lut4_I1_O)        0.124     3.102 f  audio/clk_cnt[1]_i_9/O
                         net (fo=1, routed)           0.280     3.382    audio/clk_cnt[1]_i_9_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.124     3.506 f  audio/clk_cnt[1]_i_7/O
                         net (fo=1, routed)           0.159     3.664    audio/clk_cnt[1]_i_7_n_0
    SLICE_X68Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.788 f  audio/clk_cnt[1]_i_3/O
                         net (fo=1, routed)           0.796     4.584    audio/clk_cnt[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.708 f  audio/clk_cnt[1]_i_2/O
                         net (fo=4, routed)           0.969     5.677    audio/clk_cnt[1]_i_2_n_0
    SLICE_X68Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.801 r  audio/clk_cnt[31]_i_1/O
                         net (fo=30, routed)          0.983     6.784    audio/clk_3_072MHz
    SLICE_X66Y104        FDRE                                         r  audio/clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                    162.759   162.759 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.759 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683   164.442    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   160.748 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   162.671    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   162.762 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.499   164.260    audio/clk_6_144MHz
    SLICE_X66Y104        FDRE                                         r  audio/clk_cnt_reg[12]/C
                         clock pessimism              0.094   164.355    
                         clock uncertainty           -0.133   164.222    
    SLICE_X66Y104        FDRE (Setup_fdre_C_R)       -0.524   163.698    audio/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        163.698    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                156.914    

Slack (MET) :             156.914ns  (required time - arrival time)
  Source:                 audio/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.759ns  (clk_6_144MHz_clk_wiz_0 rise@162.759ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 1.138ns (22.041%)  route 4.025ns (77.959%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 164.260 - 162.759 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.619     1.621    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  audio/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.839     2.978    audio/clk_cnt[14]
    SLICE_X68Y105        LUT4 (Prop_lut4_I1_O)        0.124     3.102 f  audio/clk_cnt[1]_i_9/O
                         net (fo=1, routed)           0.280     3.382    audio/clk_cnt[1]_i_9_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.124     3.506 f  audio/clk_cnt[1]_i_7/O
                         net (fo=1, routed)           0.159     3.664    audio/clk_cnt[1]_i_7_n_0
    SLICE_X68Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.788 f  audio/clk_cnt[1]_i_3/O
                         net (fo=1, routed)           0.796     4.584    audio/clk_cnt[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.708 f  audio/clk_cnt[1]_i_2/O
                         net (fo=4, routed)           0.969     5.677    audio/clk_cnt[1]_i_2_n_0
    SLICE_X68Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.801 r  audio/clk_cnt[31]_i_1/O
                         net (fo=30, routed)          0.983     6.784    audio/clk_3_072MHz
    SLICE_X66Y104        FDRE                                         r  audio/clk_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                    162.759   162.759 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.759 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683   164.442    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   160.748 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   162.671    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   162.762 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.499   164.260    audio/clk_6_144MHz
    SLICE_X66Y104        FDRE                                         r  audio/clk_cnt_reg[9]/C
                         clock pessimism              0.094   164.355    
                         clock uncertainty           -0.133   164.222    
    SLICE_X66Y104        FDRE (Setup_fdre_C_R)       -0.524   163.698    audio/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        163.698    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                156.914    

Slack (MET) :             157.049ns  (required time - arrival time)
  Source:                 audio/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.759ns  (clk_6_144MHz_clk_wiz_0 rise@162.759ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.138ns (22.635%)  route 3.890ns (77.365%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 164.260 - 162.759 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.619     1.621    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  audio/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.839     2.978    audio/clk_cnt[14]
    SLICE_X68Y105        LUT4 (Prop_lut4_I1_O)        0.124     3.102 f  audio/clk_cnt[1]_i_9/O
                         net (fo=1, routed)           0.280     3.382    audio/clk_cnt[1]_i_9_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.124     3.506 f  audio/clk_cnt[1]_i_7/O
                         net (fo=1, routed)           0.159     3.664    audio/clk_cnt[1]_i_7_n_0
    SLICE_X68Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.788 f  audio/clk_cnt[1]_i_3/O
                         net (fo=1, routed)           0.796     4.584    audio/clk_cnt[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.708 f  audio/clk_cnt[1]_i_2/O
                         net (fo=4, routed)           0.969     5.677    audio/clk_cnt[1]_i_2_n_0
    SLICE_X68Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.801 r  audio/clk_cnt[31]_i_1/O
                         net (fo=30, routed)          0.847     6.649    audio/clk_3_072MHz
    SLICE_X66Y103        FDRE                                         r  audio/clk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                    162.759   162.759 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.759 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683   164.442    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   160.748 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   162.671    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   162.762 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.499   164.260    audio/clk_6_144MHz
    SLICE_X66Y103        FDRE                                         r  audio/clk_cnt_reg[5]/C
                         clock pessimism              0.094   164.355    
                         clock uncertainty           -0.133   164.222    
    SLICE_X66Y103        FDRE (Setup_fdre_C_R)       -0.524   163.698    audio/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        163.698    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                157.049    

Slack (MET) :             157.049ns  (required time - arrival time)
  Source:                 audio/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.759ns  (clk_6_144MHz_clk_wiz_0 rise@162.759ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.138ns (22.635%)  route 3.890ns (77.365%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 164.260 - 162.759 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.619     1.621    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  audio/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.839     2.978    audio/clk_cnt[14]
    SLICE_X68Y105        LUT4 (Prop_lut4_I1_O)        0.124     3.102 f  audio/clk_cnt[1]_i_9/O
                         net (fo=1, routed)           0.280     3.382    audio/clk_cnt[1]_i_9_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.124     3.506 f  audio/clk_cnt[1]_i_7/O
                         net (fo=1, routed)           0.159     3.664    audio/clk_cnt[1]_i_7_n_0
    SLICE_X68Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.788 f  audio/clk_cnt[1]_i_3/O
                         net (fo=1, routed)           0.796     4.584    audio/clk_cnt[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.708 f  audio/clk_cnt[1]_i_2/O
                         net (fo=4, routed)           0.969     5.677    audio/clk_cnt[1]_i_2_n_0
    SLICE_X68Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.801 r  audio/clk_cnt[31]_i_1/O
                         net (fo=30, routed)          0.847     6.649    audio/clk_3_072MHz
    SLICE_X66Y103        FDRE                                         r  audio/clk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                    162.759   162.759 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.759 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683   164.442    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   160.748 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   162.671    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   162.762 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.499   164.260    audio/clk_6_144MHz
    SLICE_X66Y103        FDRE                                         r  audio/clk_cnt_reg[6]/C
                         clock pessimism              0.094   164.355    
                         clock uncertainty           -0.133   164.222    
    SLICE_X66Y103        FDRE (Setup_fdre_C_R)       -0.524   163.698    audio/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        163.698    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                157.049    

Slack (MET) :             157.049ns  (required time - arrival time)
  Source:                 audio/clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.759ns  (clk_6_144MHz_clk_wiz_0 rise@162.759ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.138ns (22.635%)  route 3.890ns (77.365%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 164.260 - 162.759 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.256ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.619     1.621    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518     2.139 f  audio/clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.839     2.978    audio/clk_cnt[14]
    SLICE_X68Y105        LUT4 (Prop_lut4_I1_O)        0.124     3.102 f  audio/clk_cnt[1]_i_9/O
                         net (fo=1, routed)           0.280     3.382    audio/clk_cnt[1]_i_9_n_0
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.124     3.506 f  audio/clk_cnt[1]_i_7/O
                         net (fo=1, routed)           0.159     3.664    audio/clk_cnt[1]_i_7_n_0
    SLICE_X68Y105        LUT6 (Prop_lut6_I5_O)        0.124     3.788 f  audio/clk_cnt[1]_i_3/O
                         net (fo=1, routed)           0.796     4.584    audio/clk_cnt[1]_i_3_n_0
    SLICE_X67Y107        LUT6 (Prop_lut6_I0_O)        0.124     4.708 f  audio/clk_cnt[1]_i_2/O
                         net (fo=4, routed)           0.969     5.677    audio/clk_cnt[1]_i_2_n_0
    SLICE_X68Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.801 r  audio/clk_cnt[31]_i_1/O
                         net (fo=30, routed)          0.847     6.649    audio/clk_3_072MHz
    SLICE_X66Y103        FDRE                                         r  audio/clk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                    162.759   162.759 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   162.759 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683   164.442    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   160.748 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   162.671    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   162.762 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          1.499   164.260    audio/clk_6_144MHz
    SLICE_X66Y103        FDRE                                         r  audio/clk_cnt_reg[7]/C
                         clock pessimism              0.094   164.355    
                         clock uncertainty           -0.133   164.222    
    SLICE_X66Y103        FDRE (Setup_fdre_C_R)       -0.524   163.698    audio/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        163.698    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                157.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 audio/clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6_144MHz_clk_wiz_0 rise@0.000ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.563     0.565    audio/clk_6_144MHz
    SLICE_X66Y107        FDRE                                         r  audio/clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  audio/clk_cnt_reg[21]/Q
                         net (fo=3, routed)           0.078     0.807    audio/clk_cnt[21]
    SLICE_X66Y107        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.936 r  audio/clk_cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.000     0.936    audio/data0[22]
    SLICE_X66Y107        FDRE                                         r  audio/clk_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835     0.836    audio/clk_6_144MHz
    SLICE_X66Y107        FDRE                                         r  audio/clk_cnt_reg[22]/C
                         clock pessimism             -0.272     0.565    
    SLICE_X66Y107        FDRE (Hold_fdre_C_D)         0.134     0.699    audio/clk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 audio/clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6_144MHz_clk_wiz_0 rise@0.000ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.563     0.565    audio/clk_6_144MHz
    SLICE_X66Y107        FDRE                                         r  audio/clk_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y107        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  audio/clk_cnt_reg[23]/Q
                         net (fo=3, routed)           0.078     0.807    audio/clk_cnt[23]
    SLICE_X66Y107        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.936 r  audio/clk_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.936    audio/data0[24]
    SLICE_X66Y107        FDRE                                         r  audio/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835     0.836    audio/clk_6_144MHz
    SLICE_X66Y107        FDRE                                         r  audio/clk_cnt_reg[24]/C
                         clock pessimism             -0.272     0.565    
    SLICE_X66Y107        FDRE (Hold_fdre_C_D)         0.134     0.699    audio/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 audio/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6_144MHz_clk_wiz_0 rise@0.000ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.564     0.566    audio/clk_6_144MHz
    SLICE_X66Y104        FDRE                                         r  audio/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  audio/clk_cnt_reg[9]/Q
                         net (fo=3, routed)           0.079     0.809    audio/clk_cnt[9]
    SLICE_X66Y104        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.938 r  audio/clk_cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.938    audio/data0[10]
    SLICE_X66Y104        FDRE                                         r  audio/clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.836     0.837    audio/clk_6_144MHz
    SLICE_X66Y104        FDRE                                         r  audio/clk_cnt_reg[10]/C
                         clock pessimism             -0.272     0.566    
    SLICE_X66Y104        FDRE (Hold_fdre_C_D)         0.134     0.700    audio/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 audio/clk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6_144MHz_clk_wiz_0 rise@0.000ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.564     0.566    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  audio/clk_cnt_reg[13]/Q
                         net (fo=3, routed)           0.079     0.809    audio/clk_cnt[13]
    SLICE_X66Y105        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.938 r  audio/clk_cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.000     0.938    audio/data0[14]
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.836     0.837    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[14]/C
                         clock pessimism             -0.272     0.566    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.134     0.700    audio/clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 audio/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6_144MHz_clk_wiz_0 rise@0.000ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.564     0.566    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  audio/clk_cnt_reg[15]/Q
                         net (fo=3, routed)           0.079     0.809    audio/clk_cnt[15]
    SLICE_X66Y105        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.938 r  audio/clk_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.938    audio/data0[16]
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.836     0.837    audio/clk_6_144MHz
    SLICE_X66Y105        FDRE                                         r  audio/clk_cnt_reg[16]/C
                         clock pessimism             -0.272     0.566    
    SLICE_X66Y105        FDRE (Hold_fdre_C_D)         0.134     0.700    audio/clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 audio/clk_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6_144MHz_clk_wiz_0 rise@0.000ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.564     0.566    audio/clk_6_144MHz
    SLICE_X66Y106        FDRE                                         r  audio/clk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  audio/clk_cnt_reg[17]/Q
                         net (fo=3, routed)           0.079     0.809    audio/clk_cnt[17]
    SLICE_X66Y106        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.938 r  audio/clk_cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.000     0.938    audio/data0[18]
    SLICE_X66Y106        FDRE                                         r  audio/clk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.836     0.837    audio/clk_6_144MHz
    SLICE_X66Y106        FDRE                                         r  audio/clk_cnt_reg[18]/C
                         clock pessimism             -0.272     0.566    
    SLICE_X66Y106        FDRE (Hold_fdre_C_D)         0.134     0.700    audio/clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 audio/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6_144MHz_clk_wiz_0 rise@0.000ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.564     0.566    audio/clk_6_144MHz
    SLICE_X66Y106        FDRE                                         r  audio/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y106        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  audio/clk_cnt_reg[19]/Q
                         net (fo=3, routed)           0.079     0.809    audio/clk_cnt[19]
    SLICE_X66Y106        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.938 r  audio/clk_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.938    audio/data0[20]
    SLICE_X66Y106        FDRE                                         r  audio/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.836     0.837    audio/clk_6_144MHz
    SLICE_X66Y106        FDRE                                         r  audio/clk_cnt_reg[20]/C
                         clock pessimism             -0.272     0.566    
    SLICE_X66Y106        FDRE (Hold_fdre_C_D)         0.134     0.700    audio/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 audio/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6_144MHz_clk_wiz_0 rise@0.000ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.564     0.566    audio/clk_6_144MHz
    SLICE_X66Y103        FDRE                                         r  audio/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  audio/clk_cnt_reg[5]/Q
                         net (fo=3, routed)           0.079     0.809    audio/clk_cnt[5]
    SLICE_X66Y103        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.938 r  audio/clk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.938    audio/data0[6]
    SLICE_X66Y103        FDRE                                         r  audio/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.836     0.837    audio/clk_6_144MHz
    SLICE_X66Y103        FDRE                                         r  audio/clk_cnt_reg[6]/C
                         clock pessimism             -0.272     0.566    
    SLICE_X66Y103        FDRE (Hold_fdre_C_D)         0.134     0.700    audio/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 audio/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6_144MHz_clk_wiz_0 rise@0.000ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.563     0.565    audio/clk_6_144MHz
    SLICE_X66Y108        FDRE                                         r  audio/clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  audio/clk_cnt_reg[25]/Q
                         net (fo=3, routed)           0.079     0.808    audio/clk_cnt[25]
    SLICE_X66Y108        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.937 r  audio/clk_cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     0.937    audio/data0[26]
    SLICE_X66Y108        FDRE                                         r  audio/clk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835     0.836    audio/clk_6_144MHz
    SLICE_X66Y108        FDRE                                         r  audio/clk_cnt_reg[26]/C
                         clock pessimism             -0.272     0.565    
    SLICE_X66Y108        FDRE (Hold_fdre_C_D)         0.134     0.699    audio/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 audio/clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Destination:            audio/clk_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_6_144MHz_clk_wiz_0  {rise@0.000ns fall@81.379ns period=162.759ns})
  Path Group:             clk_6_144MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6_144MHz_clk_wiz_0 rise@0.000ns - clk_6_144MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.563     0.565    audio/clk_6_144MHz
    SLICE_X66Y108        FDRE                                         r  audio/clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y108        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  audio/clk_cnt_reg[27]/Q
                         net (fo=3, routed)           0.079     0.808    audio/clk_cnt[27]
    SLICE_X66Y108        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.937 r  audio/clk_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     0.937    audio/data0[28]
    SLICE_X66Y108        FDRE                                         r  audio/clk_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6_144MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_6_144MHz_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout2_buf/O
                         net (fo=33, routed)          0.835     0.836    audio/clk_6_144MHz
    SLICE_X66Y108        FDRE                                         r  audio/clk_cnt_reg[28]/C
                         clock pessimism             -0.272     0.565    
    SLICE_X66Y108        FDRE (Hold_fdre_C_D)         0.134     0.699    audio/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_6_144MHz_clk_wiz_0
Waveform(ns):       { 0.000 81.379 }
Period(ns):         162.759
Sources:            { clkGen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         162.759     160.603    BUFGCTRL_X0Y4    clkGen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         162.759     161.510    MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         162.759     161.759    SLICE_X68Y105    audio/clk_3_072MHz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         162.759     161.759    SLICE_X68Y108    audio/clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         162.759     161.759    SLICE_X66Y104    audio/clk_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         162.759     161.759    SLICE_X66Y104    audio/clk_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         162.759     161.759    SLICE_X66Y104    audio/clk_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         162.759     161.759    SLICE_X66Y105    audio/clk_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         162.759     161.759    SLICE_X66Y105    audio/clk_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         162.759     161.759    SLICE_X66Y105    audio/clk_cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       162.759     50.601     MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X68Y108    audio/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y107    audio/clk_cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y107    audio/clk_cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y107    audio/clk_cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y107    audio/clk_cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y108    audio/clk_cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y108    audio/clk_cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y108    audio/clk_cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y108    audio/clk_cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y109    audio/clk_cnt_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X68Y105    audio/clk_3_072MHz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X68Y108    audio/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y104    audio/clk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y104    audio/clk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y104    audio/clk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y105    audio/clk_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y105    audio/clk_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y105    audio/clk_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y105    audio/clk_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         81.379      80.879     SLICE_X66Y106    audio/clk_cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.755ns  (logic 2.784ns (28.540%)  route 6.971ns (71.460%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT6=9)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.892     5.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X2Y192         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDRE (Prop_fdre_C_Q)         0.518     6.013 f  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/Q
                         net (fo=4, routed)           0.808     6.821    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i[15]
    SLICE_X1Y187         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     6.945    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_i_3__1_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.495 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_n_0
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.609    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.766 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__2/CO[1]
                         net (fo=61, routed)          1.175     8.940    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1
    SLICE_X1Y182         LUT6 (Prop_lut6_I5_O)        0.329     9.269 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[2]_i_1__0/O
                         net (fo=31, routed)          1.032    10.301    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i__0[2]
    SLICE_X0Y195         LUT6 (Prop_lut6_I0_O)        0.124    10.425 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_9/O
                         net (fo=1, routed)           0.750    11.175    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_9_n_0
    SLICE_X17Y195        LUT6 (Prop_lut6_I3_O)        0.124    11.299 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_8/O
                         net (fo=1, routed)           0.595    11.894    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_8_n_0
    SLICE_X17Y197        LUT6 (Prop_lut6_I5_O)        0.124    12.018 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_7/O
                         net (fo=1, routed)           0.302    12.321    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_7_n_0
    SLICE_X16Y198        LUT6 (Prop_lut6_I5_O)        0.124    12.445 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_6/O
                         net (fo=1, routed)           0.641    13.086    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_6_n_0
    SLICE_X15Y194        LUT6 (Prop_lut6_I5_O)        0.124    13.210 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_5/O
                         net (fo=1, routed)           0.495    13.704    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_5_n_0
    SLICE_X14Y194        LUT6 (Prop_lut6_I5_O)        0.124    13.828 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_4/O
                         net (fo=1, routed)           0.399    14.228    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_4_n_0
    SLICE_X13Y194        LUT6 (Prop_lut6_I5_O)        0.124    14.352 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_3/O
                         net (fo=1, routed)           0.773    15.125    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_3_n_0
    SLICE_X5Y189         LUT6 (Prop_lut6_I5_O)        0.124    15.249 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_1__0/O
                         net (fo=1, routed)           0.000    15.249    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[6]_i_1__0_n_0
    SLICE_X5Y189         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.761    15.183    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X5Y189         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[6]/C
                         clock pessimism              0.268    15.452    
                         clock uncertainty           -0.035    15.416    
    SLICE_X5Y189         FDRE (Setup_fdre_C_D)        0.031    15.447    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[6]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 2.784ns (28.787%)  route 6.887ns (71.213%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.892     5.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X2Y192         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDRE (Prop_fdre_C_Q)         0.518     6.013 f  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/Q
                         net (fo=4, routed)           0.808     6.821    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i[15]
    SLICE_X1Y187         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     6.945    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_i_3__1_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.495 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_n_0
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.609    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.766 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__2/CO[1]
                         net (fo=61, routed)          1.175     8.940    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1
    SLICE_X1Y182         LUT6 (Prop_lut6_I5_O)        0.329     9.269 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[2]_i_1__0/O
                         net (fo=31, routed)          1.428    10.697    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i__0[2]
    SLICE_X16Y188        LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_9/O
                         net (fo=1, routed)           0.444    11.265    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_9_n_0
    SLICE_X16Y188        LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_8/O
                         net (fo=1, routed)           0.617    12.006    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_8_n_0
    SLICE_X16Y195        LUT6 (Prop_lut6_I5_O)        0.124    12.130 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_7/O
                         net (fo=1, routed)           0.444    12.574    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_7_n_0
    SLICE_X16Y195        LUT6 (Prop_lut6_I5_O)        0.124    12.698 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_6/O
                         net (fo=1, routed)           0.450    13.148    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_6_n_0
    SLICE_X14Y195        LUT6 (Prop_lut6_I2_O)        0.124    13.272 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_5/O
                         net (fo=1, routed)           0.304    13.576    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_5_n_0
    SLICE_X12Y195        LUT6 (Prop_lut6_I5_O)        0.124    13.700 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_4/O
                         net (fo=1, routed)           0.423    14.124    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_4_n_0
    SLICE_X12Y194        LUT6 (Prop_lut6_I5_O)        0.124    14.248 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_3/O
                         net (fo=1, routed)           0.794    15.042    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_3_n_0
    SLICE_X4Y188         LUT6 (Prop_lut6_I5_O)        0.124    15.166 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_1__0/O
                         net (fo=1, routed)           0.000    15.166    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[17]_i_1__0_n_0
    SLICE_X4Y188         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.760    15.182    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X4Y188         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[17]/C
                         clock pessimism              0.268    15.451    
                         clock uncertainty           -0.035    15.415    
    SLICE_X4Y188         FDRE (Setup_fdre_C_D)        0.031    15.446    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[17]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 2.784ns (29.161%)  route 6.763ns (70.839%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT6=9)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.892     5.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X2Y192         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDRE (Prop_fdre_C_Q)         0.518     6.013 f  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/Q
                         net (fo=4, routed)           0.808     6.821    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i[15]
    SLICE_X1Y187         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     6.945    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_i_3__1_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.495 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_n_0
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.609    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.766 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__2/CO[1]
                         net (fo=61, routed)          1.175     8.940    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1
    SLICE_X1Y182         LUT6 (Prop_lut6_I5_O)        0.329     9.269 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[2]_i_1__0/O
                         net (fo=31, routed)          1.792    11.062    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i__0[2]
    SLICE_X14Y197        LUT6 (Prop_lut6_I0_O)        0.124    11.186 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_9/O
                         net (fo=1, routed)           0.162    11.348    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_9_n_0
    SLICE_X14Y197        LUT6 (Prop_lut6_I3_O)        0.124    11.472 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_8/O
                         net (fo=1, routed)           0.452    11.924    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_8_n_0
    SLICE_X14Y197        LUT6 (Prop_lut6_I1_O)        0.124    12.048 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_7/O
                         net (fo=1, routed)           0.448    12.496    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_7_n_0
    SLICE_X14Y195        LUT6 (Prop_lut6_I5_O)        0.124    12.620 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_6/O
                         net (fo=1, routed)           0.409    13.029    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_6_n_0
    SLICE_X12Y195        LUT6 (Prop_lut6_I5_O)        0.124    13.153 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_5/O
                         net (fo=1, routed)           0.430    13.584    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_5_n_0
    SLICE_X11Y195        LUT6 (Prop_lut6_I5_O)        0.124    13.708 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_4/O
                         net (fo=1, routed)           0.520    14.228    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_4_n_0
    SLICE_X10Y195        LUT6 (Prop_lut6_I5_O)        0.124    14.352 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_3/O
                         net (fo=1, routed)           0.566    14.918    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_3_n_0
    SLICE_X9Y193         LUT6 (Prop_lut6_I5_O)        0.124    15.042 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_1__0/O
                         net (fo=1, routed)           0.000    15.042    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[10]_i_1__0_n_0
    SLICE_X9Y193         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.685    15.107    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X9Y193         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[10]/C
                         clock pessimism              0.268    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X9Y193         FDRE (Setup_fdre_C_D)        0.029    15.369    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[10]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                         -15.042    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.592ns  (logic 2.784ns (29.025%)  route 6.808ns (70.975%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.892     5.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X2Y192         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDRE (Prop_fdre_C_Q)         0.518     6.013 f  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/Q
                         net (fo=4, routed)           0.808     6.821    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i[15]
    SLICE_X1Y187         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     6.945    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_i_3__1_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.495 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_n_0
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.609    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.766 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__2/CO[1]
                         net (fo=61, routed)          1.175     8.940    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1
    SLICE_X1Y182         LUT6 (Prop_lut6_I5_O)        0.329     9.269 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[2]_i_1__0/O
                         net (fo=31, routed)          1.130    10.399    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i__0[2]
    SLICE_X4Y192         LUT6 (Prop_lut6_I0_O)        0.124    10.523 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_9/O
                         net (fo=1, routed)           0.444    10.967    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_9_n_0
    SLICE_X4Y192         LUT6 (Prop_lut6_I3_O)        0.124    11.091 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_8/O
                         net (fo=1, routed)           0.822    11.913    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_8_n_0
    SLICE_X10Y194        LUT6 (Prop_lut6_I0_O)        0.124    12.037 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_7/O
                         net (fo=1, routed)           0.162    12.199    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_7_n_0
    SLICE_X10Y194        LUT6 (Prop_lut6_I5_O)        0.124    12.323 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_6/O
                         net (fo=1, routed)           0.452    12.775    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_6_n_0
    SLICE_X10Y194        LUT6 (Prop_lut6_I5_O)        0.124    12.899 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_5__0/O
                         net (fo=1, routed)           0.451    13.350    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_5__0_n_0
    SLICE_X12Y194        LUT6 (Prop_lut6_I5_O)        0.124    13.474 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_4__0/O
                         net (fo=1, routed)           0.452    13.926    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_4__0_n_0
    SLICE_X12Y194        LUT6 (Prop_lut6_I5_O)        0.124    14.050 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_3__0/O
                         net (fo=1, routed)           0.912    14.962    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_3__0_n_0
    SLICE_X4Y188         LUT6 (Prop_lut6_I5_O)        0.124    15.086 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_1__0/O
                         net (fo=1, routed)           0.000    15.086    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[11]_i_1__0_n_0
    SLICE_X4Y188         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.760    15.182    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X4Y188         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[11]/C
                         clock pessimism              0.268    15.451    
                         clock uncertainty           -0.035    15.415    
    SLICE_X4Y188         FDRE (Setup_fdre_C_D)        0.029    15.444    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[11]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -15.086    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 2.784ns (29.060%)  route 6.796ns (70.940%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT6=9)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.892     5.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X2Y192         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDRE (Prop_fdre_C_Q)         0.518     6.013 f  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/Q
                         net (fo=4, routed)           0.808     6.821    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i[15]
    SLICE_X1Y187         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     6.945    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_i_3__1_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.495 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_n_0
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.609    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.766 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__2/CO[1]
                         net (fo=61, routed)          1.175     8.940    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1
    SLICE_X1Y182         LUT6 (Prop_lut6_I5_O)        0.329     9.269 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[2]_i_1__0/O
                         net (fo=31, routed)          1.561    10.831    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i__0[2]
    SLICE_X18Y194        LUT6 (Prop_lut6_I0_O)        0.124    10.955 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_9/O
                         net (fo=1, routed)           0.302    11.257    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_9_n_0
    SLICE_X18Y195        LUT6 (Prop_lut6_I2_O)        0.124    11.381 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_8/O
                         net (fo=1, routed)           0.421    11.802    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_8_n_0
    SLICE_X16Y195        LUT6 (Prop_lut6_I5_O)        0.124    11.926 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_7/O
                         net (fo=1, routed)           0.280    12.206    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_7_n_0
    SLICE_X16Y195        LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_6/O
                         net (fo=1, routed)           0.470    12.800    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_6_n_0
    SLICE_X15Y195        LUT6 (Prop_lut6_I5_O)        0.124    12.924 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_5/O
                         net (fo=1, routed)           0.436    13.360    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_5_n_0
    SLICE_X13Y195        LUT6 (Prop_lut6_I5_O)        0.124    13.484 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_4/O
                         net (fo=1, routed)           0.470    13.953    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_4_n_0
    SLICE_X10Y196        LUT6 (Prop_lut6_I5_O)        0.124    14.077 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_3__0/O
                         net (fo=1, routed)           0.874    14.951    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_3__0_n_0
    SLICE_X5Y188         LUT6 (Prop_lut6_I5_O)        0.124    15.075 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_1__0/O
                         net (fo=1, routed)           0.000    15.075    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[7]_i_1__0_n_0
    SLICE_X5Y188         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.760    15.182    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X5Y188         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[7]/C
                         clock pessimism              0.268    15.451    
                         clock uncertainty           -0.035    15.415    
    SLICE_X5Y188         FDRE (Setup_fdre_C_D)        0.031    15.446    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[7]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                         -15.075    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 2.746ns (28.666%)  route 6.833ns (71.334%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT6=9)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.814     5.417    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X10Y193        FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y193        FDRE (Prop_fdre_C_Q)         0.518     5.935 f  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[9]/Q
                         net (fo=4, routed)           0.900     6.835    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i[9]
    SLICE_X1Y186         LUT2 (Prop_lut2_I1_O)        0.124     6.959 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.959    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry_i_3__1_n_0
    SLICE_X1Y186         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.357 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.357    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.471    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_n_0
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.585    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.742 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__2/CO[1]
                         net (fo=61, routed)          1.175     8.916    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1
    SLICE_X1Y182         LUT6 (Prop_lut6_I5_O)        0.329     9.245 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[2]_i_1__0/O
                         net (fo=31, routed)          1.362    10.607    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i__0[2]
    SLICE_X9Y196         LUT6 (Prop_lut6_I0_O)        0.124    10.731 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_9/O
                         net (fo=1, routed)           0.466    11.197    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_9_n_0
    SLICE_X9Y195         LUT6 (Prop_lut6_I3_O)        0.124    11.321 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_8/O
                         net (fo=1, routed)           0.406    11.727    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_8_n_0
    SLICE_X9Y196         LUT6 (Prop_lut6_I5_O)        0.124    11.851 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_7/O
                         net (fo=1, routed)           0.433    12.284    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_7_n_0
    SLICE_X9Y196         LUT6 (Prop_lut6_I0_O)        0.124    12.408 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_6/O
                         net (fo=1, routed)           0.495    12.903    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_6_n_0
    SLICE_X8Y196         LUT6 (Prop_lut6_I5_O)        0.124    13.027 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_5/O
                         net (fo=1, routed)           0.694    13.721    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_5_n_0
    SLICE_X2Y195         LUT6 (Prop_lut6_I5_O)        0.124    13.845 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_4/O
                         net (fo=1, routed)           0.452    14.297    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_4_n_0
    SLICE_X2Y195         LUT6 (Prop_lut6_I5_O)        0.124    14.421 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_3__0/O
                         net (fo=1, routed)           0.452    14.872    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_3__0_n_0
    SLICE_X2Y192         LUT6 (Prop_lut6_I5_O)        0.124    14.996 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_1__0/O
                         net (fo=1, routed)           0.000    14.996    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[15]_i_1__0_n_0
    SLICE_X2Y192         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.763    15.185    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X2Y192         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
                         clock pessimism              0.268    15.454    
                         clock uncertainty           -0.035    15.418    
    SLICE_X2Y192         FDRE (Setup_fdre_C_D)        0.077    15.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]
  -------------------------------------------------------------------
                         required time                         15.495    
                         arrival time                         -14.996    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 2.784ns (29.460%)  route 6.666ns (70.540%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.495ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.892     5.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X2Y192         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDRE (Prop_fdre_C_Q)         0.518     6.013 f  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[15]/Q
                         net (fo=4, routed)           0.808     6.821    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i[15]
    SLICE_X1Y187         LUT2 (Prop_lut2_I1_O)        0.124     6.945 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     6.945    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_i_3__1_n_0
    SLICE_X1Y187         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.495 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.495    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__0_n_0
    SLICE_X1Y188         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.609    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__1_n_0
    SLICE_X1Y189         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.766 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1_carry__2/CO[1]
                         net (fo=61, routed)          1.175     8.940    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i1
    SLICE_X1Y182         LUT6 (Prop_lut6_I5_O)        0.329     9.269 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[2]_i_1__0/O
                         net (fo=31, routed)          1.706    10.975    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/i__0[2]
    SLICE_X18Y196        LUT6 (Prop_lut6_I0_O)        0.124    11.099 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_9/O
                         net (fo=1, routed)           0.280    11.379    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_9_n_0
    SLICE_X18Y196        LUT6 (Prop_lut6_I3_O)        0.124    11.503 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_8/O
                         net (fo=1, routed)           0.467    11.969    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_8_n_0
    SLICE_X14Y197        LUT6 (Prop_lut6_I5_O)        0.124    12.093 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_7/O
                         net (fo=1, routed)           0.485    12.579    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_7_n_0
    SLICE_X12Y197        LUT6 (Prop_lut6_I5_O)        0.124    12.703 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_6/O
                         net (fo=1, routed)           0.452    13.155    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_6_n_0
    SLICE_X12Y197        LUT6 (Prop_lut6_I1_O)        0.124    13.279 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_5/O
                         net (fo=1, routed)           0.705    13.984    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_5_n_0
    SLICE_X7Y197         LUT6 (Prop_lut6_I5_O)        0.124    14.108 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_4/O
                         net (fo=1, routed)           0.434    14.542    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_4_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I5_O)        0.124    14.666 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_3/O
                         net (fo=1, routed)           0.154    14.821    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_3_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I5_O)        0.124    14.945 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_1__0/O
                         net (fo=1, routed)           0.000    14.945    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i[18]_i_1__0_n_0
    SLICE_X7Y194         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.763    15.185    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X7Y194         FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[18]/C
                         clock pessimism              0.268    15.454    
                         clock uncertainty           -0.035    15.418    
    SLICE_X7Y194         FDRE (Setup_fdre_C_D)        0.029    15.447    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.i_reg[18]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 1.200ns (13.368%)  route 7.776ns (86.632%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.691     5.293    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/ck100MHz
    SLICE_X5Y122         FDRE                                         r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i_reg[12]/Q
                         net (fo=5, routed)           1.083     6.832    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/i__0[12]
    SLICE_X8Y123         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_8__14/O
                         net (fo=1, routed)           0.630     7.586    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_8__14_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I4_O)        0.124     7.710 r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_4__14/O
                         net (fo=1, routed)           0.641     8.351    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_4__14_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I1_O)        0.124     8.475 r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_2__15/O
                         net (fo=75, routed)          1.070     9.545    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_2__15_n_0
    SLICE_X7Y126         LUT4 (Prop_lut4_I0_O)        0.124     9.669 f  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[24]_i_1__15/O
                         net (fo=2, routed)           0.858    10.527    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[24]_i_1__15_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    10.651 f  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[4]_i_3__15/O
                         net (fo=1, routed)           0.723    11.374    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[4]_i_3__15_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.124    11.498 r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[4]_i_1__15/O
                         net (fo=50, routed)          2.772    14.270    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/done
    SLICE_X36Y173        FDRE                                         r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.663    15.085    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/ck100MHz
    SLICE_X36Y173        FDRE                                         r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.q_reg[10]/C
                         clock pessimism              0.188    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X36Y173        FDRE (Setup_fdre_C_R)       -0.429    14.809    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 1.200ns (13.368%)  route 7.776ns (86.632%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.691     5.293    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/ck100MHz
    SLICE_X5Y122         FDRE                                         r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i_reg[12]/Q
                         net (fo=5, routed)           1.083     6.832    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/i__0[12]
    SLICE_X8Y123         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_8__14/O
                         net (fo=1, routed)           0.630     7.586    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_8__14_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I4_O)        0.124     7.710 r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_4__14/O
                         net (fo=1, routed)           0.641     8.351    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_4__14_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I1_O)        0.124     8.475 r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_2__15/O
                         net (fo=75, routed)          1.070     9.545    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_2__15_n_0
    SLICE_X7Y126         LUT4 (Prop_lut4_I0_O)        0.124     9.669 f  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[24]_i_1__15/O
                         net (fo=2, routed)           0.858    10.527    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[24]_i_1__15_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    10.651 f  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[4]_i_3__15/O
                         net (fo=1, routed)           0.723    11.374    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[4]_i_3__15_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.124    11.498 r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[4]_i_1__15/O
                         net (fo=50, routed)          2.772    14.270    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/done
    SLICE_X36Y173        FDRE                                         r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.663    15.085    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/ck100MHz
    SLICE_X36Y173        FDRE                                         r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.q_reg[9]/C
                         clock pessimism              0.188    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X36Y173        FDRE (Setup_fdre_C_R)       -0.429    14.809    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 1.200ns (13.368%)  route 7.776ns (86.632%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.691     5.293    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/ck100MHz
    SLICE_X5Y122         FDRE                                         r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i_reg[12]/Q
                         net (fo=5, routed)           1.083     6.832    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/i__0[12]
    SLICE_X8Y123         LUT4 (Prop_lut4_I0_O)        0.124     6.956 f  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_8__14/O
                         net (fo=1, routed)           0.630     7.586    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_8__14_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I4_O)        0.124     7.710 r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_4__14/O
                         net (fo=1, routed)           0.641     8.351    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_4__14_n_0
    SLICE_X5Y122         LUT4 (Prop_lut4_I1_O)        0.124     8.475 r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_2__15/O
                         net (fo=75, routed)          1.070     9.545    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[31]_i_2__15_n_0
    SLICE_X7Y126         LUT4 (Prop_lut4_I0_O)        0.124     9.669 f  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[24]_i_1__15/O
                         net (fo=2, routed)           0.858    10.527    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[24]_i_1__15_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    10.651 f  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[4]_i_3__15/O
                         net (fo=1, routed)           0.723    11.374    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[4]_i_3__15_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I0_O)        0.124    11.498 r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.i[4]_i_1__15/O
                         net (fo=50, routed)          2.772    14.270    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/done
    SLICE_X36Y173        FDRE                                         r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.663    15.085    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/ck100MHz
    SLICE_X36Y173        FDRE                                         r  fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.r_reg[10]/C
                         clock pessimism              0.188    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X36Y173        FDRE (Setup_fdre_C_R)       -0.429    14.809    fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/SQROOT_PROC.r_reg[10]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                  0.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.477%)  route 0.214ns (53.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.555     1.474    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/ck100MHz
    SLICE_X55Y137        FDRE                                         r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[12]/Q
                         net (fo=1, routed)           0.214     1.830    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg_n_0_[12]
    SLICE_X51Y138        LUT5 (Prop_lut5_I4_O)        0.045     1.875 r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a[14]_i_1__11/O
                         net (fo=1, routed)           0.000     1.875    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/a[12]
    SLICE_X51Y138        FDRE                                         r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.827     1.992    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/ck100MHz
    SLICE_X51Y138        FDRE                                         r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[14]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X51Y138        FDRE (Hold_fdre_C_D)         0.091     1.832    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fftBlock/FFT_module/gen_mod[27].modulo/sqroot2/SQROOT_PROC.a_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[27].modulo/sqroot2/SQROOT_PROC.a_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.580%)  route 0.213ns (53.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.636     1.556    fftBlock/FFT_module/gen_mod[27].modulo/sqroot2/ck100MHz
    SLICE_X55Y185        FDRE                                         r  fftBlock/FFT_module/gen_mod[27].modulo/sqroot2/SQROOT_PROC.a_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y185        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  fftBlock/FFT_module/gen_mod[27].modulo/sqroot2/SQROOT_PROC.a_reg[17]/Q
                         net (fo=1, routed)           0.213     1.910    fftBlock/FFT_module/gen_mod[27].modulo/sqroot2/a[17]
    SLICE_X49Y184        LUT5 (Prop_lut5_I4_O)        0.045     1.955 r  fftBlock/FFT_module/gen_mod[27].modulo/sqroot2/SQROOT_PROC.a[19]_i_1__6/O
                         net (fo=1, routed)           0.000     1.955    fftBlock/FFT_module/gen_mod[27].modulo/sqroot2/a_1[17]
    SLICE_X49Y184        FDRE                                         r  fftBlock/FFT_module/gen_mod[27].modulo/sqroot2/SQROOT_PROC.a_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.911     2.076    fftBlock/FFT_module/gen_mod[27].modulo/sqroot2/ck100MHz
    SLICE_X49Y184        FDRE                                         r  fftBlock/FFT_module/gen_mod[27].modulo/sqroot2/SQROOT_PROC.a_reg[19]/C
                         clock pessimism             -0.255     1.822    
    SLICE_X49Y184        FDRE (Hold_fdre_C_D)         0.091     1.913    fftBlock/FFT_module/gen_mod[27].modulo/sqroot2/SQROOT_PROC.a_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 fftBlock/FFT_module/gen_mod[4].modulo/sqroot2/SQROOT_PROC.q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[4].modulo/sqroot2/SQROOT_PROC.q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.429%)  route 0.214ns (56.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.630     1.550    fftBlock/FFT_module/gen_mod[4].modulo/sqroot2/ck100MHz
    SLICE_X54Y177        FDRE                                         r  fftBlock/FFT_module/gen_mod[4].modulo/sqroot2/SQROOT_PROC.q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y177        FDRE (Prop_fdre_C_Q)         0.164     1.714 r  fftBlock/FFT_module/gen_mod[4].modulo/sqroot2/SQROOT_PROC.q_reg[13]/Q
                         net (fo=3, routed)           0.214     1.927    fftBlock/FFT_module/gen_mod[4].modulo/sqroot2/SQROOT_PROC.q_reg_n_0_[13]
    SLICE_X51Y177        FDRE                                         r  fftBlock/FFT_module/gen_mod[4].modulo/sqroot2/SQROOT_PROC.q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.902     2.067    fftBlock/FFT_module/gen_mod[4].modulo/sqroot2/ck100MHz
    SLICE_X51Y177        FDRE                                         r  fftBlock/FFT_module/gen_mod[4].modulo/sqroot2/SQROOT_PROC.q_reg[14]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X51Y177        FDRE (Hold_fdre_C_D)         0.055     1.868    fftBlock/FFT_module/gen_mod[4].modulo/sqroot2/SQROOT_PROC.q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 fftBlock/FFT_module/gen_mod[11].modulo/sqroot2/SQROOT_PROC.a_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[11].modulo/sqroot2/SQROOT_PROC.a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.343%)  route 0.163ns (46.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.645     1.565    fftBlock/FFT_module/gen_mod[11].modulo/sqroot2/ck100MHz
    SLICE_X65Y150        FDRE                                         r  fftBlock/FFT_module/gen_mod[11].modulo/sqroot2/SQROOT_PROC.a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y150        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  fftBlock/FFT_module/gen_mod[11].modulo/sqroot2/SQROOT_PROC.a_reg[9]/Q
                         net (fo=1, routed)           0.163     1.869    fftBlock/FFT_module/gen_mod[11].modulo/sqroot2/SQROOT_PROC.a_reg_n_0_[9]
    SLICE_X68Y149        LUT5 (Prop_lut5_I4_O)        0.045     1.914 r  fftBlock/FFT_module/gen_mod[11].modulo/sqroot2/SQROOT_PROC.a[11]_i_1__28/O
                         net (fo=1, routed)           0.000     1.914    fftBlock/FFT_module/gen_mod[11].modulo/sqroot2/a[9]
    SLICE_X68Y149        FDRE                                         r  fftBlock/FFT_module/gen_mod[11].modulo/sqroot2/SQROOT_PROC.a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.835     2.000    fftBlock/FFT_module/gen_mod[11].modulo/sqroot2/ck100MHz
    SLICE_X68Y149        FDRE                                         r  fftBlock/FFT_module/gen_mod[11].modulo/sqroot2/SQROOT_PROC.a_reg[11]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X68Y149        FDRE (Hold_fdre_C_D)         0.091     1.840    fftBlock/FFT_module/gen_mod[11].modulo/sqroot2/SQROOT_PROC.a_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fftBlock/FFT_module/gen_mod[31].modulo/sqroot2/SQROOT_PROC.a_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[31].modulo/sqroot2/SQROOT_PROC.a_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.633     1.553    fftBlock/FFT_module/gen_mod[31].modulo/sqroot2/ck100MHz
    SLICE_X55Y181        FDRE                                         r  fftBlock/FFT_module/gen_mod[31].modulo/sqroot2/SQROOT_PROC.a_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y181        FDRE (Prop_fdre_C_Q)         0.141     1.694 r  fftBlock/FFT_module/gen_mod[31].modulo/sqroot2/SQROOT_PROC.a_reg[28]/Q
                         net (fo=1, routed)           0.054     1.748    fftBlock/FFT_module/gen_mod[31].modulo/sqroot2/SQROOT_PROC.a_reg_n_0_[28]
    SLICE_X54Y181        LUT5 (Prop_lut5_I4_O)        0.045     1.793 r  fftBlock/FFT_module/gen_mod[31].modulo/sqroot2/SQROOT_PROC.a[30]_i_1__19/O
                         net (fo=1, routed)           0.000     1.793    fftBlock/FFT_module/gen_mod[31].modulo/sqroot2/a[28]
    SLICE_X54Y181        FDRE                                         r  fftBlock/FFT_module/gen_mod[31].modulo/sqroot2/SQROOT_PROC.a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.905     2.070    fftBlock/FFT_module/gen_mod[31].modulo/sqroot2/ck100MHz
    SLICE_X54Y181        FDRE                                         r  fftBlock/FFT_module/gen_mod[31].modulo/sqroot2/SQROOT_PROC.a_reg[30]/C
                         clock pessimism             -0.504     1.566    
    SLICE_X54Y181        FDRE (Hold_fdre_C_D)         0.121     1.687    fftBlock/FFT_module/gen_mod[31].modulo/sqroot2/SQROOT_PROC.a_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fftBlock/FFT_module/gen_mod[30].modulo/sqroot2/SQROOT_PROC.a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[30].modulo/sqroot2/SQROOT_PROC.a_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.642     1.562    fftBlock/FFT_module/gen_mod[30].modulo/sqroot2/ck100MHz
    SLICE_X59Y156        FDRE                                         r  fftBlock/FFT_module/gen_mod[30].modulo/sqroot2/SQROOT_PROC.a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y156        FDRE (Prop_fdre_C_Q)         0.141     1.703 r  fftBlock/FFT_module/gen_mod[30].modulo/sqroot2/SQROOT_PROC.a_reg[15]/Q
                         net (fo=1, routed)           0.056     1.759    fftBlock/FFT_module/gen_mod[30].modulo/sqroot2/SQROOT_PROC.a_reg_n_0_[15]
    SLICE_X58Y156        LUT5 (Prop_lut5_I4_O)        0.045     1.804 r  fftBlock/FFT_module/gen_mod[30].modulo/sqroot2/SQROOT_PROC.a[17]_i_1__16/O
                         net (fo=1, routed)           0.000     1.804    fftBlock/FFT_module/gen_mod[30].modulo/sqroot2/a[15]
    SLICE_X58Y156        FDRE                                         r  fftBlock/FFT_module/gen_mod[30].modulo/sqroot2/SQROOT_PROC.a_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.917     2.082    fftBlock/FFT_module/gen_mod[30].modulo/sqroot2/ck100MHz
    SLICE_X58Y156        FDRE                                         r  fftBlock/FFT_module/gen_mod[30].modulo/sqroot2/SQROOT_PROC.a_reg[17]/C
                         clock pessimism             -0.507     1.575    
    SLICE_X58Y156        FDRE (Hold_fdre_C_D)         0.120     1.695    fftBlock/FFT_module/gen_mod[30].modulo/sqroot2/SQROOT_PROC.a_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.433%)  route 0.298ns (61.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.557     1.476    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/ck100MHz
    SLICE_X51Y138        FDRE                                         r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y138        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[17]/Q
                         net (fo=1, routed)           0.298     1.915    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg_n_0_[17]
    SLICE_X55Y139        LUT5 (Prop_lut5_I4_O)        0.045     1.960 r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a[19]_i_1__11/O
                         net (fo=1, routed)           0.000     1.960    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/a[17]
    SLICE_X55Y139        FDRE                                         r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.826     1.991    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/ck100MHz
    SLICE_X55Y139        FDRE                                         r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[19]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X55Y139        FDRE (Hold_fdre_C_D)         0.092     1.832    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.194%)  route 0.301ns (61.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.556     1.475    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/ck100MHz
    SLICE_X55Y138        FDRE                                         r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[15]/Q
                         net (fo=1, routed)           0.301     1.917    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg_n_0_[15]
    SLICE_X51Y138        LUT5 (Prop_lut5_I4_O)        0.045     1.962 r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a[17]_i_1__11/O
                         net (fo=1, routed)           0.000     1.962    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/a[15]
    SLICE_X51Y138        FDRE                                         r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.827     1.992    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/ck100MHz
    SLICE_X51Y138        FDRE                                         r  fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[17]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X51Y138        FDRE (Hold_fdre_C_D)         0.092     1.833    fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.034%)  route 0.277ns (56.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.559     1.478    fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/ck100MHz
    SLICE_X60Y140        FDRE                                         r  fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y140        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[24]/Q
                         net (fo=1, routed)           0.277     1.919    fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg_n_0_[24]
    SLICE_X51Y141        LUT5 (Prop_lut5_I4_O)        0.045     1.964 r  fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a[26]_i_1__26/O
                         net (fo=1, routed)           0.000     1.964    fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/a[24]
    SLICE_X51Y141        FDRE                                         r  fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.828     1.993    fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/ck100MHz
    SLICE_X51Y141        FDRE                                         r  fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[26]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X51Y141        FDRE (Hold_fdre_C_D)         0.091     1.833    fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.a_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.650     1.570    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X13Y158        FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.a_reg[19]/Q
                         net (fo=1, routed)           0.080     1.791    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/a[19]
    SLICE_X12Y158        LUT5 (Prop_lut5_I4_O)        0.045     1.836 r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.a[21]_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/a_1[19]
    SLICE_X12Y158        FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.a_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.925     2.090    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/ck100MHz
    SLICE_X12Y158        FDRE                                         r  fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.a_reg[21]/C
                         clock pessimism             -0.507     1.583    
    SLICE_X12Y158        FDRE (Hold_fdre_C_D)         0.121     1.704    fftBlock/FFT_module/gen_mod[23].modulo/sqroot2/SQROOT_PROC.a_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck100MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y76    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y76    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y77    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y77    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ck100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y142   fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y144   fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y142   fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y143   fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y144   fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y171   fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/sq_root_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y171   fftBlock/FFT_module/gen_mod[29].modulo/sqroot2/sq_root_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y136   fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y136   fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y136   fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y136   fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y136   fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y136   fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y136   fftBlock/FFT_module/gen_mod[8].modulo/sqroot2/SQROOT_PROC.a_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y116   fftBlock/FFT_module/gen_mod[16].modulo/sqroot2/SQROOT_PROC.a_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y142   fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y142   fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y144   fftBlock/FFT_module/gen_mod[13].modulo/sqroot2/SQROOT_PROC.a_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y162   fftBlock/FFT_module/gen_mod[6].modulo/sqroot2/SQROOT_PROC.a_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y162   fftBlock/FFT_module/gen_mod[6].modulo/sqroot2/SQROOT_PROC.a_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y162   fftBlock/FFT_module/gen_mod[6].modulo/sqroot2/SQROOT_PROC.a_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y162   fftBlock/FFT_module/gen_mod[6].modulo/sqroot2/SQROOT_PROC.a_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y162   fftBlock/FFT_module/gen_mod[6].modulo/sqroot2/SQROOT_PROC.a_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y162   fftBlock/FFT_module/gen_mod[6].modulo/sqroot2/SQROOT_PROC.a_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y162   fftBlock/FFT_module/gen_mod[6].modulo/sqroot2/SQROOT_PROC.a_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            8  Failing Endpoints,  Worst Slack       -2.763ns,  Total Violation      -20.901ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.830ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.763ns  (required time - arrival time)
  Source:                 video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.390ns  (logic 4.838ns (57.666%)  route 3.552ns (42.334%))
  Logic Levels:           12  (CARRY4=8 LUT1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 41.691 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 35.413 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    30.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.810    35.413    video/Inst_ImgCtrl/clka
    SLICE_X11Y187        FDRE                                         r  video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.456    35.869 f  video/Inst_ImgCtrl/red3_carry_i_1_psbram/Q
                         net (fo=3, routed)           0.448    36.317    video/Inst_ImgCtrl/doutb[1]
    SLICE_X10Y188        LUT1 (Prop_lut1_I0_O)        0.124    36.441 r  video/Inst_ImgCtrl/red3_carry_i_3/O
                         net (fo=1, routed)           0.000    36.441    video/Inst_ImgCtrl/red3_carry_i_3_n_0
    SLICE_X10Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.974 r  video/Inst_ImgCtrl/red3_carry/CO[3]
                         net (fo=1, routed)           0.000    36.974    video/Inst_ImgCtrl/red3_carry_n_0
    SLICE_X10Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.091 r  video/Inst_ImgCtrl/red3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.091    video/Inst_ImgCtrl/red3_carry__0_n_0
    SLICE_X10Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.414 f  video/Inst_ImgCtrl/red3_carry__1/O[1]
                         net (fo=1, routed)           0.671    38.085    video/Inst_ImgCtrl/red3__54[10]
    SLICE_X6Y190         LUT1 (Prop_lut1_I0_O)        0.306    38.391 r  video/Inst_ImgCtrl/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    38.391    video/Inst_ImgCtrl/i__carry__1_i_4_n_0
    SLICE_X6Y190         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.904 r  video/Inst_ImgCtrl/__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.904    video/Inst_ImgCtrl/__1/i__carry__1_n_0
    SLICE_X6Y191         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.219 r  video/Inst_ImgCtrl/__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.604    39.823    video/Inst_ImgCtrl/__1/i__carry__2_n_4
    SLICE_X7Y192         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    40.680 r  video/Inst_ImgCtrl/red2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.680    video/Inst_ImgCtrl/red2_carry__2_n_0
    SLICE_X7Y193         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.014 r  video/Inst_ImgCtrl/red2_carry__3/O[1]
                         net (fo=12, routed)          0.826    41.840    video/Inst_ImgCtrl/red20_out[21]
    SLICE_X8Y194         LUT3 (Prop_lut3_I2_O)        0.303    42.143 r  video/Inst_ImgCtrl/red1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    42.143    video/Inst_ImgCtrl/red1_carry__2_i_7_n_0
    SLICE_X8Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.676 r  video/Inst_ImgCtrl/red1_carry__2/CO[3]
                         net (fo=2, routed)           0.616    43.291    video/Inst_ImgCtrl/red1__15
    SLICE_X9Y195         LUT4 (Prop_lut4_I1_O)        0.124    43.415 r  video/Inst_ImgCtrl/red[3]_i_1/O
                         net (fo=4, routed)           0.387    43.802    video/Inst_ImgCtrl/red[3]_i_1_n_0
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.688    41.691    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]/C
                         clock pessimism              0.000    41.691    
                         clock uncertainty           -0.223    41.468    
    SLICE_X9Y195         FDSE (Setup_fdse_C_S)       -0.429    41.039    video/Inst_ImgCtrl/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.039    
                         arrival time                         -43.802    
  -------------------------------------------------------------------
                         slack                                 -2.763    

Slack (VIOLATED) :        -2.763ns  (required time - arrival time)
  Source:                 video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/red_reg[3]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.390ns  (logic 4.838ns (57.666%)  route 3.552ns (42.334%))
  Logic Levels:           12  (CARRY4=8 LUT1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 41.691 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 35.413 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    30.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.810    35.413    video/Inst_ImgCtrl/clka
    SLICE_X11Y187        FDRE                                         r  video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.456    35.869 f  video/Inst_ImgCtrl/red3_carry_i_1_psbram/Q
                         net (fo=3, routed)           0.448    36.317    video/Inst_ImgCtrl/doutb[1]
    SLICE_X10Y188        LUT1 (Prop_lut1_I0_O)        0.124    36.441 r  video/Inst_ImgCtrl/red3_carry_i_3/O
                         net (fo=1, routed)           0.000    36.441    video/Inst_ImgCtrl/red3_carry_i_3_n_0
    SLICE_X10Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.974 r  video/Inst_ImgCtrl/red3_carry/CO[3]
                         net (fo=1, routed)           0.000    36.974    video/Inst_ImgCtrl/red3_carry_n_0
    SLICE_X10Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.091 r  video/Inst_ImgCtrl/red3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.091    video/Inst_ImgCtrl/red3_carry__0_n_0
    SLICE_X10Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.414 f  video/Inst_ImgCtrl/red3_carry__1/O[1]
                         net (fo=1, routed)           0.671    38.085    video/Inst_ImgCtrl/red3__54[10]
    SLICE_X6Y190         LUT1 (Prop_lut1_I0_O)        0.306    38.391 r  video/Inst_ImgCtrl/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    38.391    video/Inst_ImgCtrl/i__carry__1_i_4_n_0
    SLICE_X6Y190         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.904 r  video/Inst_ImgCtrl/__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.904    video/Inst_ImgCtrl/__1/i__carry__1_n_0
    SLICE_X6Y191         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.219 r  video/Inst_ImgCtrl/__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.604    39.823    video/Inst_ImgCtrl/__1/i__carry__2_n_4
    SLICE_X7Y192         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    40.680 r  video/Inst_ImgCtrl/red2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.680    video/Inst_ImgCtrl/red2_carry__2_n_0
    SLICE_X7Y193         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.014 r  video/Inst_ImgCtrl/red2_carry__3/O[1]
                         net (fo=12, routed)          0.826    41.840    video/Inst_ImgCtrl/red20_out[21]
    SLICE_X8Y194         LUT3 (Prop_lut3_I2_O)        0.303    42.143 r  video/Inst_ImgCtrl/red1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    42.143    video/Inst_ImgCtrl/red1_carry__2_i_7_n_0
    SLICE_X8Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.676 r  video/Inst_ImgCtrl/red1_carry__2/CO[3]
                         net (fo=2, routed)           0.616    43.291    video/Inst_ImgCtrl/red1__15
    SLICE_X9Y195         LUT4 (Prop_lut4_I1_O)        0.124    43.415 r  video/Inst_ImgCtrl/red[3]_i_1/O
                         net (fo=4, routed)           0.387    43.802    video/Inst_ImgCtrl/red[3]_i_1_n_0
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.688    41.691    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica/C
                         clock pessimism              0.000    41.691    
                         clock uncertainty           -0.223    41.468    
    SLICE_X9Y195         FDSE (Setup_fdse_C_S)       -0.429    41.039    video/Inst_ImgCtrl/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         41.039    
                         arrival time                         -43.802    
  -------------------------------------------------------------------
                         slack                                 -2.763    

Slack (VIOLATED) :        -2.763ns  (required time - arrival time)
  Source:                 video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2/S
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.390ns  (logic 4.838ns (57.666%)  route 3.552ns (42.334%))
  Logic Levels:           12  (CARRY4=8 LUT1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 41.691 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 35.413 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    30.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.810    35.413    video/Inst_ImgCtrl/clka
    SLICE_X11Y187        FDRE                                         r  video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.456    35.869 f  video/Inst_ImgCtrl/red3_carry_i_1_psbram/Q
                         net (fo=3, routed)           0.448    36.317    video/Inst_ImgCtrl/doutb[1]
    SLICE_X10Y188        LUT1 (Prop_lut1_I0_O)        0.124    36.441 r  video/Inst_ImgCtrl/red3_carry_i_3/O
                         net (fo=1, routed)           0.000    36.441    video/Inst_ImgCtrl/red3_carry_i_3_n_0
    SLICE_X10Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.974 r  video/Inst_ImgCtrl/red3_carry/CO[3]
                         net (fo=1, routed)           0.000    36.974    video/Inst_ImgCtrl/red3_carry_n_0
    SLICE_X10Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.091 r  video/Inst_ImgCtrl/red3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.091    video/Inst_ImgCtrl/red3_carry__0_n_0
    SLICE_X10Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.414 f  video/Inst_ImgCtrl/red3_carry__1/O[1]
                         net (fo=1, routed)           0.671    38.085    video/Inst_ImgCtrl/red3__54[10]
    SLICE_X6Y190         LUT1 (Prop_lut1_I0_O)        0.306    38.391 r  video/Inst_ImgCtrl/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    38.391    video/Inst_ImgCtrl/i__carry__1_i_4_n_0
    SLICE_X6Y190         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.904 r  video/Inst_ImgCtrl/__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.904    video/Inst_ImgCtrl/__1/i__carry__1_n_0
    SLICE_X6Y191         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.219 r  video/Inst_ImgCtrl/__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.604    39.823    video/Inst_ImgCtrl/__1/i__carry__2_n_4
    SLICE_X7Y192         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    40.680 r  video/Inst_ImgCtrl/red2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.680    video/Inst_ImgCtrl/red2_carry__2_n_0
    SLICE_X7Y193         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.014 r  video/Inst_ImgCtrl/red2_carry__3/O[1]
                         net (fo=12, routed)          0.826    41.840    video/Inst_ImgCtrl/red20_out[21]
    SLICE_X8Y194         LUT3 (Prop_lut3_I2_O)        0.303    42.143 r  video/Inst_ImgCtrl/red1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    42.143    video/Inst_ImgCtrl/red1_carry__2_i_7_n_0
    SLICE_X8Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.676 r  video/Inst_ImgCtrl/red1_carry__2/CO[3]
                         net (fo=2, routed)           0.616    43.291    video/Inst_ImgCtrl/red1__15
    SLICE_X9Y195         LUT4 (Prop_lut4_I1_O)        0.124    43.415 r  video/Inst_ImgCtrl/red[3]_i_1/O
                         net (fo=4, routed)           0.387    43.802    video/Inst_ImgCtrl/red[3]_i_1_n_0
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.688    41.691    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000    41.691    
                         clock uncertainty           -0.223    41.468    
    SLICE_X9Y195         FDSE (Setup_fdse_C_S)       -0.429    41.039    video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         41.039    
                         arrival time                         -43.802    
  -------------------------------------------------------------------
                         slack                                 -2.763    

Slack (VIOLATED) :        -2.763ns  (required time - arrival time)
  Source:                 video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/red_reg[3]_lopt_replica_3/S
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.390ns  (logic 4.838ns (57.666%)  route 3.552ns (42.334%))
  Logic Levels:           12  (CARRY4=8 LUT1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 41.691 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 35.413 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    30.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.810    35.413    video/Inst_ImgCtrl/clka
    SLICE_X11Y187        FDRE                                         r  video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.456    35.869 f  video/Inst_ImgCtrl/red3_carry_i_1_psbram/Q
                         net (fo=3, routed)           0.448    36.317    video/Inst_ImgCtrl/doutb[1]
    SLICE_X10Y188        LUT1 (Prop_lut1_I0_O)        0.124    36.441 r  video/Inst_ImgCtrl/red3_carry_i_3/O
                         net (fo=1, routed)           0.000    36.441    video/Inst_ImgCtrl/red3_carry_i_3_n_0
    SLICE_X10Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.974 r  video/Inst_ImgCtrl/red3_carry/CO[3]
                         net (fo=1, routed)           0.000    36.974    video/Inst_ImgCtrl/red3_carry_n_0
    SLICE_X10Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.091 r  video/Inst_ImgCtrl/red3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.091    video/Inst_ImgCtrl/red3_carry__0_n_0
    SLICE_X10Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.414 f  video/Inst_ImgCtrl/red3_carry__1/O[1]
                         net (fo=1, routed)           0.671    38.085    video/Inst_ImgCtrl/red3__54[10]
    SLICE_X6Y190         LUT1 (Prop_lut1_I0_O)        0.306    38.391 r  video/Inst_ImgCtrl/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    38.391    video/Inst_ImgCtrl/i__carry__1_i_4_n_0
    SLICE_X6Y190         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.904 r  video/Inst_ImgCtrl/__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.904    video/Inst_ImgCtrl/__1/i__carry__1_n_0
    SLICE_X6Y191         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.219 r  video/Inst_ImgCtrl/__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.604    39.823    video/Inst_ImgCtrl/__1/i__carry__2_n_4
    SLICE_X7Y192         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    40.680 r  video/Inst_ImgCtrl/red2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.680    video/Inst_ImgCtrl/red2_carry__2_n_0
    SLICE_X7Y193         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.014 r  video/Inst_ImgCtrl/red2_carry__3/O[1]
                         net (fo=12, routed)          0.826    41.840    video/Inst_ImgCtrl/red20_out[21]
    SLICE_X8Y194         LUT3 (Prop_lut3_I2_O)        0.303    42.143 r  video/Inst_ImgCtrl/red1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    42.143    video/Inst_ImgCtrl/red1_carry__2_i_7_n_0
    SLICE_X8Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.676 r  video/Inst_ImgCtrl/red1_carry__2/CO[3]
                         net (fo=2, routed)           0.616    43.291    video/Inst_ImgCtrl/red1__15
    SLICE_X9Y195         LUT4 (Prop_lut4_I1_O)        0.124    43.415 r  video/Inst_ImgCtrl/red[3]_i_1/O
                         net (fo=4, routed)           0.387    43.802    video/Inst_ImgCtrl/red[3]_i_1_n_0
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica_3/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.688    41.691    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.000    41.691    
                         clock uncertainty           -0.223    41.468    
    SLICE_X9Y195         FDSE (Setup_fdse_C_S)       -0.429    41.039    video/Inst_ImgCtrl/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         41.039    
                         arrival time                         -43.802    
  -------------------------------------------------------------------
                         slack                                 -2.763    

Slack (VIOLATED) :        -2.607ns  (required time - arrival time)
  Source:                 video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.627ns  (logic 4.838ns (56.079%)  route 3.789ns (43.921%))
  Logic Levels:           12  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 41.691 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 35.413 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    30.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.810    35.413    video/Inst_ImgCtrl/clka
    SLICE_X11Y187        FDRE                                         r  video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.456    35.869 f  video/Inst_ImgCtrl/red3_carry_i_1_psbram/Q
                         net (fo=3, routed)           0.448    36.317    video/Inst_ImgCtrl/doutb[1]
    SLICE_X10Y188        LUT1 (Prop_lut1_I0_O)        0.124    36.441 r  video/Inst_ImgCtrl/red3_carry_i_3/O
                         net (fo=1, routed)           0.000    36.441    video/Inst_ImgCtrl/red3_carry_i_3_n_0
    SLICE_X10Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.974 r  video/Inst_ImgCtrl/red3_carry/CO[3]
                         net (fo=1, routed)           0.000    36.974    video/Inst_ImgCtrl/red3_carry_n_0
    SLICE_X10Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.091 r  video/Inst_ImgCtrl/red3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.091    video/Inst_ImgCtrl/red3_carry__0_n_0
    SLICE_X10Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.414 f  video/Inst_ImgCtrl/red3_carry__1/O[1]
                         net (fo=1, routed)           0.671    38.085    video/Inst_ImgCtrl/red3__54[10]
    SLICE_X6Y190         LUT1 (Prop_lut1_I0_O)        0.306    38.391 r  video/Inst_ImgCtrl/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    38.391    video/Inst_ImgCtrl/i__carry__1_i_4_n_0
    SLICE_X6Y190         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.904 r  video/Inst_ImgCtrl/__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.904    video/Inst_ImgCtrl/__1/i__carry__1_n_0
    SLICE_X6Y191         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.219 r  video/Inst_ImgCtrl/__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.604    39.823    video/Inst_ImgCtrl/__1/i__carry__2_n_4
    SLICE_X7Y192         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    40.680 r  video/Inst_ImgCtrl/red2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.680    video/Inst_ImgCtrl/red2_carry__2_n_0
    SLICE_X7Y193         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.014 r  video/Inst_ImgCtrl/red2_carry__3/O[1]
                         net (fo=12, routed)          0.826    41.840    video/Inst_ImgCtrl/red20_out[21]
    SLICE_X8Y194         LUT3 (Prop_lut3_I2_O)        0.303    42.143 r  video/Inst_ImgCtrl/red1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    42.143    video/Inst_ImgCtrl/red1_carry__2_i_7_n_0
    SLICE_X8Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.676 r  video/Inst_ImgCtrl/red1_carry__2/CO[3]
                         net (fo=2, routed)           0.899    43.574    video/Inst_ImgCtrl/red1__15
    SLICE_X9Y194         LUT2 (Prop_lut2_I0_O)        0.124    43.698 r  video/Inst_ImgCtrl/green[0]_i_2/O
                         net (fo=4, routed)           0.342    44.040    video/Inst_ImgCtrl/red0
    SLICE_X8Y193         FDRE                                         r  video/Inst_ImgCtrl/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.688    41.691    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X8Y193         FDRE                                         r  video/Inst_ImgCtrl/green_reg[0]/C
                         clock pessimism              0.000    41.691    
                         clock uncertainty           -0.223    41.468    
    SLICE_X8Y193         FDRE (Setup_fdre_C_D)       -0.036    41.432    video/Inst_ImgCtrl/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.432    
                         arrival time                         -44.040    
  -------------------------------------------------------------------
                         slack                                 -2.607    

Slack (VIOLATED) :        -2.584ns  (required time - arrival time)
  Source:                 video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/green_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.627ns  (logic 4.838ns (56.079%)  route 3.789ns (43.921%))
  Logic Levels:           12  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 41.691 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 35.413 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    30.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.810    35.413    video/Inst_ImgCtrl/clka
    SLICE_X11Y187        FDRE                                         r  video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.456    35.869 f  video/Inst_ImgCtrl/red3_carry_i_1_psbram/Q
                         net (fo=3, routed)           0.448    36.317    video/Inst_ImgCtrl/doutb[1]
    SLICE_X10Y188        LUT1 (Prop_lut1_I0_O)        0.124    36.441 r  video/Inst_ImgCtrl/red3_carry_i_3/O
                         net (fo=1, routed)           0.000    36.441    video/Inst_ImgCtrl/red3_carry_i_3_n_0
    SLICE_X10Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.974 r  video/Inst_ImgCtrl/red3_carry/CO[3]
                         net (fo=1, routed)           0.000    36.974    video/Inst_ImgCtrl/red3_carry_n_0
    SLICE_X10Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.091 r  video/Inst_ImgCtrl/red3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.091    video/Inst_ImgCtrl/red3_carry__0_n_0
    SLICE_X10Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.414 f  video/Inst_ImgCtrl/red3_carry__1/O[1]
                         net (fo=1, routed)           0.671    38.085    video/Inst_ImgCtrl/red3__54[10]
    SLICE_X6Y190         LUT1 (Prop_lut1_I0_O)        0.306    38.391 r  video/Inst_ImgCtrl/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    38.391    video/Inst_ImgCtrl/i__carry__1_i_4_n_0
    SLICE_X6Y190         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.904 r  video/Inst_ImgCtrl/__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.904    video/Inst_ImgCtrl/__1/i__carry__1_n_0
    SLICE_X6Y191         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.219 r  video/Inst_ImgCtrl/__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.604    39.823    video/Inst_ImgCtrl/__1/i__carry__2_n_4
    SLICE_X7Y192         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    40.680 r  video/Inst_ImgCtrl/red2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.680    video/Inst_ImgCtrl/red2_carry__2_n_0
    SLICE_X7Y193         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.014 r  video/Inst_ImgCtrl/red2_carry__3/O[1]
                         net (fo=12, routed)          0.826    41.840    video/Inst_ImgCtrl/red20_out[21]
    SLICE_X8Y194         LUT3 (Prop_lut3_I2_O)        0.303    42.143 r  video/Inst_ImgCtrl/red1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    42.143    video/Inst_ImgCtrl/red1_carry__2_i_7_n_0
    SLICE_X8Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.676 r  video/Inst_ImgCtrl/red1_carry__2/CO[3]
                         net (fo=2, routed)           0.899    43.574    video/Inst_ImgCtrl/red1__15
    SLICE_X9Y194         LUT2 (Prop_lut2_I0_O)        0.124    43.698 r  video/Inst_ImgCtrl/green[0]_i_2/O
                         net (fo=4, routed)           0.342    44.040    video/Inst_ImgCtrl/red0
    SLICE_X8Y193         FDRE                                         r  video/Inst_ImgCtrl/green_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.688    41.691    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X8Y193         FDRE                                         r  video/Inst_ImgCtrl/green_reg[0]_lopt_replica_2/C
                         clock pessimism              0.000    41.691    
                         clock uncertainty           -0.223    41.468    
    SLICE_X8Y193         FDRE (Setup_fdre_C_D)       -0.013    41.455    video/Inst_ImgCtrl/green_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         41.455    
                         arrival time                         -44.040    
  -------------------------------------------------------------------
                         slack                                 -2.584    

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/green_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.487ns  (logic 4.838ns (57.003%)  route 3.649ns (42.997%))
  Logic Levels:           12  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 41.691 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 35.413 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    30.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.810    35.413    video/Inst_ImgCtrl/clka
    SLICE_X11Y187        FDRE                                         r  video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.456    35.869 f  video/Inst_ImgCtrl/red3_carry_i_1_psbram/Q
                         net (fo=3, routed)           0.448    36.317    video/Inst_ImgCtrl/doutb[1]
    SLICE_X10Y188        LUT1 (Prop_lut1_I0_O)        0.124    36.441 r  video/Inst_ImgCtrl/red3_carry_i_3/O
                         net (fo=1, routed)           0.000    36.441    video/Inst_ImgCtrl/red3_carry_i_3_n_0
    SLICE_X10Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.974 r  video/Inst_ImgCtrl/red3_carry/CO[3]
                         net (fo=1, routed)           0.000    36.974    video/Inst_ImgCtrl/red3_carry_n_0
    SLICE_X10Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.091 r  video/Inst_ImgCtrl/red3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.091    video/Inst_ImgCtrl/red3_carry__0_n_0
    SLICE_X10Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.414 f  video/Inst_ImgCtrl/red3_carry__1/O[1]
                         net (fo=1, routed)           0.671    38.085    video/Inst_ImgCtrl/red3__54[10]
    SLICE_X6Y190         LUT1 (Prop_lut1_I0_O)        0.306    38.391 r  video/Inst_ImgCtrl/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    38.391    video/Inst_ImgCtrl/i__carry__1_i_4_n_0
    SLICE_X6Y190         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.904 r  video/Inst_ImgCtrl/__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.904    video/Inst_ImgCtrl/__1/i__carry__1_n_0
    SLICE_X6Y191         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.219 r  video/Inst_ImgCtrl/__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.604    39.823    video/Inst_ImgCtrl/__1/i__carry__2_n_4
    SLICE_X7Y192         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    40.680 r  video/Inst_ImgCtrl/red2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.680    video/Inst_ImgCtrl/red2_carry__2_n_0
    SLICE_X7Y193         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.014 r  video/Inst_ImgCtrl/red2_carry__3/O[1]
                         net (fo=12, routed)          0.826    41.840    video/Inst_ImgCtrl/red20_out[21]
    SLICE_X8Y194         LUT3 (Prop_lut3_I2_O)        0.303    42.143 r  video/Inst_ImgCtrl/red1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    42.143    video/Inst_ImgCtrl/red1_carry__2_i_7_n_0
    SLICE_X8Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.676 r  video/Inst_ImgCtrl/red1_carry__2/CO[3]
                         net (fo=2, routed)           0.899    43.574    video/Inst_ImgCtrl/red1__15
    SLICE_X9Y194         LUT2 (Prop_lut2_I0_O)        0.124    43.698 r  video/Inst_ImgCtrl/green[0]_i_2/O
                         net (fo=4, routed)           0.202    43.900    video/Inst_ImgCtrl/red0
    SLICE_X8Y194         FDRE                                         r  video/Inst_ImgCtrl/green_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.688    41.691    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X8Y194         FDRE                                         r  video/Inst_ImgCtrl/green_reg[0]_lopt_replica_3/C
                         clock pessimism              0.000    41.691    
                         clock uncertainty           -0.223    41.468    
    SLICE_X8Y194         FDRE (Setup_fdre_C_D)       -0.028    41.440    video/Inst_ImgCtrl/green_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         41.440    
                         arrival time                         -43.900    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.198ns  (required time - arrival time)
  Source:                 video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/green_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.286ns  (logic 4.838ns (58.391%)  route 3.448ns (41.609%))
  Logic Levels:           12  (CARRY4=8 LUT1=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 41.691 - 40.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 35.413 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    30.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.810    35.413    video/Inst_ImgCtrl/clka
    SLICE_X11Y187        FDRE                                         r  video/Inst_ImgCtrl/red3_carry_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y187        FDRE (Prop_fdre_C_Q)         0.456    35.869 f  video/Inst_ImgCtrl/red3_carry_i_1_psbram/Q
                         net (fo=3, routed)           0.448    36.317    video/Inst_ImgCtrl/doutb[1]
    SLICE_X10Y188        LUT1 (Prop_lut1_I0_O)        0.124    36.441 r  video/Inst_ImgCtrl/red3_carry_i_3/O
                         net (fo=1, routed)           0.000    36.441    video/Inst_ImgCtrl/red3_carry_i_3_n_0
    SLICE_X10Y188        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.974 r  video/Inst_ImgCtrl/red3_carry/CO[3]
                         net (fo=1, routed)           0.000    36.974    video/Inst_ImgCtrl/red3_carry_n_0
    SLICE_X10Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.091 r  video/Inst_ImgCtrl/red3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.091    video/Inst_ImgCtrl/red3_carry__0_n_0
    SLICE_X10Y190        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.414 f  video/Inst_ImgCtrl/red3_carry__1/O[1]
                         net (fo=1, routed)           0.671    38.085    video/Inst_ImgCtrl/red3__54[10]
    SLICE_X6Y190         LUT1 (Prop_lut1_I0_O)        0.306    38.391 r  video/Inst_ImgCtrl/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000    38.391    video/Inst_ImgCtrl/i__carry__1_i_4_n_0
    SLICE_X6Y190         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.904 r  video/Inst_ImgCtrl/__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.904    video/Inst_ImgCtrl/__1/i__carry__1_n_0
    SLICE_X6Y191         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.219 r  video/Inst_ImgCtrl/__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.604    39.823    video/Inst_ImgCtrl/__1/i__carry__2_n_4
    SLICE_X7Y192         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.857    40.680 r  video/Inst_ImgCtrl/red2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.680    video/Inst_ImgCtrl/red2_carry__2_n_0
    SLICE_X7Y193         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.014 r  video/Inst_ImgCtrl/red2_carry__3/O[1]
                         net (fo=12, routed)          0.826    41.840    video/Inst_ImgCtrl/red20_out[21]
    SLICE_X8Y194         LUT3 (Prop_lut3_I2_O)        0.303    42.143 r  video/Inst_ImgCtrl/red1_carry__2_i_7/O
                         net (fo=1, routed)           0.000    42.143    video/Inst_ImgCtrl/red1_carry__2_i_7_n_0
    SLICE_X8Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.676 r  video/Inst_ImgCtrl/red1_carry__2/CO[3]
                         net (fo=2, routed)           0.899    43.574    video/Inst_ImgCtrl/red1__15
    SLICE_X9Y194         LUT2 (Prop_lut2_I0_O)        0.124    43.698 r  video/Inst_ImgCtrl/green[0]_i_2/O
                         net (fo=4, routed)           0.000    43.698    video/Inst_ImgCtrl/red0
    SLICE_X9Y194         FDRE                                         r  video/Inst_ImgCtrl/green_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.688    41.691    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X9Y194         FDRE                                         r  video/Inst_ImgCtrl/green_reg[0]_lopt_replica/C
                         clock pessimism              0.000    41.691    
                         clock uncertainty           -0.223    41.468    
    SLICE_X9Y194         FDRE (Setup_fdre_C_D)        0.032    41.500    video/Inst_ImgCtrl/green_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         41.500    
                         arrival time                         -43.698    
  -------------------------------------------------------------------
                         slack                                 -2.198    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.484ns  (logic 1.981ns (36.122%)  route 3.503ns (63.878%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -3.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 41.690 - 40.000 ) 
    Source Clock Delay      (SCD):    5.458ns = ( 35.458 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    30.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.856    35.458    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y77         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882    36.340 f  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=6, routed)           1.153    37.494    video/Inst_ImgCtrl/red1_inferred__1/i__carry_0[0]
    SLICE_X6Y193         LUT6 (Prop_lut6_I1_O)        0.124    37.618 r  video/Inst_ImgCtrl/i__carry_i_9/O
                         net (fo=2, routed)           0.427    38.045    video/Inst_ImgCtrl/i__carry_i_9_n_0
    SLICE_X6Y194         LUT4 (Prop_lut4_I2_O)        0.124    38.169 r  video/Inst_ImgCtrl/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    38.169    video/Inst_ImgCtrl/i__carry_i_5__0_n_0
    SLICE_X6Y194         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.545 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    38.545    video/Inst_ImgCtrl/red1_inferred__1/i__carry_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.662 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.662    video/Inst_ImgCtrl/red1_inferred__1/i__carry__0_n_0
    SLICE_X6Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.779 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.779    video/Inst_ImgCtrl/red1_inferred__1/i__carry__1_n_0
    SLICE_X6Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.896 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.102    39.997    video/Inst_ImgCtrl/red11_in
    SLICE_X8Y195         LUT2 (Prop_lut2_I0_O)        0.124    40.121 r  video/Inst_ImgCtrl/blue[3]_i_1/O
                         net (fo=4, routed)           0.821    40.942    video/Inst_ImgCtrl/red03_out
    SLICE_X8Y192         FDRE                                         r  video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.687    41.690    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X8Y192         FDRE                                         r  video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000    41.690    
                         clock uncertainty           -0.223    41.467    
    SLICE_X8Y192         FDRE (Setup_fdre_C_D)       -0.028    41.439    video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         41.439    
                         arrival time                         -40.942    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.094ns  (logic 1.977ns (38.807%)  route 3.117ns (61.193%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -3.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 41.691 - 40.000 ) 
    Source Clock Delay      (SCD):    5.458ns = ( 35.458 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    30.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.856    35.458    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y77         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882    36.340 f  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=6, routed)           1.153    37.494    video/Inst_ImgCtrl/red1_inferred__1/i__carry_0[0]
    SLICE_X6Y193         LUT6 (Prop_lut6_I1_O)        0.124    37.618 r  video/Inst_ImgCtrl/i__carry_i_9/O
                         net (fo=2, routed)           0.427    38.045    video/Inst_ImgCtrl/i__carry_i_9_n_0
    SLICE_X6Y194         LUT4 (Prop_lut4_I2_O)        0.124    38.169 r  video/Inst_ImgCtrl/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    38.169    video/Inst_ImgCtrl/i__carry_i_5__0_n_0
    SLICE_X6Y194         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.545 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    38.545    video/Inst_ImgCtrl/red1_inferred__1/i__carry_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.662 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.662    video/Inst_ImgCtrl/red1_inferred__1/i__carry__0_n_0
    SLICE_X6Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.779 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.779    video/Inst_ImgCtrl/red1_inferred__1/i__carry__1_n_0
    SLICE_X6Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.896 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.939    39.834    video/Inst_ImgCtrl/red11_in
    SLICE_X9Y196         LUT4 (Prop_lut4_I1_O)        0.120    39.954 r  video/Inst_ImgCtrl/red[3]_i_2/O
                         net (fo=4, routed)           0.598    40.553    video/Inst_ImgCtrl/red[3]_i_2_n_0
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683    41.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.688    41.691    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000    41.691    
                         clock uncertainty           -0.223    41.468    
    SLICE_X9Y195         FDSE (Setup_fdse_C_D)       -0.264    41.204    video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                         -40.553    
  -------------------------------------------------------------------
                         slack                                  0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.830ns  (arrival time - required time)
  Source:                 video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.572ns (41.404%)  route 0.809ns (58.596%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.686     1.606    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y77         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.810 r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=4, routed)           0.297     2.108    video/Inst_ImgCtrl/red1_inferred__1/i__carry_0[3]
    SLICE_X6Y194         LUT6 (Prop_lut6_I0_O)        0.045     2.153 r  video/Inst_ImgCtrl/i__carry_i_7/O
                         net (fo=1, routed)           0.000     2.153    video/Inst_ImgCtrl/i__carry_i_7_n_0
    SLICE_X6Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.305 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    video/Inst_ImgCtrl/red1_inferred__1/i__carry_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.345 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.345    video/Inst_ImgCtrl/red1_inferred__1/i__carry__0_n_0
    SLICE_X6Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.385 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.385    video/Inst_ImgCtrl/red1_inferred__1/i__carry__1_n_0
    SLICE_X6Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.425 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.385     2.809    video/Inst_ImgCtrl/red11_in
    SLICE_X9Y196         LUT4 (Prop_lut4_I1_O)        0.051     2.860 r  video/Inst_ImgCtrl/red[3]_i_2/O
                         net (fo=4, routed)           0.127     2.988    video/Inst_ImgCtrl/red[3]_i_2_n_0
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.928     0.930    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]/C
                         clock pessimism              0.000     0.930    
                         clock uncertainty            0.223     1.153    
    SLICE_X9Y195         FDSE (Hold_fdse_C_D)         0.005     1.158    video/Inst_ImgCtrl/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.847ns  (arrival time - required time)
  Source:                 video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.572ns (40.852%)  route 0.828ns (59.148%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.686     1.606    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y77         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.810 r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=4, routed)           0.297     2.108    video/Inst_ImgCtrl/red1_inferred__1/i__carry_0[3]
    SLICE_X6Y194         LUT6 (Prop_lut6_I0_O)        0.045     2.153 r  video/Inst_ImgCtrl/i__carry_i_7/O
                         net (fo=1, routed)           0.000     2.153    video/Inst_ImgCtrl/i__carry_i_7_n_0
    SLICE_X6Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.305 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    video/Inst_ImgCtrl/red1_inferred__1/i__carry_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.345 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.345    video/Inst_ImgCtrl/red1_inferred__1/i__carry__0_n_0
    SLICE_X6Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.385 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.385    video/Inst_ImgCtrl/red1_inferred__1/i__carry__1_n_0
    SLICE_X6Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.425 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.385     2.809    video/Inst_ImgCtrl/red11_in
    SLICE_X9Y196         LUT4 (Prop_lut4_I1_O)        0.051     2.860 r  video/Inst_ImgCtrl/red[3]_i_2/O
                         net (fo=4, routed)           0.146     3.006    video/Inst_ImgCtrl/red[3]_i_2_n_0
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.928     0.930    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.000     0.930    
                         clock uncertainty            0.223     1.153    
    SLICE_X9Y195         FDSE (Hold_fdse_C_D)         0.007     1.160    video/Inst_ImgCtrl/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.869ns  (arrival time - required time)
  Source:                 video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.566ns (38.292%)  route 0.912ns (61.708%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.686     1.606    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y77         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.810 r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=4, routed)           0.297     2.108    video/Inst_ImgCtrl/red1_inferred__1/i__carry_0[3]
    SLICE_X6Y194         LUT6 (Prop_lut6_I0_O)        0.045     2.153 r  video/Inst_ImgCtrl/i__carry_i_7/O
                         net (fo=1, routed)           0.000     2.153    video/Inst_ImgCtrl/i__carry_i_7_n_0
    SLICE_X6Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.305 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    video/Inst_ImgCtrl/red1_inferred__1/i__carry_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.345 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.345    video/Inst_ImgCtrl/red1_inferred__1/i__carry__0_n_0
    SLICE_X6Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.385 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.385    video/Inst_ImgCtrl/red1_inferred__1/i__carry__1_n_0
    SLICE_X6Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.425 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.436     2.860    video/Inst_ImgCtrl/red11_in
    SLICE_X8Y195         LUT2 (Prop_lut2_I0_O)        0.045     2.905 r  video/Inst_ImgCtrl/blue[3]_i_1/O
                         net (fo=4, routed)           0.179     3.084    video/Inst_ImgCtrl/red03_out
    SLICE_X8Y192         FDRE                                         r  video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.927     0.929    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X8Y192         FDRE                                         r  video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_3/C
                         clock pessimism              0.000     0.929    
                         clock uncertainty            0.223     1.152    
    SLICE_X8Y192         FDRE (Hold_fdre_C_D)         0.063     1.215    video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.894ns  (arrival time - required time)
  Source:                 video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.572ns (39.674%)  route 0.870ns (60.326%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.686     1.606    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y77         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.810 r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=4, routed)           0.297     2.108    video/Inst_ImgCtrl/red1_inferred__1/i__carry_0[3]
    SLICE_X6Y194         LUT6 (Prop_lut6_I0_O)        0.045     2.153 r  video/Inst_ImgCtrl/i__carry_i_7/O
                         net (fo=1, routed)           0.000     2.153    video/Inst_ImgCtrl/i__carry_i_7_n_0
    SLICE_X6Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.305 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    video/Inst_ImgCtrl/red1_inferred__1/i__carry_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.345 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.345    video/Inst_ImgCtrl/red1_inferred__1/i__carry__0_n_0
    SLICE_X6Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.385 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.385    video/Inst_ImgCtrl/red1_inferred__1/i__carry__1_n_0
    SLICE_X6Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.425 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.385     2.809    video/Inst_ImgCtrl/red11_in
    SLICE_X9Y196         LUT4 (Prop_lut4_I1_O)        0.051     2.860 r  video/Inst_ImgCtrl/red[3]_i_2/O
                         net (fo=4, routed)           0.188     3.048    video/Inst_ImgCtrl/red[3]_i_2_n_0
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.928     0.930    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica/C
                         clock pessimism              0.000     0.930    
                         clock uncertainty            0.223     1.153    
    SLICE_X9Y195         FDSE (Hold_fdse_C_D)         0.001     1.154    video/Inst_ImgCtrl/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.909ns  (arrival time - required time)
  Source:                 video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDSE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.572ns (39.166%)  route 0.888ns (60.834%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.686     1.606    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y77         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.810 r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=4, routed)           0.297     2.108    video/Inst_ImgCtrl/red1_inferred__1/i__carry_0[3]
    SLICE_X6Y194         LUT6 (Prop_lut6_I0_O)        0.045     2.153 r  video/Inst_ImgCtrl/i__carry_i_7/O
                         net (fo=1, routed)           0.000     2.153    video/Inst_ImgCtrl/i__carry_i_7_n_0
    SLICE_X6Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.305 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    video/Inst_ImgCtrl/red1_inferred__1/i__carry_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.345 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.345    video/Inst_ImgCtrl/red1_inferred__1/i__carry__0_n_0
    SLICE_X6Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.385 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.385    video/Inst_ImgCtrl/red1_inferred__1/i__carry__1_n_0
    SLICE_X6Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.425 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.385     2.809    video/Inst_ImgCtrl/red11_in
    SLICE_X9Y196         LUT4 (Prop_lut4_I1_O)        0.051     2.860 r  video/Inst_ImgCtrl/red[3]_i_2/O
                         net (fo=4, routed)           0.206     3.067    video/Inst_ImgCtrl/red[3]_i_2_n_0
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.928     0.930    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X9Y195         FDSE                                         r  video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000     0.930    
                         clock uncertainty            0.223     1.153    
    SLICE_X9Y195         FDSE (Hold_fdse_C_D)         0.005     1.158    video/Inst_ImgCtrl/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 video/Inst_ImgCtrl/red3_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/green_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.652ns (41.068%)  route 0.936ns (58.932%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.649     1.569    video/Inst_ImgCtrl/clka
    SLICE_X11Y189        FDRE                                         r  video/Inst_ImgCtrl/red3_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y189        FDRE (Prop_fdre_C_Q)         0.141     1.710 r  video/Inst_ImgCtrl/red3_carry_i_2_psbram/Q
                         net (fo=3, routed)           0.159     1.868    video/Inst_ImgCtrl/doutb[0]
    SLICE_X10Y188        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.983 f  video/Inst_ImgCtrl/red3_carry/O[0]
                         net (fo=3, routed)           0.431     2.415    video/Inst_ImgCtrl/red3__54[1]
    SLICE_X8Y191         LUT3 (Prop_lut3_I1_O)        0.104     2.519 r  video/Inst_ImgCtrl/red1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.519    video/Inst_ImgCtrl/red1_carry_i_4_n_0
    SLICE_X8Y191         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.646 r  video/Inst_ImgCtrl/red1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.646    video/Inst_ImgCtrl/red1_carry_n_0
    SLICE_X8Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.686 r  video/Inst_ImgCtrl/red1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    video/Inst_ImgCtrl/red1_carry__0_n_0
    SLICE_X8Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.726 r  video/Inst_ImgCtrl/red1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.726    video/Inst_ImgCtrl/red1_carry__1_n_0
    SLICE_X8Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.766 r  video/Inst_ImgCtrl/red1_carry__2/CO[3]
                         net (fo=2, routed)           0.346     3.111    video/Inst_ImgCtrl/red1__15
    SLICE_X9Y194         LUT2 (Prop_lut2_I0_O)        0.045     3.156 r  video/Inst_ImgCtrl/green[0]_i_2/O
                         net (fo=4, routed)           0.000     3.156    video/Inst_ImgCtrl/red0
    SLICE_X9Y194         FDRE                                         r  video/Inst_ImgCtrl/green_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.928     0.930    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X9Y194         FDRE                                         r  video/Inst_ImgCtrl/green_reg[0]_lopt_replica/C
                         clock pessimism              0.000     0.930    
                         clock uncertainty            0.223     1.153    
    SLICE_X9Y194         FDRE (Hold_fdre_C_D)         0.092     1.245    video/Inst_ImgCtrl/green_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.937ns  (arrival time - required time)
  Source:                 video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.566ns (36.709%)  route 0.976ns (63.291%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.686     1.606    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y77         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.810 r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=4, routed)           0.297     2.108    video/Inst_ImgCtrl/red1_inferred__1/i__carry_0[3]
    SLICE_X6Y194         LUT6 (Prop_lut6_I0_O)        0.045     2.153 r  video/Inst_ImgCtrl/i__carry_i_7/O
                         net (fo=1, routed)           0.000     2.153    video/Inst_ImgCtrl/i__carry_i_7_n_0
    SLICE_X6Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.305 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    video/Inst_ImgCtrl/red1_inferred__1/i__carry_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.345 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.345    video/Inst_ImgCtrl/red1_inferred__1/i__carry__0_n_0
    SLICE_X6Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.385 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.385    video/Inst_ImgCtrl/red1_inferred__1/i__carry__1_n_0
    SLICE_X6Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.425 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.436     2.860    video/Inst_ImgCtrl/red11_in
    SLICE_X8Y195         LUT2 (Prop_lut2_I0_O)        0.045     2.905 r  video/Inst_ImgCtrl/blue[3]_i_1/O
                         net (fo=4, routed)           0.243     3.148    video/Inst_ImgCtrl/red03_out
    SLICE_X8Y192         FDRE                                         r  video/Inst_ImgCtrl/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.927     0.929    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X8Y192         FDRE                                         r  video/Inst_ImgCtrl/blue_reg[3]/C
                         clock pessimism              0.000     0.929    
                         clock uncertainty            0.223     1.152    
    SLICE_X8Y192         FDRE (Hold_fdre_C_D)         0.059     1.211    video/Inst_ImgCtrl/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.944ns  (arrival time - required time)
  Source:                 video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/blue_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.566ns (36.709%)  route 0.976ns (63.291%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.686     1.606    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y77         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.810 r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=4, routed)           0.297     2.108    video/Inst_ImgCtrl/red1_inferred__1/i__carry_0[3]
    SLICE_X6Y194         LUT6 (Prop_lut6_I0_O)        0.045     2.153 r  video/Inst_ImgCtrl/i__carry_i_7/O
                         net (fo=1, routed)           0.000     2.153    video/Inst_ImgCtrl/i__carry_i_7_n_0
    SLICE_X6Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.305 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    video/Inst_ImgCtrl/red1_inferred__1/i__carry_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.345 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.345    video/Inst_ImgCtrl/red1_inferred__1/i__carry__0_n_0
    SLICE_X6Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.385 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.385    video/Inst_ImgCtrl/red1_inferred__1/i__carry__1_n_0
    SLICE_X6Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.425 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.436     2.860    video/Inst_ImgCtrl/red11_in
    SLICE_X8Y195         LUT2 (Prop_lut2_I0_O)        0.045     2.905 r  video/Inst_ImgCtrl/blue[3]_i_1/O
                         net (fo=4, routed)           0.243     3.148    video/Inst_ImgCtrl/red03_out
    SLICE_X8Y192         FDRE                                         r  video/Inst_ImgCtrl/blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.927     0.929    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X8Y192         FDRE                                         r  video/Inst_ImgCtrl/blue_reg[3]_lopt_replica/C
                         clock pessimism              0.000     0.929    
                         clock uncertainty            0.223     1.152    
    SLICE_X8Y192         FDRE (Hold_fdre_C_D)         0.052     1.204    video/Inst_ImgCtrl/blue_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.994ns  (arrival time - required time)
  Source:                 video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.566ns (35.328%)  route 1.036ns (64.672%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.686     1.606    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y77         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.810 r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=4, routed)           0.297     2.108    video/Inst_ImgCtrl/red1_inferred__1/i__carry_0[3]
    SLICE_X6Y194         LUT6 (Prop_lut6_I0_O)        0.045     2.153 r  video/Inst_ImgCtrl/i__carry_i_7/O
                         net (fo=1, routed)           0.000     2.153    video/Inst_ImgCtrl/i__carry_i_7_n_0
    SLICE_X6Y194         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.305 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.305    video/Inst_ImgCtrl/red1_inferred__1/i__carry_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.345 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.345    video/Inst_ImgCtrl/red1_inferred__1/i__carry__0_n_0
    SLICE_X6Y196         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.385 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.385    video/Inst_ImgCtrl/red1_inferred__1/i__carry__1_n_0
    SLICE_X6Y197         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.425 r  video/Inst_ImgCtrl/red1_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.436     2.860    video/Inst_ImgCtrl/red11_in
    SLICE_X8Y195         LUT2 (Prop_lut2_I0_O)        0.045     2.905 r  video/Inst_ImgCtrl/blue[3]_i_1/O
                         net (fo=4, routed)           0.303     3.208    video/Inst_ImgCtrl/red03_out
    SLICE_X8Y192         FDRE                                         r  video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.927     0.929    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X8Y192         FDRE                                         r  video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000     0.929    
                         clock uncertainty            0.223     1.152    
    SLICE_X8Y192         FDRE (Hold_fdre_C_D)         0.063     1.215    video/Inst_ImgCtrl/blue_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  1.994    

Slack (MET) :             2.008ns  (arrival time - required time)
  Source:                 video/Inst_ImgCtrl/red3_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video/Inst_ImgCtrl/green_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.652ns (39.388%)  route 1.003ns (60.612%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.649     1.569    video/Inst_ImgCtrl/clka
    SLICE_X11Y189        FDRE                                         r  video/Inst_ImgCtrl/red3_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y189        FDRE (Prop_fdre_C_Q)         0.141     1.710 r  video/Inst_ImgCtrl/red3_carry_i_2_psbram/Q
                         net (fo=3, routed)           0.159     1.868    video/Inst_ImgCtrl/doutb[0]
    SLICE_X10Y188        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.983 f  video/Inst_ImgCtrl/red3_carry/O[0]
                         net (fo=3, routed)           0.431     2.415    video/Inst_ImgCtrl/red3__54[1]
    SLICE_X8Y191         LUT3 (Prop_lut3_I1_O)        0.104     2.519 r  video/Inst_ImgCtrl/red1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.519    video/Inst_ImgCtrl/red1_carry_i_4_n_0
    SLICE_X8Y191         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     2.646 r  video/Inst_ImgCtrl/red1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.646    video/Inst_ImgCtrl/red1_carry_n_0
    SLICE_X8Y192         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.686 r  video/Inst_ImgCtrl/red1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.686    video/Inst_ImgCtrl/red1_carry__0_n_0
    SLICE_X8Y193         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.726 r  video/Inst_ImgCtrl/red1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.726    video/Inst_ImgCtrl/red1_carry__1_n_0
    SLICE_X8Y194         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.766 r  video/Inst_ImgCtrl/red1_carry__2/CO[3]
                         net (fo=2, routed)           0.346     3.111    video/Inst_ImgCtrl/red1__15
    SLICE_X9Y194         LUT2 (Prop_lut2_I0_O)        0.045     3.156 r  video/Inst_ImgCtrl/green[0]_i_2/O
                         net (fo=4, routed)           0.068     3.224    video/Inst_ImgCtrl/red0
    SLICE_X8Y194         FDRE                                         r  video/Inst_ImgCtrl/green_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.898     0.898    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.928     0.930    video/Inst_ImgCtrl/clk_25MHz
    SLICE_X8Y194         FDRE                                         r  video/Inst_ImgCtrl/green_reg[0]_lopt_replica_3/C
                         clock pessimism              0.000     0.930    
                         clock uncertainty            0.223     1.153    
    SLICE_X8Y194         FDRE (Hold_fdre_C_D)         0.063     1.216    video/Inst_ImgCtrl/green_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  2.008    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 video/cntH_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.518ns  (logic 1.244ns (11.827%)  route 9.274ns (88.173%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.811     1.813    video/clk_25MHz
    SLICE_X8Y186         FDRE                                         r  video/cntH_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y186         FDRE (Prop_fdre_C_Q)         0.518     2.331 r  video/cntH_reg[16]/Q
                         net (fo=23, routed)          3.208     5.539    video/cntH_reg_n_0_[16]
    SLICE_X9Y190         LUT6 (Prop_lut6_I0_O)        0.124     5.663 r  video/timeInVGA_i_23/O
                         net (fo=2, routed)           1.199     6.862    video/timeInVGA_i_23_n_0
    SLICE_X9Y190         LUT6 (Prop_lut6_I5_O)        0.124     6.986 f  video/timeInVGA_i_17/O
                         net (fo=2, routed)           1.841     8.827    video/timeInVGA_i_17_n_0
    SLICE_X9Y190         LUT5 (Prop_lut5_I0_O)        0.152     8.979 f  video/timeInVGA_i_19/O
                         net (fo=3, routed)           0.918     9.897    video/timeInVGA_i_19_n_0
    SLICE_X9Y191         LUT6 (Prop_lut6_I3_O)        0.326    10.223 r  video/timeInVGA_i_7/O
                         net (fo=1, routed)           2.108    12.331    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.719    15.142    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    15.142    
                         clock uncertainty           -0.223    14.919    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.353    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -12.331    
  -------------------------------------------------------------------
                         slack                                  2.021    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 video/cntH_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.492ns  (logic 1.368ns (13.038%)  route 9.124ns (86.962%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.813     1.815    video/clk_25MHz
    SLICE_X8Y188         FDRE                                         r  video/cntH_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  video/cntH_reg[21]/Q
                         net (fo=22, routed)          1.973     4.307    video/cntH_reg_n_0_[21]
    SLICE_X11Y192        LUT4 (Prop_lut4_I0_O)        0.124     4.431 r  video/cntV[0]_i_20/O
                         net (fo=2, routed)           0.866     5.296    video/cntV[0]_i_20_n_0
    SLICE_X11Y192        LUT6 (Prop_lut6_I0_O)        0.124     5.420 f  video/timeInVGA_i_25/O
                         net (fo=2, routed)           1.566     6.986    video/timeInVGA_i_25_n_0
    SLICE_X11Y187        LUT5 (Prop_lut5_I0_O)        0.152     7.138 f  video/timeInVGA_i_13/O
                         net (fo=2, routed)           1.058     8.197    video/timeInVGA_i_13_n_0
    SLICE_X10Y187        LUT6 (Prop_lut6_I0_O)        0.326     8.523 f  video/timeInVGA_i_9/O
                         net (fo=2, routed)           1.408     9.931    video/timeInVGA_i_9_n_0
    SLICE_X9Y189         LUT2 (Prop_lut2_I1_O)        0.124    10.055 r  video/timeInVGA_i_2/O
                         net (fo=1, routed)           2.253    12.308    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.719    15.142    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    15.142    
                         clock uncertainty           -0.223    14.919    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.353    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 video/cntH_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.127ns  (logic 1.394ns (13.765%)  route 8.733ns (86.235%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.813     1.815    video/clk_25MHz
    SLICE_X8Y188         FDRE                                         r  video/cntH_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  video/cntH_reg[21]/Q
                         net (fo=22, routed)          1.973     4.307    video/cntH_reg_n_0_[21]
    SLICE_X11Y192        LUT4 (Prop_lut4_I0_O)        0.124     4.431 r  video/cntV[0]_i_20/O
                         net (fo=2, routed)           0.866     5.296    video/cntV[0]_i_20_n_0
    SLICE_X11Y192        LUT6 (Prop_lut6_I0_O)        0.124     5.420 f  video/timeInVGA_i_25/O
                         net (fo=2, routed)           1.566     6.986    video/timeInVGA_i_25_n_0
    SLICE_X11Y187        LUT5 (Prop_lut5_I0_O)        0.152     7.138 f  video/timeInVGA_i_13/O
                         net (fo=2, routed)           1.058     8.197    video/timeInVGA_i_13_n_0
    SLICE_X10Y187        LUT6 (Prop_lut6_I0_O)        0.326     8.523 f  video/timeInVGA_i_9/O
                         net (fo=2, routed)           1.408     9.931    video/timeInVGA_i_9_n_0
    SLICE_X9Y189         LUT2 (Prop_lut2_I1_O)        0.150    10.081 r  video/timeInVGA_i_3/O
                         net (fo=1, routed)           1.862    11.943    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.719    15.142    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    15.142    
                         clock uncertainty           -0.223    14.919    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.774    14.145    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.145    
                         arrival time                         -11.943    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 video/cntH_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 1.244ns (12.073%)  route 9.060ns (87.927%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.811     1.813    video/clk_25MHz
    SLICE_X8Y186         FDRE                                         r  video/cntH_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y186         FDRE (Prop_fdre_C_Q)         0.518     2.331 r  video/cntH_reg[16]/Q
                         net (fo=23, routed)          3.208     5.539    video/cntH_reg_n_0_[16]
    SLICE_X9Y190         LUT6 (Prop_lut6_I0_O)        0.124     5.663 r  video/timeInVGA_i_23/O
                         net (fo=2, routed)           1.199     6.862    video/timeInVGA_i_23_n_0
    SLICE_X9Y190         LUT6 (Prop_lut6_I5_O)        0.124     6.986 f  video/timeInVGA_i_17/O
                         net (fo=2, routed)           1.841     8.827    video/timeInVGA_i_17_n_0
    SLICE_X9Y190         LUT5 (Prop_lut5_I0_O)        0.152     8.979 f  video/timeInVGA_i_19/O
                         net (fo=3, routed)           0.905     9.884    video/timeInVGA_i_19_n_0
    SLICE_X9Y191         LUT6 (Prop_lut6_I3_O)        0.326    10.210 r  video/timeInVGA_i_8/O
                         net (fo=1, routed)           1.907    12.117    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.719    15.142    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    15.142    
                         clock uncertainty           -0.223    14.919    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.353    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -12.117    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 video/cntH_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.166ns  (logic 1.244ns (12.237%)  route 8.922ns (87.763%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.811     1.813    video/clk_25MHz
    SLICE_X8Y186         FDRE                                         r  video/cntH_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y186         FDRE (Prop_fdre_C_Q)         0.518     2.331 r  video/cntH_reg[16]/Q
                         net (fo=23, routed)          3.208     5.539    video/cntH_reg_n_0_[16]
    SLICE_X9Y190         LUT6 (Prop_lut6_I0_O)        0.124     5.663 r  video/timeInVGA_i_23/O
                         net (fo=2, routed)           1.199     6.862    video/timeInVGA_i_23_n_0
    SLICE_X9Y190         LUT6 (Prop_lut6_I5_O)        0.124     6.986 f  video/timeInVGA_i_17/O
                         net (fo=2, routed)           1.841     8.827    video/timeInVGA_i_17_n_0
    SLICE_X9Y190         LUT5 (Prop_lut5_I0_O)        0.152     8.979 f  video/timeInVGA_i_19/O
                         net (fo=3, routed)           1.034    10.013    video/timeInVGA_i_19_n_0
    SLICE_X9Y192         LUT6 (Prop_lut6_I5_O)        0.326    10.339 r  video/timeInVGA_i_6/O
                         net (fo=1, routed)           1.640    11.979    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.719    15.142    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    15.142    
                         clock uncertainty           -0.223    14.919    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    14.353    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 video/cntH_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 1.244ns (13.527%)  route 7.953ns (86.473%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.813     1.815    video/clk_25MHz
    SLICE_X8Y188         FDRE                                         r  video/cntH_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         FDRE (Prop_fdre_C_Q)         0.518     2.333 r  video/cntH_reg[21]/Q
                         net (fo=22, routed)          1.973     4.307    video/cntH_reg_n_0_[21]
    SLICE_X11Y192        LUT4 (Prop_lut4_I0_O)        0.124     4.431 r  video/cntV[0]_i_20/O
                         net (fo=2, routed)           0.866     5.296    video/cntV[0]_i_20_n_0
    SLICE_X11Y192        LUT6 (Prop_lut6_I0_O)        0.124     5.420 f  video/timeInVGA_i_25/O
                         net (fo=2, routed)           1.566     6.986    video/timeInVGA_i_25_n_0
    SLICE_X11Y187        LUT5 (Prop_lut5_I0_O)        0.152     7.138 f  video/timeInVGA_i_13/O
                         net (fo=2, routed)           1.402     8.540    video/timeInVGA_i_13_n_0
    SLICE_X11Y187        LUT5 (Prop_lut5_I4_O)        0.326     8.866 r  video/timeInVGA_i_4/O
                         net (fo=1, routed)           2.146    11.012    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.719    15.142    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    15.142    
                         clock uncertainty           -0.223    14.919    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.353    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 video/cntH_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.370ns  (logic 1.029ns (12.294%)  route 7.341ns (87.706%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.814     1.816    video/clk_25MHz
    SLICE_X8Y189         FDRE                                         r  video/cntH_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y189         FDRE (Prop_fdre_C_Q)         0.518     2.334 r  video/cntH_reg[27]/Q
                         net (fo=24, routed)          3.555     5.889    video/cntH_reg_n_0_[27]
    SLICE_X12Y193        LUT5 (Prop_lut5_I4_O)        0.156     6.045 r  video/timeInVGA_i_14/O
                         net (fo=2, routed)           1.858     7.904    video/timeInVGA_i_14_n_0
    SLICE_X9Y190         LUT6 (Prop_lut6_I1_O)        0.355     8.259 r  video/timeInVGA_i_5/O
                         net (fo=1, routed)           1.928    10.187    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.719    15.142    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    15.142    
                         clock uncertainty           -0.223    14.919    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.353    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 video/cntH_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 0.518ns (8.777%)  route 5.383ns (91.223%))
  Logic Levels:           0  
  Clock Path Skew:        3.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.809     1.811    video/clk_25MHz
    SLICE_X8Y184         FDRE                                         r  video/cntH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y184         FDRE (Prop_fdre_C_Q)         0.518     2.329 r  video/cntH_reg[5]/Q
                         net (fo=39, routed)          5.383     7.713    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.719    15.142    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    15.142    
                         clock uncertainty           -0.223    14.919    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.353    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  6.640    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 video/vecadrHorDivided_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 0.456ns (7.814%)  route 5.380ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        3.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.814     1.816    video/clk_25MHz
    SLICE_X18Y192        FDRE                                         r  video/vecadrHorDivided_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y192        FDRE (Prop_fdre_C_Q)         0.456     2.272 r  video/vecadrHorDivided_reg[1]/Q
                         net (fo=1, routed)           5.380     7.652    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y76         RAMB18E1                                     r  video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.728    15.150    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y76         RAMB18E1                                     r  video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    15.150    
                         clock uncertainty           -0.223    14.927    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.361    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 video/vecadrHorDivided_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 0.456ns (8.149%)  route 5.140ns (91.851%))
  Logic Levels:           0  
  Clock Path Skew:        3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.809     1.809    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.815     1.817    video/clk_25MHz
    SLICE_X18Y193        FDRE                                         r  video/vecadrHorDivided_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y193        FDRE (Prop_fdre_C_Q)         0.456     2.273 r  video/vecadrHorDivided_reg[0]/Q
                         net (fo=1, routed)           5.140     7.413    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y76         RAMB18E1                                     r  video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000    10.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.728    15.150    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y76         RAMB18E1                                     r  video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    15.150    
                         clock uncertainty           -0.223    14.927    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.361    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  6.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 video/cntH_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 0.518ns (11.807%)  route 3.869ns (88.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.458ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683     1.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.681     1.684    video/clk_25MHz
    SLICE_X8Y183         FDRE                                         r  video/cntH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.418     2.102 r  video/cntH_reg[1]/Q
                         net (fo=25, routed)          2.045     4.147    video/cntH_reg_n_0_[1]
    SLICE_X9Y191         LUT6 (Prop_lut6_I0_O)        0.100     4.247 r  video/timeInVGA_i_7/O
                         net (fo=1, routed)           1.824     6.071    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.856     5.458    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.458    
                         clock uncertainty            0.223     5.681    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.360     6.041    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.041    
                         arrival time                           6.071    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 video/cntH_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.518ns (11.786%)  route 3.877ns (88.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.458ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683     1.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.681     1.684    video/clk_25MHz
    SLICE_X8Y183         FDRE                                         r  video/cntH_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y183         FDRE (Prop_fdre_C_Q)         0.418     2.102 r  video/cntH_reg[3]/Q
                         net (fo=33, routed)          2.199     4.301    video/cntH_reg_n_0_[3]
    SLICE_X9Y190         LUT6 (Prop_lut6_I0_O)        0.100     4.401 r  video/timeInVGA_i_5/O
                         net (fo=1, routed)           1.678     6.079    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.856     5.458    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.458    
                         clock uncertainty            0.223     5.681    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.360     6.041    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.041    
                         arrival time                           6.079    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 video/cntH_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.418ns (9.464%)  route 3.999ns (90.536%))
  Logic Levels:           0  
  Clock Path Skew:        3.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.458ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683     1.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.682     1.685    video/clk_25MHz
    SLICE_X8Y184         FDRE                                         r  video/cntH_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y184         FDRE (Prop_fdre_C_Q)         0.418     2.103 r  video/cntH_reg[7]/Q
                         net (fo=41, routed)          3.999     6.102    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.856     5.458    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.458    
                         clock uncertainty            0.223     5.681    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.360     6.041    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.041    
                         arrival time                           6.102    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 video/cntH_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.518ns (11.554%)  route 3.965ns (88.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.458ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683     1.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.684     1.687    video/clk_25MHz
    SLICE_X10Y186        FDRE                                         r  video/cntH_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y186        FDRE (Prop_fdre_C_Q)         0.418     2.105 f  video/cntH_reg[0]/Q
                         net (fo=26, routed)          2.559     4.664    video/cntH_reg_n_0_[0]
    SLICE_X9Y192         LUT6 (Prop_lut6_I1_O)        0.100     4.764 r  video/timeInVGA_i_6/O
                         net (fo=1, routed)           1.406     6.170    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.856     5.458    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.458    
                         clock uncertainty            0.223     5.681    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.360     6.041    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.041    
                         arrival time                           6.170    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 video/vecadrHorDivided_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.418ns (9.306%)  route 4.074ns (90.694%))
  Logic Levels:           0  
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.459ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683     1.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.687     1.690    video/clk_25MHz
    SLICE_X12Y191        FDRE                                         r  video/vecadrHorDivided_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y191        FDRE (Prop_fdre_C_Q)         0.418     2.108 r  video/vecadrHorDivided_reg[3]/Q
                         net (fo=1, routed)           4.074     6.182    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y76         RAMB18E1                                     r  video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.857     5.459    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y76         RAMB18E1                                     r  video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.459    
                         clock uncertainty            0.223     5.682    
    RAMB18_X0Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     6.042    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.042    
                         arrival time                           6.182    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 video/cntH_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 0.418ns (9.290%)  route 4.082ns (90.710%))
  Logic Levels:           0  
  Clock Path Skew:        3.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.458ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683     1.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.682     1.685    video/clk_25MHz
    SLICE_X8Y184         FDRE                                         r  video/cntH_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y184         FDRE (Prop_fdre_C_Q)         0.418     2.103 r  video/cntH_reg[6]/Q
                         net (fo=35, routed)          4.082     6.185    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.856     5.458    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.458    
                         clock uncertainty            0.223     5.681    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.360     6.041    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.041    
                         arrival time                           6.185    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 video/vecadrHorDivided_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.367ns (8.125%)  route 4.150ns (91.875%))
  Logic Levels:           0  
  Clock Path Skew:        3.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.459ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683     1.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.685     1.688    video/clk_25MHz
    SLICE_X17Y193        FDRE                                         r  video/vecadrHorDivided_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y193        FDRE (Prop_fdre_C_Q)         0.367     2.055 r  video/vecadrHorDivided_reg[2]/Q
                         net (fo=1, routed)           4.150     6.205    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X0Y76         RAMB18E1                                     r  video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.857     5.459    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y76         RAMB18E1                                     r  video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.459    
                         clock uncertainty            0.223     5.682    
    RAMB18_X0Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.360     6.042    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.042    
                         arrival time                           6.205    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 video/vecadrHorDivided_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.141ns (6.667%)  route 1.974ns (93.333%))
  Logic Levels:           0  
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.652     0.654    video/clk_25MHz
    SLICE_X18Y193        FDRE                                         r  video/vecadrHorDivided_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y193        FDRE (Prop_fdre_C_Q)         0.141     0.795 r  video/vecadrHorDivided_reg[0]/Q
                         net (fo=1, routed)           1.974     2.769    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X0Y76         RAMB18E1                                     r  video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.969     2.134    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y76         RAMB18E1                                     r  video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     2.134    
                         clock uncertainty            0.223     2.356    
    RAMB18_X0Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.539    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 video/vecadrHorDivided_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.141ns (6.495%)  route 2.030ns (93.505%))
  Logic Levels:           0  
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.624     0.624    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.651     0.653    video/clk_25MHz
    SLICE_X18Y192        FDRE                                         r  video/vecadrHorDivided_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y192        FDRE (Prop_fdre_C_Q)         0.141     0.794 r  video/vecadrHorDivided_reg[1]/Q
                         net (fo=1, routed)           2.030     2.824    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X0Y76         RAMB18E1                                     r  video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        0.969     2.134    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y76         RAMB18E1                                     r  video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     2.134    
                         clock uncertainty            0.223     2.356    
    RAMB18_X0Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.539    video/freqInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 video/cntH_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.518ns (11.143%)  route 4.131ns (88.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.458ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.119ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.683     1.683    clkGen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clkGen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkGen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.683     1.686    video/clk_25MHz
    SLICE_X8Y185         FDRE                                         r  video/cntH_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y185         FDRE (Prop_fdre_C_Q)         0.418     2.104 r  video/cntH_reg[9]/Q
                         net (fo=36, routed)          2.201     4.305    video/cntH_reg_n_0_[9]
    SLICE_X9Y189         LUT2 (Prop_lut2_I0_O)        0.100     4.405 r  video/timeInVGA_i_2/O
                         net (fo=1, routed)           1.930     6.335    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ck100MHz (IN)
                         net (fo=0)                   0.000     0.000    ck100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ck100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ck100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ck100MHz_IBUF_BUFG_inst/O
                         net (fo=3671, routed)        1.856     5.458    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y77         RAMB18E1                                     r  video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.458    
                         clock uncertainty            0.223     5.681    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.360     6.041    video/timeInVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -6.041    
                         arrival time                           6.335    
  -------------------------------------------------------------------
                         slack                                  0.294    





