
FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034f8  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080036dc  080036dc  000136dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003708  08003708  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003708  08003708  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003708  08003708  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003708  08003708  00013708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800370c  0800370c  0001370c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003710  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  2000000c  0800371c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000204  0800371c  00020204  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d332  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000269c  00000000  00000000  0002d3aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c90  00000000  00000000  0002fa48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009b6  00000000  00000000  000306d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a35b  00000000  00000000  0003108e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011b65  00000000  00000000  0004b3e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000947f8  00000000  00000000  0005cf4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000333c  00000000  00000000  000f1748  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000f4a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	080036c4 	.word	0x080036c4

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	080036c4 	.word	0x080036c4

08000224 <__aeabi_drsub>:
 8000224:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000228:	e002      	b.n	8000230 <__adddf3>
 800022a:	bf00      	nop

0800022c <__aeabi_dsub>:
 800022c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000230 <__adddf3>:
 8000230:	b530      	push	{r4, r5, lr}
 8000232:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000236:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023a:	ea94 0f05 	teq	r4, r5
 800023e:	bf08      	it	eq
 8000240:	ea90 0f02 	teqeq	r0, r2
 8000244:	bf1f      	itttt	ne
 8000246:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000252:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000256:	f000 80e2 	beq.w	800041e <__adddf3+0x1ee>
 800025a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000262:	bfb8      	it	lt
 8000264:	426d      	neglt	r5, r5
 8000266:	dd0c      	ble.n	8000282 <__adddf3+0x52>
 8000268:	442c      	add	r4, r5
 800026a:	ea80 0202 	eor.w	r2, r0, r2
 800026e:	ea81 0303 	eor.w	r3, r1, r3
 8000272:	ea82 0000 	eor.w	r0, r2, r0
 8000276:	ea83 0101 	eor.w	r1, r3, r1
 800027a:	ea80 0202 	eor.w	r2, r0, r2
 800027e:	ea81 0303 	eor.w	r3, r1, r3
 8000282:	2d36      	cmp	r5, #54	; 0x36
 8000284:	bf88      	it	hi
 8000286:	bd30      	pophi	{r4, r5, pc}
 8000288:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800028c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000290:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000294:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x70>
 800029a:	4240      	negs	r0, r0
 800029c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x84>
 80002ae:	4252      	negs	r2, r2
 80002b0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b4:	ea94 0f05 	teq	r4, r5
 80002b8:	f000 80a7 	beq.w	800040a <__adddf3+0x1da>
 80002bc:	f1a4 0401 	sub.w	r4, r4, #1
 80002c0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c4:	db0d      	blt.n	80002e2 <__adddf3+0xb2>
 80002c6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ca:	fa22 f205 	lsr.w	r2, r2, r5
 80002ce:	1880      	adds	r0, r0, r2
 80002d0:	f141 0100 	adc.w	r1, r1, #0
 80002d4:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d8:	1880      	adds	r0, r0, r2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	4159      	adcs	r1, r3
 80002e0:	e00e      	b.n	8000300 <__adddf3+0xd0>
 80002e2:	f1a5 0520 	sub.w	r5, r5, #32
 80002e6:	f10e 0e20 	add.w	lr, lr, #32
 80002ea:	2a01      	cmp	r2, #1
 80002ec:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f0:	bf28      	it	cs
 80002f2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	18c0      	adds	r0, r0, r3
 80002fc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000300:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000304:	d507      	bpl.n	8000316 <__adddf3+0xe6>
 8000306:	f04f 0e00 	mov.w	lr, #0
 800030a:	f1dc 0c00 	rsbs	ip, ip, #0
 800030e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000312:	eb6e 0101 	sbc.w	r1, lr, r1
 8000316:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031a:	d31b      	bcc.n	8000354 <__adddf3+0x124>
 800031c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000320:	d30c      	bcc.n	800033c <__adddf3+0x10c>
 8000322:	0849      	lsrs	r1, r1, #1
 8000324:	ea5f 0030 	movs.w	r0, r0, rrx
 8000328:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800032c:	f104 0401 	add.w	r4, r4, #1
 8000330:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000334:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000338:	f080 809a 	bcs.w	8000470 <__adddf3+0x240>
 800033c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000340:	bf08      	it	eq
 8000342:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000346:	f150 0000 	adcs.w	r0, r0, #0
 800034a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034e:	ea41 0105 	orr.w	r1, r1, r5
 8000352:	bd30      	pop	{r4, r5, pc}
 8000354:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000358:	4140      	adcs	r0, r0
 800035a:	eb41 0101 	adc.w	r1, r1, r1
 800035e:	3c01      	subs	r4, #1
 8000360:	bf28      	it	cs
 8000362:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000366:	d2e9      	bcs.n	800033c <__adddf3+0x10c>
 8000368:	f091 0f00 	teq	r1, #0
 800036c:	bf04      	itt	eq
 800036e:	4601      	moveq	r1, r0
 8000370:	2000      	moveq	r0, #0
 8000372:	fab1 f381 	clz	r3, r1
 8000376:	bf08      	it	eq
 8000378:	3320      	addeq	r3, #32
 800037a:	f1a3 030b 	sub.w	r3, r3, #11
 800037e:	f1b3 0220 	subs.w	r2, r3, #32
 8000382:	da0c      	bge.n	800039e <__adddf3+0x16e>
 8000384:	320c      	adds	r2, #12
 8000386:	dd08      	ble.n	800039a <__adddf3+0x16a>
 8000388:	f102 0c14 	add.w	ip, r2, #20
 800038c:	f1c2 020c 	rsb	r2, r2, #12
 8000390:	fa01 f00c 	lsl.w	r0, r1, ip
 8000394:	fa21 f102 	lsr.w	r1, r1, r2
 8000398:	e00c      	b.n	80003b4 <__adddf3+0x184>
 800039a:	f102 0214 	add.w	r2, r2, #20
 800039e:	bfd8      	it	le
 80003a0:	f1c2 0c20 	rsble	ip, r2, #32
 80003a4:	fa01 f102 	lsl.w	r1, r1, r2
 80003a8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003ac:	bfdc      	itt	le
 80003ae:	ea41 010c 	orrle.w	r1, r1, ip
 80003b2:	4090      	lslle	r0, r2
 80003b4:	1ae4      	subs	r4, r4, r3
 80003b6:	bfa2      	ittt	ge
 80003b8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003bc:	4329      	orrge	r1, r5
 80003be:	bd30      	popge	{r4, r5, pc}
 80003c0:	ea6f 0404 	mvn.w	r4, r4
 80003c4:	3c1f      	subs	r4, #31
 80003c6:	da1c      	bge.n	8000402 <__adddf3+0x1d2>
 80003c8:	340c      	adds	r4, #12
 80003ca:	dc0e      	bgt.n	80003ea <__adddf3+0x1ba>
 80003cc:	f104 0414 	add.w	r4, r4, #20
 80003d0:	f1c4 0220 	rsb	r2, r4, #32
 80003d4:	fa20 f004 	lsr.w	r0, r0, r4
 80003d8:	fa01 f302 	lsl.w	r3, r1, r2
 80003dc:	ea40 0003 	orr.w	r0, r0, r3
 80003e0:	fa21 f304 	lsr.w	r3, r1, r4
 80003e4:	ea45 0103 	orr.w	r1, r5, r3
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	f1c4 040c 	rsb	r4, r4, #12
 80003ee:	f1c4 0220 	rsb	r2, r4, #32
 80003f2:	fa20 f002 	lsr.w	r0, r0, r2
 80003f6:	fa01 f304 	lsl.w	r3, r1, r4
 80003fa:	ea40 0003 	orr.w	r0, r0, r3
 80003fe:	4629      	mov	r1, r5
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	fa21 f004 	lsr.w	r0, r1, r4
 8000406:	4629      	mov	r1, r5
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	f094 0f00 	teq	r4, #0
 800040e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000412:	bf06      	itte	eq
 8000414:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000418:	3401      	addeq	r4, #1
 800041a:	3d01      	subne	r5, #1
 800041c:	e74e      	b.n	80002bc <__adddf3+0x8c>
 800041e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000422:	bf18      	it	ne
 8000424:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000428:	d029      	beq.n	800047e <__adddf3+0x24e>
 800042a:	ea94 0f05 	teq	r4, r5
 800042e:	bf08      	it	eq
 8000430:	ea90 0f02 	teqeq	r0, r2
 8000434:	d005      	beq.n	8000442 <__adddf3+0x212>
 8000436:	ea54 0c00 	orrs.w	ip, r4, r0
 800043a:	bf04      	itt	eq
 800043c:	4619      	moveq	r1, r3
 800043e:	4610      	moveq	r0, r2
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea91 0f03 	teq	r1, r3
 8000446:	bf1e      	ittt	ne
 8000448:	2100      	movne	r1, #0
 800044a:	2000      	movne	r0, #0
 800044c:	bd30      	popne	{r4, r5, pc}
 800044e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000452:	d105      	bne.n	8000460 <__adddf3+0x230>
 8000454:	0040      	lsls	r0, r0, #1
 8000456:	4149      	adcs	r1, r1
 8000458:	bf28      	it	cs
 800045a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800045e:	bd30      	pop	{r4, r5, pc}
 8000460:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000464:	bf3c      	itt	cc
 8000466:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046a:	bd30      	popcc	{r4, r5, pc}
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000474:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000478:	f04f 0000 	mov.w	r0, #0
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000482:	bf1a      	itte	ne
 8000484:	4619      	movne	r1, r3
 8000486:	4610      	movne	r0, r2
 8000488:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800048c:	bf1c      	itt	ne
 800048e:	460b      	movne	r3, r1
 8000490:	4602      	movne	r2, r0
 8000492:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000496:	bf06      	itte	eq
 8000498:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800049c:	ea91 0f03 	teqeq	r1, r3
 80004a0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	bf00      	nop

080004a8 <__aeabi_ui2d>:
 80004a8:	f090 0f00 	teq	r0, #0
 80004ac:	bf04      	itt	eq
 80004ae:	2100      	moveq	r1, #0
 80004b0:	4770      	bxeq	lr
 80004b2:	b530      	push	{r4, r5, lr}
 80004b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004bc:	f04f 0500 	mov.w	r5, #0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e750      	b.n	8000368 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_i2d>:
 80004c8:	f090 0f00 	teq	r0, #0
 80004cc:	bf04      	itt	eq
 80004ce:	2100      	moveq	r1, #0
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004dc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e0:	bf48      	it	mi
 80004e2:	4240      	negmi	r0, r0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e73e      	b.n	8000368 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_f2d>:
 80004ec:	0042      	lsls	r2, r0, #1
 80004ee:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fa:	bf1f      	itttt	ne
 80004fc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000500:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000504:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000508:	4770      	bxne	lr
 800050a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800050e:	bf08      	it	eq
 8000510:	4770      	bxeq	lr
 8000512:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000516:	bf04      	itt	eq
 8000518:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000524:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000528:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800052c:	e71c      	b.n	8000368 <__adddf3+0x138>
 800052e:	bf00      	nop

08000530 <__aeabi_ul2d>:
 8000530:	ea50 0201 	orrs.w	r2, r0, r1
 8000534:	bf08      	it	eq
 8000536:	4770      	bxeq	lr
 8000538:	b530      	push	{r4, r5, lr}
 800053a:	f04f 0500 	mov.w	r5, #0
 800053e:	e00a      	b.n	8000556 <__aeabi_l2d+0x16>

08000540 <__aeabi_l2d>:
 8000540:	ea50 0201 	orrs.w	r2, r0, r1
 8000544:	bf08      	it	eq
 8000546:	4770      	bxeq	lr
 8000548:	b530      	push	{r4, r5, lr}
 800054a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054e:	d502      	bpl.n	8000556 <__aeabi_l2d+0x16>
 8000550:	4240      	negs	r0, r0
 8000552:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000556:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000562:	f43f aed8 	beq.w	8000316 <__adddf3+0xe6>
 8000566:	f04f 0203 	mov.w	r2, #3
 800056a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056e:	bf18      	it	ne
 8000570:	3203      	addne	r2, #3
 8000572:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000576:	bf18      	it	ne
 8000578:	3203      	addne	r2, #3
 800057a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057e:	f1c2 0320 	rsb	r3, r2, #32
 8000582:	fa00 fc03 	lsl.w	ip, r0, r3
 8000586:	fa20 f002 	lsr.w	r0, r0, r2
 800058a:	fa01 fe03 	lsl.w	lr, r1, r3
 800058e:	ea40 000e 	orr.w	r0, r0, lr
 8000592:	fa21 f102 	lsr.w	r1, r1, r2
 8000596:	4414      	add	r4, r2
 8000598:	e6bd      	b.n	8000316 <__adddf3+0xe6>
 800059a:	bf00      	nop

0800059c <__aeabi_d2iz>:
 800059c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80005a4:	d215      	bcs.n	80005d2 <__aeabi_d2iz+0x36>
 80005a6:	d511      	bpl.n	80005cc <__aeabi_d2iz+0x30>
 80005a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80005ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005b0:	d912      	bls.n	80005d8 <__aeabi_d2iz+0x3c>
 80005b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80005ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80005be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80005c2:	fa23 f002 	lsr.w	r0, r3, r2
 80005c6:	bf18      	it	ne
 80005c8:	4240      	negne	r0, r0
 80005ca:	4770      	bx	lr
 80005cc:	f04f 0000 	mov.w	r0, #0
 80005d0:	4770      	bx	lr
 80005d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80005d6:	d105      	bne.n	80005e4 <__aeabi_d2iz+0x48>
 80005d8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80005e2:	4770      	bx	lr
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80005f2:	4b0c      	ldr	r3, [pc, #48]	; (8000624 <MX_DMA_Init+0x38>)
 80005f4:	695b      	ldr	r3, [r3, #20]
 80005f6:	4a0b      	ldr	r2, [pc, #44]	; (8000624 <MX_DMA_Init+0x38>)
 80005f8:	f043 0302 	orr.w	r3, r3, #2
 80005fc:	6153      	str	r3, [r2, #20]
 80005fe:	4b09      	ldr	r3, [pc, #36]	; (8000624 <MX_DMA_Init+0x38>)
 8000600:	695b      	ldr	r3, [r3, #20]
 8000602:	f003 0302 	and.w	r3, r3, #2
 8000606:	607b      	str	r3, [r7, #4]
 8000608:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
 800060a:	2200      	movs	r2, #0
 800060c:	2100      	movs	r1, #0
 800060e:	203b      	movs	r0, #59	; 0x3b
 8000610:	f001 f937 	bl	8001882 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 8000614:	203b      	movs	r0, #59	; 0x3b
 8000616:	f001 f950 	bl	80018ba <HAL_NVIC_EnableIRQ>

}
 800061a:	bf00      	nop
 800061c:	3708      	adds	r7, #8
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40021000 	.word	0x40021000

08000628 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b088      	sub	sp, #32
 800062c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062e:	f107 0310 	add.w	r3, r7, #16
 8000632:	2200      	movs	r2, #0
 8000634:	601a      	str	r2, [r3, #0]
 8000636:	605a      	str	r2, [r3, #4]
 8000638:	609a      	str	r2, [r3, #8]
 800063a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800063c:	4b42      	ldr	r3, [pc, #264]	; (8000748 <MX_GPIO_Init+0x120>)
 800063e:	699b      	ldr	r3, [r3, #24]
 8000640:	4a41      	ldr	r2, [pc, #260]	; (8000748 <MX_GPIO_Init+0x120>)
 8000642:	f043 0320 	orr.w	r3, r3, #32
 8000646:	6193      	str	r3, [r2, #24]
 8000648:	4b3f      	ldr	r3, [pc, #252]	; (8000748 <MX_GPIO_Init+0x120>)
 800064a:	699b      	ldr	r3, [r3, #24]
 800064c:	f003 0320 	and.w	r3, r3, #32
 8000650:	60fb      	str	r3, [r7, #12]
 8000652:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000654:	4b3c      	ldr	r3, [pc, #240]	; (8000748 <MX_GPIO_Init+0x120>)
 8000656:	699b      	ldr	r3, [r3, #24]
 8000658:	4a3b      	ldr	r2, [pc, #236]	; (8000748 <MX_GPIO_Init+0x120>)
 800065a:	f043 0304 	orr.w	r3, r3, #4
 800065e:	6193      	str	r3, [r2, #24]
 8000660:	4b39      	ldr	r3, [pc, #228]	; (8000748 <MX_GPIO_Init+0x120>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	f003 0304 	and.w	r3, r3, #4
 8000668:	60bb      	str	r3, [r7, #8]
 800066a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800066c:	4b36      	ldr	r3, [pc, #216]	; (8000748 <MX_GPIO_Init+0x120>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	4a35      	ldr	r2, [pc, #212]	; (8000748 <MX_GPIO_Init+0x120>)
 8000672:	f043 0310 	orr.w	r3, r3, #16
 8000676:	6193      	str	r3, [r2, #24]
 8000678:	4b33      	ldr	r3, [pc, #204]	; (8000748 <MX_GPIO_Init+0x120>)
 800067a:	699b      	ldr	r3, [r3, #24]
 800067c:	f003 0310 	and.w	r3, r3, #16
 8000680:	607b      	str	r3, [r7, #4]
 8000682:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000684:	4b30      	ldr	r3, [pc, #192]	; (8000748 <MX_GPIO_Init+0x120>)
 8000686:	699b      	ldr	r3, [r3, #24]
 8000688:	4a2f      	ldr	r2, [pc, #188]	; (8000748 <MX_GPIO_Init+0x120>)
 800068a:	f043 0308 	orr.w	r3, r3, #8
 800068e:	6193      	str	r3, [r2, #24]
 8000690:	4b2d      	ldr	r3, [pc, #180]	; (8000748 <MX_GPIO_Init+0x120>)
 8000692:	699b      	ldr	r3, [r3, #24]
 8000694:	f003 0308 	and.w	r3, r3, #8
 8000698:	603b      	str	r3, [r7, #0]
 800069a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OE_Pin|SCLR_Pin|SEN_V_ENABLE_Pin, GPIO_PIN_RESET);
 800069c:	2200      	movs	r2, #0
 800069e:	2170      	movs	r1, #112	; 0x70
 80006a0:	482a      	ldr	r0, [pc, #168]	; (800074c <MX_GPIO_Init+0x124>)
 80006a2:	f001 fd6b 	bl	800217c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_MEASURING_Pin|LED_ERROR_Pin|LED_STATUS_Pin, GPIO_PIN_RESET);
 80006a6:	2200      	movs	r2, #0
 80006a8:	f241 4104 	movw	r1, #5124	; 0x1404
 80006ac:	4828      	ldr	r0, [pc, #160]	; (8000750 <MX_GPIO_Init+0x128>)
 80006ae:	f001 fd65 	bl	800217c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCTS_Pin|NRTS_Pin|UART_RESET__Pin, GPIO_PIN_SET);
 80006b2:	2201      	movs	r2, #1
 80006b4:	f44f 7160 	mov.w	r1, #896	; 0x380
 80006b8:	4824      	ldr	r0, [pc, #144]	; (800074c <MX_GPIO_Init+0x124>)
 80006ba:	f001 fd5f 	bl	800217c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RI__GPIO_Port, RI__Pin, GPIO_PIN_RESET);
 80006be:	2200      	movs	r2, #0
 80006c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006c4:	4823      	ldr	r0, [pc, #140]	; (8000754 <MX_GPIO_Init+0x12c>)
 80006c6:	f001 fd59 	bl	800217c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = OE_Pin|SCLR_Pin|SEN_V_ENABLE_Pin|NCTS_Pin
 80006ca:	f44f 737c 	mov.w	r3, #1008	; 0x3f0
 80006ce:	613b      	str	r3, [r7, #16]
                          |NRTS_Pin|UART_RESET__Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d0:	2301      	movs	r3, #1
 80006d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d8:	2302      	movs	r3, #2
 80006da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006dc:	f107 0310 	add.w	r3, r7, #16
 80006e0:	4619      	mov	r1, r3
 80006e2:	481a      	ldr	r0, [pc, #104]	; (800074c <MX_GPIO_Init+0x124>)
 80006e4:	f001 fbb6 	bl	8001e54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_MEASURING_Pin|LED_ERROR_Pin|LED_STATUS_Pin;
 80006e8:	f241 4304 	movw	r3, #5124	; 0x1404
 80006ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ee:	2301      	movs	r3, #1
 80006f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	2300      	movs	r3, #0
 80006f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f6:	2302      	movs	r3, #2
 80006f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006fa:	f107 0310 	add.w	r3, r7, #16
 80006fe:	4619      	mov	r1, r3
 8000700:	4813      	ldr	r0, [pc, #76]	; (8000750 <MX_GPIO_Init+0x128>)
 8000702:	f001 fba7 	bl	8001e54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RI__Pin;
 8000706:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800070a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070c:	2301      	movs	r3, #1
 800070e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000710:	2300      	movs	r3, #0
 8000712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000714:	2302      	movs	r3, #2
 8000716:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RI__GPIO_Port, &GPIO_InitStruct);
 8000718:	f107 0310 	add.w	r3, r7, #16
 800071c:	4619      	mov	r1, r3
 800071e:	480d      	ldr	r0, [pc, #52]	; (8000754 <MX_GPIO_Init+0x12c>)
 8000720:	f001 fb98 	bl	8001e54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000724:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000728:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072e:	2300      	movs	r3, #0
 8000730:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000732:	f107 0310 	add.w	r3, r7, #16
 8000736:	4619      	mov	r1, r3
 8000738:	4805      	ldr	r0, [pc, #20]	; (8000750 <MX_GPIO_Init+0x128>)
 800073a:	f001 fb8b 	bl	8001e54 <HAL_GPIO_Init>

}
 800073e:	bf00      	nop
 8000740:	3720      	adds	r7, #32
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40021000 	.word	0x40021000
 800074c:	40011000 	.word	0x40011000
 8000750:	40010c00 	.word	0x40010c00
 8000754:	40010800 	.word	0x40010800

08000758 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800075c:	4b12      	ldr	r3, [pc, #72]	; (80007a8 <MX_I2C1_Init+0x50>)
 800075e:	4a13      	ldr	r2, [pc, #76]	; (80007ac <MX_I2C1_Init+0x54>)
 8000760:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000762:	4b11      	ldr	r3, [pc, #68]	; (80007a8 <MX_I2C1_Init+0x50>)
 8000764:	4a12      	ldr	r2, [pc, #72]	; (80007b0 <MX_I2C1_Init+0x58>)
 8000766:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000768:	4b0f      	ldr	r3, [pc, #60]	; (80007a8 <MX_I2C1_Init+0x50>)
 800076a:	2200      	movs	r2, #0
 800076c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800076e:	4b0e      	ldr	r3, [pc, #56]	; (80007a8 <MX_I2C1_Init+0x50>)
 8000770:	2200      	movs	r2, #0
 8000772:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <MX_I2C1_Init+0x50>)
 8000776:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800077a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800077c:	4b0a      	ldr	r3, [pc, #40]	; (80007a8 <MX_I2C1_Init+0x50>)
 800077e:	2200      	movs	r2, #0
 8000780:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000782:	4b09      	ldr	r3, [pc, #36]	; (80007a8 <MX_I2C1_Init+0x50>)
 8000784:	2200      	movs	r2, #0
 8000786:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000788:	4b07      	ldr	r3, [pc, #28]	; (80007a8 <MX_I2C1_Init+0x50>)
 800078a:	2200      	movs	r2, #0
 800078c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800078e:	4b06      	ldr	r3, [pc, #24]	; (80007a8 <MX_I2C1_Init+0x50>)
 8000790:	2200      	movs	r2, #0
 8000792:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000794:	4804      	ldr	r0, [pc, #16]	; (80007a8 <MX_I2C1_Init+0x50>)
 8000796:	f001 fd09 	bl	80021ac <HAL_I2C_Init>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007a0:	f000 f940 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007a4:	bf00      	nop
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	20000028 	.word	0x20000028
 80007ac:	40005400 	.word	0x40005400
 80007b0:	000186a0 	.word	0x000186a0

080007b4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b088      	sub	sp, #32
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007bc:	f107 0310 	add.w	r3, r7, #16
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	605a      	str	r2, [r3, #4]
 80007c6:	609a      	str	r2, [r3, #8]
 80007c8:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4a15      	ldr	r2, [pc, #84]	; (8000824 <HAL_I2C_MspInit+0x70>)
 80007d0:	4293      	cmp	r3, r2
 80007d2:	d123      	bne.n	800081c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d4:	4b14      	ldr	r3, [pc, #80]	; (8000828 <HAL_I2C_MspInit+0x74>)
 80007d6:	699b      	ldr	r3, [r3, #24]
 80007d8:	4a13      	ldr	r2, [pc, #76]	; (8000828 <HAL_I2C_MspInit+0x74>)
 80007da:	f043 0308 	orr.w	r3, r3, #8
 80007de:	6193      	str	r3, [r2, #24]
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <HAL_I2C_MspInit+0x74>)
 80007e2:	699b      	ldr	r3, [r3, #24]
 80007e4:	f003 0308 	and.w	r3, r3, #8
 80007e8:	60fb      	str	r3, [r7, #12]
 80007ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80007ec:	23c0      	movs	r3, #192	; 0xc0
 80007ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007f0:	2312      	movs	r3, #18
 80007f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007f4:	2303      	movs	r3, #3
 80007f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f8:	f107 0310 	add.w	r3, r7, #16
 80007fc:	4619      	mov	r1, r3
 80007fe:	480b      	ldr	r0, [pc, #44]	; (800082c <HAL_I2C_MspInit+0x78>)
 8000800:	f001 fb28 	bl	8001e54 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000804:	4b08      	ldr	r3, [pc, #32]	; (8000828 <HAL_I2C_MspInit+0x74>)
 8000806:	69db      	ldr	r3, [r3, #28]
 8000808:	4a07      	ldr	r2, [pc, #28]	; (8000828 <HAL_I2C_MspInit+0x74>)
 800080a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800080e:	61d3      	str	r3, [r2, #28]
 8000810:	4b05      	ldr	r3, [pc, #20]	; (8000828 <HAL_I2C_MspInit+0x74>)
 8000812:	69db      	ldr	r3, [r3, #28]
 8000814:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000818:	60bb      	str	r3, [r7, #8]
 800081a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800081c:	bf00      	nop
 800081e:	3720      	adds	r7, #32
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	40005400 	.word	0x40005400
 8000828:	40021000 	.word	0x40021000
 800082c:	40010c00 	.word	0x40010c00

08000830 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000830:	b590      	push	{r4, r7, lr}
 8000832:	f5ad 7d51 	sub.w	sp, sp, #836	; 0x344
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int16_t x_ch_result=0;
 8000838:	2300      	movs	r3, #0
 800083a:	f8a7 3336 	strh.w	r3, [r7, #822]	; 0x336

	int32_t x_B=0;
 800083e:	2300      	movs	r3, #0
 8000840:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
	uint16_t conv_status=0;
 8000844:	2300      	movs	r3, #0
 8000846:	f8a7 332e 	strh.w	r3, [r7, #814]	; 0x32e
	uint8_t rdy=0;
 800084a:	2300      	movs	r3, #0
 800084c:	f887 332d 	strb.w	r3, [r7, #813]	; 0x32d
	uint8_t xIsCurrent=0;
 8000850:	2300      	movs	r3, #0
 8000852:	f887 332c 	strb.w	r3, [r7, #812]	; 0x32c
	int32_t lsb = (2*RANGE*1000000)/(1<<16); //LSB in nT
 8000856:	f44f 630f 	mov.w	r3, #2288	; 0x8f0
 800085a:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328

	uint8_t message[2] = {0};
 800085e:	2300      	movs	r3, #0
 8000860:	f8a7 3308 	strh.w	r3, [r7, #776]	; 0x308
	int i =0;
 8000864:	2300      	movs	r3, #0
 8000866:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
	uint8_t flag=0;
 800086a:	2300      	movs	r3, #0
 800086c:	f887 3323 	strb.w	r3, [r7, #803]	; 0x323
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000870:	f000 feaa 	bl	80015c8 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000874:	f000 f890 	bl	8000998 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000878:	f7ff fed6 	bl	8000628 <MX_GPIO_Init>
  MX_DMA_Init();
 800087c:	f7ff feb6 	bl	80005ec <MX_DMA_Init>
  MX_I2C1_Init();
 8000880:	f7ff ff6a 	bl	8000758 <MX_I2C1_Init>
  MX_UART4_Init();
 8000884:	f000 fd68 	bl	8001358 <MX_UART4_Init>
  MX_UART5_Init();
 8000888:	f000 fd90 	bl	80013ac <MX_UART5_Init>
  MX_SPI1_Init();
 800088c:	f000 fba8 	bl	8000fe0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000890:	f000 fbdc 	bl	800104c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  sensor_power_on();
 8000894:	f000 f956 	bl	8000b44 <sensor_power_on>
  HAL_Delay(250);
 8000898:	20fa      	movs	r0, #250	; 0xfa
 800089a:	f000 fef7 	bl	800168c <HAL_Delay>


  //reset_UART();

  deactivateSCLR();
 800089e:	f000 f95d 	bl	8000b5c <deactivateSCLR>
  HAL_Delay(250);
 80008a2:	20fa      	movs	r0, #250	; 0xfa
 80008a4:	f000 fef2 	bl	800168c <HAL_Delay>

//  Sensor sen1 = sensor_init(8);

  Sensor sensors[8];

  for(int i = 0; i<=(NUM_OF_SENSORS-1); i++)
 80008a8:	2300      	movs	r3, #0
 80008aa:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 80008ae:	e021      	b.n	80008f4 <main+0xc4>
  {
	  sensors[i] = sensor_init(i+1);
 80008b0:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	3301      	adds	r3, #1
 80008b8:	b2d9      	uxtb	r1, r3
 80008ba:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80008be:	f5a3 723a 	sub.w	r2, r3, #744	; 0x2e8
 80008c2:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 80008c6:	2056      	movs	r0, #86	; 0x56
 80008c8:	fb00 f303 	mul.w	r3, r0, r3
 80008cc:	18d4      	adds	r4, r2, r3
 80008ce:	463b      	mov	r3, r7
 80008d0:	4618      	mov	r0, r3
 80008d2:	f000 f8c5 	bl	8000a60 <sensor_init>
 80008d6:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80008da:	f5a3 7350 	sub.w	r3, r3, #832	; 0x340
 80008de:	4620      	mov	r0, r4
 80008e0:	4619      	mov	r1, r3
 80008e2:	2356      	movs	r3, #86	; 0x56
 80008e4:	461a      	mov	r2, r3
 80008e6:	f002 fedf 	bl	80036a8 <memcpy>
  for(int i = 0; i<=(NUM_OF_SENSORS-1); i++)
 80008ea:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 80008ee:	3301      	adds	r3, #1
 80008f0:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
 80008f4:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 80008f8:	2b07      	cmp	r3, #7
 80008fa:	ddd9      	ble.n	80008b0 <main+0x80>

	  }
	  */
	  while(1)
	  {
		  for(int i=1;i<=NUM_OF_SENSORS;i++)
 80008fc:	2301      	movs	r3, #1
 80008fe:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
 8000902:	e044      	b.n	800098e <main+0x15e>
		  {
			  uint16_t conv_status = read_register(&sensors[i], CONV_STATUS);
 8000904:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8000908:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 800090c:	2156      	movs	r1, #86	; 0x56
 800090e:	fb01 f303 	mul.w	r3, r1, r3
 8000912:	4413      	add	r3, r2
 8000914:	2108      	movs	r1, #8
 8000916:	4618      	mov	r0, r3
 8000918:	f000 f9c7 	bl	8000caa <read_register>
 800091c:	4603      	mov	r3, r0
 800091e:	f8a7 3320 	strh.w	r3, [r7, #800]	; 0x320
			  int rdy = conv_status&(1<<0xD) ? 1:0;
 8000922:	f8b7 3320 	ldrh.w	r3, [r7, #800]	; 0x320
 8000926:	135b      	asrs	r3, r3, #13
 8000928:	f003 0301 	and.w	r3, r3, #1
 800092c:	f8c7 331c 	str.w	r3, [r7, #796]	; 0x31c
			  if(rdy)
 8000930:	f8d7 331c 	ldr.w	r3, [r7, #796]	; 0x31c
 8000934:	2b00      	cmp	r3, #0
 8000936:	d025      	beq.n	8000984 <main+0x154>
			  {
				  uint16_t x_ch_result = read_register(&sensors[i], X_CH_RESULT);
 8000938:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800093c:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 8000940:	2156      	movs	r1, #86	; 0x56
 8000942:	fb01 f303 	mul.w	r3, r1, r3
 8000946:	4413      	add	r3, r2
 8000948:	2109      	movs	r1, #9
 800094a:	4618      	mov	r0, r3
 800094c:	f000 f9ad 	bl	8000caa <read_register>
 8000950:	4603      	mov	r3, r0
 8000952:	f8a7 331a 	strh.w	r3, [r7, #794]	; 0x31a
				  double x_B = calculate_B(x_ch_result);
 8000956:	f8b7 331a 	ldrh.w	r3, [r7, #794]	; 0x31a
 800095a:	4618      	mov	r0, r3
 800095c:	f000 fb00 	bl	8000f60 <calculate_B>
 8000960:	4603      	mov	r3, r0
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff fdb0 	bl	80004c8 <__aeabi_i2d>
 8000968:	4602      	mov	r2, r0
 800096a:	460b      	mov	r3, r1
 800096c:	e9c7 23c4 	strd	r2, r3, [r7, #784]	; 0x310
				  int x_B_int=(int)x_B;
 8000970:	e9d7 01c4 	ldrd	r0, r1, [r7, #784]	; 0x310
 8000974:	f7ff fe12 	bl	800059c <__aeabi_d2iz>
 8000978:	4603      	mov	r3, r0
 800097a:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
				  HAL_Delay(100);
 800097e:	2064      	movs	r0, #100	; 0x64
 8000980:	f000 fe84 	bl	800168c <HAL_Delay>
		  for(int i=1;i<=NUM_OF_SENSORS;i++)
 8000984:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 8000988:	3301      	adds	r3, #1
 800098a:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
 800098e:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 8000992:	2b08      	cmp	r3, #8
 8000994:	ddb6      	ble.n	8000904 <main+0xd4>
 8000996:	e7b1      	b.n	80008fc <main+0xcc>

08000998 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b090      	sub	sp, #64	; 0x40
 800099c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800099e:	f107 0318 	add.w	r3, r7, #24
 80009a2:	2228      	movs	r2, #40	; 0x28
 80009a4:	2100      	movs	r1, #0
 80009a6:	4618      	mov	r0, r3
 80009a8:	f002 fe52 	bl	8003650 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009ac:	1d3b      	adds	r3, r7, #4
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
 80009b2:	605a      	str	r2, [r3, #4]
 80009b4:	609a      	str	r2, [r3, #8]
 80009b6:	60da      	str	r2, [r3, #12]
 80009b8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009ba:	2301      	movs	r3, #1
 80009bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80009c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009c8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009ca:	2301      	movs	r3, #1
 80009cc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009ce:	2302      	movs	r3, #2
 80009d0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009d6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009d8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80009dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009de:	f107 0318 	add.w	r3, r7, #24
 80009e2:	4618      	mov	r0, r3
 80009e4:	f001 fd26 	bl	8002434 <HAL_RCC_OscConfig>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80009ee:	f000 f819 	bl	8000a24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f2:	230f      	movs	r3, #15
 80009f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009f6:	2302      	movs	r3, #2
 80009f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a02:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a04:	2300      	movs	r3, #0
 8000a06:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a08:	1d3b      	adds	r3, r7, #4
 8000a0a:	2102      	movs	r1, #2
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f001 ff93 	bl	8002938 <HAL_RCC_ClockConfig>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000a18:	f000 f804 	bl	8000a24 <Error_Handler>
  }
}
 8000a1c:	bf00      	nop
 8000a1e:	3740      	adds	r7, #64	; 0x40
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a28:	b672      	cpsid	i
}
 8000a2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <Error_Handler+0x8>

08000a2e <writeToRegister>:
#include "spi.h"
#include "spi_handler.h"


void writeToRegister(uint16_t* pRegData,REGISTER_FEATURE pos,uint16_t value)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	b083      	sub	sp, #12
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
 8000a36:	460b      	mov	r3, r1
 8000a38:	70fb      	strb	r3, [r7, #3]
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	803b      	strh	r3, [r7, #0]
        value <<= (uint16_t)pos;
 8000a3e:	883a      	ldrh	r2, [r7, #0]
 8000a40:	78fb      	ldrb	r3, [r7, #3]
 8000a42:	fa02 f303 	lsl.w	r3, r2, r3
 8000a46:	803b      	strh	r3, [r7, #0]
        *pRegData|=value;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	881a      	ldrh	r2, [r3, #0]
 8000a4c:	883b      	ldrh	r3, [r7, #0]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	b29a      	uxth	r2, r3
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	801a      	strh	r2, [r3, #0]
}
 8000a56:	bf00      	nop
 8000a58:	370c      	adds	r7, #12
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bc80      	pop	{r7}
 8000a5e:	4770      	bx	lr

08000a60 <sensor_init>:


Sensor sensor_init(uint8_t adr)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b0b4      	sub	sp, #208	; 0xd0
 8000a64:	af02      	add	r7, sp, #8
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	460b      	mov	r3, r1
 8000a6a:	70fb      	strb	r3, [r7, #3]
    Sensor sen;
    sen.adr = adr;
 8000a6c:	78fb      	ldrb	r3, [r7, #3]
 8000a6e:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
    uint8_t crc_disable[4] = {0x0F,0x00,0x04,0x07};
 8000a72:	4b32      	ldr	r3, [pc, #200]	; (8000b3c <sensor_init+0xdc>)
 8000a74:	66fb      	str	r3, [r7, #108]	; 0x6c
    uint8_t reg_data[4] = {0};
 8000a76:	2300      	movs	r3, #0
 8000a78:	66bb      	str	r3, [r7, #104]	; 0x68
    uint16_t realRegValue[4]={0};
 8000a7a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]


    select_sensor(sen.adr);
 8000a84:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f000 fa1d 	bl	8000ec8 <select_sensor>
    registers_adr_config(&sen);
 8000a8e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000a92:	4618      	mov	r0, r3
 8000a94:	f000 f8ca 	bl	8000c2c <registers_adr_config>
    HAL_SPI_TransmitReceive(&hspi1, crc_disable, reg_data, 4, 50);
 8000a98:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8000a9c:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8000aa0:	2332      	movs	r3, #50	; 0x32
 8000aa2:	9300      	str	r3, [sp, #0]
 8000aa4:	2304      	movs	r3, #4
 8000aa6:	4826      	ldr	r0, [pc, #152]	; (8000b40 <sensor_init+0xe0>)
 8000aa8:	f002 fa9d 	bl	8002fe6 <HAL_SPI_TransmitReceive>
    HAL_Delay(1);
 8000aac:	2001      	movs	r0, #1
 8000aae:	f000 fded 	bl	800168c <HAL_Delay>
    deselect_sensor();
 8000ab2:	f000 fa2b 	bl	8000f0c <deselect_sensor>


    device_config(&sen);
 8000ab6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000aba:	4618      	mov	r0, r3
 8000abc:	f000 f95d 	bl	8000d7a <device_config>
    sensor_config(&sen);
 8000ac0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f000 f98e 	bl	8000de6 <sensor_config>
    system_config(&sen);
 8000aca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f000 f9bf 	bl	8000e52 <system_config>
    realRegValue[0]=read_register(&sen, TEST_CONFIG);
 8000ad4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000ad8:	210f      	movs	r1, #15
 8000ada:	4618      	mov	r0, r3
 8000adc:	f000 f8e5 	bl	8000caa <read_register>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
    realRegValue[1]=read_register(&sen, DEVICE_CONFIG);
 8000ae6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000aea:	2100      	movs	r1, #0
 8000aec:	4618      	mov	r0, r3
 8000aee:	f000 f8dc 	bl	8000caa <read_register>
 8000af2:	4603      	mov	r3, r0
 8000af4:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
    realRegValue[2]=read_register(&sen, SENSOR_CONFIG);
 8000af8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000afc:	2101      	movs	r1, #1
 8000afe:	4618      	mov	r0, r3
 8000b00:	f000 f8d3 	bl	8000caa <read_register>
 8000b04:	4603      	mov	r3, r0
 8000b06:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
    realRegValue[3]=read_register(&sen, SYSTEM_CONFIG);
 8000b0a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000b0e:	2102      	movs	r1, #2
 8000b10:	4618      	mov	r0, r3
 8000b12:	f000 f8ca 	bl	8000caa <read_register>
 8000b16:	4603      	mov	r3, r0
 8000b18:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66

    if(1)//registersAreSet(realRegValue))
    {
    	sen.ok = 1;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
    	return sen;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	4618      	mov	r0, r3
 8000b26:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000b2a:	2256      	movs	r2, #86	; 0x56
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	f002 fdbb 	bl	80036a8 <memcpy>
    	Sensor error_sensor;
    	error_sensor.ok = 0;
    	return error_sensor;
    }

}
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	37c8      	adds	r7, #200	; 0xc8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	0704000f 	.word	0x0704000f
 8000b40:	2000007c 	.word	0x2000007c

08000b44 <sensor_power_on>:
{
	HAL_GPIO_WritePin(SEN_V_ENABLE_GPIO_Port, SEN_V_ENABLE_Pin,1);
}

void sensor_power_on()
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SEN_V_ENABLE_GPIO_Port, SEN_V_ENABLE_Pin,0);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2140      	movs	r1, #64	; 0x40
 8000b4c:	4802      	ldr	r0, [pc, #8]	; (8000b58 <sensor_power_on+0x14>)
 8000b4e:	f001 fb15 	bl	800217c <HAL_GPIO_WritePin>
}
 8000b52:	bf00      	nop
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40011000 	.word	0x40011000

08000b5c <deactivateSCLR>:
void deactivateSCLR()
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLR_GPIO_Port, SCLR_Pin, 0);
 8000b60:	2200      	movs	r2, #0
 8000b62:	2120      	movs	r1, #32
 8000b64:	4806      	ldr	r0, [pc, #24]	; (8000b80 <deactivateSCLR+0x24>)
 8000b66:	f001 fb09 	bl	800217c <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000b6a:	2032      	movs	r0, #50	; 0x32
 8000b6c:	f000 fd8e 	bl	800168c <HAL_Delay>
	HAL_GPIO_WritePin(SCLR_GPIO_Port, SCLR_Pin, 1);
 8000b70:	2201      	movs	r2, #1
 8000b72:	2120      	movs	r1, #32
 8000b74:	4802      	ldr	r0, [pc, #8]	; (8000b80 <deactivateSCLR+0x24>)
 8000b76:	f001 fb01 	bl	800217c <HAL_GPIO_WritePin>
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40011000 	.word	0x40011000

08000b84 <calc_crc>:



uint8_t calc_crc(REGISTER_ADR adr,uint16_t* data)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b089      	sub	sp, #36	; 0x24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	6039      	str	r1, [r7, #0]
 8000b8e:	71fb      	strb	r3, [r7, #7]
	uint8_t xor_result;
	uint8_t crc_polynomial=0x13;
 8000b90:	2313      	movs	r3, #19
 8000b92:	74fb      	strb	r3, [r7, #19]
	uint8_t crc_reg = 0x0F;
 8000b94:	230f      	movs	r3, #15
 8000b96:	77fb      	strb	r3, [r7, #31]
	uint8_t message[4] = {adr,(*data)>>8,*data,crc_reg};
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	733b      	strb	r3, [r7, #12]
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	881b      	ldrh	r3, [r3, #0]
 8000ba0:	0a1b      	lsrs	r3, r3, #8
 8000ba2:	b29b      	uxth	r3, r3
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	737b      	strb	r3, [r7, #13]
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	881b      	ldrh	r3, [r3, #0]
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	73bb      	strb	r3, [r7, #14]
 8000bb0:	7ffb      	ldrb	r3, [r7, #31]
 8000bb2:	73fb      	strb	r3, [r7, #15]
	uint8_t crc_msb;
	uint8_t msg_msb;
	int j =0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	61bb      	str	r3, [r7, #24]
	for(int i=31;i>=0;i--)
 8000bb8:	231f      	movs	r3, #31
 8000bba:	617b      	str	r3, [r7, #20]
 8000bbc:	e02a      	b.n	8000c14 <calc_crc+0x90>
	{
		crc_msb = crc_reg >> 3;
 8000bbe:	7ffb      	ldrb	r3, [r7, #31]
 8000bc0:	08db      	lsrs	r3, r3, #3
 8000bc2:	74bb      	strb	r3, [r7, #18]
		msg_msb = (message[j]>>(i%8))&0x01;
 8000bc4:	f107 020c 	add.w	r2, r7, #12
 8000bc8:	69bb      	ldr	r3, [r7, #24]
 8000bca:	4413      	add	r3, r2
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	461a      	mov	r2, r3
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	f003 0307 	and.w	r3, r3, #7
 8000bd6:	fa42 f303 	asr.w	r3, r2, r3
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	f003 0301 	and.w	r3, r3, #1
 8000be0:	747b      	strb	r3, [r7, #17]
		xor_result = crc_msb ^ msg_msb;
 8000be2:	7cba      	ldrb	r2, [r7, #18]
 8000be4:	7c7b      	ldrb	r3, [r7, #17]
 8000be6:	4053      	eors	r3, r2
 8000be8:	743b      	strb	r3, [r7, #16]
		crc_reg = crc_reg << 1;
 8000bea:	7ffb      	ldrb	r3, [r7, #31]
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	77fb      	strb	r3, [r7, #31]

		if(xor_result)
 8000bf0:	7c3b      	ldrb	r3, [r7, #16]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d003      	beq.n	8000bfe <calc_crc+0x7a>
		{
			crc_reg = crc_reg ^ crc_polynomial;
 8000bf6:	7ffa      	ldrb	r2, [r7, #31]
 8000bf8:	7cfb      	ldrb	r3, [r7, #19]
 8000bfa:	4053      	eors	r3, r2
 8000bfc:	77fb      	strb	r3, [r7, #31]
		}

		if((i%8)==0){ j++; }
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	f003 0307 	and.w	r3, r3, #7
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d102      	bne.n	8000c0e <calc_crc+0x8a>
 8000c08:	69bb      	ldr	r3, [r7, #24]
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	61bb      	str	r3, [r7, #24]
	for(int i=31;i>=0;i--)
 8000c0e:	697b      	ldr	r3, [r7, #20]
 8000c10:	3b01      	subs	r3, #1
 8000c12:	617b      	str	r3, [r7, #20]
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	dad1      	bge.n	8000bbe <calc_crc+0x3a>
	}
	return crc_reg & 0x0F;
 8000c1a:	7ffb      	ldrb	r3, [r7, #31]
 8000c1c:	f003 030f 	and.w	r3, r3, #15
 8000c20:	b2db      	uxtb	r3, r3
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3724      	adds	r7, #36	; 0x24
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bc80      	pop	{r7}
 8000c2a:	4770      	bx	lr

08000c2c <registers_adr_config>:

void registers_adr_config(Sensor* sen)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
	sen->TEST_CONFIG.adr = TEST_CONFIG;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	220f      	movs	r2, #15
 8000c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	sen->TEST_CONFIG.data = 0;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2200      	movs	r2, #0
 8000c40:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	sen->DEVICE_CONFIG.adr = DEVICE_CONFIG;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2200      	movs	r2, #0
 8000c48:	709a      	strb	r2, [r3, #2]
	sen->DEVICE_CONFIG.data = 0;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	809a      	strh	r2, [r3, #4]
	sen->SENSOR_CONFIG.adr = SENSOR_CONFIG;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2201      	movs	r2, #1
 8000c54:	719a      	strb	r2, [r3, #6]
	sen->SENSOR_CONFIG.data = 0;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	2200      	movs	r2, #0
 8000c5a:	811a      	strh	r2, [r3, #8]
	sen->SYSTEM_CONFIG.adr = SYSTEM_CONFIG;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2202      	movs	r2, #2
 8000c60:	729a      	strb	r2, [r3, #10]
	sen->SYSTEM_CONFIG.data = 0;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2200      	movs	r2, #0
 8000c66:	819a      	strh	r2, [r3, #12]
	sen->CONV_STATUS.adr = CONV_STATUS;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2208      	movs	r2, #8
 8000c6c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sen->CONV_STATUS.data = 0;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2200      	movs	r2, #0
 8000c74:	849a      	strh	r2, [r3, #36]	; 0x24
	sen->X_CH_RESULT.adr = X_CH_RESULT;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2209      	movs	r2, #9
 8000c7a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	sen->X_CH_RESULT.data = 0;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2200      	movs	r2, #0
 8000c82:	851a      	strh	r2, [r3, #40]	; 0x28
	sen->Y_CH_RESULT.adr = Y_CH_RESULT;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	220a      	movs	r2, #10
 8000c88:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	sen->Y_CH_RESULT.data = 0;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2200      	movs	r2, #0
 8000c90:	859a      	strh	r2, [r3, #44]	; 0x2c
	sen->Z_CH_RESULT.adr = Z_CH_RESULT;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	220b      	movs	r2, #11
 8000c96:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	sen->Z_CH_RESULT.data = 0;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	861a      	strh	r2, [r3, #48]	; 0x30

}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bc80      	pop	{r7}
 8000ca8:	4770      	bx	lr

08000caa <read_register>:

uint16_t read_register(Sensor* sen,REGISTER_ADR reg)
{
 8000caa:	b580      	push	{r7, lr}
 8000cac:	b084      	sub	sp, #16
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
 8000cb2:	460b      	mov	r3, r1
 8000cb4:	70fb      	strb	r3, [r7, #3]
	uint16_t* pRegData=NULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	60fb      	str	r3, [r7, #12]
	uint8_t regAdr = -1;
 8000cba:	23ff      	movs	r3, #255	; 0xff
 8000cbc:	72fb      	strb	r3, [r7, #11]

	if(reg==DEVICE_CONFIG)
 8000cbe:	78fb      	ldrb	r3, [r7, #3]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d106      	bne.n	8000cd2 <read_register+0x28>
	{
		pRegData = &(sen->DEVICE_CONFIG.data);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	3304      	adds	r3, #4
 8000cc8:	60fb      	str	r3, [r7, #12]
		regAdr = sen->DEVICE_CONFIG.adr;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	789b      	ldrb	r3, [r3, #2]
 8000cce:	72fb      	strb	r3, [r7, #11]
 8000cd0:	e03d      	b.n	8000d4e <read_register+0xa4>
	}
	else if(reg==SENSOR_CONFIG)
 8000cd2:	78fb      	ldrb	r3, [r7, #3]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d106      	bne.n	8000ce6 <read_register+0x3c>
	{
		pRegData = &(sen->SENSOR_CONFIG.data);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	3308      	adds	r3, #8
 8000cdc:	60fb      	str	r3, [r7, #12]
		regAdr = sen->SENSOR_CONFIG.adr;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	799b      	ldrb	r3, [r3, #6]
 8000ce2:	72fb      	strb	r3, [r7, #11]
 8000ce4:	e033      	b.n	8000d4e <read_register+0xa4>
	}
	else if(reg==SYSTEM_CONFIG)
 8000ce6:	78fb      	ldrb	r3, [r7, #3]
 8000ce8:	2b02      	cmp	r3, #2
 8000cea:	d106      	bne.n	8000cfa <read_register+0x50>
	{
		pRegData = &(sen->SYSTEM_CONFIG.data);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	330c      	adds	r3, #12
 8000cf0:	60fb      	str	r3, [r7, #12]
		regAdr = sen->SYSTEM_CONFIG.adr;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	7a9b      	ldrb	r3, [r3, #10]
 8000cf6:	72fb      	strb	r3, [r7, #11]
 8000cf8:	e029      	b.n	8000d4e <read_register+0xa4>
	}
	else if(reg==TEST_CONFIG)
 8000cfa:	78fb      	ldrb	r3, [r7, #3]
 8000cfc:	2b0f      	cmp	r3, #15
 8000cfe:	d107      	bne.n	8000d10 <read_register+0x66>
	{
		pRegData = &(sen->TEST_CONFIG.data);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	3340      	adds	r3, #64	; 0x40
 8000d04:	60fb      	str	r3, [r7, #12]
		regAdr = sen->TEST_CONFIG.adr;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8000d0c:	72fb      	strb	r3, [r7, #11]
 8000d0e:	e01e      	b.n	8000d4e <read_register+0xa4>
	}
	else if(reg==CONV_STATUS)
 8000d10:	78fb      	ldrb	r3, [r7, #3]
 8000d12:	2b08      	cmp	r3, #8
 8000d14:	d107      	bne.n	8000d26 <read_register+0x7c>
	{
		pRegData = &(sen->CONV_STATUS.data);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	3324      	adds	r3, #36	; 0x24
 8000d1a:	60fb      	str	r3, [r7, #12]
		regAdr = sen->CONV_STATUS.adr;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8000d22:	72fb      	strb	r3, [r7, #11]
 8000d24:	e013      	b.n	8000d4e <read_register+0xa4>
	}
	else if(reg==X_CH_RESULT)
 8000d26:	78fb      	ldrb	r3, [r7, #3]
 8000d28:	2b09      	cmp	r3, #9
 8000d2a:	d107      	bne.n	8000d3c <read_register+0x92>
	{
		pRegData = &(sen->X_CH_RESULT.data);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	3328      	adds	r3, #40	; 0x28
 8000d30:	60fb      	str	r3, [r7, #12]
		regAdr = sen->X_CH_RESULT.adr;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8000d38:	72fb      	strb	r3, [r7, #11]
 8000d3a:	e008      	b.n	8000d4e <read_register+0xa4>
	}

	else if((pRegData==NULL)||(regAdr==-1))
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d102      	bne.n	8000d48 <read_register+0x9e>
	{
		return -1;
 8000d42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d46:	e014      	b.n	8000d72 <read_register+0xc8>
	}
	else
	{
		return -1;
 8000d48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d4c:	e011      	b.n	8000d72 <read_register+0xc8>
	}

	select_sensor(sen->adr);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 f8b8 	bl	8000ec8 <select_sensor>
	*pRegData = spi_read_reg(regAdr, pRegData);
 8000d58:	7afb      	ldrb	r3, [r7, #11]
 8000d5a:	68f9      	ldr	r1, [r7, #12]
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f000 fa31 	bl	80011c4 <spi_read_reg>
 8000d62:	4603      	mov	r3, r0
 8000d64:	461a      	mov	r2, r3
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	801a      	strh	r2, [r3, #0]
	deselect_sensor();
 8000d6a:	f000 f8cf 	bl	8000f0c <deselect_sensor>
	return *pRegData;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	881b      	ldrh	r3, [r3, #0]
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <device_config>:
	}
	deselect_sensor();
}

void device_config(Sensor* sen)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b084      	sub	sp, #16
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
	//Current value: 0x502C → 0b0101 0000 0010 1100
	select_sensor(sen->adr);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	4618      	mov	r0, r3
 8000d88:	f000 f89e 	bl	8000ec8 <select_sensor>
	uint16_t* pRegData= &(sen->DEVICE_CONFIG.data);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	3304      	adds	r3, #4
 8000d90:	60fb      	str	r3, [r7, #12]
	writeToRegister(pRegData, CONV_AVG, 0x05); // Best SNR
 8000d92:	2205      	movs	r2, #5
 8000d94:	210c      	movs	r1, #12
 8000d96:	68f8      	ldr	r0, [r7, #12]
 8000d98:	f7ff fe49 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData, MAG_TEMPCO,0x00); //Temperature coefficient 0%
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2108      	movs	r1, #8
 8000da0:	68f8      	ldr	r0, [r7, #12]
 8000da2:	f7ff fe44 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData, OPERATING_MODE, 0x2); //Continuous conversion
 8000da6:	2202      	movs	r2, #2
 8000da8:	2104      	movs	r1, #4
 8000daa:	68f8      	ldr	r0, [r7, #12]
 8000dac:	f7ff fe3f 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData, T_CH_EN, 0x01);
 8000db0:	2201      	movs	r2, #1
 8000db2:	2103      	movs	r1, #3
 8000db4:	68f8      	ldr	r0, [r7, #12]
 8000db6:	f7ff fe3a 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData, T_RATE, 0x01);
 8000dba:	2201      	movs	r2, #1
 8000dbc:	2102      	movs	r1, #2
 8000dbe:	68f8      	ldr	r0, [r7, #12]
 8000dc0:	f7ff fe35 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData, T_HLT_EN, 0x00);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2101      	movs	r1, #1
 8000dc8:	68f8      	ldr	r0, [r7, #12]
 8000dca:	f7ff fe30 	bl	8000a2e <writeToRegister>


	spi_write_reg(sen->DEVICE_CONFIG.adr, pRegData);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	789b      	ldrb	r3, [r3, #2]
 8000dd2:	68f9      	ldr	r1, [r7, #12]
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f000 fa2b 	bl	8001230 <spi_write_reg>
	deselect_sensor();
 8000dda:	f000 f897 	bl	8000f0c <deselect_sensor>
}
 8000dde:	bf00      	nop
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <sensor_config>:


void sensor_config(Sensor* sen)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b084      	sub	sp, #16
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
	//Current value: 0x1055 → 0b0001 0000 0101 0101
	uint16_t* pRegData= &(sen->SENSOR_CONFIG.data);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	3308      	adds	r3, #8
 8000df2:	60fb      	str	r3, [r7, #12]
	select_sensor(sen->adr);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f000 f865 	bl	8000ec8 <select_sensor>
	writeToRegister(pRegData,ANGLE_EN ,0x00);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	210e      	movs	r1, #14
 8000e02:	68f8      	ldr	r0, [r7, #12]
 8000e04:	f7ff fe13 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData,SLEEPTIME,0x04);//20ms sleeptime between conversions
 8000e08:	2204      	movs	r2, #4
 8000e0a:	210a      	movs	r1, #10
 8000e0c:	68f8      	ldr	r0, [r7, #12]
 8000e0e:	f7ff fe0e 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData,MAG_CH_EN,0x1);//Only X chanel enabled
 8000e12:	2201      	movs	r2, #1
 8000e14:	2106      	movs	r1, #6
 8000e16:	68f8      	ldr	r0, [r7, #12]
 8000e18:	f7ff fe09 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData,Z_RANGE,0x1);//+-75mT field range
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	2104      	movs	r1, #4
 8000e20:	68f8      	ldr	r0, [r7, #12]
 8000e22:	f7ff fe04 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData,Y_RANGE,0x1);//+-75mT field range
 8000e26:	2201      	movs	r2, #1
 8000e28:	2102      	movs	r1, #2
 8000e2a:	68f8      	ldr	r0, [r7, #12]
 8000e2c:	f7ff fdff 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData,X_RANGE,0x1);//+-75mT field range
 8000e30:	2201      	movs	r2, #1
 8000e32:	2100      	movs	r1, #0
 8000e34:	68f8      	ldr	r0, [r7, #12]
 8000e36:	f7ff fdfa 	bl	8000a2e <writeToRegister>

	spi_write_reg(sen->SENSOR_CONFIG.adr, pRegData);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	799b      	ldrb	r3, [r3, #6]
 8000e3e:	68f9      	ldr	r1, [r7, #12]
 8000e40:	4618      	mov	r0, r3
 8000e42:	f000 f9f5 	bl	8001230 <spi_write_reg>
	deselect_sensor();
 8000e46:	f000 f861 	bl	8000f0c <deselect_sensor>
}
 8000e4a:	bf00      	nop
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <system_config>:

void system_config(Sensor* sen)
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b084      	sub	sp, #16
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
	//Current value: 0x00
	uint16_t* pRegData= &(sen->SYSTEM_CONFIG.data);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	330c      	adds	r3, #12
 8000e5e:	60fb      	str	r3, [r7, #12]
	writeToRegister(pRegData, DIAG_SEL, 0x00);
 8000e60:	2200      	movs	r2, #0
 8000e62:	210c      	movs	r1, #12
 8000e64:	68f8      	ldr	r0, [r7, #12]
 8000e66:	f7ff fde2 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData, TRIGGER_MODE, 0x00); //Conversion on CS pulse
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2109      	movs	r1, #9
 8000e6e:	68f8      	ldr	r0, [r7, #12]
 8000e70:	f7ff fddd 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData, DATA_TYPE, 0x00);
 8000e74:	2200      	movs	r2, #0
 8000e76:	2106      	movs	r1, #6
 8000e78:	68f8      	ldr	r0, [r7, #12]
 8000e7a:	f7ff fdd8 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData, DIAG_EN, 0x00);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2105      	movs	r1, #5
 8000e82:	68f8      	ldr	r0, [r7, #12]
 8000e84:	f7ff fdd3 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData, Z_HLT_EN, 0);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	2102      	movs	r1, #2
 8000e8c:	68f8      	ldr	r0, [r7, #12]
 8000e8e:	f7ff fdce 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData, Y_HLT_EN, 0);
 8000e92:	2200      	movs	r2, #0
 8000e94:	2101      	movs	r1, #1
 8000e96:	68f8      	ldr	r0, [r7, #12]
 8000e98:	f7ff fdc9 	bl	8000a2e <writeToRegister>
	writeToRegister(pRegData, X_HLT_EN, 0);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	68f8      	ldr	r0, [r7, #12]
 8000ea2:	f7ff fdc4 	bl	8000a2e <writeToRegister>

	select_sensor(sen->adr);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f000 f80c 	bl	8000ec8 <select_sensor>
	spi_write_reg(sen->SYSTEM_CONFIG.adr, pRegData);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	7a9b      	ldrb	r3, [r3, #10]
 8000eb4:	68f9      	ldr	r1, [r7, #12]
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f000 f9ba 	bl	8001230 <spi_write_reg>
	deselect_sensor();
 8000ebc:	f000 f826 	bl	8000f0c <deselect_sensor>
}
 8000ec0:	bf00      	nop
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <select_sensor>:

void select_sensor(uint8_t adr)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
	uint16_t message = ~(1 << (8-adr + 7));
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	f1c3 030f 	rsb	r3, r3, #15
 8000ed8:	2201      	movs	r2, #1
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	81fb      	strh	r3, [r7, #14]
    set_sh_reg_OE(1);
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	f000 f828 	bl	8000f3c <set_sh_reg_OE>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&message, 2, 10);
 8000eec:	f107 010e 	add.w	r1, r7, #14
 8000ef0:	230a      	movs	r3, #10
 8000ef2:	2202      	movs	r2, #2
 8000ef4:	4804      	ldr	r0, [pc, #16]	; (8000f08 <select_sensor+0x40>)
 8000ef6:	f001 ff33 	bl	8002d60 <HAL_SPI_Transmit>
    set_sh_reg_OE(0);
 8000efa:	2000      	movs	r0, #0
 8000efc:	f000 f81e 	bl	8000f3c <set_sh_reg_OE>
}
 8000f00:	bf00      	nop
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	200000d4 	.word	0x200000d4

08000f0c <deselect_sensor>:

void deselect_sensor()
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
	uint16_t message = 0xFFFF;
 8000f12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f16:	80fb      	strh	r3, [r7, #6]
    set_sh_reg_OE(1);
 8000f18:	2001      	movs	r0, #1
 8000f1a:	f000 f80f 	bl	8000f3c <set_sh_reg_OE>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)&message, 2, 10);
 8000f1e:	1db9      	adds	r1, r7, #6
 8000f20:	230a      	movs	r3, #10
 8000f22:	2202      	movs	r2, #2
 8000f24:	4804      	ldr	r0, [pc, #16]	; (8000f38 <deselect_sensor+0x2c>)
 8000f26:	f001 ff1b 	bl	8002d60 <HAL_SPI_Transmit>
    set_sh_reg_OE(0);
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f000 f806 	bl	8000f3c <set_sh_reg_OE>
}
 8000f30:	bf00      	nop
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	200000d4 	.word	0x200000d4

08000f3c <set_sh_reg_OE>:

void set_sh_reg_OE(uint32_t value)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(OE_GPIO_Port, OE_Pin, value);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	461a      	mov	r2, r3
 8000f4a:	2110      	movs	r1, #16
 8000f4c:	4803      	ldr	r0, [pc, #12]	; (8000f5c <set_sh_reg_OE+0x20>)
 8000f4e:	f001 f915 	bl	800217c <HAL_GPIO_WritePin>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40011000 	.word	0x40011000

08000f60 <calculate_B>:

int32_t calculate_B(int32_t data)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b087      	sub	sp, #28
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
	int32_t B=0;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	60fb      	str	r3, [r7, #12]
	int32_t sum=0;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	617b      	str	r3, [r7, #20]
	int32_t sign = -((data&(1<<15)?1:0)*(1<<15));
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	13db      	asrs	r3, r3, #15
 8000f74:	f003 0201 	and.w	r2, r3, #1
 8000f78:	4613      	mov	r3, r2
 8000f7a:	045b      	lsls	r3, r3, #17
 8000f7c:	1a9b      	subs	r3, r3, r2
 8000f7e:	03db      	lsls	r3, r3, #15
 8000f80:	60bb      	str	r3, [r7, #8]
	for(int i=0;i<=14;i++)
 8000f82:	2300      	movs	r3, #0
 8000f84:	613b      	str	r3, [r7, #16]
 8000f86:	e013      	b.n	8000fb0 <calculate_B+0x50>
	{
		sum += ((data&(1<<i)?1:0)*(1<<i));
 8000f88:	2201      	movs	r2, #1
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	409a      	lsls	r2, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4013      	ands	r3, r2
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	bf14      	ite	ne
 8000f96:	2301      	movne	r3, #1
 8000f98:	2300      	moveq	r3, #0
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa4:	697a      	ldr	r2, [r7, #20]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	617b      	str	r3, [r7, #20]
	for(int i=0;i<=14;i++)
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	3301      	adds	r3, #1
 8000fae:	613b      	str	r3, [r7, #16]
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	2b0e      	cmp	r3, #14
 8000fb4:	dde8      	ble.n	8000f88 <calculate_B+0x28>
	}

	B = ((sign + sum)/(1<<16))*2*75;
 8000fb6:	68ba      	ldr	r2, [r7, #8]
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	4413      	add	r3, r2
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	da02      	bge.n	8000fc6 <calculate_B+0x66>
 8000fc0:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000fc4:	33ff      	adds	r3, #255	; 0xff
 8000fc6:	141b      	asrs	r3, r3, #16
 8000fc8:	461a      	mov	r2, r3
 8000fca:	2396      	movs	r3, #150	; 0x96
 8000fcc:	fb02 f303 	mul.w	r3, r2, r3
 8000fd0:	60fb      	str	r3, [r7, #12]
	return B;
 8000fd2:	68fb      	ldr	r3, [r7, #12]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	371c      	adds	r7, #28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bc80      	pop	{r7}
 8000fdc:	4770      	bx	lr
	...

08000fe0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000fe4:	4b17      	ldr	r3, [pc, #92]	; (8001044 <MX_SPI1_Init+0x64>)
 8000fe6:	4a18      	ldr	r2, [pc, #96]	; (8001048 <MX_SPI1_Init+0x68>)
 8000fe8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fea:	4b16      	ldr	r3, [pc, #88]	; (8001044 <MX_SPI1_Init+0x64>)
 8000fec:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ff0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ff2:	4b14      	ldr	r3, [pc, #80]	; (8001044 <MX_SPI1_Init+0x64>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ff8:	4b12      	ldr	r3, [pc, #72]	; (8001044 <MX_SPI1_Init+0x64>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ffe:	4b11      	ldr	r3, [pc, #68]	; (8001044 <MX_SPI1_Init+0x64>)
 8001000:	2200      	movs	r2, #0
 8001002:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001004:	4b0f      	ldr	r3, [pc, #60]	; (8001044 <MX_SPI1_Init+0x64>)
 8001006:	2200      	movs	r2, #0
 8001008:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800100a:	4b0e      	ldr	r3, [pc, #56]	; (8001044 <MX_SPI1_Init+0x64>)
 800100c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001010:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001012:	4b0c      	ldr	r3, [pc, #48]	; (8001044 <MX_SPI1_Init+0x64>)
 8001014:	2210      	movs	r2, #16
 8001016:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001018:	4b0a      	ldr	r3, [pc, #40]	; (8001044 <MX_SPI1_Init+0x64>)
 800101a:	2200      	movs	r2, #0
 800101c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800101e:	4b09      	ldr	r3, [pc, #36]	; (8001044 <MX_SPI1_Init+0x64>)
 8001020:	2200      	movs	r2, #0
 8001022:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001024:	4b07      	ldr	r3, [pc, #28]	; (8001044 <MX_SPI1_Init+0x64>)
 8001026:	2200      	movs	r2, #0
 8001028:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800102a:	4b06      	ldr	r3, [pc, #24]	; (8001044 <MX_SPI1_Init+0x64>)
 800102c:	220a      	movs	r2, #10
 800102e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001030:	4804      	ldr	r0, [pc, #16]	; (8001044 <MX_SPI1_Init+0x64>)
 8001032:	f001 fe11 	bl	8002c58 <HAL_SPI_Init>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800103c:	f7ff fcf2 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}
 8001044:	2000007c 	.word	0x2000007c
 8001048:	40013000 	.word	0x40013000

0800104c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001050:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <MX_SPI2_Init+0x64>)
 8001052:	4a18      	ldr	r2, [pc, #96]	; (80010b4 <MX_SPI2_Init+0x68>)
 8001054:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001056:	4b16      	ldr	r3, [pc, #88]	; (80010b0 <MX_SPI2_Init+0x64>)
 8001058:	f44f 7282 	mov.w	r2, #260	; 0x104
 800105c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800105e:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <MX_SPI2_Init+0x64>)
 8001060:	2200      	movs	r2, #0
 8001062:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001064:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <MX_SPI2_Init+0x64>)
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800106a:	4b11      	ldr	r3, [pc, #68]	; (80010b0 <MX_SPI2_Init+0x64>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001070:	4b0f      	ldr	r3, [pc, #60]	; (80010b0 <MX_SPI2_Init+0x64>)
 8001072:	2200      	movs	r2, #0
 8001074:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001076:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <MX_SPI2_Init+0x64>)
 8001078:	f44f 7200 	mov.w	r2, #512	; 0x200
 800107c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800107e:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <MX_SPI2_Init+0x64>)
 8001080:	2230      	movs	r2, #48	; 0x30
 8001082:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8001084:	4b0a      	ldr	r3, [pc, #40]	; (80010b0 <MX_SPI2_Init+0x64>)
 8001086:	2280      	movs	r2, #128	; 0x80
 8001088:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800108a:	4b09      	ldr	r3, [pc, #36]	; (80010b0 <MX_SPI2_Init+0x64>)
 800108c:	2200      	movs	r2, #0
 800108e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001090:	4b07      	ldr	r3, [pc, #28]	; (80010b0 <MX_SPI2_Init+0x64>)
 8001092:	2200      	movs	r2, #0
 8001094:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001096:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <MX_SPI2_Init+0x64>)
 8001098:	220a      	movs	r2, #10
 800109a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800109c:	4804      	ldr	r0, [pc, #16]	; (80010b0 <MX_SPI2_Init+0x64>)
 800109e:	f001 fddb 	bl	8002c58 <HAL_SPI_Init>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80010a8:	f7ff fcbc 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	200000d4 	.word	0x200000d4
 80010b4:	40003800 	.word	0x40003800

080010b8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08a      	sub	sp, #40	; 0x28
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c0:	f107 0318 	add.w	r3, r7, #24
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
 80010cc:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a37      	ldr	r2, [pc, #220]	; (80011b0 <HAL_SPI_MspInit+0xf8>)
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d130      	bne.n	800113a <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010d8:	4b36      	ldr	r3, [pc, #216]	; (80011b4 <HAL_SPI_MspInit+0xfc>)
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	4a35      	ldr	r2, [pc, #212]	; (80011b4 <HAL_SPI_MspInit+0xfc>)
 80010de:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010e2:	6193      	str	r3, [r2, #24]
 80010e4:	4b33      	ldr	r3, [pc, #204]	; (80011b4 <HAL_SPI_MspInit+0xfc>)
 80010e6:	699b      	ldr	r3, [r3, #24]
 80010e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010ec:	617b      	str	r3, [r7, #20]
 80010ee:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f0:	4b30      	ldr	r3, [pc, #192]	; (80011b4 <HAL_SPI_MspInit+0xfc>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a2f      	ldr	r2, [pc, #188]	; (80011b4 <HAL_SPI_MspInit+0xfc>)
 80010f6:	f043 0304 	orr.w	r3, r3, #4
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b2d      	ldr	r3, [pc, #180]	; (80011b4 <HAL_SPI_MspInit+0xfc>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f003 0304 	and.w	r3, r3, #4
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001108:	23a0      	movs	r3, #160	; 0xa0
 800110a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110c:	2302      	movs	r3, #2
 800110e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001110:	2303      	movs	r3, #3
 8001112:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001114:	f107 0318 	add.w	r3, r7, #24
 8001118:	4619      	mov	r1, r3
 800111a:	4827      	ldr	r0, [pc, #156]	; (80011b8 <HAL_SPI_MspInit+0x100>)
 800111c:	f000 fe9a 	bl	8001e54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001120:	2340      	movs	r3, #64	; 0x40
 8001122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001124:	2300      	movs	r3, #0
 8001126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112c:	f107 0318 	add.w	r3, r7, #24
 8001130:	4619      	mov	r1, r3
 8001132:	4821      	ldr	r0, [pc, #132]	; (80011b8 <HAL_SPI_MspInit+0x100>)
 8001134:	f000 fe8e 	bl	8001e54 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001138:	e036      	b.n	80011a8 <HAL_SPI_MspInit+0xf0>
  else if(spiHandle->Instance==SPI2)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a1f      	ldr	r2, [pc, #124]	; (80011bc <HAL_SPI_MspInit+0x104>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d131      	bne.n	80011a8 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001144:	4b1b      	ldr	r3, [pc, #108]	; (80011b4 <HAL_SPI_MspInit+0xfc>)
 8001146:	69db      	ldr	r3, [r3, #28]
 8001148:	4a1a      	ldr	r2, [pc, #104]	; (80011b4 <HAL_SPI_MspInit+0xfc>)
 800114a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800114e:	61d3      	str	r3, [r2, #28]
 8001150:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <HAL_SPI_MspInit+0xfc>)
 8001152:	69db      	ldr	r3, [r3, #28]
 8001154:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800115c:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <HAL_SPI_MspInit+0xfc>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	4a14      	ldr	r2, [pc, #80]	; (80011b4 <HAL_SPI_MspInit+0xfc>)
 8001162:	f043 0308 	orr.w	r3, r3, #8
 8001166:	6193      	str	r3, [r2, #24]
 8001168:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <HAL_SPI_MspInit+0xfc>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	f003 0308 	and.w	r3, r3, #8
 8001170:	60bb      	str	r3, [r7, #8]
 8001172:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SCK_SHREG_Pin|MOSI_SHREG_Pin;
 8001174:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001178:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117a:	2302      	movs	r3, #2
 800117c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800117e:	2303      	movs	r3, #3
 8001180:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001182:	f107 0318 	add.w	r3, r7, #24
 8001186:	4619      	mov	r1, r3
 8001188:	480d      	ldr	r0, [pc, #52]	; (80011c0 <HAL_SPI_MspInit+0x108>)
 800118a:	f000 fe63 	bl	8001e54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MISO_SHREG_Pin;
 800118e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001192:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001194:	2300      	movs	r3, #0
 8001196:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(MISO_SHREG_GPIO_Port, &GPIO_InitStruct);
 800119c:	f107 0318 	add.w	r3, r7, #24
 80011a0:	4619      	mov	r1, r3
 80011a2:	4807      	ldr	r0, [pc, #28]	; (80011c0 <HAL_SPI_MspInit+0x108>)
 80011a4:	f000 fe56 	bl	8001e54 <HAL_GPIO_Init>
}
 80011a8:	bf00      	nop
 80011aa:	3728      	adds	r7, #40	; 0x28
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40013000 	.word	0x40013000
 80011b4:	40021000 	.word	0x40021000
 80011b8:	40010800 	.word	0x40010800
 80011bc:	40003800 	.word	0x40003800
 80011c0:	40010c00 	.word	0x40010c00

080011c4 <spi_read_reg>:
#include "main.h"

#define SPI_MESSAGE_LENGTH 4

uint16_t spi_read_reg(uint8_t regAdr, uint16_t *stat)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b088      	sub	sp, #32
 80011c8:	af02      	add	r7, sp, #8
 80011ca:	4603      	mov	r3, r0
 80011cc:	6039      	str	r1, [r7, #0]
 80011ce:	71fb      	strb	r3, [r7, #7]
	uint8_t txData[4]={0x00};
 80011d0:	2300      	movs	r3, #0
 80011d2:	613b      	str	r3, [r7, #16]
	uint8_t rxData[4]={0x00};
 80011d4:	2300      	movs	r3, #0
 80011d6:	60fb      	str	r3, [r7, #12]
	uint16_t msg;
	HAL_StatusTypeDef status;
	regAdr |= 0x80; //MSB 1 for reading
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80011de:	71fb      	strb	r3, [r7, #7]
	txData[0] = regAdr;
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	743b      	strb	r3, [r7, #16]
	status = HAL_SPI_TransmitReceive(&hspi1,txData,rxData,4,10);
 80011e4:	f107 020c 	add.w	r2, r7, #12
 80011e8:	f107 0110 	add.w	r1, r7, #16
 80011ec:	230a      	movs	r3, #10
 80011ee:	9300      	str	r3, [sp, #0]
 80011f0:	2304      	movs	r3, #4
 80011f2:	480e      	ldr	r0, [pc, #56]	; (800122c <spi_read_reg+0x68>)
 80011f4:	f001 fef7 	bl	8002fe6 <HAL_SPI_TransmitReceive>
 80011f8:	4603      	mov	r3, r0
 80011fa:	75fb      	strb	r3, [r7, #23]
	*stat = (rxData[0]<<8) + rxData[3];
 80011fc:	7b3b      	ldrb	r3, [r7, #12]
 80011fe:	b29b      	uxth	r3, r3
 8001200:	021b      	lsls	r3, r3, #8
 8001202:	b29a      	uxth	r2, r3
 8001204:	7bfb      	ldrb	r3, [r7, #15]
 8001206:	b29b      	uxth	r3, r3
 8001208:	4413      	add	r3, r2
 800120a:	b29a      	uxth	r2, r3
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	801a      	strh	r2, [r3, #0]
	msg = ((rxData[1]<<8) + rxData[2]);
 8001210:	7b7b      	ldrb	r3, [r7, #13]
 8001212:	b29b      	uxth	r3, r3
 8001214:	021b      	lsls	r3, r3, #8
 8001216:	b29a      	uxth	r2, r3
 8001218:	7bbb      	ldrb	r3, [r7, #14]
 800121a:	b29b      	uxth	r3, r3
 800121c:	4413      	add	r3, r2
 800121e:	82bb      	strh	r3, [r7, #20]
	return msg;
 8001220:	8abb      	ldrh	r3, [r7, #20]
}
 8001222:	4618      	mov	r0, r3
 8001224:	3718      	adds	r7, #24
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	2000007c 	.word	0x2000007c

08001230 <spi_write_reg>:

void spi_write_reg(REGISTER_ADR regAdr,uint16_t* pRegData)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	6039      	str	r1, [r7, #0]
 800123a:	71fb      	strb	r3, [r7, #7]
	uint8_t message[4];
	HAL_StatusTypeDef status;
	regAdr |= 0x00;              //First MSB bitm must be
	message[0] = regAdr;         //Write an address with first bit set to 0
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	723b      	strb	r3, [r7, #8]
	message[1] = *pRegData>>8;    //Write data to register 8MSB bits
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	881b      	ldrh	r3, [r3, #0]
 8001244:	0a1b      	lsrs	r3, r3, #8
 8001246:	b29b      	uxth	r3, r3
 8001248:	b2db      	uxtb	r3, r3
 800124a:	727b      	strb	r3, [r7, #9]
	message[2] = *pRegData;       //Write data to register 8LSB bits
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	b2db      	uxtb	r3, r3
 8001252:	72bb      	strb	r3, [r7, #10]
	message[3] = calc_crc(regAdr, pRegData); //TODO: CRC!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!        //Write cmd to start conversion on next CS going high
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	6839      	ldr	r1, [r7, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fc93 	bl	8000b84 <calc_crc>
 800125e:	4603      	mov	r3, r0
 8001260:	72fb      	strb	r3, [r7, #11]
	status = HAL_SPI_Transmit(&hspi1, message, SPI_MESSAGE_LENGTH, HAL_MAX_DELAY);
 8001262:	f107 0108 	add.w	r1, r7, #8
 8001266:	f04f 33ff 	mov.w	r3, #4294967295
 800126a:	2204      	movs	r2, #4
 800126c:	4804      	ldr	r0, [pc, #16]	; (8001280 <spi_write_reg+0x50>)
 800126e:	f001 fd77 	bl	8002d60 <HAL_SPI_Transmit>
 8001272:	4603      	mov	r3, r0
 8001274:	73fb      	strb	r3, [r7, #15]
}
 8001276:	bf00      	nop
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	2000007c 	.word	0x2000007c

08001284 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001284:	b480      	push	{r7}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800128a:	4b15      	ldr	r3, [pc, #84]	; (80012e0 <HAL_MspInit+0x5c>)
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	4a14      	ldr	r2, [pc, #80]	; (80012e0 <HAL_MspInit+0x5c>)
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	6193      	str	r3, [r2, #24]
 8001296:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <HAL_MspInit+0x5c>)
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012a2:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <HAL_MspInit+0x5c>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	4a0e      	ldr	r2, [pc, #56]	; (80012e0 <HAL_MspInit+0x5c>)
 80012a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ac:	61d3      	str	r3, [r2, #28]
 80012ae:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <HAL_MspInit+0x5c>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012ba:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <HAL_MspInit+0x60>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	4a04      	ldr	r2, [pc, #16]	; (80012e4 <HAL_MspInit+0x60>)
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012d6:	bf00      	nop
 80012d8:	3714      	adds	r7, #20
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr
 80012e0:	40021000 	.word	0x40021000
 80012e4:	40010000 	.word	0x40010000

080012e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012ec:	e7fe      	b.n	80012ec <NMI_Handler+0x4>

080012ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ee:	b480      	push	{r7}
 80012f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012f2:	e7fe      	b.n	80012f2 <HardFault_Handler+0x4>

080012f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f8:	e7fe      	b.n	80012f8 <MemManage_Handler+0x4>

080012fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012fa:	b480      	push	{r7}
 80012fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012fe:	e7fe      	b.n	80012fe <BusFault_Handler+0x4>

08001300 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001304:	e7fe      	b.n	8001304 <UsageFault_Handler+0x4>

08001306 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr

08001312 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001312:	b480      	push	{r7}
 8001314:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001316:	bf00      	nop
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr

0800131e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800131e:	b480      	push	{r7}
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001322:	bf00      	nop
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr

0800132a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800132e:	f000 f991 	bl	8001654 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
	...

08001338 <DMA2_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  */
void DMA2_Channel4_5_IRQHandler(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */

  /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800133c:	4802      	ldr	r0, [pc, #8]	; (8001348 <DMA2_Channel4_5_IRQHandler+0x10>)
 800133e:	f000 fb4d 	bl	80019dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */

  /* USER CODE END DMA2_Channel4_5_IRQn 1 */
}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	200001bc 	.word	0x200001bc

0800134c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001350:	bf00      	nop
 8001352:	46bd      	mov	sp, r7
 8001354:	bc80      	pop	{r7}
 8001356:	4770      	bx	lr

08001358 <MX_UART4_Init>:
UART_HandleTypeDef huart5;
DMA_HandleTypeDef hdma_uart4_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800135c:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <MX_UART4_Init+0x4c>)
 800135e:	4a12      	ldr	r2, [pc, #72]	; (80013a8 <MX_UART4_Init+0x50>)
 8001360:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001362:	4b10      	ldr	r3, [pc, #64]	; (80013a4 <MX_UART4_Init+0x4c>)
 8001364:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001368:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800136a:	4b0e      	ldr	r3, [pc, #56]	; (80013a4 <MX_UART4_Init+0x4c>)
 800136c:	2200      	movs	r2, #0
 800136e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001370:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <MX_UART4_Init+0x4c>)
 8001372:	2200      	movs	r2, #0
 8001374:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001376:	4b0b      	ldr	r3, [pc, #44]	; (80013a4 <MX_UART4_Init+0x4c>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800137c:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <MX_UART4_Init+0x4c>)
 800137e:	220c      	movs	r2, #12
 8001380:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001382:	4b08      	ldr	r3, [pc, #32]	; (80013a4 <MX_UART4_Init+0x4c>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001388:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <MX_UART4_Init+0x4c>)
 800138a:	2200      	movs	r2, #0
 800138c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800138e:	4805      	ldr	r0, [pc, #20]	; (80013a4 <MX_UART4_Init+0x4c>)
 8001390:	f002 f880 	bl	8003494 <HAL_UART_Init>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800139a:	f7ff fb43 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	2000012c 	.word	0x2000012c
 80013a8:	40004c00 	.word	0x40004c00

080013ac <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80013b0:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <MX_UART5_Init+0x4c>)
 80013b2:	4a12      	ldr	r2, [pc, #72]	; (80013fc <MX_UART5_Init+0x50>)
 80013b4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80013b6:	4b10      	ldr	r3, [pc, #64]	; (80013f8 <MX_UART5_Init+0x4c>)
 80013b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013bc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80013be:	4b0e      	ldr	r3, [pc, #56]	; (80013f8 <MX_UART5_Init+0x4c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80013c4:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <MX_UART5_Init+0x4c>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80013ca:	4b0b      	ldr	r3, [pc, #44]	; (80013f8 <MX_UART5_Init+0x4c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80013d0:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <MX_UART5_Init+0x4c>)
 80013d2:	220c      	movs	r2, #12
 80013d4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013d6:	4b08      	ldr	r3, [pc, #32]	; (80013f8 <MX_UART5_Init+0x4c>)
 80013d8:	2200      	movs	r2, #0
 80013da:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80013dc:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <MX_UART5_Init+0x4c>)
 80013de:	2200      	movs	r2, #0
 80013e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80013e2:	4805      	ldr	r0, [pc, #20]	; (80013f8 <MX_UART5_Init+0x4c>)
 80013e4:	f002 f856 	bl	8003494 <HAL_UART_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80013ee:	f7ff fb19 	bl	8000a24 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000174 	.word	0x20000174
 80013fc:	40005000 	.word	0x40005000

08001400 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08c      	sub	sp, #48	; 0x30
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001408:	f107 0320 	add.w	r3, r7, #32
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==UART4)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a51      	ldr	r2, [pc, #324]	; (8001560 <HAL_UART_MspInit+0x160>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d158      	bne.n	80014d2 <HAL_UART_MspInit+0xd2>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001420:	4b50      	ldr	r3, [pc, #320]	; (8001564 <HAL_UART_MspInit+0x164>)
 8001422:	69db      	ldr	r3, [r3, #28]
 8001424:	4a4f      	ldr	r2, [pc, #316]	; (8001564 <HAL_UART_MspInit+0x164>)
 8001426:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800142a:	61d3      	str	r3, [r2, #28]
 800142c:	4b4d      	ldr	r3, [pc, #308]	; (8001564 <HAL_UART_MspInit+0x164>)
 800142e:	69db      	ldr	r3, [r3, #28]
 8001430:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001434:	61fb      	str	r3, [r7, #28]
 8001436:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001438:	4b4a      	ldr	r3, [pc, #296]	; (8001564 <HAL_UART_MspInit+0x164>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	4a49      	ldr	r2, [pc, #292]	; (8001564 <HAL_UART_MspInit+0x164>)
 800143e:	f043 0310 	orr.w	r3, r3, #16
 8001442:	6193      	str	r3, [r2, #24]
 8001444:	4b47      	ldr	r3, [pc, #284]	; (8001564 <HAL_UART_MspInit+0x164>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	f003 0310 	and.w	r3, r3, #16
 800144c:	61bb      	str	r3, [r7, #24]
 800144e:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001450:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001454:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001456:	2302      	movs	r3, #2
 8001458:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800145a:	2303      	movs	r3, #3
 800145c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800145e:	f107 0320 	add.w	r3, r7, #32
 8001462:	4619      	mov	r1, r3
 8001464:	4840      	ldr	r0, [pc, #256]	; (8001568 <HAL_UART_MspInit+0x168>)
 8001466:	f000 fcf5 	bl	8001e54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800146a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800146e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001470:	2300      	movs	r3, #0
 8001472:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001474:	2300      	movs	r3, #0
 8001476:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001478:	f107 0320 	add.w	r3, r7, #32
 800147c:	4619      	mov	r1, r3
 800147e:	483a      	ldr	r0, [pc, #232]	; (8001568 <HAL_UART_MspInit+0x168>)
 8001480:	f000 fce8 	bl	8001e54 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel5;
 8001484:	4b39      	ldr	r3, [pc, #228]	; (800156c <HAL_UART_MspInit+0x16c>)
 8001486:	4a3a      	ldr	r2, [pc, #232]	; (8001570 <HAL_UART_MspInit+0x170>)
 8001488:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800148a:	4b38      	ldr	r3, [pc, #224]	; (800156c <HAL_UART_MspInit+0x16c>)
 800148c:	2210      	movs	r2, #16
 800148e:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001490:	4b36      	ldr	r3, [pc, #216]	; (800156c <HAL_UART_MspInit+0x16c>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001496:	4b35      	ldr	r3, [pc, #212]	; (800156c <HAL_UART_MspInit+0x16c>)
 8001498:	2280      	movs	r2, #128	; 0x80
 800149a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800149c:	4b33      	ldr	r3, [pc, #204]	; (800156c <HAL_UART_MspInit+0x16c>)
 800149e:	2200      	movs	r2, #0
 80014a0:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014a2:	4b32      	ldr	r3, [pc, #200]	; (800156c <HAL_UART_MspInit+0x16c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80014a8:	4b30      	ldr	r3, [pc, #192]	; (800156c <HAL_UART_MspInit+0x16c>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014ae:	4b2f      	ldr	r3, [pc, #188]	; (800156c <HAL_UART_MspInit+0x16c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80014b4:	482d      	ldr	r0, [pc, #180]	; (800156c <HAL_UART_MspInit+0x16c>)
 80014b6:	f000 fa1b 	bl	80018f0 <HAL_DMA_Init>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 80014c0:	f7ff fab0 	bl	8000a24 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	4a29      	ldr	r2, [pc, #164]	; (800156c <HAL_UART_MspInit+0x16c>)
 80014c8:	639a      	str	r2, [r3, #56]	; 0x38
 80014ca:	4a28      	ldr	r2, [pc, #160]	; (800156c <HAL_UART_MspInit+0x16c>)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 80014d0:	e041      	b.n	8001556 <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==UART5)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a27      	ldr	r2, [pc, #156]	; (8001574 <HAL_UART_MspInit+0x174>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d13c      	bne.n	8001556 <HAL_UART_MspInit+0x156>
    __HAL_RCC_UART5_CLK_ENABLE();
 80014dc:	4b21      	ldr	r3, [pc, #132]	; (8001564 <HAL_UART_MspInit+0x164>)
 80014de:	69db      	ldr	r3, [r3, #28]
 80014e0:	4a20      	ldr	r2, [pc, #128]	; (8001564 <HAL_UART_MspInit+0x164>)
 80014e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80014e6:	61d3      	str	r3, [r2, #28]
 80014e8:	4b1e      	ldr	r3, [pc, #120]	; (8001564 <HAL_UART_MspInit+0x164>)
 80014ea:	69db      	ldr	r3, [r3, #28]
 80014ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014f0:	617b      	str	r3, [r7, #20]
 80014f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f4:	4b1b      	ldr	r3, [pc, #108]	; (8001564 <HAL_UART_MspInit+0x164>)
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	4a1a      	ldr	r2, [pc, #104]	; (8001564 <HAL_UART_MspInit+0x164>)
 80014fa:	f043 0310 	orr.w	r3, r3, #16
 80014fe:	6193      	str	r3, [r2, #24]
 8001500:	4b18      	ldr	r3, [pc, #96]	; (8001564 <HAL_UART_MspInit+0x164>)
 8001502:	699b      	ldr	r3, [r3, #24]
 8001504:	f003 0310 	and.w	r3, r3, #16
 8001508:	613b      	str	r3, [r7, #16]
 800150a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800150c:	4b15      	ldr	r3, [pc, #84]	; (8001564 <HAL_UART_MspInit+0x164>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	4a14      	ldr	r2, [pc, #80]	; (8001564 <HAL_UART_MspInit+0x164>)
 8001512:	f043 0320 	orr.w	r3, r3, #32
 8001516:	6193      	str	r3, [r2, #24]
 8001518:	4b12      	ldr	r3, [pc, #72]	; (8001564 <HAL_UART_MspInit+0x164>)
 800151a:	699b      	ldr	r3, [r3, #24]
 800151c:	f003 0320 	and.w	r3, r3, #32
 8001520:	60fb      	str	r3, [r7, #12]
 8001522:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001524:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152a:	2302      	movs	r3, #2
 800152c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800152e:	2303      	movs	r3, #3
 8001530:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001532:	f107 0320 	add.w	r3, r7, #32
 8001536:	4619      	mov	r1, r3
 8001538:	480b      	ldr	r0, [pc, #44]	; (8001568 <HAL_UART_MspInit+0x168>)
 800153a:	f000 fc8b 	bl	8001e54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800153e:	2304      	movs	r3, #4
 8001540:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001542:	2300      	movs	r3, #0
 8001544:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800154a:	f107 0320 	add.w	r3, r7, #32
 800154e:	4619      	mov	r1, r3
 8001550:	4809      	ldr	r0, [pc, #36]	; (8001578 <HAL_UART_MspInit+0x178>)
 8001552:	f000 fc7f 	bl	8001e54 <HAL_GPIO_Init>
}
 8001556:	bf00      	nop
 8001558:	3730      	adds	r7, #48	; 0x30
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40004c00 	.word	0x40004c00
 8001564:	40021000 	.word	0x40021000
 8001568:	40011000 	.word	0x40011000
 800156c:	200001bc 	.word	0x200001bc
 8001570:	40020458 	.word	0x40020458
 8001574:	40005000 	.word	0x40005000
 8001578:	40011400 	.word	0x40011400

0800157c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800157c:	f7ff fee6 	bl	800134c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001580:	480b      	ldr	r0, [pc, #44]	; (80015b0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001582:	490c      	ldr	r1, [pc, #48]	; (80015b4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001584:	4a0c      	ldr	r2, [pc, #48]	; (80015b8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001586:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001588:	e002      	b.n	8001590 <LoopCopyDataInit>

0800158a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800158a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800158c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800158e:	3304      	adds	r3, #4

08001590 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001590:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001592:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001594:	d3f9      	bcc.n	800158a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001596:	4a09      	ldr	r2, [pc, #36]	; (80015bc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001598:	4c09      	ldr	r4, [pc, #36]	; (80015c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800159a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800159c:	e001      	b.n	80015a2 <LoopFillZerobss>

0800159e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800159e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015a0:	3204      	adds	r2, #4

080015a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015a4:	d3fb      	bcc.n	800159e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015a6:	f002 f85b 	bl	8003660 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015aa:	f7ff f941 	bl	8000830 <main>
  bx lr
 80015ae:	4770      	bx	lr
  ldr r0, =_sdata
 80015b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015b4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80015b8:	08003710 	.word	0x08003710
  ldr r2, =_sbss
 80015bc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80015c0:	20000204 	.word	0x20000204

080015c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015c4:	e7fe      	b.n	80015c4 <ADC1_2_IRQHandler>
	...

080015c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015cc:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <HAL_Init+0x28>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a07      	ldr	r2, [pc, #28]	; (80015f0 <HAL_Init+0x28>)
 80015d2:	f043 0310 	orr.w	r3, r3, #16
 80015d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d8:	2003      	movs	r0, #3
 80015da:	f000 f947 	bl	800186c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015de:	200f      	movs	r0, #15
 80015e0:	f000 f808 	bl	80015f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015e4:	f7ff fe4e 	bl	8001284 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40022000 	.word	0x40022000

080015f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015fc:	4b12      	ldr	r3, [pc, #72]	; (8001648 <HAL_InitTick+0x54>)
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	4b12      	ldr	r3, [pc, #72]	; (800164c <HAL_InitTick+0x58>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	4619      	mov	r1, r3
 8001606:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800160a:	fbb3 f3f1 	udiv	r3, r3, r1
 800160e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001612:	4618      	mov	r0, r3
 8001614:	f000 f95f 	bl	80018d6 <HAL_SYSTICK_Config>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e00e      	b.n	8001640 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2b0f      	cmp	r3, #15
 8001626:	d80a      	bhi.n	800163e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001628:	2200      	movs	r2, #0
 800162a:	6879      	ldr	r1, [r7, #4]
 800162c:	f04f 30ff 	mov.w	r0, #4294967295
 8001630:	f000 f927 	bl	8001882 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001634:	4a06      	ldr	r2, [pc, #24]	; (8001650 <HAL_InitTick+0x5c>)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800163a:	2300      	movs	r3, #0
 800163c:	e000      	b.n	8001640 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
}
 8001640:	4618      	mov	r0, r3
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000000 	.word	0x20000000
 800164c:	20000008 	.word	0x20000008
 8001650:	20000004 	.word	0x20000004

08001654 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001658:	4b05      	ldr	r3, [pc, #20]	; (8001670 <HAL_IncTick+0x1c>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	461a      	mov	r2, r3
 800165e:	4b05      	ldr	r3, [pc, #20]	; (8001674 <HAL_IncTick+0x20>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4413      	add	r3, r2
 8001664:	4a03      	ldr	r2, [pc, #12]	; (8001674 <HAL_IncTick+0x20>)
 8001666:	6013      	str	r3, [r2, #0]
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr
 8001670:	20000008 	.word	0x20000008
 8001674:	20000200 	.word	0x20000200

08001678 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return uwTick;
 800167c:	4b02      	ldr	r3, [pc, #8]	; (8001688 <HAL_GetTick+0x10>)
 800167e:	681b      	ldr	r3, [r3, #0]
}
 8001680:	4618      	mov	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr
 8001688:	20000200 	.word	0x20000200

0800168c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001694:	f7ff fff0 	bl	8001678 <HAL_GetTick>
 8001698:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a4:	d005      	beq.n	80016b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016a6:	4b0a      	ldr	r3, [pc, #40]	; (80016d0 <HAL_Delay+0x44>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	461a      	mov	r2, r3
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	4413      	add	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016b2:	bf00      	nop
 80016b4:	f7ff ffe0 	bl	8001678 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d8f7      	bhi.n	80016b4 <HAL_Delay+0x28>
  {
  }
}
 80016c4:	bf00      	nop
 80016c6:	bf00      	nop
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20000008 	.word	0x20000008

080016d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f003 0307 	and.w	r3, r3, #7
 80016e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e4:	4b0c      	ldr	r3, [pc, #48]	; (8001718 <__NVIC_SetPriorityGrouping+0x44>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ea:	68ba      	ldr	r2, [r7, #8]
 80016ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016f0:	4013      	ands	r3, r2
 80016f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001700:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001706:	4a04      	ldr	r2, [pc, #16]	; (8001718 <__NVIC_SetPriorityGrouping+0x44>)
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	60d3      	str	r3, [r2, #12]
}
 800170c:	bf00      	nop
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001720:	4b04      	ldr	r3, [pc, #16]	; (8001734 <__NVIC_GetPriorityGrouping+0x18>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	0a1b      	lsrs	r3, r3, #8
 8001726:	f003 0307 	and.w	r3, r3, #7
}
 800172a:	4618      	mov	r0, r3
 800172c:	46bd      	mov	sp, r7
 800172e:	bc80      	pop	{r7}
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	2b00      	cmp	r3, #0
 8001748:	db0b      	blt.n	8001762 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	f003 021f 	and.w	r2, r3, #31
 8001750:	4906      	ldr	r1, [pc, #24]	; (800176c <__NVIC_EnableIRQ+0x34>)
 8001752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001756:	095b      	lsrs	r3, r3, #5
 8001758:	2001      	movs	r0, #1
 800175a:	fa00 f202 	lsl.w	r2, r0, r2
 800175e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001762:	bf00      	nop
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr
 800176c:	e000e100 	.word	0xe000e100

08001770 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	6039      	str	r1, [r7, #0]
 800177a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800177c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001780:	2b00      	cmp	r3, #0
 8001782:	db0a      	blt.n	800179a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	b2da      	uxtb	r2, r3
 8001788:	490c      	ldr	r1, [pc, #48]	; (80017bc <__NVIC_SetPriority+0x4c>)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	0112      	lsls	r2, r2, #4
 8001790:	b2d2      	uxtb	r2, r2
 8001792:	440b      	add	r3, r1
 8001794:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001798:	e00a      	b.n	80017b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	b2da      	uxtb	r2, r3
 800179e:	4908      	ldr	r1, [pc, #32]	; (80017c0 <__NVIC_SetPriority+0x50>)
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	f003 030f 	and.w	r3, r3, #15
 80017a6:	3b04      	subs	r3, #4
 80017a8:	0112      	lsls	r2, r2, #4
 80017aa:	b2d2      	uxtb	r2, r2
 80017ac:	440b      	add	r3, r1
 80017ae:	761a      	strb	r2, [r3, #24]
}
 80017b0:	bf00      	nop
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bc80      	pop	{r7}
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	e000e100 	.word	0xe000e100
 80017c0:	e000ed00 	.word	0xe000ed00

080017c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b089      	sub	sp, #36	; 0x24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f003 0307 	and.w	r3, r3, #7
 80017d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	f1c3 0307 	rsb	r3, r3, #7
 80017de:	2b04      	cmp	r3, #4
 80017e0:	bf28      	it	cs
 80017e2:	2304      	movcs	r3, #4
 80017e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	3304      	adds	r3, #4
 80017ea:	2b06      	cmp	r3, #6
 80017ec:	d902      	bls.n	80017f4 <NVIC_EncodePriority+0x30>
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	3b03      	subs	r3, #3
 80017f2:	e000      	b.n	80017f6 <NVIC_EncodePriority+0x32>
 80017f4:	2300      	movs	r3, #0
 80017f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017f8:	f04f 32ff 	mov.w	r2, #4294967295
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	43da      	mvns	r2, r3
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	401a      	ands	r2, r3
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800180c:	f04f 31ff 	mov.w	r1, #4294967295
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	fa01 f303 	lsl.w	r3, r1, r3
 8001816:	43d9      	mvns	r1, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800181c:	4313      	orrs	r3, r2
         );
}
 800181e:	4618      	mov	r0, r3
 8001820:	3724      	adds	r7, #36	; 0x24
 8001822:	46bd      	mov	sp, r7
 8001824:	bc80      	pop	{r7}
 8001826:	4770      	bx	lr

08001828 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3b01      	subs	r3, #1
 8001834:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001838:	d301      	bcc.n	800183e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800183a:	2301      	movs	r3, #1
 800183c:	e00f      	b.n	800185e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800183e:	4a0a      	ldr	r2, [pc, #40]	; (8001868 <SysTick_Config+0x40>)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	3b01      	subs	r3, #1
 8001844:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001846:	210f      	movs	r1, #15
 8001848:	f04f 30ff 	mov.w	r0, #4294967295
 800184c:	f7ff ff90 	bl	8001770 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001850:	4b05      	ldr	r3, [pc, #20]	; (8001868 <SysTick_Config+0x40>)
 8001852:	2200      	movs	r2, #0
 8001854:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001856:	4b04      	ldr	r3, [pc, #16]	; (8001868 <SysTick_Config+0x40>)
 8001858:	2207      	movs	r2, #7
 800185a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	e000e010 	.word	0xe000e010

0800186c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f7ff ff2d 	bl	80016d4 <__NVIC_SetPriorityGrouping>
}
 800187a:	bf00      	nop
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001882:	b580      	push	{r7, lr}
 8001884:	b086      	sub	sp, #24
 8001886:	af00      	add	r7, sp, #0
 8001888:	4603      	mov	r3, r0
 800188a:	60b9      	str	r1, [r7, #8]
 800188c:	607a      	str	r2, [r7, #4]
 800188e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001894:	f7ff ff42 	bl	800171c <__NVIC_GetPriorityGrouping>
 8001898:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	68b9      	ldr	r1, [r7, #8]
 800189e:	6978      	ldr	r0, [r7, #20]
 80018a0:	f7ff ff90 	bl	80017c4 <NVIC_EncodePriority>
 80018a4:	4602      	mov	r2, r0
 80018a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018aa:	4611      	mov	r1, r2
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff ff5f 	bl	8001770 <__NVIC_SetPriority>
}
 80018b2:	bf00      	nop
 80018b4:	3718      	adds	r7, #24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b082      	sub	sp, #8
 80018be:	af00      	add	r7, sp, #0
 80018c0:	4603      	mov	r3, r0
 80018c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ff35 	bl	8001738 <__NVIC_EnableIRQ>
}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7ff ffa2 	bl	8001828 <SysTick_Config>
 80018e4:	4603      	mov	r3, r0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
	...

080018f0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018f8:	2300      	movs	r3, #0
 80018fa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e059      	b.n	80019ba <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	461a      	mov	r2, r3
 800190c:	4b2d      	ldr	r3, [pc, #180]	; (80019c4 <HAL_DMA_Init+0xd4>)
 800190e:	429a      	cmp	r2, r3
 8001910:	d80f      	bhi.n	8001932 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	461a      	mov	r2, r3
 8001918:	4b2b      	ldr	r3, [pc, #172]	; (80019c8 <HAL_DMA_Init+0xd8>)
 800191a:	4413      	add	r3, r2
 800191c:	4a2b      	ldr	r2, [pc, #172]	; (80019cc <HAL_DMA_Init+0xdc>)
 800191e:	fba2 2303 	umull	r2, r3, r2, r3
 8001922:	091b      	lsrs	r3, r3, #4
 8001924:	009a      	lsls	r2, r3, #2
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a28      	ldr	r2, [pc, #160]	; (80019d0 <HAL_DMA_Init+0xe0>)
 800192e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001930:	e00e      	b.n	8001950 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	461a      	mov	r2, r3
 8001938:	4b26      	ldr	r3, [pc, #152]	; (80019d4 <HAL_DMA_Init+0xe4>)
 800193a:	4413      	add	r3, r2
 800193c:	4a23      	ldr	r2, [pc, #140]	; (80019cc <HAL_DMA_Init+0xdc>)
 800193e:	fba2 2303 	umull	r2, r3, r2, r3
 8001942:	091b      	lsrs	r3, r3, #4
 8001944:	009a      	lsls	r2, r3, #2
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a22      	ldr	r2, [pc, #136]	; (80019d8 <HAL_DMA_Init+0xe8>)
 800194e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2202      	movs	r2, #2
 8001954:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001966:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800196a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001974:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001980:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	695b      	ldr	r3, [r3, #20]
 8001986:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800198c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001994:	68fa      	ldr	r2, [r7, #12]
 8001996:	4313      	orrs	r3, r2
 8001998:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	68fa      	ldr	r2, [r7, #12]
 80019a0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2201      	movs	r2, #1
 80019ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2200      	movs	r2, #0
 80019b4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3714      	adds	r7, #20
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr
 80019c4:	40020407 	.word	0x40020407
 80019c8:	bffdfff8 	.word	0xbffdfff8
 80019cc:	cccccccd 	.word	0xcccccccd
 80019d0:	40020000 	.word	0x40020000
 80019d4:	bffdfbf8 	.word	0xbffdfbf8
 80019d8:	40020400 	.word	0x40020400

080019dc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f8:	2204      	movs	r2, #4
 80019fa:	409a      	lsls	r2, r3
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	4013      	ands	r3, r2
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	f000 80f1 	beq.w	8001be8 <HAL_DMA_IRQHandler+0x20c>
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	f003 0304 	and.w	r3, r3, #4
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	f000 80eb 	beq.w	8001be8 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 0320 	and.w	r3, r3, #32
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d107      	bne.n	8001a30 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f022 0204 	bic.w	r2, r2, #4
 8001a2e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	461a      	mov	r2, r3
 8001a36:	4b5f      	ldr	r3, [pc, #380]	; (8001bb4 <HAL_DMA_IRQHandler+0x1d8>)
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d958      	bls.n	8001aee <HAL_DMA_IRQHandler+0x112>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a5d      	ldr	r2, [pc, #372]	; (8001bb8 <HAL_DMA_IRQHandler+0x1dc>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d04f      	beq.n	8001ae6 <HAL_DMA_IRQHandler+0x10a>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a5c      	ldr	r2, [pc, #368]	; (8001bbc <HAL_DMA_IRQHandler+0x1e0>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d048      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0x106>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a5a      	ldr	r2, [pc, #360]	; (8001bc0 <HAL_DMA_IRQHandler+0x1e4>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d040      	beq.n	8001adc <HAL_DMA_IRQHandler+0x100>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a59      	ldr	r2, [pc, #356]	; (8001bc4 <HAL_DMA_IRQHandler+0x1e8>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d038      	beq.n	8001ad6 <HAL_DMA_IRQHandler+0xfa>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a57      	ldr	r2, [pc, #348]	; (8001bc8 <HAL_DMA_IRQHandler+0x1ec>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d030      	beq.n	8001ad0 <HAL_DMA_IRQHandler+0xf4>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a56      	ldr	r2, [pc, #344]	; (8001bcc <HAL_DMA_IRQHandler+0x1f0>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d028      	beq.n	8001aca <HAL_DMA_IRQHandler+0xee>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a4d      	ldr	r2, [pc, #308]	; (8001bb4 <HAL_DMA_IRQHandler+0x1d8>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d020      	beq.n	8001ac4 <HAL_DMA_IRQHandler+0xe8>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a52      	ldr	r2, [pc, #328]	; (8001bd0 <HAL_DMA_IRQHandler+0x1f4>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d019      	beq.n	8001ac0 <HAL_DMA_IRQHandler+0xe4>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a50      	ldr	r2, [pc, #320]	; (8001bd4 <HAL_DMA_IRQHandler+0x1f8>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d012      	beq.n	8001abc <HAL_DMA_IRQHandler+0xe0>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a4f      	ldr	r2, [pc, #316]	; (8001bd8 <HAL_DMA_IRQHandler+0x1fc>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d00a      	beq.n	8001ab6 <HAL_DMA_IRQHandler+0xda>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a4d      	ldr	r2, [pc, #308]	; (8001bdc <HAL_DMA_IRQHandler+0x200>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d102      	bne.n	8001ab0 <HAL_DMA_IRQHandler+0xd4>
 8001aaa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001aae:	e01b      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x10c>
 8001ab0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001ab4:	e018      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x10c>
 8001ab6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001aba:	e015      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x10c>
 8001abc:	2340      	movs	r3, #64	; 0x40
 8001abe:	e013      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x10c>
 8001ac0:	2304      	movs	r3, #4
 8001ac2:	e011      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x10c>
 8001ac4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001ac8:	e00e      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x10c>
 8001aca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ace:	e00b      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x10c>
 8001ad0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001ad4:	e008      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x10c>
 8001ad6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ada:	e005      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x10c>
 8001adc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ae0:	e002      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x10c>
 8001ae2:	2340      	movs	r3, #64	; 0x40
 8001ae4:	e000      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x10c>
 8001ae6:	2304      	movs	r3, #4
 8001ae8:	4a3d      	ldr	r2, [pc, #244]	; (8001be0 <HAL_DMA_IRQHandler+0x204>)
 8001aea:	6053      	str	r3, [r2, #4]
 8001aec:	e057      	b.n	8001b9e <HAL_DMA_IRQHandler+0x1c2>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a31      	ldr	r2, [pc, #196]	; (8001bb8 <HAL_DMA_IRQHandler+0x1dc>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d04f      	beq.n	8001b98 <HAL_DMA_IRQHandler+0x1bc>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a2f      	ldr	r2, [pc, #188]	; (8001bbc <HAL_DMA_IRQHandler+0x1e0>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d048      	beq.n	8001b94 <HAL_DMA_IRQHandler+0x1b8>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a2e      	ldr	r2, [pc, #184]	; (8001bc0 <HAL_DMA_IRQHandler+0x1e4>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d040      	beq.n	8001b8e <HAL_DMA_IRQHandler+0x1b2>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a2c      	ldr	r2, [pc, #176]	; (8001bc4 <HAL_DMA_IRQHandler+0x1e8>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d038      	beq.n	8001b88 <HAL_DMA_IRQHandler+0x1ac>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a2b      	ldr	r2, [pc, #172]	; (8001bc8 <HAL_DMA_IRQHandler+0x1ec>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d030      	beq.n	8001b82 <HAL_DMA_IRQHandler+0x1a6>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a29      	ldr	r2, [pc, #164]	; (8001bcc <HAL_DMA_IRQHandler+0x1f0>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d028      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x1a0>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a21      	ldr	r2, [pc, #132]	; (8001bb4 <HAL_DMA_IRQHandler+0x1d8>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d020      	beq.n	8001b76 <HAL_DMA_IRQHandler+0x19a>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a25      	ldr	r2, [pc, #148]	; (8001bd0 <HAL_DMA_IRQHandler+0x1f4>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d019      	beq.n	8001b72 <HAL_DMA_IRQHandler+0x196>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a24      	ldr	r2, [pc, #144]	; (8001bd4 <HAL_DMA_IRQHandler+0x1f8>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d012      	beq.n	8001b6e <HAL_DMA_IRQHandler+0x192>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a22      	ldr	r2, [pc, #136]	; (8001bd8 <HAL_DMA_IRQHandler+0x1fc>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d00a      	beq.n	8001b68 <HAL_DMA_IRQHandler+0x18c>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a21      	ldr	r2, [pc, #132]	; (8001bdc <HAL_DMA_IRQHandler+0x200>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d102      	bne.n	8001b62 <HAL_DMA_IRQHandler+0x186>
 8001b5c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b60:	e01b      	b.n	8001b9a <HAL_DMA_IRQHandler+0x1be>
 8001b62:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001b66:	e018      	b.n	8001b9a <HAL_DMA_IRQHandler+0x1be>
 8001b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b6c:	e015      	b.n	8001b9a <HAL_DMA_IRQHandler+0x1be>
 8001b6e:	2340      	movs	r3, #64	; 0x40
 8001b70:	e013      	b.n	8001b9a <HAL_DMA_IRQHandler+0x1be>
 8001b72:	2304      	movs	r3, #4
 8001b74:	e011      	b.n	8001b9a <HAL_DMA_IRQHandler+0x1be>
 8001b76:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001b7a:	e00e      	b.n	8001b9a <HAL_DMA_IRQHandler+0x1be>
 8001b7c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b80:	e00b      	b.n	8001b9a <HAL_DMA_IRQHandler+0x1be>
 8001b82:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001b86:	e008      	b.n	8001b9a <HAL_DMA_IRQHandler+0x1be>
 8001b88:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b8c:	e005      	b.n	8001b9a <HAL_DMA_IRQHandler+0x1be>
 8001b8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b92:	e002      	b.n	8001b9a <HAL_DMA_IRQHandler+0x1be>
 8001b94:	2340      	movs	r3, #64	; 0x40
 8001b96:	e000      	b.n	8001b9a <HAL_DMA_IRQHandler+0x1be>
 8001b98:	2304      	movs	r3, #4
 8001b9a:	4a12      	ldr	r2, [pc, #72]	; (8001be4 <HAL_DMA_IRQHandler+0x208>)
 8001b9c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	f000 8136 	beq.w	8001e14 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001bb0:	e130      	b.n	8001e14 <HAL_DMA_IRQHandler+0x438>
 8001bb2:	bf00      	nop
 8001bb4:	40020080 	.word	0x40020080
 8001bb8:	40020008 	.word	0x40020008
 8001bbc:	4002001c 	.word	0x4002001c
 8001bc0:	40020030 	.word	0x40020030
 8001bc4:	40020044 	.word	0x40020044
 8001bc8:	40020058 	.word	0x40020058
 8001bcc:	4002006c 	.word	0x4002006c
 8001bd0:	40020408 	.word	0x40020408
 8001bd4:	4002041c 	.word	0x4002041c
 8001bd8:	40020430 	.word	0x40020430
 8001bdc:	40020444 	.word	0x40020444
 8001be0:	40020400 	.word	0x40020400
 8001be4:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bec:	2202      	movs	r2, #2
 8001bee:	409a      	lsls	r2, r3
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	f000 80dd 	beq.w	8001db4 <HAL_DMA_IRQHandler+0x3d8>
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	f003 0302 	and.w	r3, r3, #2
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	f000 80d7 	beq.w	8001db4 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0320 	and.w	r3, r3, #32
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d10b      	bne.n	8001c2c <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f022 020a 	bic.w	r2, r2, #10
 8001c22:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	461a      	mov	r2, r3
 8001c32:	4b7b      	ldr	r3, [pc, #492]	; (8001e20 <HAL_DMA_IRQHandler+0x444>)
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d958      	bls.n	8001cea <HAL_DMA_IRQHandler+0x30e>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a79      	ldr	r2, [pc, #484]	; (8001e24 <HAL_DMA_IRQHandler+0x448>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d04f      	beq.n	8001ce2 <HAL_DMA_IRQHandler+0x306>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a78      	ldr	r2, [pc, #480]	; (8001e28 <HAL_DMA_IRQHandler+0x44c>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d048      	beq.n	8001cde <HAL_DMA_IRQHandler+0x302>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a76      	ldr	r2, [pc, #472]	; (8001e2c <HAL_DMA_IRQHandler+0x450>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d040      	beq.n	8001cd8 <HAL_DMA_IRQHandler+0x2fc>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a75      	ldr	r2, [pc, #468]	; (8001e30 <HAL_DMA_IRQHandler+0x454>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d038      	beq.n	8001cd2 <HAL_DMA_IRQHandler+0x2f6>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a73      	ldr	r2, [pc, #460]	; (8001e34 <HAL_DMA_IRQHandler+0x458>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d030      	beq.n	8001ccc <HAL_DMA_IRQHandler+0x2f0>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a72      	ldr	r2, [pc, #456]	; (8001e38 <HAL_DMA_IRQHandler+0x45c>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d028      	beq.n	8001cc6 <HAL_DMA_IRQHandler+0x2ea>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a69      	ldr	r2, [pc, #420]	; (8001e20 <HAL_DMA_IRQHandler+0x444>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d020      	beq.n	8001cc0 <HAL_DMA_IRQHandler+0x2e4>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a6e      	ldr	r2, [pc, #440]	; (8001e3c <HAL_DMA_IRQHandler+0x460>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d019      	beq.n	8001cbc <HAL_DMA_IRQHandler+0x2e0>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a6c      	ldr	r2, [pc, #432]	; (8001e40 <HAL_DMA_IRQHandler+0x464>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d012      	beq.n	8001cb8 <HAL_DMA_IRQHandler+0x2dc>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a6b      	ldr	r2, [pc, #428]	; (8001e44 <HAL_DMA_IRQHandler+0x468>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d00a      	beq.n	8001cb2 <HAL_DMA_IRQHandler+0x2d6>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a69      	ldr	r2, [pc, #420]	; (8001e48 <HAL_DMA_IRQHandler+0x46c>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d102      	bne.n	8001cac <HAL_DMA_IRQHandler+0x2d0>
 8001ca6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001caa:	e01b      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x308>
 8001cac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cb0:	e018      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x308>
 8001cb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cb6:	e015      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x308>
 8001cb8:	2320      	movs	r3, #32
 8001cba:	e013      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x308>
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	e011      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x308>
 8001cc0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cc4:	e00e      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x308>
 8001cc6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001cca:	e00b      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x308>
 8001ccc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cd0:	e008      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x308>
 8001cd2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cd6:	e005      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x308>
 8001cd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cdc:	e002      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x308>
 8001cde:	2320      	movs	r3, #32
 8001ce0:	e000      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x308>
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	4a59      	ldr	r2, [pc, #356]	; (8001e4c <HAL_DMA_IRQHandler+0x470>)
 8001ce6:	6053      	str	r3, [r2, #4]
 8001ce8:	e057      	b.n	8001d9a <HAL_DMA_IRQHandler+0x3be>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a4d      	ldr	r2, [pc, #308]	; (8001e24 <HAL_DMA_IRQHandler+0x448>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d04f      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x3b8>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a4b      	ldr	r2, [pc, #300]	; (8001e28 <HAL_DMA_IRQHandler+0x44c>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d048      	beq.n	8001d90 <HAL_DMA_IRQHandler+0x3b4>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a4a      	ldr	r2, [pc, #296]	; (8001e2c <HAL_DMA_IRQHandler+0x450>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d040      	beq.n	8001d8a <HAL_DMA_IRQHandler+0x3ae>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a48      	ldr	r2, [pc, #288]	; (8001e30 <HAL_DMA_IRQHandler+0x454>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d038      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x3a8>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a47      	ldr	r2, [pc, #284]	; (8001e34 <HAL_DMA_IRQHandler+0x458>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d030      	beq.n	8001d7e <HAL_DMA_IRQHandler+0x3a2>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a45      	ldr	r2, [pc, #276]	; (8001e38 <HAL_DMA_IRQHandler+0x45c>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d028      	beq.n	8001d78 <HAL_DMA_IRQHandler+0x39c>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a3d      	ldr	r2, [pc, #244]	; (8001e20 <HAL_DMA_IRQHandler+0x444>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d020      	beq.n	8001d72 <HAL_DMA_IRQHandler+0x396>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a41      	ldr	r2, [pc, #260]	; (8001e3c <HAL_DMA_IRQHandler+0x460>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d019      	beq.n	8001d6e <HAL_DMA_IRQHandler+0x392>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a40      	ldr	r2, [pc, #256]	; (8001e40 <HAL_DMA_IRQHandler+0x464>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d012      	beq.n	8001d6a <HAL_DMA_IRQHandler+0x38e>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a3e      	ldr	r2, [pc, #248]	; (8001e44 <HAL_DMA_IRQHandler+0x468>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d00a      	beq.n	8001d64 <HAL_DMA_IRQHandler+0x388>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a3d      	ldr	r2, [pc, #244]	; (8001e48 <HAL_DMA_IRQHandler+0x46c>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d102      	bne.n	8001d5e <HAL_DMA_IRQHandler+0x382>
 8001d58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d5c:	e01b      	b.n	8001d96 <HAL_DMA_IRQHandler+0x3ba>
 8001d5e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d62:	e018      	b.n	8001d96 <HAL_DMA_IRQHandler+0x3ba>
 8001d64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d68:	e015      	b.n	8001d96 <HAL_DMA_IRQHandler+0x3ba>
 8001d6a:	2320      	movs	r3, #32
 8001d6c:	e013      	b.n	8001d96 <HAL_DMA_IRQHandler+0x3ba>
 8001d6e:	2302      	movs	r3, #2
 8001d70:	e011      	b.n	8001d96 <HAL_DMA_IRQHandler+0x3ba>
 8001d72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d76:	e00e      	b.n	8001d96 <HAL_DMA_IRQHandler+0x3ba>
 8001d78:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001d7c:	e00b      	b.n	8001d96 <HAL_DMA_IRQHandler+0x3ba>
 8001d7e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d82:	e008      	b.n	8001d96 <HAL_DMA_IRQHandler+0x3ba>
 8001d84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d88:	e005      	b.n	8001d96 <HAL_DMA_IRQHandler+0x3ba>
 8001d8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d8e:	e002      	b.n	8001d96 <HAL_DMA_IRQHandler+0x3ba>
 8001d90:	2320      	movs	r3, #32
 8001d92:	e000      	b.n	8001d96 <HAL_DMA_IRQHandler+0x3ba>
 8001d94:	2302      	movs	r3, #2
 8001d96:	4a2e      	ldr	r2, [pc, #184]	; (8001e50 <HAL_DMA_IRQHandler+0x474>)
 8001d98:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d034      	beq.n	8001e14 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dae:	6878      	ldr	r0, [r7, #4]
 8001db0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001db2:	e02f      	b.n	8001e14 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db8:	2208      	movs	r2, #8
 8001dba:	409a      	lsls	r2, r3
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d028      	beq.n	8001e16 <HAL_DMA_IRQHandler+0x43a>
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	f003 0308 	and.w	r3, r3, #8
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d023      	beq.n	8001e16 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f022 020e 	bic.w	r2, r2, #14
 8001ddc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001de6:	2101      	movs	r1, #1
 8001de8:	fa01 f202 	lsl.w	r2, r1, r2
 8001dec:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2201      	movs	r2, #1
 8001df2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d004      	beq.n	8001e16 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	4798      	blx	r3
    }
  }
  return;
 8001e14:	bf00      	nop
 8001e16:	bf00      	nop
}
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40020080 	.word	0x40020080
 8001e24:	40020008 	.word	0x40020008
 8001e28:	4002001c 	.word	0x4002001c
 8001e2c:	40020030 	.word	0x40020030
 8001e30:	40020044 	.word	0x40020044
 8001e34:	40020058 	.word	0x40020058
 8001e38:	4002006c 	.word	0x4002006c
 8001e3c:	40020408 	.word	0x40020408
 8001e40:	4002041c 	.word	0x4002041c
 8001e44:	40020430 	.word	0x40020430
 8001e48:	40020444 	.word	0x40020444
 8001e4c:	40020400 	.word	0x40020400
 8001e50:	40020000 	.word	0x40020000

08001e54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b08b      	sub	sp, #44	; 0x2c
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
 8001e5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e62:	2300      	movs	r3, #0
 8001e64:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e66:	e179      	b.n	800215c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e68:	2201      	movs	r2, #1
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	69fa      	ldr	r2, [r7, #28]
 8001e78:	4013      	ands	r3, r2
 8001e7a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	69fb      	ldr	r3, [r7, #28]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	f040 8168 	bne.w	8002156 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	4a96      	ldr	r2, [pc, #600]	; (80020e4 <HAL_GPIO_Init+0x290>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d05e      	beq.n	8001f4e <HAL_GPIO_Init+0xfa>
 8001e90:	4a94      	ldr	r2, [pc, #592]	; (80020e4 <HAL_GPIO_Init+0x290>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d875      	bhi.n	8001f82 <HAL_GPIO_Init+0x12e>
 8001e96:	4a94      	ldr	r2, [pc, #592]	; (80020e8 <HAL_GPIO_Init+0x294>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d058      	beq.n	8001f4e <HAL_GPIO_Init+0xfa>
 8001e9c:	4a92      	ldr	r2, [pc, #584]	; (80020e8 <HAL_GPIO_Init+0x294>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d86f      	bhi.n	8001f82 <HAL_GPIO_Init+0x12e>
 8001ea2:	4a92      	ldr	r2, [pc, #584]	; (80020ec <HAL_GPIO_Init+0x298>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d052      	beq.n	8001f4e <HAL_GPIO_Init+0xfa>
 8001ea8:	4a90      	ldr	r2, [pc, #576]	; (80020ec <HAL_GPIO_Init+0x298>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d869      	bhi.n	8001f82 <HAL_GPIO_Init+0x12e>
 8001eae:	4a90      	ldr	r2, [pc, #576]	; (80020f0 <HAL_GPIO_Init+0x29c>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d04c      	beq.n	8001f4e <HAL_GPIO_Init+0xfa>
 8001eb4:	4a8e      	ldr	r2, [pc, #568]	; (80020f0 <HAL_GPIO_Init+0x29c>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d863      	bhi.n	8001f82 <HAL_GPIO_Init+0x12e>
 8001eba:	4a8e      	ldr	r2, [pc, #568]	; (80020f4 <HAL_GPIO_Init+0x2a0>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d046      	beq.n	8001f4e <HAL_GPIO_Init+0xfa>
 8001ec0:	4a8c      	ldr	r2, [pc, #560]	; (80020f4 <HAL_GPIO_Init+0x2a0>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d85d      	bhi.n	8001f82 <HAL_GPIO_Init+0x12e>
 8001ec6:	2b12      	cmp	r3, #18
 8001ec8:	d82a      	bhi.n	8001f20 <HAL_GPIO_Init+0xcc>
 8001eca:	2b12      	cmp	r3, #18
 8001ecc:	d859      	bhi.n	8001f82 <HAL_GPIO_Init+0x12e>
 8001ece:	a201      	add	r2, pc, #4	; (adr r2, 8001ed4 <HAL_GPIO_Init+0x80>)
 8001ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ed4:	08001f4f 	.word	0x08001f4f
 8001ed8:	08001f29 	.word	0x08001f29
 8001edc:	08001f3b 	.word	0x08001f3b
 8001ee0:	08001f7d 	.word	0x08001f7d
 8001ee4:	08001f83 	.word	0x08001f83
 8001ee8:	08001f83 	.word	0x08001f83
 8001eec:	08001f83 	.word	0x08001f83
 8001ef0:	08001f83 	.word	0x08001f83
 8001ef4:	08001f83 	.word	0x08001f83
 8001ef8:	08001f83 	.word	0x08001f83
 8001efc:	08001f83 	.word	0x08001f83
 8001f00:	08001f83 	.word	0x08001f83
 8001f04:	08001f83 	.word	0x08001f83
 8001f08:	08001f83 	.word	0x08001f83
 8001f0c:	08001f83 	.word	0x08001f83
 8001f10:	08001f83 	.word	0x08001f83
 8001f14:	08001f83 	.word	0x08001f83
 8001f18:	08001f31 	.word	0x08001f31
 8001f1c:	08001f45 	.word	0x08001f45
 8001f20:	4a75      	ldr	r2, [pc, #468]	; (80020f8 <HAL_GPIO_Init+0x2a4>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d013      	beq.n	8001f4e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f26:	e02c      	b.n	8001f82 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	623b      	str	r3, [r7, #32]
          break;
 8001f2e:	e029      	b.n	8001f84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	3304      	adds	r3, #4
 8001f36:	623b      	str	r3, [r7, #32]
          break;
 8001f38:	e024      	b.n	8001f84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	3308      	adds	r3, #8
 8001f40:	623b      	str	r3, [r7, #32]
          break;
 8001f42:	e01f      	b.n	8001f84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	330c      	adds	r3, #12
 8001f4a:	623b      	str	r3, [r7, #32]
          break;
 8001f4c:	e01a      	b.n	8001f84 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d102      	bne.n	8001f5c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f56:	2304      	movs	r3, #4
 8001f58:	623b      	str	r3, [r7, #32]
          break;
 8001f5a:	e013      	b.n	8001f84 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d105      	bne.n	8001f70 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f64:	2308      	movs	r3, #8
 8001f66:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	69fa      	ldr	r2, [r7, #28]
 8001f6c:	611a      	str	r2, [r3, #16]
          break;
 8001f6e:	e009      	b.n	8001f84 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f70:	2308      	movs	r3, #8
 8001f72:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	69fa      	ldr	r2, [r7, #28]
 8001f78:	615a      	str	r2, [r3, #20]
          break;
 8001f7a:	e003      	b.n	8001f84 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	623b      	str	r3, [r7, #32]
          break;
 8001f80:	e000      	b.n	8001f84 <HAL_GPIO_Init+0x130>
          break;
 8001f82:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	2bff      	cmp	r3, #255	; 0xff
 8001f88:	d801      	bhi.n	8001f8e <HAL_GPIO_Init+0x13a>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	e001      	b.n	8001f92 <HAL_GPIO_Init+0x13e>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	3304      	adds	r3, #4
 8001f92:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	2bff      	cmp	r3, #255	; 0xff
 8001f98:	d802      	bhi.n	8001fa0 <HAL_GPIO_Init+0x14c>
 8001f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	e002      	b.n	8001fa6 <HAL_GPIO_Init+0x152>
 8001fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa2:	3b08      	subs	r3, #8
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	210f      	movs	r1, #15
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	401a      	ands	r2, r3
 8001fb8:	6a39      	ldr	r1, [r7, #32]
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc0:	431a      	orrs	r2, r3
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	f000 80c1 	beq.w	8002156 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fd4:	4b49      	ldr	r3, [pc, #292]	; (80020fc <HAL_GPIO_Init+0x2a8>)
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	4a48      	ldr	r2, [pc, #288]	; (80020fc <HAL_GPIO_Init+0x2a8>)
 8001fda:	f043 0301 	orr.w	r3, r3, #1
 8001fde:	6193      	str	r3, [r2, #24]
 8001fe0:	4b46      	ldr	r3, [pc, #280]	; (80020fc <HAL_GPIO_Init+0x2a8>)
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	f003 0301 	and.w	r3, r3, #1
 8001fe8:	60bb      	str	r3, [r7, #8]
 8001fea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fec:	4a44      	ldr	r2, [pc, #272]	; (8002100 <HAL_GPIO_Init+0x2ac>)
 8001fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff0:	089b      	lsrs	r3, r3, #2
 8001ff2:	3302      	adds	r3, #2
 8001ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffc:	f003 0303 	and.w	r3, r3, #3
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	220f      	movs	r2, #15
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	43db      	mvns	r3, r3
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	4013      	ands	r3, r2
 800200e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a3c      	ldr	r2, [pc, #240]	; (8002104 <HAL_GPIO_Init+0x2b0>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d01f      	beq.n	8002058 <HAL_GPIO_Init+0x204>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a3b      	ldr	r2, [pc, #236]	; (8002108 <HAL_GPIO_Init+0x2b4>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d019      	beq.n	8002054 <HAL_GPIO_Init+0x200>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a3a      	ldr	r2, [pc, #232]	; (800210c <HAL_GPIO_Init+0x2b8>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d013      	beq.n	8002050 <HAL_GPIO_Init+0x1fc>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a39      	ldr	r2, [pc, #228]	; (8002110 <HAL_GPIO_Init+0x2bc>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d00d      	beq.n	800204c <HAL_GPIO_Init+0x1f8>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a38      	ldr	r2, [pc, #224]	; (8002114 <HAL_GPIO_Init+0x2c0>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d007      	beq.n	8002048 <HAL_GPIO_Init+0x1f4>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a37      	ldr	r2, [pc, #220]	; (8002118 <HAL_GPIO_Init+0x2c4>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d101      	bne.n	8002044 <HAL_GPIO_Init+0x1f0>
 8002040:	2305      	movs	r3, #5
 8002042:	e00a      	b.n	800205a <HAL_GPIO_Init+0x206>
 8002044:	2306      	movs	r3, #6
 8002046:	e008      	b.n	800205a <HAL_GPIO_Init+0x206>
 8002048:	2304      	movs	r3, #4
 800204a:	e006      	b.n	800205a <HAL_GPIO_Init+0x206>
 800204c:	2303      	movs	r3, #3
 800204e:	e004      	b.n	800205a <HAL_GPIO_Init+0x206>
 8002050:	2302      	movs	r3, #2
 8002052:	e002      	b.n	800205a <HAL_GPIO_Init+0x206>
 8002054:	2301      	movs	r3, #1
 8002056:	e000      	b.n	800205a <HAL_GPIO_Init+0x206>
 8002058:	2300      	movs	r3, #0
 800205a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800205c:	f002 0203 	and.w	r2, r2, #3
 8002060:	0092      	lsls	r2, r2, #2
 8002062:	4093      	lsls	r3, r2
 8002064:	68fa      	ldr	r2, [r7, #12]
 8002066:	4313      	orrs	r3, r2
 8002068:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800206a:	4925      	ldr	r1, [pc, #148]	; (8002100 <HAL_GPIO_Init+0x2ac>)
 800206c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206e:	089b      	lsrs	r3, r3, #2
 8002070:	3302      	adds	r3, #2
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d006      	beq.n	8002092 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002084:	4b25      	ldr	r3, [pc, #148]	; (800211c <HAL_GPIO_Init+0x2c8>)
 8002086:	689a      	ldr	r2, [r3, #8]
 8002088:	4924      	ldr	r1, [pc, #144]	; (800211c <HAL_GPIO_Init+0x2c8>)
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	4313      	orrs	r3, r2
 800208e:	608b      	str	r3, [r1, #8]
 8002090:	e006      	b.n	80020a0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002092:	4b22      	ldr	r3, [pc, #136]	; (800211c <HAL_GPIO_Init+0x2c8>)
 8002094:	689a      	ldr	r2, [r3, #8]
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	43db      	mvns	r3, r3
 800209a:	4920      	ldr	r1, [pc, #128]	; (800211c <HAL_GPIO_Init+0x2c8>)
 800209c:	4013      	ands	r3, r2
 800209e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d006      	beq.n	80020ba <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020ac:	4b1b      	ldr	r3, [pc, #108]	; (800211c <HAL_GPIO_Init+0x2c8>)
 80020ae:	68da      	ldr	r2, [r3, #12]
 80020b0:	491a      	ldr	r1, [pc, #104]	; (800211c <HAL_GPIO_Init+0x2c8>)
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	60cb      	str	r3, [r1, #12]
 80020b8:	e006      	b.n	80020c8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020ba:	4b18      	ldr	r3, [pc, #96]	; (800211c <HAL_GPIO_Init+0x2c8>)
 80020bc:	68da      	ldr	r2, [r3, #12]
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	43db      	mvns	r3, r3
 80020c2:	4916      	ldr	r1, [pc, #88]	; (800211c <HAL_GPIO_Init+0x2c8>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d025      	beq.n	8002120 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020d4:	4b11      	ldr	r3, [pc, #68]	; (800211c <HAL_GPIO_Init+0x2c8>)
 80020d6:	685a      	ldr	r2, [r3, #4]
 80020d8:	4910      	ldr	r1, [pc, #64]	; (800211c <HAL_GPIO_Init+0x2c8>)
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	4313      	orrs	r3, r2
 80020de:	604b      	str	r3, [r1, #4]
 80020e0:	e025      	b.n	800212e <HAL_GPIO_Init+0x2da>
 80020e2:	bf00      	nop
 80020e4:	10320000 	.word	0x10320000
 80020e8:	10310000 	.word	0x10310000
 80020ec:	10220000 	.word	0x10220000
 80020f0:	10210000 	.word	0x10210000
 80020f4:	10120000 	.word	0x10120000
 80020f8:	10110000 	.word	0x10110000
 80020fc:	40021000 	.word	0x40021000
 8002100:	40010000 	.word	0x40010000
 8002104:	40010800 	.word	0x40010800
 8002108:	40010c00 	.word	0x40010c00
 800210c:	40011000 	.word	0x40011000
 8002110:	40011400 	.word	0x40011400
 8002114:	40011800 	.word	0x40011800
 8002118:	40011c00 	.word	0x40011c00
 800211c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002120:	4b15      	ldr	r3, [pc, #84]	; (8002178 <HAL_GPIO_Init+0x324>)
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	43db      	mvns	r3, r3
 8002128:	4913      	ldr	r1, [pc, #76]	; (8002178 <HAL_GPIO_Init+0x324>)
 800212a:	4013      	ands	r3, r2
 800212c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d006      	beq.n	8002148 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800213a:	4b0f      	ldr	r3, [pc, #60]	; (8002178 <HAL_GPIO_Init+0x324>)
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	490e      	ldr	r1, [pc, #56]	; (8002178 <HAL_GPIO_Init+0x324>)
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	4313      	orrs	r3, r2
 8002144:	600b      	str	r3, [r1, #0]
 8002146:	e006      	b.n	8002156 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002148:	4b0b      	ldr	r3, [pc, #44]	; (8002178 <HAL_GPIO_Init+0x324>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	43db      	mvns	r3, r3
 8002150:	4909      	ldr	r1, [pc, #36]	; (8002178 <HAL_GPIO_Init+0x324>)
 8002152:	4013      	ands	r3, r2
 8002154:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002158:	3301      	adds	r3, #1
 800215a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	fa22 f303 	lsr.w	r3, r2, r3
 8002166:	2b00      	cmp	r3, #0
 8002168:	f47f ae7e 	bne.w	8001e68 <HAL_GPIO_Init+0x14>
  }
}
 800216c:	bf00      	nop
 800216e:	bf00      	nop
 8002170:	372c      	adds	r7, #44	; 0x2c
 8002172:	46bd      	mov	sp, r7
 8002174:	bc80      	pop	{r7}
 8002176:	4770      	bx	lr
 8002178:	40010400 	.word	0x40010400

0800217c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	460b      	mov	r3, r1
 8002186:	807b      	strh	r3, [r7, #2]
 8002188:	4613      	mov	r3, r2
 800218a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800218c:	787b      	ldrb	r3, [r7, #1]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d003      	beq.n	800219a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002192:	887a      	ldrh	r2, [r7, #2]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002198:	e003      	b.n	80021a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800219a:	887b      	ldrh	r3, [r7, #2]
 800219c:	041a      	lsls	r2, r3, #16
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	611a      	str	r2, [r3, #16]
}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bc80      	pop	{r7}
 80021aa:	4770      	bx	lr

080021ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e12b      	b.n	8002416 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d106      	bne.n	80021d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f7fe faee 	bl	80007b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2224      	movs	r2, #36	; 0x24
 80021dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f022 0201 	bic.w	r2, r2, #1
 80021ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80021fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800220e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002210:	f000 fcdc 	bl	8002bcc <HAL_RCC_GetPCLK1Freq>
 8002214:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	4a81      	ldr	r2, [pc, #516]	; (8002420 <HAL_I2C_Init+0x274>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d807      	bhi.n	8002230 <HAL_I2C_Init+0x84>
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	4a80      	ldr	r2, [pc, #512]	; (8002424 <HAL_I2C_Init+0x278>)
 8002224:	4293      	cmp	r3, r2
 8002226:	bf94      	ite	ls
 8002228:	2301      	movls	r3, #1
 800222a:	2300      	movhi	r3, #0
 800222c:	b2db      	uxtb	r3, r3
 800222e:	e006      	b.n	800223e <HAL_I2C_Init+0x92>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4a7d      	ldr	r2, [pc, #500]	; (8002428 <HAL_I2C_Init+0x27c>)
 8002234:	4293      	cmp	r3, r2
 8002236:	bf94      	ite	ls
 8002238:	2301      	movls	r3, #1
 800223a:	2300      	movhi	r3, #0
 800223c:	b2db      	uxtb	r3, r3
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e0e7      	b.n	8002416 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	4a78      	ldr	r2, [pc, #480]	; (800242c <HAL_I2C_Init+0x280>)
 800224a:	fba2 2303 	umull	r2, r3, r2, r3
 800224e:	0c9b      	lsrs	r3, r3, #18
 8002250:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68ba      	ldr	r2, [r7, #8]
 8002262:	430a      	orrs	r2, r1
 8002264:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6a1b      	ldr	r3, [r3, #32]
 800226c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	4a6a      	ldr	r2, [pc, #424]	; (8002420 <HAL_I2C_Init+0x274>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d802      	bhi.n	8002280 <HAL_I2C_Init+0xd4>
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	3301      	adds	r3, #1
 800227e:	e009      	b.n	8002294 <HAL_I2C_Init+0xe8>
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002286:	fb02 f303 	mul.w	r3, r2, r3
 800228a:	4a69      	ldr	r2, [pc, #420]	; (8002430 <HAL_I2C_Init+0x284>)
 800228c:	fba2 2303 	umull	r2, r3, r2, r3
 8002290:	099b      	lsrs	r3, r3, #6
 8002292:	3301      	adds	r3, #1
 8002294:	687a      	ldr	r2, [r7, #4]
 8002296:	6812      	ldr	r2, [r2, #0]
 8002298:	430b      	orrs	r3, r1
 800229a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80022a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	495c      	ldr	r1, [pc, #368]	; (8002420 <HAL_I2C_Init+0x274>)
 80022b0:	428b      	cmp	r3, r1
 80022b2:	d819      	bhi.n	80022e8 <HAL_I2C_Init+0x13c>
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	1e59      	subs	r1, r3, #1
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	fbb1 f3f3 	udiv	r3, r1, r3
 80022c2:	1c59      	adds	r1, r3, #1
 80022c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80022c8:	400b      	ands	r3, r1
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00a      	beq.n	80022e4 <HAL_I2C_Init+0x138>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	1e59      	subs	r1, r3, #1
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80022dc:	3301      	adds	r3, #1
 80022de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022e2:	e051      	b.n	8002388 <HAL_I2C_Init+0x1dc>
 80022e4:	2304      	movs	r3, #4
 80022e6:	e04f      	b.n	8002388 <HAL_I2C_Init+0x1dc>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d111      	bne.n	8002314 <HAL_I2C_Init+0x168>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	1e58      	subs	r0, r3, #1
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6859      	ldr	r1, [r3, #4]
 80022f8:	460b      	mov	r3, r1
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	440b      	add	r3, r1
 80022fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002302:	3301      	adds	r3, #1
 8002304:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002308:	2b00      	cmp	r3, #0
 800230a:	bf0c      	ite	eq
 800230c:	2301      	moveq	r3, #1
 800230e:	2300      	movne	r3, #0
 8002310:	b2db      	uxtb	r3, r3
 8002312:	e012      	b.n	800233a <HAL_I2C_Init+0x18e>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	1e58      	subs	r0, r3, #1
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6859      	ldr	r1, [r3, #4]
 800231c:	460b      	mov	r3, r1
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	440b      	add	r3, r1
 8002322:	0099      	lsls	r1, r3, #2
 8002324:	440b      	add	r3, r1
 8002326:	fbb0 f3f3 	udiv	r3, r0, r3
 800232a:	3301      	adds	r3, #1
 800232c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002330:	2b00      	cmp	r3, #0
 8002332:	bf0c      	ite	eq
 8002334:	2301      	moveq	r3, #1
 8002336:	2300      	movne	r3, #0
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_I2C_Init+0x196>
 800233e:	2301      	movs	r3, #1
 8002340:	e022      	b.n	8002388 <HAL_I2C_Init+0x1dc>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d10e      	bne.n	8002368 <HAL_I2C_Init+0x1bc>
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	1e58      	subs	r0, r3, #1
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6859      	ldr	r1, [r3, #4]
 8002352:	460b      	mov	r3, r1
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	440b      	add	r3, r1
 8002358:	fbb0 f3f3 	udiv	r3, r0, r3
 800235c:	3301      	adds	r3, #1
 800235e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002362:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002366:	e00f      	b.n	8002388 <HAL_I2C_Init+0x1dc>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	1e58      	subs	r0, r3, #1
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6859      	ldr	r1, [r3, #4]
 8002370:	460b      	mov	r3, r1
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	440b      	add	r3, r1
 8002376:	0099      	lsls	r1, r3, #2
 8002378:	440b      	add	r3, r1
 800237a:	fbb0 f3f3 	udiv	r3, r0, r3
 800237e:	3301      	adds	r3, #1
 8002380:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002384:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002388:	6879      	ldr	r1, [r7, #4]
 800238a:	6809      	ldr	r1, [r1, #0]
 800238c:	4313      	orrs	r3, r2
 800238e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	69da      	ldr	r2, [r3, #28]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a1b      	ldr	r3, [r3, #32]
 80023a2:	431a      	orrs	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	430a      	orrs	r2, r1
 80023aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80023b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	6911      	ldr	r1, [r2, #16]
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	68d2      	ldr	r2, [r2, #12]
 80023c2:	4311      	orrs	r1, r2
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	6812      	ldr	r2, [r2, #0]
 80023c8:	430b      	orrs	r3, r1
 80023ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	695a      	ldr	r2, [r3, #20]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	431a      	orrs	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	430a      	orrs	r2, r1
 80023e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 0201 	orr.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2200      	movs	r2, #0
 80023fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2220      	movs	r2, #32
 8002402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	000186a0 	.word	0x000186a0
 8002424:	001e847f 	.word	0x001e847f
 8002428:	003d08ff 	.word	0x003d08ff
 800242c:	431bde83 	.word	0x431bde83
 8002430:	10624dd3 	.word	0x10624dd3

08002434 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e272      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b00      	cmp	r3, #0
 8002450:	f000 8087 	beq.w	8002562 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002454:	4b92      	ldr	r3, [pc, #584]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f003 030c 	and.w	r3, r3, #12
 800245c:	2b04      	cmp	r3, #4
 800245e:	d00c      	beq.n	800247a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002460:	4b8f      	ldr	r3, [pc, #572]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f003 030c 	and.w	r3, r3, #12
 8002468:	2b08      	cmp	r3, #8
 800246a:	d112      	bne.n	8002492 <HAL_RCC_OscConfig+0x5e>
 800246c:	4b8c      	ldr	r3, [pc, #560]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002474:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002478:	d10b      	bne.n	8002492 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800247a:	4b89      	ldr	r3, [pc, #548]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d06c      	beq.n	8002560 <HAL_RCC_OscConfig+0x12c>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d168      	bne.n	8002560 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e24c      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800249a:	d106      	bne.n	80024aa <HAL_RCC_OscConfig+0x76>
 800249c:	4b80      	ldr	r3, [pc, #512]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a7f      	ldr	r2, [pc, #508]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024a6:	6013      	str	r3, [r2, #0]
 80024a8:	e02e      	b.n	8002508 <HAL_RCC_OscConfig+0xd4>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10c      	bne.n	80024cc <HAL_RCC_OscConfig+0x98>
 80024b2:	4b7b      	ldr	r3, [pc, #492]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a7a      	ldr	r2, [pc, #488]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024bc:	6013      	str	r3, [r2, #0]
 80024be:	4b78      	ldr	r3, [pc, #480]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a77      	ldr	r2, [pc, #476]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024c8:	6013      	str	r3, [r2, #0]
 80024ca:	e01d      	b.n	8002508 <HAL_RCC_OscConfig+0xd4>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024d4:	d10c      	bne.n	80024f0 <HAL_RCC_OscConfig+0xbc>
 80024d6:	4b72      	ldr	r3, [pc, #456]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a71      	ldr	r2, [pc, #452]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024e0:	6013      	str	r3, [r2, #0]
 80024e2:	4b6f      	ldr	r3, [pc, #444]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a6e      	ldr	r2, [pc, #440]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024ec:	6013      	str	r3, [r2, #0]
 80024ee:	e00b      	b.n	8002508 <HAL_RCC_OscConfig+0xd4>
 80024f0:	4b6b      	ldr	r3, [pc, #428]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a6a      	ldr	r2, [pc, #424]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024fa:	6013      	str	r3, [r2, #0]
 80024fc:	4b68      	ldr	r3, [pc, #416]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a67      	ldr	r2, [pc, #412]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002502:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002506:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d013      	beq.n	8002538 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002510:	f7ff f8b2 	bl	8001678 <HAL_GetTick>
 8002514:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002516:	e008      	b.n	800252a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002518:	f7ff f8ae 	bl	8001678 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b64      	cmp	r3, #100	; 0x64
 8002524:	d901      	bls.n	800252a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e200      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800252a:	4b5d      	ldr	r3, [pc, #372]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d0f0      	beq.n	8002518 <HAL_RCC_OscConfig+0xe4>
 8002536:	e014      	b.n	8002562 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002538:	f7ff f89e 	bl	8001678 <HAL_GetTick>
 800253c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800253e:	e008      	b.n	8002552 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002540:	f7ff f89a 	bl	8001678 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b64      	cmp	r3, #100	; 0x64
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e1ec      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002552:	4b53      	ldr	r3, [pc, #332]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d1f0      	bne.n	8002540 <HAL_RCC_OscConfig+0x10c>
 800255e:	e000      	b.n	8002562 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002560:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	2b00      	cmp	r3, #0
 800256c:	d063      	beq.n	8002636 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800256e:	4b4c      	ldr	r3, [pc, #304]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f003 030c 	and.w	r3, r3, #12
 8002576:	2b00      	cmp	r3, #0
 8002578:	d00b      	beq.n	8002592 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800257a:	4b49      	ldr	r3, [pc, #292]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f003 030c 	and.w	r3, r3, #12
 8002582:	2b08      	cmp	r3, #8
 8002584:	d11c      	bne.n	80025c0 <HAL_RCC_OscConfig+0x18c>
 8002586:	4b46      	ldr	r3, [pc, #280]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d116      	bne.n	80025c0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002592:	4b43      	ldr	r3, [pc, #268]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0302 	and.w	r3, r3, #2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d005      	beq.n	80025aa <HAL_RCC_OscConfig+0x176>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d001      	beq.n	80025aa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e1c0      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025aa:	4b3d      	ldr	r3, [pc, #244]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	695b      	ldr	r3, [r3, #20]
 80025b6:	00db      	lsls	r3, r3, #3
 80025b8:	4939      	ldr	r1, [pc, #228]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025be:	e03a      	b.n	8002636 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d020      	beq.n	800260a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025c8:	4b36      	ldr	r3, [pc, #216]	; (80026a4 <HAL_RCC_OscConfig+0x270>)
 80025ca:	2201      	movs	r2, #1
 80025cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ce:	f7ff f853 	bl	8001678 <HAL_GetTick>
 80025d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025d4:	e008      	b.n	80025e8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025d6:	f7ff f84f 	bl	8001678 <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d901      	bls.n	80025e8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e1a1      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025e8:	4b2d      	ldr	r3, [pc, #180]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d0f0      	beq.n	80025d6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f4:	4b2a      	ldr	r3, [pc, #168]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	695b      	ldr	r3, [r3, #20]
 8002600:	00db      	lsls	r3, r3, #3
 8002602:	4927      	ldr	r1, [pc, #156]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 8002604:	4313      	orrs	r3, r2
 8002606:	600b      	str	r3, [r1, #0]
 8002608:	e015      	b.n	8002636 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800260a:	4b26      	ldr	r3, [pc, #152]	; (80026a4 <HAL_RCC_OscConfig+0x270>)
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002610:	f7ff f832 	bl	8001678 <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002616:	e008      	b.n	800262a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002618:	f7ff f82e 	bl	8001678 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	2b02      	cmp	r3, #2
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e180      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800262a:	4b1d      	ldr	r3, [pc, #116]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1f0      	bne.n	8002618 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0308 	and.w	r3, r3, #8
 800263e:	2b00      	cmp	r3, #0
 8002640:	d03a      	beq.n	80026b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d019      	beq.n	800267e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800264a:	4b17      	ldr	r3, [pc, #92]	; (80026a8 <HAL_RCC_OscConfig+0x274>)
 800264c:	2201      	movs	r2, #1
 800264e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002650:	f7ff f812 	bl	8001678 <HAL_GetTick>
 8002654:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002656:	e008      	b.n	800266a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002658:	f7ff f80e 	bl	8001678 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d901      	bls.n	800266a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e160      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800266a:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <HAL_RCC_OscConfig+0x26c>)
 800266c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d0f0      	beq.n	8002658 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002676:	2001      	movs	r0, #1
 8002678:	f000 fad0 	bl	8002c1c <RCC_Delay>
 800267c:	e01c      	b.n	80026b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800267e:	4b0a      	ldr	r3, [pc, #40]	; (80026a8 <HAL_RCC_OscConfig+0x274>)
 8002680:	2200      	movs	r2, #0
 8002682:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002684:	f7fe fff8 	bl	8001678 <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800268a:	e00f      	b.n	80026ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800268c:	f7fe fff4 	bl	8001678 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d908      	bls.n	80026ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e146      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
 800269e:	bf00      	nop
 80026a0:	40021000 	.word	0x40021000
 80026a4:	42420000 	.word	0x42420000
 80026a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ac:	4b92      	ldr	r3, [pc, #584]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 80026ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1e9      	bne.n	800268c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f000 80a6 	beq.w	8002812 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026c6:	2300      	movs	r3, #0
 80026c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026ca:	4b8b      	ldr	r3, [pc, #556]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 80026cc:	69db      	ldr	r3, [r3, #28]
 80026ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d10d      	bne.n	80026f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026d6:	4b88      	ldr	r3, [pc, #544]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	4a87      	ldr	r2, [pc, #540]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 80026dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026e0:	61d3      	str	r3, [r2, #28]
 80026e2:	4b85      	ldr	r3, [pc, #532]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ea:	60bb      	str	r3, [r7, #8]
 80026ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026ee:	2301      	movs	r3, #1
 80026f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026f2:	4b82      	ldr	r3, [pc, #520]	; (80028fc <HAL_RCC_OscConfig+0x4c8>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d118      	bne.n	8002730 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026fe:	4b7f      	ldr	r3, [pc, #508]	; (80028fc <HAL_RCC_OscConfig+0x4c8>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a7e      	ldr	r2, [pc, #504]	; (80028fc <HAL_RCC_OscConfig+0x4c8>)
 8002704:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002708:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800270a:	f7fe ffb5 	bl	8001678 <HAL_GetTick>
 800270e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002710:	e008      	b.n	8002724 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002712:	f7fe ffb1 	bl	8001678 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	2b64      	cmp	r3, #100	; 0x64
 800271e:	d901      	bls.n	8002724 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e103      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002724:	4b75      	ldr	r3, [pc, #468]	; (80028fc <HAL_RCC_OscConfig+0x4c8>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0f0      	beq.n	8002712 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d106      	bne.n	8002746 <HAL_RCC_OscConfig+0x312>
 8002738:	4b6f      	ldr	r3, [pc, #444]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 800273a:	6a1b      	ldr	r3, [r3, #32]
 800273c:	4a6e      	ldr	r2, [pc, #440]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 800273e:	f043 0301 	orr.w	r3, r3, #1
 8002742:	6213      	str	r3, [r2, #32]
 8002744:	e02d      	b.n	80027a2 <HAL_RCC_OscConfig+0x36e>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d10c      	bne.n	8002768 <HAL_RCC_OscConfig+0x334>
 800274e:	4b6a      	ldr	r3, [pc, #424]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 8002750:	6a1b      	ldr	r3, [r3, #32]
 8002752:	4a69      	ldr	r2, [pc, #420]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 8002754:	f023 0301 	bic.w	r3, r3, #1
 8002758:	6213      	str	r3, [r2, #32]
 800275a:	4b67      	ldr	r3, [pc, #412]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 800275c:	6a1b      	ldr	r3, [r3, #32]
 800275e:	4a66      	ldr	r2, [pc, #408]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 8002760:	f023 0304 	bic.w	r3, r3, #4
 8002764:	6213      	str	r3, [r2, #32]
 8002766:	e01c      	b.n	80027a2 <HAL_RCC_OscConfig+0x36e>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	2b05      	cmp	r3, #5
 800276e:	d10c      	bne.n	800278a <HAL_RCC_OscConfig+0x356>
 8002770:	4b61      	ldr	r3, [pc, #388]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	4a60      	ldr	r2, [pc, #384]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 8002776:	f043 0304 	orr.w	r3, r3, #4
 800277a:	6213      	str	r3, [r2, #32]
 800277c:	4b5e      	ldr	r3, [pc, #376]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 800277e:	6a1b      	ldr	r3, [r3, #32]
 8002780:	4a5d      	ldr	r2, [pc, #372]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 8002782:	f043 0301 	orr.w	r3, r3, #1
 8002786:	6213      	str	r3, [r2, #32]
 8002788:	e00b      	b.n	80027a2 <HAL_RCC_OscConfig+0x36e>
 800278a:	4b5b      	ldr	r3, [pc, #364]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 800278c:	6a1b      	ldr	r3, [r3, #32]
 800278e:	4a5a      	ldr	r2, [pc, #360]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 8002790:	f023 0301 	bic.w	r3, r3, #1
 8002794:	6213      	str	r3, [r2, #32]
 8002796:	4b58      	ldr	r3, [pc, #352]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	4a57      	ldr	r2, [pc, #348]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 800279c:	f023 0304 	bic.w	r3, r3, #4
 80027a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d015      	beq.n	80027d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027aa:	f7fe ff65 	bl	8001678 <HAL_GetTick>
 80027ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027b0:	e00a      	b.n	80027c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b2:	f7fe ff61 	bl	8001678 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e0b1      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c8:	4b4b      	ldr	r3, [pc, #300]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0ee      	beq.n	80027b2 <HAL_RCC_OscConfig+0x37e>
 80027d4:	e014      	b.n	8002800 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027d6:	f7fe ff4f 	bl	8001678 <HAL_GetTick>
 80027da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027dc:	e00a      	b.n	80027f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027de:	f7fe ff4b 	bl	8001678 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e09b      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027f4:	4b40      	ldr	r3, [pc, #256]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 80027f6:	6a1b      	ldr	r3, [r3, #32]
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1ee      	bne.n	80027de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002800:	7dfb      	ldrb	r3, [r7, #23]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d105      	bne.n	8002812 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002806:	4b3c      	ldr	r3, [pc, #240]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	4a3b      	ldr	r2, [pc, #236]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 800280c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002810:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	69db      	ldr	r3, [r3, #28]
 8002816:	2b00      	cmp	r3, #0
 8002818:	f000 8087 	beq.w	800292a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800281c:	4b36      	ldr	r3, [pc, #216]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 030c 	and.w	r3, r3, #12
 8002824:	2b08      	cmp	r3, #8
 8002826:	d061      	beq.n	80028ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	69db      	ldr	r3, [r3, #28]
 800282c:	2b02      	cmp	r3, #2
 800282e:	d146      	bne.n	80028be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002830:	4b33      	ldr	r3, [pc, #204]	; (8002900 <HAL_RCC_OscConfig+0x4cc>)
 8002832:	2200      	movs	r2, #0
 8002834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002836:	f7fe ff1f 	bl	8001678 <HAL_GetTick>
 800283a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800283c:	e008      	b.n	8002850 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800283e:	f7fe ff1b 	bl	8001678 <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	2b02      	cmp	r3, #2
 800284a:	d901      	bls.n	8002850 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800284c:	2303      	movs	r3, #3
 800284e:	e06d      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002850:	4b29      	ldr	r3, [pc, #164]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1f0      	bne.n	800283e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a1b      	ldr	r3, [r3, #32]
 8002860:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002864:	d108      	bne.n	8002878 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002866:	4b24      	ldr	r3, [pc, #144]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	4921      	ldr	r1, [pc, #132]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 8002874:	4313      	orrs	r3, r2
 8002876:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002878:	4b1f      	ldr	r3, [pc, #124]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a19      	ldr	r1, [r3, #32]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002888:	430b      	orrs	r3, r1
 800288a:	491b      	ldr	r1, [pc, #108]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 800288c:	4313      	orrs	r3, r2
 800288e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002890:	4b1b      	ldr	r3, [pc, #108]	; (8002900 <HAL_RCC_OscConfig+0x4cc>)
 8002892:	2201      	movs	r2, #1
 8002894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002896:	f7fe feef 	bl	8001678 <HAL_GetTick>
 800289a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800289c:	e008      	b.n	80028b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800289e:	f7fe feeb 	bl	8001678 <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d901      	bls.n	80028b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e03d      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028b0:	4b11      	ldr	r3, [pc, #68]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d0f0      	beq.n	800289e <HAL_RCC_OscConfig+0x46a>
 80028bc:	e035      	b.n	800292a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028be:	4b10      	ldr	r3, [pc, #64]	; (8002900 <HAL_RCC_OscConfig+0x4cc>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c4:	f7fe fed8 	bl	8001678 <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028cc:	f7fe fed4 	bl	8001678 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e026      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028de:	4b06      	ldr	r3, [pc, #24]	; (80028f8 <HAL_RCC_OscConfig+0x4c4>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1f0      	bne.n	80028cc <HAL_RCC_OscConfig+0x498>
 80028ea:	e01e      	b.n	800292a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	69db      	ldr	r3, [r3, #28]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d107      	bne.n	8002904 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e019      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
 80028f8:	40021000 	.word	0x40021000
 80028fc:	40007000 	.word	0x40007000
 8002900:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002904:	4b0b      	ldr	r3, [pc, #44]	; (8002934 <HAL_RCC_OscConfig+0x500>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a1b      	ldr	r3, [r3, #32]
 8002914:	429a      	cmp	r2, r3
 8002916:	d106      	bne.n	8002926 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002922:	429a      	cmp	r2, r3
 8002924:	d001      	beq.n	800292a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e000      	b.n	800292c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3718      	adds	r7, #24
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	40021000 	.word	0x40021000

08002938 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d101      	bne.n	800294c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e0d0      	b.n	8002aee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800294c:	4b6a      	ldr	r3, [pc, #424]	; (8002af8 <HAL_RCC_ClockConfig+0x1c0>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0307 	and.w	r3, r3, #7
 8002954:	683a      	ldr	r2, [r7, #0]
 8002956:	429a      	cmp	r2, r3
 8002958:	d910      	bls.n	800297c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800295a:	4b67      	ldr	r3, [pc, #412]	; (8002af8 <HAL_RCC_ClockConfig+0x1c0>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f023 0207 	bic.w	r2, r3, #7
 8002962:	4965      	ldr	r1, [pc, #404]	; (8002af8 <HAL_RCC_ClockConfig+0x1c0>)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	4313      	orrs	r3, r2
 8002968:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800296a:	4b63      	ldr	r3, [pc, #396]	; (8002af8 <HAL_RCC_ClockConfig+0x1c0>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0307 	and.w	r3, r3, #7
 8002972:	683a      	ldr	r2, [r7, #0]
 8002974:	429a      	cmp	r2, r3
 8002976:	d001      	beq.n	800297c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e0b8      	b.n	8002aee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0302 	and.w	r3, r3, #2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d020      	beq.n	80029ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0304 	and.w	r3, r3, #4
 8002990:	2b00      	cmp	r3, #0
 8002992:	d005      	beq.n	80029a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002994:	4b59      	ldr	r3, [pc, #356]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	4a58      	ldr	r2, [pc, #352]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 800299a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800299e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0308 	and.w	r3, r3, #8
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d005      	beq.n	80029b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029ac:	4b53      	ldr	r3, [pc, #332]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	4a52      	ldr	r2, [pc, #328]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 80029b2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80029b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029b8:	4b50      	ldr	r3, [pc, #320]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	494d      	ldr	r1, [pc, #308]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d040      	beq.n	8002a58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d107      	bne.n	80029ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029de:	4b47      	ldr	r3, [pc, #284]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d115      	bne.n	8002a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e07f      	b.n	8002aee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d107      	bne.n	8002a06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029f6:	4b41      	ldr	r3, [pc, #260]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d109      	bne.n	8002a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e073      	b.n	8002aee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a06:	4b3d      	ldr	r3, [pc, #244]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0302 	and.w	r3, r3, #2
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	e06b      	b.n	8002aee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a16:	4b39      	ldr	r3, [pc, #228]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f023 0203 	bic.w	r2, r3, #3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	4936      	ldr	r1, [pc, #216]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a28:	f7fe fe26 	bl	8001678 <HAL_GetTick>
 8002a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a2e:	e00a      	b.n	8002a46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a30:	f7fe fe22 	bl	8001678 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e053      	b.n	8002aee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a46:	4b2d      	ldr	r3, [pc, #180]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f003 020c 	and.w	r2, r3, #12
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d1eb      	bne.n	8002a30 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a58:	4b27      	ldr	r3, [pc, #156]	; (8002af8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0307 	and.w	r3, r3, #7
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d210      	bcs.n	8002a88 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a66:	4b24      	ldr	r3, [pc, #144]	; (8002af8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f023 0207 	bic.w	r2, r3, #7
 8002a6e:	4922      	ldr	r1, [pc, #136]	; (8002af8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a76:	4b20      	ldr	r3, [pc, #128]	; (8002af8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d001      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e032      	b.n	8002aee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0304 	and.w	r3, r3, #4
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d008      	beq.n	8002aa6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a94:	4b19      	ldr	r3, [pc, #100]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	4916      	ldr	r1, [pc, #88]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0308 	and.w	r3, r3, #8
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d009      	beq.n	8002ac6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ab2:	4b12      	ldr	r3, [pc, #72]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	691b      	ldr	r3, [r3, #16]
 8002abe:	00db      	lsls	r3, r3, #3
 8002ac0:	490e      	ldr	r1, [pc, #56]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ac6:	f000 f821 	bl	8002b0c <HAL_RCC_GetSysClockFreq>
 8002aca:	4602      	mov	r2, r0
 8002acc:	4b0b      	ldr	r3, [pc, #44]	; (8002afc <HAL_RCC_ClockConfig+0x1c4>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	091b      	lsrs	r3, r3, #4
 8002ad2:	f003 030f 	and.w	r3, r3, #15
 8002ad6:	490a      	ldr	r1, [pc, #40]	; (8002b00 <HAL_RCC_ClockConfig+0x1c8>)
 8002ad8:	5ccb      	ldrb	r3, [r1, r3]
 8002ada:	fa22 f303 	lsr.w	r3, r2, r3
 8002ade:	4a09      	ldr	r2, [pc, #36]	; (8002b04 <HAL_RCC_ClockConfig+0x1cc>)
 8002ae0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002ae2:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <HAL_RCC_ClockConfig+0x1d0>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7fe fd84 	bl	80015f4 <HAL_InitTick>

  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3710      	adds	r7, #16
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	40022000 	.word	0x40022000
 8002afc:	40021000 	.word	0x40021000
 8002b00:	080036dc 	.word	0x080036dc
 8002b04:	20000000 	.word	0x20000000
 8002b08:	20000004 	.word	0x20000004

08002b0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b087      	sub	sp, #28
 8002b10:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b12:	2300      	movs	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]
 8002b16:	2300      	movs	r3, #0
 8002b18:	60bb      	str	r3, [r7, #8]
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	617b      	str	r3, [r7, #20]
 8002b1e:	2300      	movs	r3, #0
 8002b20:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b22:	2300      	movs	r3, #0
 8002b24:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b26:	4b1e      	ldr	r3, [pc, #120]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f003 030c 	and.w	r3, r3, #12
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d002      	beq.n	8002b3c <HAL_RCC_GetSysClockFreq+0x30>
 8002b36:	2b08      	cmp	r3, #8
 8002b38:	d003      	beq.n	8002b42 <HAL_RCC_GetSysClockFreq+0x36>
 8002b3a:	e027      	b.n	8002b8c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b3c:	4b19      	ldr	r3, [pc, #100]	; (8002ba4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b3e:	613b      	str	r3, [r7, #16]
      break;
 8002b40:	e027      	b.n	8002b92 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	0c9b      	lsrs	r3, r3, #18
 8002b46:	f003 030f 	and.w	r3, r3, #15
 8002b4a:	4a17      	ldr	r2, [pc, #92]	; (8002ba8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002b4c:	5cd3      	ldrb	r3, [r2, r3]
 8002b4e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d010      	beq.n	8002b7c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b5a:	4b11      	ldr	r3, [pc, #68]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	0c5b      	lsrs	r3, r3, #17
 8002b60:	f003 0301 	and.w	r3, r3, #1
 8002b64:	4a11      	ldr	r2, [pc, #68]	; (8002bac <HAL_RCC_GetSysClockFreq+0xa0>)
 8002b66:	5cd3      	ldrb	r3, [r2, r3]
 8002b68:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a0d      	ldr	r2, [pc, #52]	; (8002ba4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002b6e:	fb03 f202 	mul.w	r2, r3, r2
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b78:	617b      	str	r3, [r7, #20]
 8002b7a:	e004      	b.n	8002b86 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a0c      	ldr	r2, [pc, #48]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002b80:	fb02 f303 	mul.w	r3, r2, r3
 8002b84:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	613b      	str	r3, [r7, #16]
      break;
 8002b8a:	e002      	b.n	8002b92 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b8c:	4b09      	ldr	r3, [pc, #36]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002b8e:	613b      	str	r3, [r7, #16]
      break;
 8002b90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b92:	693b      	ldr	r3, [r7, #16]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	371c      	adds	r7, #28
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bc80      	pop	{r7}
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	00f42400 	.word	0x00f42400
 8002ba8:	080036f4 	.word	0x080036f4
 8002bac:	08003704 	.word	0x08003704
 8002bb0:	003d0900 	.word	0x003d0900
 8002bb4:	007a1200 	.word	0x007a1200

08002bb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bbc:	4b02      	ldr	r3, [pc, #8]	; (8002bc8 <HAL_RCC_GetHCLKFreq+0x10>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr
 8002bc8:	20000000 	.word	0x20000000

08002bcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002bd0:	f7ff fff2 	bl	8002bb8 <HAL_RCC_GetHCLKFreq>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	4b05      	ldr	r3, [pc, #20]	; (8002bec <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	0a1b      	lsrs	r3, r3, #8
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	4903      	ldr	r1, [pc, #12]	; (8002bf0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002be2:	5ccb      	ldrb	r3, [r1, r3]
 8002be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	080036ec 	.word	0x080036ec

08002bf4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bf8:	f7ff ffde 	bl	8002bb8 <HAL_RCC_GetHCLKFreq>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	4b05      	ldr	r3, [pc, #20]	; (8002c14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	0adb      	lsrs	r3, r3, #11
 8002c04:	f003 0307 	and.w	r3, r3, #7
 8002c08:	4903      	ldr	r1, [pc, #12]	; (8002c18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c0a:	5ccb      	ldrb	r3, [r1, r3]
 8002c0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	40021000 	.word	0x40021000
 8002c18:	080036ec 	.word	0x080036ec

08002c1c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c24:	4b0a      	ldr	r3, [pc, #40]	; (8002c50 <RCC_Delay+0x34>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a0a      	ldr	r2, [pc, #40]	; (8002c54 <RCC_Delay+0x38>)
 8002c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2e:	0a5b      	lsrs	r3, r3, #9
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	fb02 f303 	mul.w	r3, r2, r3
 8002c36:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c38:	bf00      	nop
  }
  while (Delay --);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	1e5a      	subs	r2, r3, #1
 8002c3e:	60fa      	str	r2, [r7, #12]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d1f9      	bne.n	8002c38 <RCC_Delay+0x1c>
}
 8002c44:	bf00      	nop
 8002c46:	bf00      	nop
 8002c48:	3714      	adds	r7, #20
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	4770      	bx	lr
 8002c50:	20000000 	.word	0x20000000
 8002c54:	10624dd3 	.word	0x10624dd3

08002c58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e076      	b.n	8002d58 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d108      	bne.n	8002c84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c7a:	d009      	beq.n	8002c90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	61da      	str	r2, [r3, #28]
 8002c82:	e005      	b.n	8002c90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d106      	bne.n	8002cb0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7fe fa04 	bl	80010b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2202      	movs	r2, #2
 8002cb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cc6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002cd8:	431a      	orrs	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	691b      	ldr	r3, [r3, #16]
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	431a      	orrs	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d00:	431a      	orrs	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	69db      	ldr	r3, [r3, #28]
 8002d06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d14:	ea42 0103 	orr.w	r1, r2, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	0c1a      	lsrs	r2, r3, #16
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f002 0204 	and.w	r2, r2, #4
 8002d36:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	69da      	ldr	r2, [r3, #28]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d46:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2201      	movs	r2, #1
 8002d52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3708      	adds	r7, #8
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b088      	sub	sp, #32
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	603b      	str	r3, [r7, #0]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002d70:	2300      	movs	r3, #0
 8002d72:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d101      	bne.n	8002d82 <HAL_SPI_Transmit+0x22>
 8002d7e:	2302      	movs	r3, #2
 8002d80:	e12d      	b.n	8002fde <HAL_SPI_Transmit+0x27e>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d8a:	f7fe fc75 	bl	8001678 <HAL_GetTick>
 8002d8e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002d90:	88fb      	ldrh	r3, [r7, #6]
 8002d92:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d002      	beq.n	8002da6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002da0:	2302      	movs	r3, #2
 8002da2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002da4:	e116      	b.n	8002fd4 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d002      	beq.n	8002db2 <HAL_SPI_Transmit+0x52>
 8002dac:	88fb      	ldrh	r3, [r7, #6]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d102      	bne.n	8002db8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002db6:	e10d      	b.n	8002fd4 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2203      	movs	r2, #3
 8002dbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	68ba      	ldr	r2, [r7, #8]
 8002dca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	88fa      	ldrh	r2, [r7, #6]
 8002dd0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	88fa      	ldrh	r2, [r7, #6]
 8002dd6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2200      	movs	r2, #0
 8002de8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2200      	movs	r2, #0
 8002dee:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dfe:	d10f      	bne.n	8002e20 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e1e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e2a:	2b40      	cmp	r3, #64	; 0x40
 8002e2c:	d007      	beq.n	8002e3e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e46:	d14f      	bne.n	8002ee8 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d002      	beq.n	8002e56 <HAL_SPI_Transmit+0xf6>
 8002e50:	8afb      	ldrh	r3, [r7, #22]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d142      	bne.n	8002edc <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	881a      	ldrh	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e66:	1c9a      	adds	r2, r3, #2
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	3b01      	subs	r3, #1
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e7a:	e02f      	b.n	8002edc <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d112      	bne.n	8002eb0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8e:	881a      	ldrh	r2, [r3, #0]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9a:	1c9a      	adds	r2, r3, #2
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	b29a      	uxth	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	86da      	strh	r2, [r3, #54]	; 0x36
 8002eae:	e015      	b.n	8002edc <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002eb0:	f7fe fbe2 	bl	8001678 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d803      	bhi.n	8002ec8 <HAL_SPI_Transmit+0x168>
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec6:	d102      	bne.n	8002ece <HAL_SPI_Transmit+0x16e>
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d106      	bne.n	8002edc <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002eda:	e07b      	b.n	8002fd4 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1ca      	bne.n	8002e7c <HAL_SPI_Transmit+0x11c>
 8002ee6:	e050      	b.n	8002f8a <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d002      	beq.n	8002ef6 <HAL_SPI_Transmit+0x196>
 8002ef0:	8afb      	ldrh	r3, [r7, #22]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d144      	bne.n	8002f80 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	330c      	adds	r3, #12
 8002f00:	7812      	ldrb	r2, [r2, #0]
 8002f02:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f08:	1c5a      	adds	r2, r3, #1
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	3b01      	subs	r3, #1
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002f1c:	e030      	b.n	8002f80 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d113      	bne.n	8002f54 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	330c      	adds	r3, #12
 8002f36:	7812      	ldrb	r2, [r2, #0]
 8002f38:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3e:	1c5a      	adds	r2, r3, #1
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	b29a      	uxth	r2, r3
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	86da      	strh	r2, [r3, #54]	; 0x36
 8002f52:	e015      	b.n	8002f80 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f54:	f7fe fb90 	bl	8001678 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d803      	bhi.n	8002f6c <HAL_SPI_Transmit+0x20c>
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f6a:	d102      	bne.n	8002f72 <HAL_SPI_Transmit+0x212>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d106      	bne.n	8002f80 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002f7e:	e029      	b.n	8002fd4 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d1c9      	bne.n	8002f1e <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f8a:	69ba      	ldr	r2, [r7, #24]
 8002f8c:	6839      	ldr	r1, [r7, #0]
 8002f8e:	68f8      	ldr	r0, [r7, #12]
 8002f90:	f000 fa62 	bl	8003458 <SPI_EndRxTxTransaction>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d002      	beq.n	8002fa0 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2220      	movs	r2, #32
 8002f9e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d10a      	bne.n	8002fbe <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fa8:	2300      	movs	r3, #0
 8002faa:	613b      	str	r3, [r7, #16]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	613b      	str	r3, [r7, #16]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	613b      	str	r3, [r7, #16]
 8002fbc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d002      	beq.n	8002fcc <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	77fb      	strb	r3, [r7, #31]
 8002fca:	e003      	b.n	8002fd4 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002fdc:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3720      	adds	r7, #32
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b08c      	sub	sp, #48	; 0x30
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	60f8      	str	r0, [r7, #12]
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	607a      	str	r2, [r7, #4]
 8002ff2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003004:	2b01      	cmp	r3, #1
 8003006:	d101      	bne.n	800300c <HAL_SPI_TransmitReceive+0x26>
 8003008:	2302      	movs	r3, #2
 800300a:	e198      	b.n	800333e <HAL_SPI_TransmitReceive+0x358>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003014:	f7fe fb30 	bl	8001678 <HAL_GetTick>
 8003018:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003020:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800302a:	887b      	ldrh	r3, [r7, #2]
 800302c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800302e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003032:	2b01      	cmp	r3, #1
 8003034:	d00f      	beq.n	8003056 <HAL_SPI_TransmitReceive+0x70>
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800303c:	d107      	bne.n	800304e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d103      	bne.n	800304e <HAL_SPI_TransmitReceive+0x68>
 8003046:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800304a:	2b04      	cmp	r3, #4
 800304c:	d003      	beq.n	8003056 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800304e:	2302      	movs	r3, #2
 8003050:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003054:	e16d      	b.n	8003332 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d005      	beq.n	8003068 <HAL_SPI_TransmitReceive+0x82>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d002      	beq.n	8003068 <HAL_SPI_TransmitReceive+0x82>
 8003062:	887b      	ldrh	r3, [r7, #2]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d103      	bne.n	8003070 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800306e:	e160      	b.n	8003332 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2b04      	cmp	r3, #4
 800307a:	d003      	beq.n	8003084 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2205      	movs	r2, #5
 8003080:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	887a      	ldrh	r2, [r7, #2]
 8003094:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	887a      	ldrh	r2, [r7, #2]
 800309a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	887a      	ldrh	r2, [r7, #2]
 80030a6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	887a      	ldrh	r2, [r7, #2]
 80030ac:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c4:	2b40      	cmp	r3, #64	; 0x40
 80030c6:	d007      	beq.n	80030d8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030e0:	d17c      	bne.n	80031dc <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d002      	beq.n	80030f0 <HAL_SPI_TransmitReceive+0x10a>
 80030ea:	8b7b      	ldrh	r3, [r7, #26]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d16a      	bne.n	80031c6 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f4:	881a      	ldrh	r2, [r3, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003100:	1c9a      	adds	r2, r3, #2
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800310a:	b29b      	uxth	r3, r3
 800310c:	3b01      	subs	r3, #1
 800310e:	b29a      	uxth	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003114:	e057      	b.n	80031c6 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b02      	cmp	r3, #2
 8003122:	d11b      	bne.n	800315c <HAL_SPI_TransmitReceive+0x176>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003128:	b29b      	uxth	r3, r3
 800312a:	2b00      	cmp	r3, #0
 800312c:	d016      	beq.n	800315c <HAL_SPI_TransmitReceive+0x176>
 800312e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003130:	2b01      	cmp	r3, #1
 8003132:	d113      	bne.n	800315c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003138:	881a      	ldrh	r2, [r3, #0]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003144:	1c9a      	adds	r2, r3, #2
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800314e:	b29b      	uxth	r3, r3
 8003150:	3b01      	subs	r3, #1
 8003152:	b29a      	uxth	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003158:	2300      	movs	r3, #0
 800315a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b01      	cmp	r3, #1
 8003168:	d119      	bne.n	800319e <HAL_SPI_TransmitReceive+0x1b8>
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800316e:	b29b      	uxth	r3, r3
 8003170:	2b00      	cmp	r3, #0
 8003172:	d014      	beq.n	800319e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	68da      	ldr	r2, [r3, #12]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800317e:	b292      	uxth	r2, r2
 8003180:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003186:	1c9a      	adds	r2, r3, #2
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003190:	b29b      	uxth	r3, r3
 8003192:	3b01      	subs	r3, #1
 8003194:	b29a      	uxth	r2, r3
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800319a:	2301      	movs	r3, #1
 800319c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800319e:	f7fe fa6b 	bl	8001678 <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d80b      	bhi.n	80031c6 <HAL_SPI_TransmitReceive+0x1e0>
 80031ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b4:	d007      	beq.n	80031c6 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80031c4:	e0b5      	b.n	8003332 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1a2      	bne.n	8003116 <HAL_SPI_TransmitReceive+0x130>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d19d      	bne.n	8003116 <HAL_SPI_TransmitReceive+0x130>
 80031da:	e080      	b.n	80032de <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d002      	beq.n	80031ea <HAL_SPI_TransmitReceive+0x204>
 80031e4:	8b7b      	ldrh	r3, [r7, #26]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d16f      	bne.n	80032ca <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	330c      	adds	r3, #12
 80031f4:	7812      	ldrb	r2, [r2, #0]
 80031f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fc:	1c5a      	adds	r2, r3, #1
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003206:	b29b      	uxth	r3, r3
 8003208:	3b01      	subs	r3, #1
 800320a:	b29a      	uxth	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003210:	e05b      	b.n	80032ca <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b02      	cmp	r3, #2
 800321e:	d11c      	bne.n	800325a <HAL_SPI_TransmitReceive+0x274>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003224:	b29b      	uxth	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d017      	beq.n	800325a <HAL_SPI_TransmitReceive+0x274>
 800322a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800322c:	2b01      	cmp	r3, #1
 800322e:	d114      	bne.n	800325a <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	330c      	adds	r3, #12
 800323a:	7812      	ldrb	r2, [r2, #0]
 800323c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003242:	1c5a      	adds	r2, r3, #1
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800324c:	b29b      	uxth	r3, r3
 800324e:	3b01      	subs	r3, #1
 8003250:	b29a      	uxth	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003256:	2300      	movs	r3, #0
 8003258:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b01      	cmp	r3, #1
 8003266:	d119      	bne.n	800329c <HAL_SPI_TransmitReceive+0x2b6>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800326c:	b29b      	uxth	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d014      	beq.n	800329c <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	68da      	ldr	r2, [r3, #12]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003284:	1c5a      	adds	r2, r3, #1
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800328e:	b29b      	uxth	r3, r3
 8003290:	3b01      	subs	r3, #1
 8003292:	b29a      	uxth	r2, r3
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003298:	2301      	movs	r3, #1
 800329a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800329c:	f7fe f9ec 	bl	8001678 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d803      	bhi.n	80032b4 <HAL_SPI_TransmitReceive+0x2ce>
 80032ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b2:	d102      	bne.n	80032ba <HAL_SPI_TransmitReceive+0x2d4>
 80032b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d107      	bne.n	80032ca <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80032c8:	e033      	b.n	8003332 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d19e      	bne.n	8003212 <HAL_SPI_TransmitReceive+0x22c>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d199      	bne.n	8003212 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80032e2:	68f8      	ldr	r0, [r7, #12]
 80032e4:	f000 f8b8 	bl	8003458 <SPI_EndRxTxTransaction>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d006      	beq.n	80032fc <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80032fa:	e01a      	b.n	8003332 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d10a      	bne.n	800331a <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003304:	2300      	movs	r3, #0
 8003306:	617b      	str	r3, [r7, #20]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	617b      	str	r3, [r7, #20]
 8003318:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800331e:	2b00      	cmp	r3, #0
 8003320:	d003      	beq.n	800332a <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003328:	e003      	b.n	8003332 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2201      	movs	r2, #1
 800332e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800333a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800333e:	4618      	mov	r0, r3
 8003340:	3730      	adds	r7, #48	; 0x30
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
	...

08003348 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b088      	sub	sp, #32
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	603b      	str	r3, [r7, #0]
 8003354:	4613      	mov	r3, r2
 8003356:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003358:	f7fe f98e 	bl	8001678 <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003360:	1a9b      	subs	r3, r3, r2
 8003362:	683a      	ldr	r2, [r7, #0]
 8003364:	4413      	add	r3, r2
 8003366:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003368:	f7fe f986 	bl	8001678 <HAL_GetTick>
 800336c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800336e:	4b39      	ldr	r3, [pc, #228]	; (8003454 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	015b      	lsls	r3, r3, #5
 8003374:	0d1b      	lsrs	r3, r3, #20
 8003376:	69fa      	ldr	r2, [r7, #28]
 8003378:	fb02 f303 	mul.w	r3, r2, r3
 800337c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800337e:	e054      	b.n	800342a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003386:	d050      	beq.n	800342a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003388:	f7fe f976 	bl	8001678 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	69fa      	ldr	r2, [r7, #28]
 8003394:	429a      	cmp	r2, r3
 8003396:	d902      	bls.n	800339e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d13d      	bne.n	800341a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	685a      	ldr	r2, [r3, #4]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80033ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80033b6:	d111      	bne.n	80033dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033c0:	d004      	beq.n	80033cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033ca:	d107      	bne.n	80033dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033e4:	d10f      	bne.n	8003406 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033f4:	601a      	str	r2, [r3, #0]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003404:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e017      	b.n	800344a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003420:	2300      	movs	r3, #0
 8003422:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	3b01      	subs	r3, #1
 8003428:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	689a      	ldr	r2, [r3, #8]
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	4013      	ands	r3, r2
 8003434:	68ba      	ldr	r2, [r7, #8]
 8003436:	429a      	cmp	r2, r3
 8003438:	bf0c      	ite	eq
 800343a:	2301      	moveq	r3, #1
 800343c:	2300      	movne	r3, #0
 800343e:	b2db      	uxtb	r3, r3
 8003440:	461a      	mov	r2, r3
 8003442:	79fb      	ldrb	r3, [r7, #7]
 8003444:	429a      	cmp	r2, r3
 8003446:	d19b      	bne.n	8003380 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3720      	adds	r7, #32
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	20000000 	.word	0x20000000

08003458 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af02      	add	r7, sp, #8
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	9300      	str	r3, [sp, #0]
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	2200      	movs	r2, #0
 800346c:	2180      	movs	r1, #128	; 0x80
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f7ff ff6a 	bl	8003348 <SPI_WaitFlagStateUntilTimeout>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d007      	beq.n	800348a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800347e:	f043 0220 	orr.w	r2, r3, #32
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e000      	b.n	800348c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d101      	bne.n	80034a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e042      	b.n	800352c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d106      	bne.n	80034c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f7fd ffa0 	bl	8001400 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2224      	movs	r2, #36	; 0x24
 80034c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68da      	ldr	r2, [r3, #12]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 f82b 	bl	8003534 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	691a      	ldr	r2, [r3, #16]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	695a      	ldr	r2, [r3, #20]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68da      	ldr	r2, [r3, #12]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800350c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2220      	movs	r2, #32
 8003518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2220      	movs	r2, #32
 8003520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3708      	adds	r7, #8
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	68da      	ldr	r2, [r3, #12]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	430a      	orrs	r2, r1
 8003550:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	431a      	orrs	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	695b      	ldr	r3, [r3, #20]
 8003560:	4313      	orrs	r3, r2
 8003562:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800356e:	f023 030c 	bic.w	r3, r3, #12
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	6812      	ldr	r2, [r2, #0]
 8003576:	68b9      	ldr	r1, [r7, #8]
 8003578:	430b      	orrs	r3, r1
 800357a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	699a      	ldr	r2, [r3, #24]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a2c      	ldr	r2, [pc, #176]	; (8003648 <UART_SetConfig+0x114>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d103      	bne.n	80035a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800359c:	f7ff fb2a 	bl	8002bf4 <HAL_RCC_GetPCLK2Freq>
 80035a0:	60f8      	str	r0, [r7, #12]
 80035a2:	e002      	b.n	80035aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80035a4:	f7ff fb12 	bl	8002bcc <HAL_RCC_GetPCLK1Freq>
 80035a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	4613      	mov	r3, r2
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	4413      	add	r3, r2
 80035b2:	009a      	lsls	r2, r3, #2
 80035b4:	441a      	add	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c0:	4a22      	ldr	r2, [pc, #136]	; (800364c <UART_SetConfig+0x118>)
 80035c2:	fba2 2303 	umull	r2, r3, r2, r3
 80035c6:	095b      	lsrs	r3, r3, #5
 80035c8:	0119      	lsls	r1, r3, #4
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	4613      	mov	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4413      	add	r3, r2
 80035d2:	009a      	lsls	r2, r3, #2
 80035d4:	441a      	add	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80035e0:	4b1a      	ldr	r3, [pc, #104]	; (800364c <UART_SetConfig+0x118>)
 80035e2:	fba3 0302 	umull	r0, r3, r3, r2
 80035e6:	095b      	lsrs	r3, r3, #5
 80035e8:	2064      	movs	r0, #100	; 0x64
 80035ea:	fb00 f303 	mul.w	r3, r0, r3
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	3332      	adds	r3, #50	; 0x32
 80035f4:	4a15      	ldr	r2, [pc, #84]	; (800364c <UART_SetConfig+0x118>)
 80035f6:	fba2 2303 	umull	r2, r3, r2, r3
 80035fa:	095b      	lsrs	r3, r3, #5
 80035fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003600:	4419      	add	r1, r3
 8003602:	68fa      	ldr	r2, [r7, #12]
 8003604:	4613      	mov	r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	4413      	add	r3, r2
 800360a:	009a      	lsls	r2, r3, #2
 800360c:	441a      	add	r2, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	fbb2 f2f3 	udiv	r2, r2, r3
 8003618:	4b0c      	ldr	r3, [pc, #48]	; (800364c <UART_SetConfig+0x118>)
 800361a:	fba3 0302 	umull	r0, r3, r3, r2
 800361e:	095b      	lsrs	r3, r3, #5
 8003620:	2064      	movs	r0, #100	; 0x64
 8003622:	fb00 f303 	mul.w	r3, r0, r3
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	3332      	adds	r3, #50	; 0x32
 800362c:	4a07      	ldr	r2, [pc, #28]	; (800364c <UART_SetConfig+0x118>)
 800362e:	fba2 2303 	umull	r2, r3, r2, r3
 8003632:	095b      	lsrs	r3, r3, #5
 8003634:	f003 020f 	and.w	r2, r3, #15
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	440a      	add	r2, r1
 800363e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003640:	bf00      	nop
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40013800 	.word	0x40013800
 800364c:	51eb851f 	.word	0x51eb851f

08003650 <memset>:
 8003650:	4603      	mov	r3, r0
 8003652:	4402      	add	r2, r0
 8003654:	4293      	cmp	r3, r2
 8003656:	d100      	bne.n	800365a <memset+0xa>
 8003658:	4770      	bx	lr
 800365a:	f803 1b01 	strb.w	r1, [r3], #1
 800365e:	e7f9      	b.n	8003654 <memset+0x4>

08003660 <__libc_init_array>:
 8003660:	b570      	push	{r4, r5, r6, lr}
 8003662:	2600      	movs	r6, #0
 8003664:	4d0c      	ldr	r5, [pc, #48]	; (8003698 <__libc_init_array+0x38>)
 8003666:	4c0d      	ldr	r4, [pc, #52]	; (800369c <__libc_init_array+0x3c>)
 8003668:	1b64      	subs	r4, r4, r5
 800366a:	10a4      	asrs	r4, r4, #2
 800366c:	42a6      	cmp	r6, r4
 800366e:	d109      	bne.n	8003684 <__libc_init_array+0x24>
 8003670:	f000 f828 	bl	80036c4 <_init>
 8003674:	2600      	movs	r6, #0
 8003676:	4d0a      	ldr	r5, [pc, #40]	; (80036a0 <__libc_init_array+0x40>)
 8003678:	4c0a      	ldr	r4, [pc, #40]	; (80036a4 <__libc_init_array+0x44>)
 800367a:	1b64      	subs	r4, r4, r5
 800367c:	10a4      	asrs	r4, r4, #2
 800367e:	42a6      	cmp	r6, r4
 8003680:	d105      	bne.n	800368e <__libc_init_array+0x2e>
 8003682:	bd70      	pop	{r4, r5, r6, pc}
 8003684:	f855 3b04 	ldr.w	r3, [r5], #4
 8003688:	4798      	blx	r3
 800368a:	3601      	adds	r6, #1
 800368c:	e7ee      	b.n	800366c <__libc_init_array+0xc>
 800368e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003692:	4798      	blx	r3
 8003694:	3601      	adds	r6, #1
 8003696:	e7f2      	b.n	800367e <__libc_init_array+0x1e>
 8003698:	08003708 	.word	0x08003708
 800369c:	08003708 	.word	0x08003708
 80036a0:	08003708 	.word	0x08003708
 80036a4:	0800370c 	.word	0x0800370c

080036a8 <memcpy>:
 80036a8:	440a      	add	r2, r1
 80036aa:	4291      	cmp	r1, r2
 80036ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80036b0:	d100      	bne.n	80036b4 <memcpy+0xc>
 80036b2:	4770      	bx	lr
 80036b4:	b510      	push	{r4, lr}
 80036b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036ba:	4291      	cmp	r1, r2
 80036bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036c0:	d1f9      	bne.n	80036b6 <memcpy+0xe>
 80036c2:	bd10      	pop	{r4, pc}

080036c4 <_init>:
 80036c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036c6:	bf00      	nop
 80036c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ca:	bc08      	pop	{r3}
 80036cc:	469e      	mov	lr, r3
 80036ce:	4770      	bx	lr

080036d0 <_fini>:
 80036d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036d2:	bf00      	nop
 80036d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036d6:	bc08      	pop	{r3}
 80036d8:	469e      	mov	lr, r3
 80036da:	4770      	bx	lr
