{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461819044108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461819044124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 23:50:43 2016 " "Processing started: Wed Apr 27 23:50:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461819044124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819044124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819044124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1461819044324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461819054721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819054721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_adder " "Found entity 1: test_adder" {  } { { "test_adder.bdf" "" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/test_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461819054721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819054721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_16_low.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rca_16_low.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_16_LOW " "Found entity 1: RCA_16_LOW" {  } { { "RCA_16_LOW.bdf" "" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/RCA_16_LOW.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461819054721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819054721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ful_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ful_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ful_adder_1bit " "Found entity 1: ful_adder_1bit" {  } { { "ful_adder_1bit.bdf" "" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/ful_adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461819054721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819054721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.bdf" "" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/register_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461819054721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819054721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_register_time.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_register_time.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_register_time " "Found entity 1: test_register_time" {  } { { "test_register_time.bdf" "" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/test_register_time.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461819054721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819054721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.bdf 1 1 " "Found 1 design units, including 1 entities, in source file components.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 components " "Found entity 1: components" {  } { { "components.bdf" "" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/components.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461819054721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819054721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "test2.bdf" "" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/test2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461819054721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819054721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clr_st.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clr_st.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLR_st " "Found entity 1: CLR_st" {  } { { "CLR_st.bdf" "" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/CLR_st.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461819054721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819054721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_test " "Found entity 1: final_test" {  } { { "final_test.bdf" "" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/final_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461819054721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819054721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_test " "Elaborating entity \"final_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1461819054753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_16bit register_16bit:inst14 " "Elaborating entity \"register_16bit\" for hierarchy \"register_16bit:inst14\"" {  } { { "final_test.bdf" "inst14" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/final_test.bdf" { { 1152 1896 2248 1264 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461819054758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLR_st CLR_st:inst20 " "Elaborating entity \"CLR_st\" for hierarchy \"CLR_st:inst20\"" {  } { { "final_test.bdf" "inst20" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/final_test.bdf" { { 1208 1456 1552 1336 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461819054758 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 inst1 " "Primitive \"AND4\" of instance \"inst1\" not used" {  } { { "CLR_st.bdf" "" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/CLR_st.bdf" { { 360 480 544 440 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1461819054758 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "CLR_st.bdf" "" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/CLR_st.bdf" { { 264 296 344 296 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1461819054758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_16_LOW RCA_16_LOW:inst9 " "Elaborating entity \"RCA_16_LOW\" for hierarchy \"RCA_16_LOW:inst9\"" {  } { { "final_test.bdf" "inst9" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/final_test.bdf" { { 472 1648 2224 584 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461819054758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ful_adder_1bit RCA_16_LOW:inst9\|ful_adder_1bit:inst40 " "Elaborating entity \"ful_adder_1bit\" for hierarchy \"RCA_16_LOW:inst9\|ful_adder_1bit:inst40\"" {  } { { "RCA_16_LOW.bdf" "inst40" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/RCA_16_LOW.bdf" { { -56 216 312 40 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461819054758 ""}
{ "Warning" "WSGN_SEARCH_FILE" "judge_fsm.v 1 1 " "Using design file judge_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 judge_fsm " "Found entity 1: judge_fsm" {  } { { "judge_fsm.v" "" { Text "D:/UIC/465 Digital Logic Circuit/pro2/judge_fsm.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461819054773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1461819054773 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "judge_fsm " "Found the following files while searching for definition of entity \"judge_fsm\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "judge_fsm.vhd " "File: judge_fsm.vhd" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1461819054773 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1461819054773 "|final_test|judge_fsm:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge_fsm judge_fsm:inst " "Elaborating entity \"judge_fsm\" for hierarchy \"judge_fsm:inst\"" {  } { { "final_test.bdf" "inst" { Schematic "D:/UIC/465 Digital Logic Circuit/pro2/final_test.bdf" { { 848 1384 1536 960 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461819054773 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1461819055058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1461819055058 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1461819055058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1461819055058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1461819055058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461819055105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 23:50:55 2016 " "Processing ended: Wed Apr 27 23:50:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461819055105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461819055105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461819055105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461819055105 ""}
