Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "vga_disp_dino.v" in library work
Compiling verilog file "seg_disp.v" in library work
Module <vga_disp_dino> compiled
Compiling verilog file "game_cont.v" in library work
Module <seg_disp> compiled
Compiling verilog file "clockdiv.v" in library work
Module <game_cont> compiled
Compiling verilog file "main.v" in library work
Module <clockdiv> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clockdiv> in library <work>.

Analyzing hierarchy for module <game_cont> in library <work>.

Analyzing hierarchy for module <seg_disp> in library <work>.

Analyzing hierarchy for module <vga_disp_dino> in library <work> with parameters.
	H_BACK = "00000000000000000000000000110000"
	H_DISP = "00000000000000000000001010000000"
	H_FRONT = "00000000000000000000000000010000"
	H_SYNC = "00000000000000000000000001100000"
	H_TOTAL = "00000000000000000000001100100000"
	V_BACK = "00000000000000000000000000100001"
	V_DISP = "00000000000000000000000111100000"
	V_FRONT = "00000000000000000000000000001010"
	V_SYNC = "00000000000000000000000000000010"
	V_TOTAL = "00000000000000000000001000001101"
	char_line0 = "00000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000"
	char_line1 = "00000000000000000110001100000000000011000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000"
	char_line2 = "00000000000110000110001100000000001111100000000000000000001100000000110000011000000000000000000000000000000000000000000000000001001111100000110000111110001111100000011001111111000111000111111100111110001111100000000000000000000000000000000000000000001111100011111000001000011111100001111001111100011111110111111100011110011000110011110000001111011100110111100001100011011000110001110001111110001111100111111000111110111111110110001101100011011000111100001111000011011111110011110010000000001111000011011000000000"
	char_line3 = "00000000001111000110001100110110011000110000000000011100001100000001100000001100000000000000000000000000000000000000000000000011011000110001110001100011011000110000111001100000001100000110001101100011011000110000000000000000000001100000000001100000011000110110001100011100001100110011001100110110001100110011001100110011011000110001100000000110001100110011000001110111011000110011011000110011011000110011001101100011110110110110001101100011011000111100001111000011011000110011000011000000000011000110001100000000"
	char_line4 = "00000000001111000010001000110110011000010000000000110110011000000001100000001100010000100001100000000000000000000000000000000111011000110011110000000011000000110001111001100000011000000000001101100011011000110000000000000000000011000000000000110000011000110110001100110110001100110110000100110011001100010011000101100001011000110001100000000110001101100011000001111111011100110110001100110011011000110011001101100011100110010110001101100011011000110110011011000011010000110011000011100000000011000000000000000000"
	char_line5 = "00000000001111000000000001111111011000000110000100110110000000000011000000000110011001100001100000000000000000000000000000001110011000110000110000000110000000110011011001100000011000000000011001100011011000110001100000011000000110000000000000011000000001100110111101100011001100110110000000110011001101000011010001100000011000110001100000000110001101100011000001101011011110110110001100110011011000110011001100110000000110000110001101100011011000110011110001100110000001100011000001110000000011000000000000000000"
	char_line6 = "00000000000110000000000000110110001111100110001100011100000000000011000000000110001111000001100000000000000000000000000000011100011010110000110000001100000111100110011001111110011111100000011000111110011000110001100000011000001100000111111000001100000011000110101101100011001111100110000000110011001111000011110001100000011111110001100000000110001111000011000001100011011111110110001100111110011000110011111000011100000110000110001101100011011000110001100000111100000011000011000000111000000011000000000000000000"
	char_line7 = "00000000000110000000000000110110000000110000011000111011000000000011000000000110111111111111111100000000111111110000000000111000011010110000110000011000000000110110011000000011011000110000110001100011001111110000000000000000011000000000000000000110000011000110101101100011001100110110000000110011001101000011010001101111011000110001100000000110001101100011000001100011011011110110001100110000011000110011011000000110000110000110001101100011011010110001100000011000000110000011000000011100000011000000000000000000"
	char_line8 = "00000000000110000000000000110110000000110000110001101110000000000011000000000110001111000001100000000000000000000000000001110000011000110000110000110000000000110111111100000011011000110000110001100011000000110000000000000000001100000000000000001100000011000110111001111111001100110110000000110011001100000011000001100011011000110001100000000110001101100011000001100011011001110110001100110000011000110011011000000011000110000110001101100011011010110011110000011000001100000011000000001110000011000000000000000000"
	char_line9 = "00000000000000000000000001111111010000110001100001100110000000000001100000001100011001100001100000000000000000000000000011100000011000110000110001100001000000110000011001100011011000110001100001100011000000110000000000000000000110000111111000011000000000000110000001100011001100110110000100110011001100010011000001100011011000110001100001100110001100110011000101100011011000110110001100110000011010110011001101100011000110000110001100110110011111110110011000011000011000010011000000000111000011000000000000000000"
	char_lineA = "00000000000110000000000000110110011000110011001101100110000000000001100000001100010000100001100000011000000000000001100011000000011000110000110001100011011000110000011001110011011000110001100001100011000001100001100000011000000011000000000000110000000011000110000001100011001100110011001100110110001100110011000000110111011000110001100001100110001100110011001101100011011000110011011000110000011011110011001101100011000110000110001100011100001101101100001100011000011000110011000000000011000011000000000000000000"
	char_lineB = "00000000000110000000000000110110001111100110001100111011000000000000110000011000000000000000000000011000000000000001100010000000001111100011111101111111001111100000111100111110001111100001100000111110001111000001100000011000000001100000000001100000000011000011111001100011011111100001111001111100011111110111100000011101011000110011110000111100011100110111111101100011011000110001110001111000001111100111001100111110001111000011111000001000001101101100001100111100011111110011110000000001001111000000000000000000"
	char_lineC = "00000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111"
	char_lineD = "00000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	char_lineE = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	char_lineF = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
	char_lines = "00000000000000000000000000010000"
	char_rows = "00000000000000000000000000000001"
	char_scale = "00000000000000000000000000000010"
	cloud_scale = "00000000000000000000000000000010"
	cloud_y = "00000000000000000000000010010110"
	dino_line0 = "0111111110111001111000000001111100"
	dino_line1 = "1111111111110000001000000111111100"
	dino_line2 = "1101111111100000001100001111111111"
	dino_line3 = "1111111111110000001110011111111101"
	dino_line4 = "1111111111110011001111111111111100"
	dino_line5 = "1111111111011001001111111111111100"
	dino_line6 = "1111100000000001000111111111111100"
	dino_line7 = "1111111100000001100011111111111000"
	dino_line8 = "0111111110111011000001111111110000"
	dino_line9 = "1111111111110001000000111111100000"
	dino_lineA = "1100011111100001000000000000000000"
	dino_lineB = "1101011111110001100000000000000000"
	dino_lineC = "1100011111000000000000000000000000"
	dino_lineD = "1111111111000000000000000000000000"
	dino_lineE = "1111111111000000000000000000000000"
	dino_lineF = "1111111110000000000000000000000000"
	dino_scale = "00000000000000000000000000000100"
	dino_x = "00000000000000000000000000110010"
	dino_y = "00000000000000000000000100101100"
	end_ascii = "00000000000000000000000001011111"
	land_scale = "00000000000000000000000000000010"
	land_x = "00000000000000000000000000000000"
	land_y = "00000000000000000000000101111000"
	move_x = "00000000000000000000000000110010"
	source_line0 = "00000000000000000000000011110000000000000000000011110000010000"
	source_line1 = "00000000000000000000111110011110000000000000000110010000111000"
	source_line2 = "00000000000000000001100000000011000000000000001000001000111000"
	source_line3 = "00000000000000000111000000000001000000000000111000000111111000"
	source_line4 = "00000000000000000100000000000001111000000000111000000111011110"
	source_line5 = "00000000000000000100000000000001001111100000001100001100111111"
	source_line6 = "00000000000001111100000000000010000000100000000111111000111111"
	source_line7 = "00000000000011000000000000000000000000111100000000000000111111"
	source_line8 = "00000011111110000000000000000000000000000100111000000111111000"
	source_line9 = "00000110000000000000000000000000000000000110001100001100111100"
	source_lineA = "01101100010000000000000000000000000000000001000111111000011100"
	source_lineB = "11000000001111111111111111111111111111111111000000000000001100"
	source_lineC = "111001110111110111011100101000111011101101000111010011001001110100100111101010000101001111010010110101110000011001001101111110111101100100010100000110011010110111010110010011110100011100011111000001110011011000101001110101010010011000100111"
	source_lineD = "111110111001011011010110100010100011001001110101010001010000000010001010011111011100000101101111010001101001000001000111001011111100000110001110111010101001110010111110000100100100100010011110000010011110111010000010011000001111100011011110"
	source_lineE = "001011000101110111000100001101000111111111001101010000111100000000000111001101100010100111010101001001100010011101001101111011111101111001000011101001101000111001001101000110000100101010100011001011001011100101001111001101101011100111111110"
	source_lineF = "101101010001101111111111110100001011110111110111010011001011011000001001111011101000001001100000111110001101111001000001101001001000011011110001111111011010010001011001111110100100011111000111111011110000111101010000110011000101111100001100"
	tree_scale = "00000000000000000000000000000100"
	tree_y = "00000000000000000000000100101100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <clockdiv> in library <work>.
Module <clockdiv> is correct for synthesis.
 
Analyzing module <game_cont> in library <work>.
Module <game_cont> is correct for synthesis.
 
Analyzing module <seg_disp> in library <work>.
Module <seg_disp> is correct for synthesis.
 
Analyzing module <vga_disp_dino> in library <work>.
	H_BACK = 32'sb00000000000000000000000000110000
	H_DISP = 32'sb00000000000000000000001010000000
	H_FRONT = 32'sb00000000000000000000000000010000
	H_SYNC = 32'sb00000000000000000000000001100000
	H_TOTAL = 32'sb00000000000000000000001100100000
	V_BACK = 32'sb00000000000000000000000000100001
	V_DISP = 32'sb00000000000000000000000111100000
	V_FRONT = 32'sb00000000000000000000000000001010
	V_SYNC = 32'sb00000000000000000000000000000010
	V_TOTAL = 32'sb00000000000000000000001000001101
	char_line0 = 512'b00000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000
	char_line1 = 512'b00000000000000000110001100000000000011000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000
	char_line2 = 512'b00000000000110000110001100000000001111100000000000000000001100000000110000011000000000000000000000000000000000000000000000000001001111100000110000111110001111100000011001111111000111000111111100111110001111100000000000000000000000000000000000000000001111100011111000001000011111100001111001111100011111110111111100011110011000110011110000001111011100110111100001100011011000110001110001111110001111100111111000111110111111110110001101100011011000111100001111000011011111110011110010000000001111000011011000000000
	char_line3 = 512'b00000000001111000110001100110110011000110000000000011100001100000001100000001100000000000000000000000000000000000000000000000011011000110001110001100011011000110000111001100000001100000110001101100011011000110000000000000000000001100000000001100000011000110110001100011100001100110011001100110110001100110011001100110011011000110001100000000110001100110011000001110111011000110011011000110011011000110011001101100011110110110110001101100011011000111100001111000011011000110011000011000000000011000110001100000000
	char_line4 = 512'b00000000001111000010001000110110011000010000000000110110011000000001100000001100010000100001100000000000000000000000000000000111011000110011110000000011000000110001111001100000011000000000001101100011011000110000000000000000000011000000000000110000011000110110001100110110001100110110000100110011001100010011000101100001011000110001100000000110001101100011000001111111011100110110001100110011011000110011001101100011100110010110001101100011011000110110011011000011010000110011000011100000000011000000000000000000
	char_line5 = 512'b00000000001111000000000001111111011000000110000100110110000000000011000000000110011001100001100000000000000000000000000000001110011000110000110000000110000000110011011001100000011000000000011001100011011000110001100000011000000110000000000000011000000001100110111101100011001100110110000000110011001101000011010001100000011000110001100000000110001101100011000001101011011110110110001100110011011000110011001100110000000110000110001101100011011000110011110001100110000001100011000001110000000011000000000000000000
	char_line6 = 512'b00000000000110000000000000110110001111100110001100011100000000000011000000000110001111000001100000000000000000000000000000011100011010110000110000001100000111100110011001111110011111100000011000111110011000110001100000011000001100000111111000001100000011000110101101100011001111100110000000110011001111000011110001100000011111110001100000000110001111000011000001100011011111110110001100111110011000110011111000011100000110000110001101100011011000110001100000111100000011000011000000111000000011000000000000000000
	char_line7 = 512'b00000000000110000000000000110110000000110000011000111011000000000011000000000110111111111111111100000000111111110000000000111000011010110000110000011000000000110110011000000011011000110000110001100011001111110000000000000000011000000000000000000110000011000110101101100011001100110110000000110011001101000011010001101111011000110001100000000110001101100011000001100011011011110110001100110000011000110011011000000110000110000110001101100011011010110001100000011000000110000011000000011100000011000000000000000000
	char_line8 = 512'b00000000000110000000000000110110000000110000110001101110000000000011000000000110001111000001100000000000000000000000000001110000011000110000110000110000000000110111111100000011011000110000110001100011000000110000000000000000001100000000000000001100000011000110111001111111001100110110000000110011001100000011000001100011011000110001100000000110001101100011000001100011011001110110001100110000011000110011011000000011000110000110001101100011011010110011110000011000001100000011000000001110000011000000000000000000
	char_line9 = 512'b00000000000000000000000001111111010000110001100001100110000000000001100000001100011001100001100000000000000000000000000011100000011000110000110001100001000000110000011001100011011000110001100001100011000000110000000000000000000110000111111000011000000000000110000001100011001100110110000100110011001100010011000001100011011000110001100001100110001100110011000101100011011000110110001100110000011010110011001101100011000110000110001100110110011111110110011000011000011000010011000000000111000011000000000000000000
	char_lineA = 512'b00000000000110000000000000110110011000110011001101100110000000000001100000001100010000100001100000011000000000000001100011000000011000110000110001100011011000110000011001110011011000110001100001100011000001100001100000011000000011000000000000110000000011000110000001100011001100110011001100110110001100110011000000110111011000110001100001100110001100110011001101100011011000110011011000110000011011110011001101100011000110000110001100011100001101101100001100011000011000110011000000000011000011000000000000000000
	char_lineB = 512'b00000000000110000000000000110110001111100110001100111011000000000000110000011000000000000000000000011000000000000001100010000000001111100011111101111111001111100000111100111110001111100001100000111110001111000001100000011000000001100000000001100000000011000011111001100011011111100001111001111100011111110111100000011101011000110011110000111100011100110111111101100011011000110001110001111000001111100111001100111110001111000011111000001000001101101100001100111100011111110011110000000001001111000000000000000000
	char_lineC = 512'b00000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111
	char_lineD = 512'b00000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	char_lineE = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	char_lineF = 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	char_lines = 32'sb00000000000000000000000000010000
	char_rows = 32'sb00000000000000000000000000000001
	char_scale = 32'sb00000000000000000000000000000010
	cloud_scale = 32'sb00000000000000000000000000000010
	cloud_y = 32'sb00000000000000000000000010010110
	dino_line0 = 34'b0111111110111001111000000001111100
	dino_line1 = 34'b1111111111110000001000000111111100
	dino_line2 = 34'b1101111111100000001100001111111111
	dino_line3 = 34'b1111111111110000001110011111111101
	dino_line4 = 34'b1111111111110011001111111111111100
	dino_line5 = 34'b1111111111011001001111111111111100
	dino_line6 = 34'b1111100000000001000111111111111100
	dino_line7 = 34'b1111111100000001100011111111111000
	dino_line8 = 34'b0111111110111011000001111111110000
	dino_line9 = 34'b1111111111110001000000111111100000
	dino_lineA = 34'b1100011111100001000000000000000000
	dino_lineB = 34'b1101011111110001100000000000000000
	dino_lineC = 34'b1100011111000000000000000000000000
	dino_lineD = 34'b1111111111000000000000000000000000
	dino_lineE = 34'b1111111111000000000000000000000000
	dino_lineF = 34'b1111111110000000000000000000000000
	dino_scale = 32'sb00000000000000000000000000000100
	dino_x = 32'sb00000000000000000000000000110010
	dino_y = 32'sb00000000000000000000000100101100
	end_ascii = 32'b00000000000000000000000001011111
	land_scale = 32'sb00000000000000000000000000000010
	land_x = 32'sb00000000000000000000000000000000
	land_y = 32'sb00000000000000000000000101111000
	move_x = 32'sb00000000000000000000000000110010
	source_line0 = 62'b00000000000000000000000011110000000000000000000011110000010000
	source_line1 = 62'b00000000000000000000111110011110000000000000000110010000111000
	source_line2 = 62'b00000000000000000001100000000011000000000000001000001000111000
	source_line3 = 62'b00000000000000000111000000000001000000000000111000000111111000
	source_line4 = 62'b00000000000000000100000000000001111000000000111000000111011110
	source_line5 = 62'b00000000000000000100000000000001001111100000001100001100111111
	source_line6 = 62'b00000000000001111100000000000010000000100000000111111000111111
	source_line7 = 62'b00000000000011000000000000000000000000111100000000000000111111
	source_line8 = 62'b00000011111110000000000000000000000000000100111000000111111000
	source_line9 = 62'b00000110000000000000000000000000000000000110001100001100111100
	source_lineA = 62'b01101100010000000000000000000000000000000001000111111000011100
	source_lineB = 62'b11000000001111111111111111111111111111111111000000000000001100
	source_lineC = 240'b111001110111110111011100101000111011101101000111010011001001110100100111101010000101001111010010110101110000011001001101111110111101100100010100000110011010110111010110010011110100011100011111000001110011011000101001110101010010011000100111
	source_lineD = 240'b111110111001011011010110100010100011001001110101010001010000000010001010011111011100000101101111010001101001000001000111001011111100000110001110111010101001110010111110000100100100100010011110000010011110111010000010011000001111100011011110
	source_lineE = 240'b001011000101110111000100001101000111111111001101010000111100000000000111001101100010100111010101001001100010011101001101111011111101111001000011101001101000111001001101000110000100101010100011001011001011100101001111001101101011100111111110
	source_lineF = 240'b101101010001101111111111110100001011110111110111010011001011011000001001111011101000001001100000111110001101111001000001101001001000011011110001111111011010010001011001111110100100011111000111111011110000111101010000110011000101111100001100
	tree_scale = 32'sb00000000000000000000000000000100
	tree_y = 32'sb00000000000000000000000100101100
Module <vga_disp_dino> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clockdiv>.
    Related source file is "clockdiv.v".
    Found 31-bit up counter for signal <p>.
    Found 27-bit up counter for signal <q>.
    Summary:
	inferred   2 Counter(s).
Unit <clockdiv> synthesized.


Synthesizing Unit <game_cont>.
    Related source file is "game_cont.v".
WARNING:Xst:647 - Input <is_alive> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vgaclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <alex_wire<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <alex<3>> equivalent to <alex<1>> has been removed
    Register <alex<5>> equivalent to <alex<1>> has been removed
    Found 2-bit register for signal <level>.
    Found 3-bit register for signal <game_state>.
    Found 21-bit up counter for signal <aaa_delay_count>.
    Found 2-bit register for signal <alex<7:6>>.
    Found 1-bit register for signal <alex<4>>.
    Found 3-bit register for signal <alex<2:0>>.
    Found 21-bit up counter for signal <bbb_delay_count>.
    Found 21-bit up counter for signal <ccc_delay_count>.
    Found 21-bit up counter for signal <ddd_delay_count>.
    Found 4-bit register for signal <dino_pos_reg>.
    Found 3-bit register for signal <dino_state_reg>.
    Found 9-bit comparator greater for signal <game_state_1$cmp_gt0000> created at line 127.
    Found 9-bit comparator less for signal <game_state_1$cmp_lt0000> created at line 127.
    Found 4-bit comparator less for signal <game_state_1$cmp_lt0001> created at line 134.
    Found 4-bit down accumulator for signal <num0_disp_reg>.
    Found 4-bit comparator greatequal for signal <num0_disp_reg$cmp_ge0000> created at line 154.
    Found 4-bit comparator less for signal <num0_disp_reg$cmp_lt0000> created at line 154.
    Found 4-bit register for signal <num1_disp_reg>.
    Found 2-bit adder carry out for signal <num1_disp_reg$addsub0001> created at line 151.
    Found 4-bit addsub for signal <num1_disp_reg$share0000>.
    Found 4-bit register for signal <num2_disp_reg>.
    Found 4-bit comparator greatequal for signal <num2_disp_reg$cmp_ge0000> created at line 158.
    Found 4-bit addsub for signal <num2_disp_reg$share0000>.
    Found 4-bit register for signal <num3_disp_reg>.
    Found 4-bit comparator greatequal for signal <num3_disp_reg$cmp_ge0000> created at line 162.
    Found 4-bit comparator greatequal for signal <num3_disp_reg$cmp_ge0001> created at line 166.
    Found 4-bit addsub for signal <num3_disp_reg$share0000>.
    Found 41-bit register for signal <p>.
    Found 41-bit adder for signal <p$addsub0000> created at line 119.
    Found 41-bit adder for signal <p$addsub0001>.
    Found 31-bit register for signal <q>.
    Found 31-bit adder for signal <q$addsub0000> created at line 132.
    Found 9-bit register for signal <tree_pos_reg>.
    Summary:
	inferred   4 Counter(s).
	inferred   1 Accumulator(s).
	inferred 111 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <game_cont> synthesized.


Synthesizing Unit <seg_disp>.
    Related source file is "seg_disp.v".
WARNING:Xst:1305 - Output <dp> is never assigned. Tied to value 1.
WARNING:Xst:646 - Signal <digit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x8-bit ROM for signal <seg$mux0000> created at line 54.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <seg>.
    Found 2-bit up counter for signal <select>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <seg_disp> synthesized.


Synthesizing Unit <vga_disp_dino>.
    Related source file is "vga_disp_dino.v".
WARNING:Xst:1305 - Output <is_alive> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <tree_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp<9:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cloud_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <charYpos<9:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <charXpos<9:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <birdYpos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <birdXpos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 512x1-bit ROM for signal <$COND_9>.
    Found 512x1-bit ROM for signal <$COND_12>.
    Found 512x1-bit ROM for signal <$COND_15>.
    Found 512x1-bit ROM for signal <$COND_18>.
    Found 512x1-bit ROM for signal <$COND_21>.
    Found 512x1-bit ROM for signal <$COND_24>.
    Found 512x1-bit ROM for signal <$COND_27>.
    Found 512x1-bit ROM for signal <$COND_30>.
    Found 512x1-bit ROM for signal <$COND_33>.
    Found 512x1-bit ROM for signal <$COND_36>.
    Found 512x1-bit ROM for signal <$COND_39>.
    Found 512x1-bit ROM for signal <$COND_42>.
    Found 512x1-bit ROM for signal <$COND_45>.
    Found 512x1-bit ROM for signal <$COND_48>.
    Found 16x9-bit ROM for signal <COND_87_3_0$rom0000>.
    Found 4x10-bit ROM for signal <char_y$mux0000> created at line 371.
    Found 11-bit adder for signal <$add0000> created at line 409.
    Found 11-bit adder for signal <$sub0000> created at line 487.
    Found 10-bit adder for signal <$sub0001> created at line 487.
    Found 12-bit subtractor for signal <$sub0002> created at line 316.
    Found 12-bit subtractor for signal <$sub0003> created at line 330.
    Found 12-bit subtractor for signal <$sub0004> created at line 356.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 388.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 388.
    Found 128-bit register for signal <char_disp>.
    Found 128-bit 4-to-1 multiplexer for signal <char_disp$mux0000> created at line 371.
    Found 128-bit 8-to-1 multiplexer for signal <char_disp$mux0001>.
    Found 8-bit register for signal <char_index>.
    Found 11-bit comparator greatequal for signal <char_index$cmp_ge0000> created at line 388.
    Found 11-bit comparator greatequal for signal <char_index$cmp_ge0001> created at line 388.
    Found 10-bit comparator greatequal for signal <char_index$cmp_ge0002> created at line 386.
    Found 10-bit comparator greatequal for signal <char_index$cmp_ge0003> created at line 386.
    Found 10-bit comparator less for signal <char_index$cmp_lt0000> created at line 388.
    Found 10-bit comparator less for signal <char_index$cmp_lt0001> created at line 388.
    Found 8-bit adder for signal <char_index$mux0000> created at line 389.
    Found 8-bit 16-to-1 multiplexer for signal <char_index$mux0001> created at line 389.
    Found 10-bit register for signal <char_x>.
    Found 10-bit 4-to-1 multiplexer for signal <char_x$mux0000> created at line 371.
    Found 10-bit register for signal <char_y>.
    Found 11-bit subtractor for signal <charXpos$sub0000> created at line 289.
    Found 11-bit subtractor for signal <charYpos$sub0000> created at line 290.
    Found 12-bit subtractor for signal <cloudXpos$sub0000> created at line 316.
    Found 11-bit subtractor for signal <cloudYpos$sub0000> created at line 317.
    Found 11-bit subtractor for signal <dinoXpos$sub0000> created at line 356.
    Found 11-bit adder for signal <dinoYpos$add0000> created at line 357.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 221.
    Found 10-bit up counter for signal <intHcnt>.
    Found 11-bit comparator less for signal <intHcnt$cmp_lt0000> created at line 207.
    Found 10-bit up counter for signal <intVcnt>.
    Found 11-bit comparator less for signal <intVcnt$cmp_lt0000> created at line 212.
    Found 11-bit subtractor for signal <landYpos$sub0000> created at line 303.
    Found 4x4-bit multiplier for signal <mult0000$mult0000> created at line 487.
    Found 32-bit up accumulator for signal <q>.
    Found 10-bit register for signal <temp>.
    Found 10-bit comparator greatequal for signal <temp$cmp_ge0000> created at line 524.
    Found 10-bit comparator greatequal for signal <temp$cmp_ge0001> created at line 524.
    Found 10-bit comparator greatequal for signal <temp$cmp_ge0002> created at line 487.
    Found 11-bit comparator greatequal for signal <temp$cmp_ge0003> created at line 487.
    Found 10-bit comparator less for signal <temp$cmp_lt0000> created at line 524.
    Found 10-bit comparator less for signal <temp$cmp_lt0001> created at line 487.
    Found 11-bit comparator less for signal <temp$cmp_lt0002> created at line 487.
    Found 10-bit subtractor for signal <temp$sub0000> created at line 525.
    Found 8-bit up counter for signal <text>.
    Found 8-bit comparator less for signal <text$cmp_lt0000> created at line 241.
    Found 12-bit subtractor for signal <treeXpos$sub0000> created at line 330.
    Found 11-bit subtractor for signal <treeYpos$sub0001> created at line 331.
    Found 8-bit register for signal <vga_rgb>.
    Found 10-bit adder for signal <vga_rgb$addsub0002> created at line 549.
    Found 10-bit adder for signal <vga_rgb$addsub0005> created at line 468.
    Found 9-bit adder carry out for signal <vga_rgb$addsub0006> created at line 549.
    Found 9-bit adder carry out for signal <vga_rgb$addsub0007> created at line 549.
    Found 9-bit adder carry out for signal <vga_rgb$addsub0008> created at line 468.
    Found 9-bit adder carry out for signal <vga_rgb$addsub0009> created at line 468.
    Found 10-bit comparator greatequal for signal <vga_rgb$cmp_ge0000> created at line 388.
    Found 10-bit comparator greatequal for signal <vga_rgb$cmp_ge0001> created at line 388.
    Found 10-bit comparator greatequal for signal <vga_rgb$cmp_ge0002> created at line 549.
    Found 10-bit comparator greatequal for signal <vga_rgb$cmp_ge0003> created at line 549.
    Found 10-bit comparator greatequal for signal <vga_rgb$cmp_ge0004> created at line 487.
    Found 11-bit comparator greatequal for signal <vga_rgb$cmp_ge0005> created at line 487.
    Found 10-bit comparator greatequal for signal <vga_rgb$cmp_ge0006> created at line 468.
    Found 10-bit comparator greatequal for signal <vga_rgb$cmp_ge0007> created at line 468.
    Found 10-bit comparator greatequal for signal <vga_rgb$cmp_ge0008> created at line 430.
    Found 10-bit comparator greatequal for signal <vga_rgb$cmp_ge0009> created at line 488.
    Found 10-bit comparator greatequal for signal <vga_rgb$cmp_ge0010> created at line 509.
    Found 10-bit comparator greatequal for signal <vga_rgb$cmp_ge0011> created at line 524.
    Found 10-bit comparator greatequal for signal <vga_rgb$cmp_ge0012> created at line 524.
    Found 11-bit comparator less for signal <vga_rgb$cmp_lt0000> created at line 388.
    Found 11-bit comparator less for signal <vga_rgb$cmp_lt0001> created at line 388.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0002> created at line 386.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0003> created at line 386.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0004> created at line 549.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0005> created at line 549.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0006> created at line 487.
    Found 11-bit comparator less for signal <vga_rgb$cmp_lt0007> created at line 487.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0008> created at line 468.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0009> created at line 468.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0010> created at line 430.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0011> created at line 488.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0012> created at line 488.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0013> created at line 509.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0014> created at line 509.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0015> created at line 524.
    Found 10-bit comparator less for signal <vga_rgb$cmp_lt0016> created at line 524.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 222.
    Found 10-bit subtractor for signal <Xpos>.
    Found 10-bit subtractor for signal <Xpos$addsub0000> created at line 225.
    Found 10-bit subtractor for signal <Ypos>.
    Found 10-bit subtractor for signal <Ypos$addsub0000> created at line 226.
    Summary:
	inferred  16 ROM(s).
	inferred   3 Counter(s).
	inferred   1 Accumulator(s).
	inferred 174 D-type flip-flop(s).
	inferred  32 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  48 Comparator(s).
	inferred 274 Multiplexer(s).
Unit <vga_disp_dino> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 17
 16x8-bit ROM                                          : 1
 16x9-bit ROM                                          : 1
 4x10-bit ROM                                          : 1
 512x1-bit ROM                                         : 14
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 39
 10-bit adder                                          : 4
 10-bit adder carry out                                : 2
 10-bit subtractor                                     : 5
 11-bit adder                                          : 3
 11-bit subtractor                                     : 7
 12-bit subtractor                                     : 6
 2-bit adder carry out                                 : 1
 31-bit adder                                          : 1
 4-bit addsub                                          : 3
 41-bit adder                                          : 2
 8-bit adder                                           : 1
 9-bit adder carry out                                 : 4
# Counters                                             : 9
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
 21-bit up counter                                     : 4
 27-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 2
 32-bit up accumulator                                 : 1
 4-bit down accumulator                                : 1
# Registers                                            : 31
 1-bit register                                        : 16
 10-bit register                                       : 3
 128-bit register                                      : 1
 2-bit register                                        : 1
 31-bit register                                       : 1
 4-bit register                                        : 4
 41-bit register                                       : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 56
 10-bit comparator greatequal                          : 17
 10-bit comparator less                                : 20
 11-bit comparator greatequal                          : 4
 11-bit comparator less                                : 6
 4-bit comparator greatequal                           : 4
 4-bit comparator less                                 : 2
 8-bit comparator less                                 : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 5
 10-bit 4-to-1 multiplexer                             : 1
 128-bit 4-to-1 multiplexer                            : 1
 128-bit 8-to-1 multiplexer                            : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <temp_2> of sequential type is unconnected in block <VGA_Controller>.
WARNING:Xst:2677 - Node <temp_3> of sequential type is unconnected in block <VGA_Controller>.
WARNING:Xst:2677 - Node <temp_4> of sequential type is unconnected in block <VGA_Controller>.
WARNING:Xst:2677 - Node <temp_5> of sequential type is unconnected in block <VGA_Controller>.
WARNING:Xst:2677 - Node <temp_6> of sequential type is unconnected in block <VGA_Controller>.
WARNING:Xst:2677 - Node <temp_7> of sequential type is unconnected in block <VGA_Controller>.
WARNING:Xst:2677 - Node <temp_8> of sequential type is unconnected in block <VGA_Controller>.
WARNING:Xst:2677 - Node <temp_9> of sequential type is unconnected in block <VGA_Controller>.

Synthesizing (advanced) Unit <main>.
	Found pipelined multiplier on signal <VGA_Controller/mult0000_mult0000>:
		- 1 pipeline level(s) found in a register on signal <dino_pos>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <VGA_Controller/Mrom_char_y_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier VGA_Controller/Mmult_mult0000_mult0000 by adding 1 register level(s).
Unit <main> synthesized (advanced).

Synthesizing (advanced) Unit <seg_disp>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seg_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <seg_disp> synthesized (advanced).
WARNING:Xst:2677 - Node <VGA_Controller/temp_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/temp_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/temp_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/temp_5> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/temp_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/temp_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/temp_8> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/temp_9> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_index_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_index_7> of sequential type is unconnected in block <main>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 17
 16x8-bit ROM                                          : 1
 16x9-bit ROM                                          : 1
 4x10-bit ROM                                          : 1
 512x1-bit ROM                                         : 14
# Multipliers                                          : 1
 4x4-bit registered multiplier                         : 1
# Adders/Subtractors                                   : 39
 10-bit adder                                          : 3
 10-bit adder carry out                                : 2
 10-bit subtractor                                     : 5
 11-bit adder                                          : 2
 11-bit subtractor                                     : 6
 2-bit adder carry out                                 : 1
 31-bit adder                                          : 1
 4-bit addsub                                          : 3
 41-bit adder                                          : 2
 5-bit subtractor                                      : 3
 7-bit subtractor                                      : 2
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit adder carry out                                 : 4
 9-bit subtractor                                      : 1
# Counters                                             : 8
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
 21-bit up counter                                     : 3
 27-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 2
 32-bit up accumulator                                 : 1
 4-bit down accumulator                                : 1
# Registers                                            : 286
 Flip-Flops                                            : 286
# Comparators                                          : 56
 10-bit comparator greatequal                          : 17
 10-bit comparator less                                : 20
 11-bit comparator greatequal                          : 4
 11-bit comparator less                                : 6
 4-bit comparator greatequal                           : 4
 4-bit comparator less                                 : 2
 8-bit comparator less                                 : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 5
 10-bit 4-to-1 multiplexer                             : 1
 128-bit 4-to-1 multiplexer                            : 1
 128-bit 8-to-1 multiplexer                            : 1
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <seg_7> (without init value) has a constant value of 0 in block <seg_disp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_y_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_y_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_y_4> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_y_6> (without init value) has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_y_8> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_y_9> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_115> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_112> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_108> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_107> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_105> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_92> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_89> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_84> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_77> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_75> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_72> (without init value) has a constant value of 1 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_67> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_disp_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_x_9> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_x_2> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_x_1> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VGA_Controller/char_x_0> (without init value) has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Game_Controller/num0_disp_reg_0> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Game_Controller/p_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Game_Controller/p_35> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Game_Controller/p_36> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Game_Controller/p_37> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Game_Controller/p_38> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Game_Controller/p_39> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Game_Controller/p_40> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Game_Controller/q_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Game_Controller/q_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Game_Controller/q_2> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Game_Controller/q_3> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <Game_Controller/q_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_6> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_7> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_14> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_23> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_30> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_31> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_38> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_39> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_46> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_47> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_54> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_55> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_62> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_63> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_70> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_71> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_78> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_79> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_86> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_87> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_94> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_95> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_102> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_103> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_110> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_111> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_118> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_119> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_126> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/char_disp_127> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <CoF_Divider/q_15> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <CoF_Divider/q_16> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <CoF_Divider/q_17> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <CoF_Divider/q_18> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <CoF_Divider/q_19> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <CoF_Divider/q_20> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <CoF_Divider/q_21> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <CoF_Divider/q_22> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <CoF_Divider/q_23> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <CoF_Divider/q_24> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <CoF_Divider/q_25> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <CoF_Divider/q_26> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/q_0> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/q_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <VGA_Controller/q_2> of sequential type is unconnected in block <main>.
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_37> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_Controller/char_disp_57> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_x_8> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_Controller/char_y_2> <VGA_Controller/char_y_5> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_x_7> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_Controller/char_y_3> <VGA_Controller/char_y_7> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_41> in Unit <main> is equivalent to the following 3 FFs/Latches, which will be removed : <VGA_Controller/char_disp_44> <VGA_Controller/char_disp_66> <VGA_Controller/char_disp_80> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_x_3> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_Controller/char_x_5> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_5> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_Controller/char_disp_56> <VGA_Controller/char_disp_73> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_35> in Unit <main> is equivalent to the following 6 FFs/Latches, which will be removed : <VGA_Controller/char_disp_60> <VGA_Controller/char_disp_68> <VGA_Controller/char_disp_81> <VGA_Controller/char_disp_82> <VGA_Controller/char_disp_98> <VGA_Controller/char_disp_99> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_69> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <VGA_Controller/char_disp_90> <VGA_Controller/char_disp_104> <VGA_Controller/char_disp_120> <VGA_Controller/char_disp_121> 
INFO:Xst:2261 - The FF/Latch <Game_Controller/dino_pos_reg_3> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_Controller/Mmult_mult0000_mult0000_0> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_64> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_Controller/char_disp_76> <VGA_Controller/char_disp_100> 
INFO:Xst:2261 - The FF/Latch <Game_Controller/dino_pos_reg_2> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_Controller/Mmult_mult0000_mult0000_1> 
INFO:Xst:2261 - The FF/Latch <Game_Controller/dino_pos_reg_1> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_Controller/Mmult_mult0000_mult0000_2> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_32> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_Controller/char_disp_83> <VGA_Controller/char_disp_125> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_20> in Unit <main> is equivalent to the following 6 FFs/Latches, which will be removed : <VGA_Controller/char_disp_52> <VGA_Controller/char_disp_93> <VGA_Controller/char_disp_113> <VGA_Controller/char_disp_114> <VGA_Controller/char_disp_116> <VGA_Controller/char_disp_123> 
INFO:Xst:2261 - The FF/Latch <Game_Controller/dino_pos_reg_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_Controller/Mmult_mult0000_mult0000_3> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_85> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_Controller/char_disp_101> <VGA_Controller/char_disp_122> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_91> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_Controller/char_disp_117> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_36> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <VGA_Controller/char_disp_45> <VGA_Controller/char_disp_48> <VGA_Controller/char_disp_51> <VGA_Controller/char_disp_88> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_43> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_Controller/char_disp_106> <VGA_Controller/char_disp_124> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_21> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_Controller/char_disp_58> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_28> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <VGA_Controller/char_disp_65> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_33> in Unit <main> is equivalent to the following 3 FFs/Latches, which will be removed : <VGA_Controller/char_disp_34> <VGA_Controller/char_disp_50> <VGA_Controller/char_disp_61> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_4> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_Controller/char_disp_29> <VGA_Controller/char_disp_49> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/char_disp_40> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_Controller/char_disp_42> <VGA_Controller/char_disp_59> 

Optimizing unit <main> ...
INFO:Xst:2261 - The FF/Latch <VGA_Controller/vga_rgb_0> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <VGA_Controller/vga_rgb_2> <VGA_Controller/vga_rgb_3> <VGA_Controller/vga_rgb_5> <VGA_Controller/vga_rgb_6> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/vga_rgb_1> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_Controller/vga_rgb_4> <VGA_Controller/vga_rgb_7> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/vga_rgb_0> in Unit <main> is equivalent to the following 4 FFs/Latches, which will be removed : <VGA_Controller/vga_rgb_2> <VGA_Controller/vga_rgb_3> <VGA_Controller/vga_rgb_5> <VGA_Controller/vga_rgb_6> 
INFO:Xst:2261 - The FF/Latch <VGA_Controller/vga_rgb_1> in Unit <main> is equivalent to the following 2 FFs/Latches, which will be removed : <VGA_Controller/vga_rgb_4> <VGA_Controller/vga_rgb_7> 

Optimizing unit <seg_disp> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 110.
Optimizing block <main> to meet ratio 100 (+ 5) of 960 slices :
Area constraint is met for block <main>, final ratio is 97.
FlipFlop VGA_Controller/intHcnt_4 has been replicated 1 time(s)
FlipFlop VGA_Controller/intHcnt_5 has been replicated 1 time(s)
FlipFlop VGA_Controller/intHcnt_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 306
 Flip-Flops                                            : 306

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 2679
#      GND                         : 1
#      INV                         : 74
#      LUT1                        : 175
#      LUT2                        : 171
#      LUT2_D                      : 16
#      LUT2_L                      : 15
#      LUT3                        : 315
#      LUT3_D                      : 15
#      LUT3_L                      : 17
#      LUT4                        : 772
#      LUT4_D                      : 43
#      LUT4_L                      : 96
#      MULT_AND                    : 2
#      MUXCY                       : 401
#      MUXF5                       : 180
#      MUXF6                       : 48
#      MUXF7                       : 24
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 305
# FlipFlops/Latches                : 306
#      FD                          : 101
#      FDC                         : 57
#      FDCE                        : 10
#      FDE                         : 22
#      FDR                         : 83
#      FDRE                        : 6
#      FDRS                        : 2
#      FDS                         : 24
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 3
#      OBUF                        : 23
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      903  out of    960    94%  
 Number of Slice Flip Flops:            306  out of   1920    15%  
 Number of 4 input LUTs:               1709  out of   1920    89%  
 Number of IOs:                          28
 Number of bonded IOBs:                  27  out of     83    32%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk                                | BUFGP                        | 179   |
CoF_Divider/q_01                   | BUFG                         | 106   |
VGA_Controller/q_22                | NONE(VGA_Controller/text_0)  | 8     |
CoF_Divider/q_14                   | NONE(SSD_Controller/select_1)| 13    |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clr                                | IBUF                   | 67    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 18.648ns (Maximum Frequency: 53.626MHz)
   Minimum input arrival time before clock: 5.271ns
   Maximum output required time after clock: 7.229ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.592ns (frequency: 116.387MHz)
  Total number of paths / destination ports: 3463 / 202
-------------------------------------------------------------------------
Delay:               8.592ns (Levels of Logic = 5)
  Source:            Game_Controller/tree_pos_reg_3 (FF)
  Destination:       Game_Controller/game_state_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Game_Controller/tree_pos_reg_3 to Game_Controller/game_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.591   1.136  Game_Controller/tree_pos_reg_3 (Game_Controller/tree_pos_reg_3)
     LUT4:I0->O            1   0.704   0.455  Game_Controller/game_state_0_mux00002116 (Game_Controller/game_state_0_mux00002116)
     LUT3:I2->O            1   0.704   0.455  Game_Controller/game_state_0_mux00002142_SW0 (N1631)
     LUT4:I2->O            2   0.704   0.482  Game_Controller/game_state_0_mux00002172_SW0 (N813)
     LUT3:I2->O            2   0.704   0.622  Game_Controller/game_state_0_mux00002172 (N311)
     LUT4:I0->O            1   0.704   0.420  Game_Controller/game_state_0_mux00004 (Game_Controller/game_state_0_mux00004)
     FDS:S                     0.911          Game_Controller/game_state_0
    ----------------------------------------
    Total                      8.592ns (5.022ns logic, 3.570ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CoF_Divider/q_01'
  Clock period: 18.648ns (frequency: 53.626MHz)
  Total number of paths / destination ports: 200284 / 131
-------------------------------------------------------------------------
Delay:               18.648ns (Levels of Logic = 16)
  Source:            VGA_Controller/intVcnt_1 (FF)
  Destination:       VGA_Controller/vga_rgb_0 (FF)
  Source Clock:      CoF_Divider/q_01 rising
  Destination Clock: CoF_Divider/q_01 rising

  Data Path: VGA_Controller/intVcnt_1 to VGA_Controller/vga_rgb_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  VGA_Controller/intVcnt_1 (VGA_Controller/intVcnt_1)
     LUT1:I0->O            1   0.704   0.000  VGA_Controller/Msub_Ypos_addsub0000_cy<1>_rt (VGA_Controller/Msub_Ypos_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  VGA_Controller/Msub_Ypos_addsub0000_cy<1> (VGA_Controller/Msub_Ypos_addsub0000_cy<1>)
     XORCY:CI->O           1   0.804   0.420  VGA_Controller/Msub_Ypos_addsub0000_xor<2> (VGA_Controller/Ypos_addsub0000<2>)
     INV:I->O              1   0.704   0.000  VGA_Controller/Msub_Ypos_lut<2>_INV_0 (VGA_Controller/Msub_Ypos_lut<2>)
     MUXCY:S->O            1   0.464   0.000  VGA_Controller/Msub_Ypos_cy<2> (VGA_Controller/Msub_Ypos_cy<2>)
     XORCY:CI->O          33   0.804   1.342  VGA_Controller/Msub_Ypos_xor<3> (VGA_Controller/Msub_landYpos_sub0000_cy<3>)
     LUT2:I1->O            0   0.704   0.000  VGA_Controller/Msub_treeYpos_sub0001_xor<3>11 (VGA_Controller/treeYpos_sub0001<3>)
     MUXCY:DI->O           1   0.888   0.000  VGA_Controller/Madd_dinoYpos_add0000_cy<3> (VGA_Controller/Madd_dinoYpos_add0000_cy<3>)
     XORCY:CI->O          29   0.804   1.296  VGA_Controller/Madd_dinoYpos_add0000_xor<4> (VGA_Controller/dinoYpos<2>)
     LUT3:I2->O            1   0.704   0.424  VGA_Controller/temp_not00011123_SW0 (N494)
     LUT4_D:I3->LO         1   0.704   0.104  VGA_Controller/temp_not00011123 (N970)
     LUT4:I3->O            2   0.704   0.451  VGA_Controller/temp_not00011162 (VGA_Controller/vga_rgb_and0021)
     LUT4_L:I3->LO         1   0.704   0.104  VGA_Controller/vga_rgb_mux0001<0>31398_SW0 (N3601)
     LUT4:I3->O            1   0.704   0.424  VGA_Controller/vga_rgb_mux0001<0>31410 (VGA_Controller/vga_rgb_mux0001<0>31410)
     LUT4_L:I3->LO         1   0.704   0.104  VGA_Controller/vga_rgb_mux0001<0>31455 (VGA_Controller/vga_rgb_mux0001<0>31455)
     LUT4:I3->O            2   0.704   0.447  VGA_Controller/vga_rgb_mux0001<0>32273 (N53)
     FDRS:S                    0.911          VGA_Controller/vga_rgb_0
    ----------------------------------------
    Total                     18.648ns (12.770ns logic, 5.878ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA_Controller/q_22'
  Clock period: 7.090ns (frequency: 141.044MHz)
  Total number of paths / destination ports: 374 / 8
-------------------------------------------------------------------------
Delay:               7.090ns (Levels of Logic = 12)
  Source:            VGA_Controller/text_1 (FF)
  Destination:       VGA_Controller/text_7 (FF)
  Source Clock:      VGA_Controller/q_22 rising
  Destination Clock: VGA_Controller/q_22 rising

  Data Path: VGA_Controller/text_1 to VGA_Controller/text_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  VGA_Controller/text_1 (VGA_Controller/text_1)
     LUT4:I0->O            1   0.704   0.000  VGA_Controller/text_cmp_lt000021 (VGA_Controller/text_cmp_lt00002)
     MUXF5:I1->O           4   0.321   0.622  VGA_Controller/text_cmp_lt00002_f5 (VGA_Controller/text_cmp_lt0000_bdd0)
     LUT4:I2->O            5   0.704   0.808  VGA_Controller/text_not000111 (VGA_Controller/text_not0001)
     LUT3:I0->O            1   0.704   0.000  VGA_Controller/Mcount_text_lut<0> (VGA_Controller/Mcount_text_lut<0>)
     MUXCY:S->O            1   0.464   0.000  VGA_Controller/Mcount_text_cy<0> (VGA_Controller/Mcount_text_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  VGA_Controller/Mcount_text_cy<1> (VGA_Controller/Mcount_text_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  VGA_Controller/Mcount_text_cy<2> (VGA_Controller/Mcount_text_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  VGA_Controller/Mcount_text_cy<3> (VGA_Controller/Mcount_text_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  VGA_Controller/Mcount_text_cy<4> (VGA_Controller/Mcount_text_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  VGA_Controller/Mcount_text_cy<5> (VGA_Controller/Mcount_text_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  VGA_Controller/Mcount_text_cy<6> (VGA_Controller/Mcount_text_cy<6>)
     XORCY:CI->O           1   0.804   0.000  VGA_Controller/Mcount_text_xor<7> (VGA_Controller/Mcount_text7)
     FDR:D                     0.308          VGA_Controller/text_7
    ----------------------------------------
    Total                      7.090ns (4.954ns logic, 2.136ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CoF_Divider/q_14'
  Clock period: 4.686ns (frequency: 213.402MHz)
  Total number of paths / destination ports: 95 / 13
-------------------------------------------------------------------------
Delay:               4.686ns (Levels of Logic = 3)
  Source:            SSD_Controller/select_0 (FF)
  Destination:       SSD_Controller/seg_6 (FF)
  Source Clock:      CoF_Divider/q_14 rising
  Destination Clock: CoF_Divider/q_14 rising

  Data Path: SSD_Controller/select_0 to SSD_Controller/seg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.175  SSD_Controller/select_0 (SSD_Controller/select_0)
     LUT3:I0->O            1   0.704   0.000  SSD_Controller/Mmux__old_digit_2_3 (SSD_Controller/Mmux__old_digit_2_3)
     MUXF5:I1->O           7   0.321   0.883  SSD_Controller/Mmux__old_digit_2_2_f5 (SSD_Controller/_old_digit_2<0>)
     LUT4:I0->O            1   0.704   0.000  SSD_Controller/Mrom_seg_mux000031 (SSD_Controller/Mrom_seg_mux00003)
     FD:D                      0.308          SSD_Controller/seg_3
    ----------------------------------------
    Total                      4.686ns (2.628ns logic, 2.058ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              5.271ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       Game_Controller/alex_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to Game_Controller/alex_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.218   1.274  clr_IBUF (clr_IBUF)
     INV:I->O             22   0.704   1.164  clr_inv1_INV_0 (clr_inv)
     FDRE:R                    0.911          Game_Controller/alex_0
    ----------------------------------------
    Total                      5.271ns (2.833ns logic, 2.438ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CoF_Divider/q_01'
  Total number of paths / destination ports: 22 / 10
-------------------------------------------------------------------------
Offset:              7.229ns (Levels of Logic = 4)
  Source:            VGA_Controller/intVcnt_7 (FF)
  Destination:       vsync (PAD)
  Source Clock:      CoF_Divider/q_01 rising

  Data Path: VGA_Controller/intVcnt_7 to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  VGA_Controller/intVcnt_7 (VGA_Controller/intVcnt_7)
     LUT4:I0->O            1   0.704   0.000  VGA_Controller/vsync111 (VGA_Controller/vsync111)
     MUXF5:I0->O           1   0.321   0.420  VGA_Controller/vsync11_f5 (VGA_Controller/vsync11)
     MUXF5:S->O            1   0.739   0.420  VGA_Controller/vsync13_f5 (vsync_OBUF)
     OBUF:I->O                 3.272          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      7.229ns (5.627ns logic, 1.602ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CoF_Divider/q_14'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            SSD_Controller/an_3 (FF)
  Destination:       an<3> (PAD)
  Source Clock:      CoF_Divider/q_14 rising

  Data Path: SSD_Controller/an_3 to an<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  SSD_Controller/an_3 (SSD_Controller/an_3)
     OBUF:I->O                 3.272          an_3_OBUF (an<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 34.00 secs
 
--> 

Total memory usage is 4619432 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  115 (   0 filtered)
Number of infos    :   33 (   0 filtered)

