#pragma once

#include <cute/arch/mma_sm100_desc.hpp>
#include <deep_gemm/common/types.cuh>

#include "common.hpp"
#include "runtime.hpp"
#include "utils.hpp"
#include "../../utils/exception.hpp"

namespace deep_gemm {

struct SM120ArchSpec {
    static constexpr int smem_capacity = 101376;  // 99KB

    static std::vector<Layout> get_layout_candidates(const GemmDesc& desc) {
        const int elem_size = get_element_size(desc.get_mma_kind());

        // G1 contiguous uses BM128. FP4xFP4 G1 uses BN192; non-FP4xFP4
        // psum needs BN128 to keep at least 2 pipeline stages.
        // G2 masked FP4 on 48-SM SM120/SM121 uses the 80fa9ee BK256
        // special path; keep it isolated so G1 stays on the 48b path.
        const bool is_g1_contiguous = desc.gemm_type == GemmType::MGroupedContiguous or
            desc.gemm_type == GemmType::MGroupedContiguousWithPsumLayout;
        const bool is_g2_masked = desc.gemm_type == GemmType::MGroupedMasked;
        const bool is_fp4_fp4 = desc.a_dtype == kPackedFP4 and desc.b_dtype == kPackedFP4;
        const bool use_g1_fp4_layout = is_g1_contiguous and is_fp4_fp4;
        const bool use_g2_gb10_layout = is_g2_masked and desc.num_sms == 48;
        const bool use_g2_bk256_layout = false;  // removed BK256 special path (bk256.cuh deleted)
        const int block_m = (is_g1_contiguous or (is_g2_masked and not use_g2_gb10_layout)) ? 128 : 192;
        const int target_block_n = use_g1_fp4_layout ? 192 : 128;
        const int block_k = use_g2_bk256_layout ? 256 : (128 / elem_size);

        // Block N candidates: must be multiples of 8 (mma.sync N=8)
        std::vector<int> block_n_candidates;
        int step = std::lcm(8, heuristics_runtime->get_block_n_multiple_of());
        for (int i = step; i <= 256; i += step) {
            if ((i * get_element_size(desc.get_mma_kind())) % 64 != 0)
                continue;
            block_n_candidates.push_back(i);
        }

        // MN-major B: ldmatrix.trans.x2 handles multi-atom SMEM correctly
        const int mn_major_b_max_n = use_g2_gb10_layout ? 128 : 192;

        std::vector<Layout> candidates;
        for (int block_n : block_n_candidates) {
            if (block_n != target_block_n)
                continue;
            if (block_n > mn_major_b_max_n)
                continue;

            const auto layout = Layout{0, block_m, block_n, block_k, 1, 1};
            const auto storage_config = get_storage_config(desc, layout);

            if (storage_config.swizzle_a_mode < 64 or storage_config.swizzle_b_mode < 64)
                continue;

            int num_stages = get_pipeline_config(desc, layout, storage_config).num_stages;
            if (num_stages < 2)
                continue;

            candidates.push_back(layout);
        }

        DG_HOST_ASSERT(not candidates.empty());
        return candidates;
    }

    static int get_smem_bytes_per_k(const at::ScalarType& dtype, int block_k) {
        return (dtype == kPackedFP4) ? (block_k / 2) : (block_k * static_cast<int>(c10::elementSize(dtype)));
    }

    static int get_smem_d_size_for_swizzle(const GemmDesc& desc, const Layout& layout, int swizzle_cd, int store_m) {
        const int cd_size = c10::elementSize(desc.cd_dtype);
        if (swizzle_cd > 0 and cd_size <= 2
            and layout.block_n * cd_size >= swizzle_cd
            and (layout.block_n * cd_size) % swizzle_cd == 0)
            return (layout.block_n * cd_size / swizzle_cd) * swizzle_cd * store_m;
        return 0;
    }

    static int get_smem_per_stage(const GemmDesc& desc, const Layout& layout) {
        const bool b_padded_fp4 = (desc.a_dtype != kPackedFP4 && desc.b_dtype == kPackedFP4);
        const int smem_a = layout.block_m * get_smem_bytes_per_k(desc.a_dtype, layout.block_k);
        const int smem_b = layout.block_n *
            (b_padded_fp4 ? layout.block_k : get_smem_bytes_per_k(desc.b_dtype, layout.block_k));
        const int smem_sfa = (desc.kernel_type == KernelType::Kernel1D1D)
            ? align(layout.block_m * static_cast<int>(sizeof(int32_t)), 128) : 0;
        const int smem_sfb = (desc.kernel_type == KernelType::Kernel1D1D)
            ? align(layout.block_n * static_cast<int>(sizeof(int32_t)), 128) : 0;
        return smem_a + smem_b + smem_sfa + smem_sfb;
    }

    static StorageConfig get_storage_config(const GemmDesc& desc, const Layout& layout) {
        const auto load_block_m = layout.block_m;
        const auto load_block_n = layout.block_n;

        const auto smem_k_bytes_a = get_smem_bytes_per_k(desc.a_dtype, layout.block_k);
        const auto swizzle_mode_a = get_swizzle_mode(smem_k_bytes_a, 1);
        // Mixed FP8xFP4: B uses .b4x16_p64 padded SMEM (row stride = block_k, same as FP8)
        const bool b_padded_fp4 = (desc.a_dtype != kPackedFP4 && desc.b_dtype == kPackedFP4);
        const auto smem_row_bytes_b = (desc.major_b == cute::UMMA::Major::K)
            ? (b_padded_fp4 ? layout.block_k : get_smem_bytes_per_k(desc.b_dtype, layout.block_k))
            : layout.block_n * static_cast<int>(c10::elementSize(desc.b_dtype));
        const auto swizzle_mode_b = get_swizzle_mode(smem_row_bytes_b, 1);

        // Swizzled TMA-store epilogue requires a plain (stride_cd_n == 0) output.
        // AB-swapped dense GEMMs surface as n < block_n with a transposed
        // (strided) D that the CD tensor map cannot describe — keep them on the
        // direct-store epilogue by disabling the CD swizzle.
        const auto swizzle_mode_cd =
            (c10::elementSize(desc.cd_dtype) <= 2 and desc.n >= layout.block_n) ? 128 : 0;

        // Sub-tile epilogue: reduce SMEM_D by storing smaller M sub-tiles.
        // Try store_block_m = 64 (sub-tile) and see if it gains pipeline stages.
        constexpr int kNumMaxStages = 16;
        const int smem_barriers = kNumMaxStages * 8 * 2;
        const int per_stage = get_smem_per_stage(desc, layout);
        const int smem_d_full = get_smem_d_size_for_swizzle(desc, layout, swizzle_mode_cd, layout.block_m);
        const int stages_full = std::min((smem_capacity - smem_barriers - smem_d_full) / per_stage, kNumMaxStages);

        int store_m = layout.block_m;
        int best_stages = stages_full;
        const bool use_g2_bk256_layout = desc.gemm_type == GemmType::MGroupedMasked and desc.num_sms == 48 and
            desc.kernel_type == KernelType::Kernel1D1D and desc.a_dtype == kPackedFP4 and desc.b_dtype == kPackedFP4 and
            layout.block_m == 192 and layout.block_n == 128 and layout.block_k == 256;
        if (use_g2_bk256_layout) {
            store_m = 32;
        } else if (desc.gemm_type == GemmType::MGroupedMasked and desc.num_sms == 48 and
                   desc.kernel_type == KernelType::Kernel1D1D and desc.a_dtype == kPackedFP4 and
                   desc.b_dtype == kPackedFP4 and layout.block_m == 192 and layout.block_n == 128 and
                   swizzle_mode_cd > 0) {
            for (const int candidate : {96, 64, 48, 32, 24, 16}) {
                if (layout.block_m <= candidate or layout.block_m % candidate != 0)
                    continue;
                const int smem_d_sub = get_smem_d_size_for_swizzle(desc, layout, swizzle_mode_cd, candidate);
                const int stages_sub = std::min((smem_capacity - smem_barriers - smem_d_sub) / per_stage, kNumMaxStages);
                if (stages_sub > best_stages or (stages_sub == best_stages and candidate > store_m)) {
                    best_stages = stages_sub;
                    store_m = candidate;
                }
            }
        } else {
            constexpr int kSubTileM = 64;
            if (swizzle_mode_cd > 0 and layout.block_m > kSubTileM and layout.block_m % kSubTileM == 0) {
                const int smem_d_sub = get_smem_d_size_for_swizzle(desc, layout, swizzle_mode_cd, kSubTileM);
                const int stages_sub = std::min((smem_capacity - smem_barriers - smem_d_sub) / per_stage, kNumMaxStages);
                if (stages_sub > stages_full)
                    store_m = kSubTileM;
            }
        }

        return {
            load_block_m, load_block_n,
            store_m, 0,
            swizzle_mode_a, swizzle_mode_b, swizzle_mode_cd
        };
    }

    static int get_smem_d_size(const GemmDesc& desc, const Layout& layout) {
        const auto storage = get_storage_config(desc, layout);
        return get_smem_d_size_for_swizzle(desc, layout, storage.swizzle_cd_mode, storage.store_block_m);
    }

    static PipelineConfig get_pipeline_config(const GemmDesc& desc, const Layout& layout, const StorageConfig& storage_config) {
        constexpr int kNumMaxStages = 16;

        const int smem_barriers = kNumMaxStages * 8 * 2;
        const int smem_a_per_stage = storage_config.load_block_m * get_smem_bytes_per_k(desc.a_dtype, layout.block_k);
        const bool b_padded_fp4 = (desc.a_dtype != kPackedFP4 && desc.b_dtype == kPackedFP4);
        const int smem_b_per_stage = storage_config.load_block_n *
            (b_padded_fp4 ? layout.block_k : get_smem_bytes_per_k(desc.b_dtype, layout.block_k));

        int smem_sfa_per_stage = 0;
        int smem_sfb_per_stage = 0;
        if (desc.kernel_type == KernelType::Kernel1D1D) {
            const bool use_g2_bk256_layout = desc.gemm_type == GemmType::MGroupedMasked and
                desc.a_dtype == kPackedFP4 and desc.b_dtype == kPackedFP4 and desc.num_sms == 48 and
                layout.block_m == 192 and layout.block_n == 128 and layout.block_k == 256;
            const int num_sf_stage_rows = use_g2_bk256_layout ? 2 : 1;
            smem_sfa_per_stage = align(layout.block_m * static_cast<int>(sizeof(int32_t)), 128) * num_sf_stage_rows;
            smem_sfb_per_stage = align(layout.block_n * static_cast<int>(sizeof(int32_t)), 128) * num_sf_stage_rows;
        }

        const int smem_tensormap =
            desc.gemm_type == GemmType::KGroupedContiguous ? 2 * static_cast<int>(sizeof(CUtensorMap)) : 0;

        const int smem_d = get_smem_d_size_for_swizzle(desc, layout, storage_config.swizzle_cd_mode,
                                                       storage_config.store_block_m);

        const int smem_extra = smem_barriers + smem_tensormap + smem_d;
        const int smem_per_stage = smem_a_per_stage + smem_b_per_stage + smem_sfa_per_stage + smem_sfb_per_stage;
        const int num_stages = std::min(
            (smem_capacity - smem_extra) / smem_per_stage,
            kNumMaxStages);
        return {
            smem_extra + num_stages * smem_per_stage,
            num_stages
        };
    }

    static constexpr int mma_m = 16;

    static LaunchConfig get_launch_config(const GemmDesc& desc, const Layout& layout) {
        // Warp-specialized: 1 load warp group (128 threads) + 2 MMA warp groups (256 threads)
        return {
            desc.num_sms,
            1,
            384,              // total threads
            128, 256,         // kNumTMAThreads = 128, kNumMathThreads = 256
            0, 0
        };
    }

    static LayoutInfo get_layout_info(const GemmDesc& desc, const Layout& layout) {
        const auto num_m_blocks = ceil_div(desc.get_expected_m(), layout.block_m);
        const auto num_n_blocks = ceil_div(desc.get_expected_n(), layout.block_n);
        const auto num_blocks = num_m_blocks * num_n_blocks * desc.get_expected_num_groups();
        const auto num_waves = ceil_div(num_blocks, desc.num_sms);
        const auto num_last_blocks = num_blocks % desc.num_sms;
        const auto last_wave_util = num_last_blocks == 0 ? desc.num_sms : num_last_blocks;

        // TMA-bound latency model (empirically validated on SM120a):
        //   block_time = k_blocks * (tma_bytes_per_kblock * kCyPerTmaByte + kSyncPerKBlock) + kBlockOverheadCy
        //   total_latency = num_waves * block_time
        // The kernel is TMA-bound for most tile configs. The discrete num_waves
        // (ceil division) dominates the BM=64 vs BM=128 decision.
        // kSyncPerKBlock captures per-kblock barrier overhead (mbarrier ~137 cy).
        // More pipeline stages reduce effective stall: kSyncPerKBlock / sqrt(stages).
        static constexpr double kCyPerTmaByte = 0.07;     // ~35 GB/s per SM
        static constexpr double kSyncBaseCy = 120.0;      // per-kblock barrier overhead
        static constexpr double kBlockOverheadCy = 2000;   // epilogue + scheduling

        const int64_t expected_k = desc.get_expected_k();
        const int k_blocks = ceil_div(static_cast<int>(expected_k), layout.block_k);

        const int elem_size = get_element_size(desc.get_mma_kind());
        const int sf_bytes_a = (desc.kernel_type == KernelType::Kernel1D1D)
            ? align(layout.block_m * 4, 128) : 0;
        const int sf_bytes_b = (desc.kernel_type == KernelType::Kernel1D1D)
            ? align(layout.block_n * 4, 128) : 0;
        const int64_t tma_bytes_per_kb = (int64_t)layout.block_m * layout.block_k * elem_size
                                       + (int64_t)layout.block_n * layout.block_k * elem_size
                                       + sf_bytes_a + sf_bytes_b;

        const auto storage_config = get_storage_config(desc, layout);
        const int num_stages = get_pipeline_config(desc, layout, storage_config).num_stages;
        const double sync_per_kb = kSyncBaseCy / std::sqrt(static_cast<double>(num_stages));

        const double tma_per_kb = tma_bytes_per_kb * kCyPerTmaByte + sync_per_kb;

        // Account for split-K when evaluating tile candidates: if the tile produces
        // too few blocks, split-K will divide K across more blocks. Model this by
        // computing the effective k_blocks per partition and total waves.
        const int split_k = (desc.gemm_type == GemmType::Normal) ? get_split_k_factor(desc, layout) : 1;
        const int k_blocks_eff = (split_k > 1) ? k_blocks / split_k : k_blocks;
        const int total_blocks = num_blocks * split_k;
        const auto num_waves_eff = ceil_div(total_blocks, desc.num_sms);

        const double block_time = k_blocks_eff * tma_per_kb + kBlockOverheadCy;
        // Split-K adds reduction overhead: reduce kernel launch + workspace write/read.
        // Empirically ~2-3 us on SM120a, modeled as fixed + per-element cost.
        const double reduce_fixed_cy = 5000.0;
        const double reduce_per_elem_cy = 0.01;
        const double reduce_overhead = (split_k > 1)
            ? reduce_fixed_cy + reduce_per_elem_cy * desc.get_expected_m() * desc.get_expected_n()
            : 0.0;
        const int64_t total_latency = static_cast<int64_t>(num_waves_eff * block_time + reduce_overhead);

        return {num_waves_eff, last_wave_util, total_latency, layout};
    }

    static bool compare(const LayoutInfo& a, const LayoutInfo& b) {
        // Use 5% tolerance: within this band, prefer tile-shape tie-breaks
        const double ratio = (b.num_cycles > 0)
            ? static_cast<double>(a.num_cycles) / b.num_cycles : 1.0;
        if (ratio < 0.95) return true;   // a clearly better
        if (ratio > 1.05) return false;  // b clearly better

        // Within 5%: prefer larger N tile for better reuse
        if (a.layout.block_n != b.layout.block_n)
            return a.layout.block_n > b.layout.block_n;
        // Prefer smaller K tile (more pipeline stages for TMA hiding)
        if (a.layout.block_k != b.layout.block_k)
            return a.layout.block_k < b.layout.block_k;
        // Prefer larger M tile for better per-block efficiency
        if (a.layout.block_m != b.layout.block_m)
            return a.layout.block_m > b.layout.block_m;
        // Final: lower absolute latency
        return a.num_cycles < b.num_cycles;
    }

    static int get_split_k_factor(const GemmDesc& desc, const Layout& layout) {
        if (desc.gemm_type != GemmType::Normal or desc.kernel_type == KernelType::KernelNoSF)
            return 1;

        const int num_m_blocks = ceil_div(desc.get_expected_m(), layout.block_m);
        const int num_n_blocks = ceil_div(desc.get_expected_n(), layout.block_n);
        const int num_mn_blocks = num_m_blocks * num_n_blocks;
        const int num_k_blocks = ceil_div(static_cast<int>(desc.get_expected_k()), layout.block_k);

        if (num_mn_blocks >= desc.num_sms / 2)
            return 1;

        const int target_blocks = desc.num_sms * 3 / 4;
        int split_k = ceil_div(target_blocks, num_mn_blocks);

        // k_per_split must be divisible by the kernel's SF tile size so each
        // partition starts at an SF-aligned K-block boundary. The kernel packs
        // 4 UE8M0 bytes per int32, spanning (4 * max_gran_k / block_k) k-blocks.
        const int kSFTileKBlocks = (4 * desc.max_gran_k) / layout.block_k;
        if (kSFTileKBlocks == 0)
            return 1;
        while (split_k > 1 and (num_k_blocks % split_k != 0 or (num_k_blocks / split_k) % kSFTileKBlocks != 0))
            --split_k;

        split_k = std::min(split_k, num_k_blocks / (2 * kSFTileKBlocks));

        constexpr int64_t kMaxWorkspaceBytes = 32 * 1024 * 1024;
        const int64_t mn_bytes = static_cast<int64_t>(desc.get_expected_m()) * desc.get_expected_n() * sizeof(float);
        if (mn_bytes > 0)
            split_k = std::min(split_k, std::max(static_cast<int>(kMaxWorkspaceBytes / mn_bytes), 1));

        return std::max(split_k, 1);
    }
};

} // namespace deep_gemm
