<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>merckgroup.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>rx_fifo_axis</spirit:name>
  <spirit:version>1.02</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis_rx</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_rx_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_rx_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_rx_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">m_axis_rx</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>rx_fifo_axis</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a294bcb0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>rx_fifo_axis</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a294bcb0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_format</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_rx_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_rx_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_rx_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_srst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_prog_full</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_rd_rst_busy</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_rd_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_rd_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_rd_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_rd_empty</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_rd_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_rst_busy</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_full</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ila_data_write_state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ila_wr_data_buf</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">119</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/rx_fifo_axis.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a294bcb0</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/rx_fifo_axis.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/rx_fifo_axis_v1_02.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>rx_fifo_axis_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">rx_fifo_axis_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>rx_fifo_axis_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>merckgroup.com:user:rx_fifo_axis:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>merckgroup.com:user:rx_fifo_axis:1.01</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-10-13T00:30:56Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16bbb3a8_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528ba104_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc201a5_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af4beba_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b2e70c_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c426a5_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1283c1_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52460e3c_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6859fd40_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487f84df_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35740c3d_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d90d592_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d0ddea_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba5f360_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78551d31_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bda5fe2_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41184931_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531a0795_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e41cd1f_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a7d677b_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd9c69d_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735ca689_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548af050_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302e290c_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e0f83c_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a8e065_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280b3ff2_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edfac33_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0fc089_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220148f5_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1d8c61_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b2f4a8_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e4c6c46_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4aec5_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33754bcb_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e43fa99_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c80053b_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a3f261_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f90f0d_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5105c6f1_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1206e297_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f22b910_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1297839b_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2310f61e_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410f2192_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2caf93bd_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2c9a6f_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa4a353_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f4851e6_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf65344_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54eec677_ARCHIVE_LOCATION">c:/Users/M300039/Xilinx/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3873192e_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53de18ed_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5be8292_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13b72e4a_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25489562_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72d40708_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78071f1b_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e893370_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19344c0b_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cb84401_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@170bfe0d_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@152635e6_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59caf951_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9697333_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@157761af_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2efeadb4_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19642eb4_ARCHIVE_LOCATION">c:/Users/uxli/Documents/Tidalloft/tungsten-grid-dev/ip_repo/rx_fifo_axis</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="dafd5f0c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3ee3a12e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c1eae51f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="06ff5dec"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
