
*** Running vivado
    with args -log dist_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dist_mem_gen_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dist_mem_gen_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1090.793 ; gain = 168.086 ; free physical = 2712 ; free virtual = 13620
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [/home/dual/cs5170402/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (4#1) [/home/dual/cs5170402/project_8/project_8.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1132.262 ; gain = 209.555 ; free physical = 2675 ; free virtual = 13576
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1132.262 ; gain = 209.555 ; free physical = 2675 ; free virtual = 13576
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1378.469 ; gain = 0.000 ; free physical = 2515 ; free virtual = 13415
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1378.469 ; gain = 455.762 ; free physical = 2512 ; free virtual = 13412
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1378.469 ; gain = 455.762 ; free physical = 2512 ; free virtual = 13412
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1378.469 ; gain = 455.762 ; free physical = 2512 ; free virtual = 13412
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1386.477 ; gain = 463.770 ; free physical = 2505 ; free virtual = 13404
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1410.500 ; gain = 487.793 ; free physical = 2481 ; free virtual = 13380
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | rom[255]   | 256x32        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1412.500 ; gain = 489.793 ; free physical = 2445 ; free virtual = 13366
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1412.500 ; gain = 489.793 ; free physical = 2445 ; free virtual = 13365
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1422.523 ; gain = 499.816 ; free physical = 2436 ; free virtual = 13357
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.523 ; gain = 499.816 ; free physical = 2435 ; free virtual = 13356
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.523 ; gain = 499.816 ; free physical = 2435 ; free virtual = 13356
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.523 ; gain = 499.816 ; free physical = 2435 ; free virtual = 13356
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.523 ; gain = 499.816 ; free physical = 2435 ; free virtual = 13356
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.523 ; gain = 499.816 ; free physical = 2435 ; free virtual = 13355
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.523 ; gain = 499.816 ; free physical = 2435 ; free virtual = 13355

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |LUT5 |    21|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.523 ; gain = 499.816 ; free physical = 2435 ; free virtual = 13355
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1440.523 ; gain = 429.312 ; free physical = 2420 ; free virtual = 13339
