

================================================================
== Vivado HLS Report for 'tri_intersect'
================================================================
* Date:           Fri May 06 00:51:10 2016

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        triangle_intersect
* Solution:       tri_intersect
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      2.44|        0.63|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: empty [1/1] 0.00ns
:18  %empty = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %ins_data_V, i4* %ins_keep_V, i4* %ins_strb_V, i2* %ins_user_V, i1* %ins_last_V, i5* %ins_id_V, i6* %ins_dest_V)

ST_1: ins_data_V_val [1/1] 0.00ns
:19  %ins_data_V_val = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty, 0


 <State 2>: 2.44ns
ST_2: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %ins_data_V), !map !7

ST_2: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ins_keep_V), !map !13

ST_2: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ins_strb_V), !map !17

ST_2: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %ins_user_V), !map !21

ST_2: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ins_last_V), !map !25

ST_2: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %ins_id_V), !map !29

ST_2: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %ins_dest_V), !map !33

ST_2: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outs_data_V), !map !37

ST_2: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outs_keep_V), !map !41

ST_2: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outs_strb_V), !map !45

ST_2: stg_15 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outs_user_V), !map !49

ST_2: stg_16 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outs_last_V), !map !53

ST_2: stg_17 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outs_id_V), !map !57

ST_2: stg_18 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outs_dest_V), !map !61

ST_2: stg_19 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @str) nounwind

ST_2: stg_20 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i32* %outs_data_V, i4* %outs_keep_V, i4* %outs_strb_V, i2* %outs_user_V, i1* %outs_last_V, i5* %outs_id_V, i6* %outs_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_21 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i32* %ins_data_V, i4* %ins_keep_V, i4* %ins_strb_V, i2* %ins_user_V, i1* %ins_last_V, i5* %ins_id_V, i6* %ins_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_22 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: empty_2 [1/1] 0.00ns
:20  %empty_2 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %ins_data_V, i4* %ins_keep_V, i4* %ins_strb_V, i2* %ins_user_V, i1* %ins_last_V, i5* %ins_id_V, i6* %ins_dest_V)

ST_2: ins_data_V_val1 [1/1] 0.00ns
:21  %ins_data_V_val1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 0

ST_2: outs_keep_V_tmp [1/1] 0.00ns
:22  %outs_keep_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 1

ST_2: outs_strb_V_tmp [1/1] 0.00ns
:23  %outs_strb_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 2

ST_2: outs_user_V_tmp [1/1] 0.00ns
:24  %outs_user_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 3

ST_2: outs_last_V_tmp [1/1] 0.00ns
:25  %outs_last_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 4

ST_2: outs_id_V_tmp [1/1] 0.00ns
:26  %outs_id_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 5

ST_2: outs_dest_V_tmp [1/1] 0.00ns
:27  %outs_dest_V_tmp = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 6

ST_2: outs_data_V_tmp [1/1] 2.44ns
:28  %outs_data_V_tmp = add nsw i32 %ins_data_V_val1, %ins_data_V_val

ST_2: stg_32 [1/1] 0.00ns
:29  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outs_data_V, i4* %outs_keep_V, i4* %outs_strb_V, i2* %outs_user_V, i1* %outs_last_V, i5* %outs_id_V, i6* %outs_dest_V, i32 %outs_data_V_tmp, i4 %outs_keep_V_tmp, i4 %outs_strb_V_tmp, i2 %outs_user_V_tmp, i1 %outs_last_V_tmp, i5 %outs_id_V_tmp, i6 %outs_dest_V_tmp)

ST_2: stg_33 [1/1] 0.00ns
:30  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
