Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 29 16:06:07 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file arm_control_system_timing_summary_routed.rpt -pb arm_control_system_timing_summary_routed.pb -rpx arm_control_system_timing_summary_routed.rpx -warn_on_violation
| Design       : arm_control_system
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.673        0.000                      0                   92        0.164        0.000                      0                   92        3.020        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.673        0.000                      0                   92        0.164        0.000                      0                   92        3.020        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 uart_top_i/u1/buf_0/register_bit_0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/kcuart/pipeline_serial/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.076ns (25.264%)  route 3.183ns (74.736%))
  Logic Levels:           5  (LUT2=1 LUT3=3 SRL16E=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 13.483 - 8.000 ) 
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.912     5.986    uart_top_i/u1/buf_0/CLK
    SLICE_X84Y107        FDRE                                         r  uart_top_i/u1/buf_0/register_bit_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.456     6.442 r  uart_top_i/u1/buf_0/register_bit_0/Q
                         net (fo=8, routed)           1.170     7.611    uart_top_i/u1/buf_0/pointer[0]
    SLICE_X86Y107        SRL16E (Prop_srl16e_A0_Q)    0.124     7.735 r  uart_top_i/u1/buf_0/data_srl_7/Q
                         net (fo=1, routed)           0.563     8.299    uart_top_i/u1/kcuart/data_in[7]
    SLICE_X89Y107        LUT3 (Prop_lut3_I1_O)        0.124     8.423 r  uart_top_i/u1/kcuart/mux4_lut/O
                         net (fo=1, routed)           0.433     8.856    uart_top_i/u1/kcuart/data_67
    SLICE_X89Y107        LUT3 (Prop_lut3_I1_O)        0.124     8.980 r  uart_top_i/u1/kcuart/mux6_muxf5/O
                         net (fo=1, routed)           0.573     9.553    uart_top_i/u1/kcuart/data_4567
    SLICE_X88Y109        LUT3 (Prop_lut3_I1_O)        0.124     9.677 r  uart_top_i/u1/kcuart/mux7_muxf6/O
                         net (fo=1, routed)           0.444    10.121    uart_top_i/u1/kcuart/data_01234567
    SLICE_X88Y109        LUT2 (Prop_lut2_I1_O)        0.124    10.245 r  uart_top_i/u1/kcuart/pipeline_serial_i_1/O
                         net (fo=1, routed)           0.000    10.245    uart_top_i/u1/kcuart/pipeline_serial_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  uart_top_i/u1/kcuart/pipeline_serial/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.718    13.483    uart_top_i/u1/kcuart/CLK
    SLICE_X88Y109        FDRE                                         r  uart_top_i/u1/kcuart/pipeline_serial/C
                         clock pessimism              0.441    13.924    
                         clock uncertainty           -0.035    13.888    
    SLICE_X88Y109        FDRE (Setup_fdre_C_D)        0.029    13.917    uart_top_i/u1/kcuart/pipeline_serial
  -------------------------------------------------------------------
                         required time                         13.917    
                         arrival time                         -10.245    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 2.427ns (59.070%)  route 1.682ns (40.930%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.915     5.989    uart_top_i/CLK
    SLICE_X86Y102        FDCE                                         r  uart_top_i/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDCE (Prop_fdce_C_Q)         0.518     6.507 r  uart_top_i/counter_reg[6]/Q
                         net (fo=2, routed)           0.730     7.237    uart_top_i/counter[6]
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.911 r  uart_top_i/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.911    uart_top_i/counter0_carry__0_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.025 r  uart_top_i/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.025    uart_top_i/counter0_carry__1_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.139 r  uart_top_i/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.139    uart_top_i/counter0_carry__2_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.253 r  uart_top_i/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.253    uart_top_i/counter0_carry__3_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.367 r  uart_top_i/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.367    uart_top_i/counter0_carry__4_n_0
    SLICE_X87Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.481 r  uart_top_i/counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.481    uart_top_i/counter0_carry__5_n_0
    SLICE_X87Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.815 r  uart_top_i/counter0_carry__6/O[1]
                         net (fo=1, routed)           0.951     9.766    uart_top_i/data0[30]
    SLICE_X84Y108        LUT5 (Prop_lut5_I4_O)        0.331    10.097 r  uart_top_i/counter[30]_i_1/O
                         net (fo=1, routed)           0.000    10.097    uart_top_i/counter_0[30]
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719    13.484    uart_top_i/CLK
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[30]/C
                         clock pessimism              0.441    13.925    
                         clock uncertainty           -0.035    13.889    
    SLICE_X84Y108        FDCE (Setup_fdce_C_D)        0.075    13.964    uart_top_i/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/baud_en_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.890ns (22.942%)  route 2.989ns (77.058%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.915     5.989    uart_top_i/CLK
    SLICE_X86Y102        FDCE                                         r  uart_top_i/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDCE (Prop_fdce_C_Q)         0.518     6.507 r  uart_top_i/counter_reg[6]/Q
                         net (fo=2, routed)           0.727     7.233    uart_top_i/counter[6]
    SLICE_X86Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.357 f  uart_top_i/counter[31]_i_6/O
                         net (fo=1, routed)           0.282     7.639    uart_top_i/counter[31]_i_6_n_0
    SLICE_X86Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.763 f  uart_top_i/counter[31]_i_3/O
                         net (fo=33, routed)          1.981     9.744    uart_top_i/counter[31]_i_3_n_0
    SLICE_X86Y108        LUT4 (Prop_lut4_I2_O)        0.124     9.868 r  uart_top_i/baud_en_i_1/O
                         net (fo=1, routed)           0.000     9.868    uart_top_i/baud_en
    SLICE_X86Y108        FDCE                                         r  uart_top_i/baud_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719    13.484    uart_top_i/CLK
    SLICE_X86Y108        FDCE                                         r  uart_top_i/baud_en_reg/C
                         clock pessimism              0.478    13.962    
                         clock uncertainty           -0.035    13.926    
    SLICE_X86Y108        FDCE (Setup_fdce_C_D)        0.077    14.003    uart_top_i/baud_en_reg
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.890ns (23.001%)  route 2.979ns (76.999%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.915     5.989    uart_top_i/CLK
    SLICE_X86Y102        FDCE                                         r  uart_top_i/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDCE (Prop_fdce_C_Q)         0.518     6.507 f  uart_top_i/counter_reg[6]/Q
                         net (fo=2, routed)           0.727     7.233    uart_top_i/counter[6]
    SLICE_X86Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.357 r  uart_top_i/counter[31]_i_6/O
                         net (fo=1, routed)           0.282     7.639    uart_top_i/counter[31]_i_6_n_0
    SLICE_X86Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.763 r  uart_top_i/counter[31]_i_3/O
                         net (fo=33, routed)          1.971     9.734    uart_top_i/counter[31]_i_3_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I2_O)        0.124     9.858 r  uart_top_i/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.858    uart_top_i/counter_0[25]
    SLICE_X86Y108        FDCE                                         r  uart_top_i/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719    13.484    uart_top_i/CLK
    SLICE_X86Y108        FDCE                                         r  uart_top_i/counter_reg[25]/C
                         clock pessimism              0.478    13.962    
                         clock uncertainty           -0.035    13.926    
    SLICE_X86Y108        FDCE (Setup_fdce_C_D)        0.081    14.007    uart_top_i/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.007    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.916ns (23.455%)  route 2.989ns (76.545%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.915     5.989    uart_top_i/CLK
    SLICE_X86Y102        FDCE                                         r  uart_top_i/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDCE (Prop_fdce_C_Q)         0.518     6.507 f  uart_top_i/counter_reg[6]/Q
                         net (fo=2, routed)           0.727     7.233    uart_top_i/counter[6]
    SLICE_X86Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.357 r  uart_top_i/counter[31]_i_6/O
                         net (fo=1, routed)           0.282     7.639    uart_top_i/counter[31]_i_6_n_0
    SLICE_X86Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.763 r  uart_top_i/counter[31]_i_3/O
                         net (fo=33, routed)          1.981     9.744    uart_top_i/counter[31]_i_3_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I2_O)        0.150     9.894 r  uart_top_i/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.894    uart_top_i/counter_0[31]
    SLICE_X86Y108        FDCE                                         r  uart_top_i/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719    13.484    uart_top_i/CLK
    SLICE_X86Y108        FDCE                                         r  uart_top_i/counter_reg[31]/C
                         clock pessimism              0.478    13.962    
                         clock uncertainty           -0.035    13.926    
    SLICE_X86Y108        FDCE (Setup_fdce_C_D)        0.118    14.044    uart_top_i/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.890ns (23.664%)  route 2.871ns (76.336%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.484ns = ( 13.484 - 8.000 ) 
    Source Clock Delay      (SCD):    5.989ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.915     5.989    uart_top_i/CLK
    SLICE_X86Y102        FDCE                                         r  uart_top_i/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDCE (Prop_fdce_C_Q)         0.518     6.507 f  uart_top_i/counter_reg[6]/Q
                         net (fo=2, routed)           0.727     7.233    uart_top_i/counter[6]
    SLICE_X86Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.357 r  uart_top_i/counter[31]_i_6/O
                         net (fo=1, routed)           0.282     7.639    uart_top_i/counter[31]_i_6_n_0
    SLICE_X86Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.763 r  uart_top_i/counter[31]_i_3/O
                         net (fo=33, routed)          1.862     9.626    uart_top_i/counter[31]_i_3_n_0
    SLICE_X85Y108        LUT5 (Prop_lut5_I2_O)        0.124     9.750 r  uart_top_i/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.750    uart_top_i/counter_0[28]
    SLICE_X85Y108        FDCE                                         r  uart_top_i/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.719    13.484    uart_top_i/CLK
    SLICE_X85Y108        FDCE                                         r  uart_top_i/counter_reg[28]/C
                         clock pessimism              0.441    13.925    
                         clock uncertainty           -0.035    13.889    
    SLICE_X85Y108        FDCE (Setup_fdce_C_D)        0.031    13.920    uart_top_i/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.890ns (24.190%)  route 2.789ns (75.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.914     5.988    uart_top_i/CLK
    SLICE_X86Y105        FDCE                                         r  uart_top_i/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDCE (Prop_fdce_C_Q)         0.518     6.506 r  uart_top_i/counter_reg[18]/Q
                         net (fo=2, routed)           0.819     7.325    uart_top_i/counter[18]
    SLICE_X86Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.449 r  uart_top_i/counter[31]_i_8/O
                         net (fo=1, routed)           0.801     8.250    uart_top_i/counter[31]_i_8_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.374 r  uart_top_i/counter[31]_i_4/O
                         net (fo=33, routed)          1.169     9.543    uart_top_i/counter[31]_i_4_n_0
    SLICE_X85Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.667 r  uart_top_i/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.667    uart_top_i/counter_0[13]
    SLICE_X85Y104        FDCE                                         r  uart_top_i/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.720    13.485    uart_top_i/CLK
    SLICE_X85Y104        FDCE                                         r  uart_top_i/counter_reg[13]/C
                         clock pessimism              0.441    13.926    
                         clock uncertainty           -0.035    13.890    
    SLICE_X85Y104        FDCE (Setup_fdce_C_D)        0.029    13.919    uart_top_i/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.919    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.890ns (24.319%)  route 2.770ns (75.681%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.914     5.988    uart_top_i/CLK
    SLICE_X86Y105        FDCE                                         r  uart_top_i/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDCE (Prop_fdce_C_Q)         0.518     6.506 r  uart_top_i/counter_reg[18]/Q
                         net (fo=2, routed)           0.819     7.325    uart_top_i/counter[18]
    SLICE_X86Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.449 r  uart_top_i/counter[31]_i_8/O
                         net (fo=1, routed)           0.801     8.250    uart_top_i/counter[31]_i_8_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.374 r  uart_top_i/counter[31]_i_4/O
                         net (fo=33, routed)          1.149     9.523    uart_top_i/counter[31]_i_4_n_0
    SLICE_X85Y104        LUT5 (Prop_lut5_I3_O)        0.124     9.647 r  uart_top_i/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.647    uart_top_i/counter_0[14]
    SLICE_X85Y104        FDCE                                         r  uart_top_i/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.720    13.485    uart_top_i/CLK
    SLICE_X85Y104        FDCE                                         r  uart_top_i/counter_reg[14]/C
                         clock pessimism              0.441    13.926    
                         clock uncertainty           -0.035    13.890    
    SLICE_X85Y104        FDCE (Setup_fdce_C_D)        0.031    13.921    uart_top_i/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.890ns (23.791%)  route 2.851ns (76.209%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.914     5.988    uart_top_i/CLK
    SLICE_X86Y105        FDCE                                         r  uart_top_i/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDCE (Prop_fdce_C_Q)         0.518     6.506 r  uart_top_i/counter_reg[18]/Q
                         net (fo=2, routed)           0.819     7.325    uart_top_i/counter[18]
    SLICE_X86Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.449 r  uart_top_i/counter[31]_i_8/O
                         net (fo=1, routed)           0.801     8.250    uart_top_i/counter[31]_i_8_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.374 r  uart_top_i/counter[31]_i_4/O
                         net (fo=33, routed)          1.231     9.605    uart_top_i/counter[31]_i_4_n_0
    SLICE_X86Y103        LUT5 (Prop_lut5_I3_O)        0.124     9.729 r  uart_top_i/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.729    uart_top_i/counter_0[11]
    SLICE_X86Y103        FDCE                                         r  uart_top_i/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.720    13.485    uart_top_i/CLK
    SLICE_X86Y103        FDCE                                         r  uart_top_i/counter_reg[11]/C
                         clock pessimism              0.478    13.963    
                         clock uncertainty           -0.035    13.927    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.077    14.004    uart_top_i/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.004    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  4.276    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 uart_top_i/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.890ns (23.855%)  route 2.841ns (76.145%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.485ns = ( 13.485 - 8.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.914     5.988    uart_top_i/CLK
    SLICE_X86Y105        FDCE                                         r  uart_top_i/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDCE (Prop_fdce_C_Q)         0.518     6.506 r  uart_top_i/counter_reg[18]/Q
                         net (fo=2, routed)           0.819     7.325    uart_top_i/counter[18]
    SLICE_X86Y105        LUT4 (Prop_lut4_I1_O)        0.124     7.449 r  uart_top_i/counter[31]_i_8/O
                         net (fo=1, routed)           0.801     8.250    uart_top_i/counter[31]_i_8_n_0
    SLICE_X86Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.374 r  uart_top_i/counter[31]_i_4/O
                         net (fo=33, routed)          1.221     9.595    uart_top_i/counter[31]_i_4_n_0
    SLICE_X86Y103        LUT5 (Prop_lut5_I3_O)        0.124     9.719 r  uart_top_i/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.719    uart_top_i/counter_0[12]
    SLICE_X86Y103        FDCE                                         r  uart_top_i/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.720    13.485    uart_top_i/CLK
    SLICE_X86Y103        FDCE                                         r  uart_top_i/counter_reg[12]/C
                         clock pessimism              0.478    13.963    
                         clock uncertainty           -0.035    13.927    
    SLICE_X86Y103        FDCE (Setup_fdce_C_D)        0.081    14.008    uart_top_i/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  4.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_top_i/u1/kcuart/hot_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/kcuart/delay14_srl/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.443%)  route 0.199ns (58.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.664     1.751    uart_top_i/u1/kcuart/CLK
    SLICE_X89Y108        FDRE                                         r  uart_top_i/u1/kcuart/hot_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDRE (Prop_fdre_C_Q)         0.141     1.892 r  uart_top_i/u1/kcuart/hot_state_reg/Q
                         net (fo=1, routed)           0.199     2.091    uart_top_i/u1/kcuart/hot_state
    SLICE_X90Y108        SRL16E                                       r  uart_top_i/u1/kcuart/delay14_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.961     2.303    uart_top_i/u1/kcuart/CLK
    SLICE_X90Y108        SRL16E                                       r  uart_top_i/u1/kcuart/delay14_srl/CLK
                         clock pessimism             -0.494     1.810    
    SLICE_X90Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.927    uart_top_i/u1/kcuart/delay14_srl
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tx_byte_send_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/buf_0/data_srl_7/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.370%)  route 0.129ns (46.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.664     1.751    clk_IBUF_BUFG
    SLICE_X82Y107        FDRE                                         r  tx_byte_send_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.148     1.899 r  tx_byte_send_ff_reg[0]/Q
                         net (fo=3, routed)           0.129     2.028    uart_top_i/u1/buf_0/data_in[1]
    SLICE_X86Y107        SRL16E                                       r  uart_top_i/u1/buf_0/data_srl_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.938     2.280    uart_top_i/u1/buf_0/CLK
    SLICE_X86Y107        SRL16E                                       r  uart_top_i/u1/buf_0/data_srl_7/CLK
                         clock pessimism             -0.494     1.787    
    SLICE_X86Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     1.841    uart_top_i/u1/buf_0/data_srl_7
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uart_top_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.291%)  route 0.157ns (45.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.664     1.751    uart_top_i/CLK
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  uart_top_i/counter_reg[0]/Q
                         net (fo=34, routed)          0.157     2.048    uart_top_i/counter[0]
    SLICE_X85Y108        LUT5 (Prop_lut5_I0_O)        0.045     2.093 r  uart_top_i/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.093    uart_top_i/counter_0[26]
    SLICE_X85Y108        FDCE                                         r  uart_top_i/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.937     2.279    uart_top_i/CLK
    SLICE_X85Y108        FDCE                                         r  uart_top_i/counter_reg[26]/C
                         clock pessimism             -0.516     1.764    
    SLICE_X85Y108        FDCE (Hold_fdce_C_D)         0.091     1.855    uart_top_i/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uart_top_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.133%)  route 0.158ns (45.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.664     1.751    uart_top_i/CLK
    SLICE_X84Y108        FDCE                                         r  uart_top_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  uart_top_i/counter_reg[0]/Q
                         net (fo=34, routed)          0.158     2.049    uart_top_i/counter[0]
    SLICE_X85Y108        LUT5 (Prop_lut5_I0_O)        0.045     2.094 r  uart_top_i/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.094    uart_top_i/counter_0[27]
    SLICE_X85Y108        FDCE                                         r  uart_top_i/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.937     2.279    uart_top_i/CLK
    SLICE_X85Y108        FDCE                                         r  uart_top_i/counter_reg[27]/C
                         clock pessimism             -0.516     1.764    
    SLICE_X85Y108        FDCE (Hold_fdce_C_D)         0.092     1.856    uart_top_i/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_sequential_state_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            delay_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.664     1.751    clk_IBUF_BUFG
    SLICE_X82Y107        FDRE                                         r  FSM_sequential_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.164     1.915 f  FSM_sequential_state_ff_reg[0]/Q
                         net (fo=18, routed)          0.175     2.090    FSM_sequential_state_ff_reg_n_0_[0]
    SLICE_X82Y107        LUT4 (Prop_lut4_I3_O)        0.043     2.133 r  delay_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     2.133    delay_ff[1]_i_1_n_0
    SLICE_X82Y107        FDRE                                         r  delay_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.937     2.279    clk_IBUF_BUFG
    SLICE_X82Y107        FDRE                                         r  delay_ff_reg[1]/C
                         clock pessimism             -0.529     1.751    
    SLICE_X82Y107        FDRE (Hold_fdre_C_D)         0.131     1.882    delay_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tx_byte_send_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/buf_0/data_srl_2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.425%)  route 0.201ns (57.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.664     1.751    clk_IBUF_BUFG
    SLICE_X82Y107        FDRE                                         r  tx_byte_send_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.148     1.899 r  tx_byte_send_ff_reg[0]/Q
                         net (fo=3, routed)           0.201     2.099    uart_top_i/u1/buf_0/data_in[1]
    SLICE_X86Y107        SRL16E                                       r  uart_top_i/u1/buf_0/data_srl_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.938     2.280    uart_top_i/u1/buf_0/CLK
    SLICE_X86Y107        SRL16E                                       r  uart_top_i/u1/buf_0/data_srl_2/CLK
                         clock pessimism             -0.494     1.787    
    SLICE_X86Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.842    uart_top_i/u1/buf_0/data_srl_2
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 tx_byte_send_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/buf_0/data_srl_5/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.930%)  route 0.189ns (56.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.664     1.751    clk_IBUF_BUFG
    SLICE_X82Y107        FDRE                                         r  tx_byte_send_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.148     1.899 r  tx_byte_send_ff_reg[5]/Q
                         net (fo=7, routed)           0.189     2.087    uart_top_i/u1/buf_0/data_in[0]
    SLICE_X86Y107        SRL16E                                       r  uart_top_i/u1/buf_0/data_srl_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.938     2.280    uart_top_i/u1/buf_0/CLK
    SLICE_X86Y107        SRL16E                                       r  uart_top_i/u1/buf_0/data_srl_5/CLK
                         clock pessimism             -0.494     1.787    
    SLICE_X86Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.828    uart_top_i/u1/buf_0/data_srl_5
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_top_i/u1/kcuart/Tx_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/kcuart/Tx_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.748%)  route 0.181ns (49.252%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.664     1.751    uart_top_i/u1/kcuart/CLK
    SLICE_X89Y108        FDRE                                         r  uart_top_i/u1/kcuart/Tx_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDRE (Prop_fdre_C_Q)         0.141     1.892 r  uart_top_i/u1/kcuart/Tx_stop_reg/Q
                         net (fo=4, routed)           0.181     2.072    uart_top_i/u1/kcuart/Tx_stop
    SLICE_X88Y108        LUT4 (Prop_lut4_I1_O)        0.045     2.117 r  uart_top_i/u1/kcuart/start_lut/O
                         net (fo=1, routed)           0.000     2.117    uart_top_i/u1/kcuart/decode_Tx_start
    SLICE_X88Y108        FDRE                                         r  uart_top_i/u1/kcuart/Tx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.938     2.280    uart_top_i/u1/kcuart/CLK
    SLICE_X88Y108        FDRE                                         r  uart_top_i/u1/kcuart/Tx_start_reg/C
                         clock pessimism             -0.517     1.764    
    SLICE_X88Y108        FDRE (Hold_fdre_C_D)         0.091     1.855    uart_top_i/u1/kcuart/Tx_start_reg
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_top_i/u1/kcuart/Tx_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_top_i/u1/kcuart/pipeline_serial/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.237%)  route 0.184ns (49.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.664     1.751    uart_top_i/u1/kcuart/CLK
    SLICE_X89Y108        FDRE                                         r  uart_top_i/u1/kcuart/Tx_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDRE (Prop_fdre_C_Q)         0.141     1.892 r  uart_top_i/u1/kcuart/Tx_stop_reg/Q
                         net (fo=4, routed)           0.184     2.076    uart_top_i/u1/kcuart/Tx_stop
    SLICE_X88Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.121 r  uart_top_i/u1/kcuart/pipeline_serial_i_1/O
                         net (fo=1, routed)           0.000     2.121    uart_top_i/u1/kcuart/pipeline_serial_i_1_n_0
    SLICE_X88Y109        FDRE                                         r  uart_top_i/u1/kcuart/pipeline_serial/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.938     2.280    uart_top_i/u1/kcuart/CLK
    SLICE_X88Y109        FDRE                                         r  uart_top_i/u1/kcuart/pipeline_serial/C
                         clock pessimism             -0.514     1.767    
    SLICE_X88Y109        FDRE (Hold_fdre_C_D)         0.091     1.858    uart_top_i/u1/kcuart/pipeline_serial
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FSM_sequential_state_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_state_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.664     1.751    clk_IBUF_BUFG
    SLICE_X82Y107        FDRE                                         r  FSM_sequential_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.164     1.915 f  FSM_sequential_state_ff_reg[0]/Q
                         net (fo=18, routed)          0.175     2.090    FSM_sequential_state_ff_reg_n_0_[0]
    SLICE_X82Y107        LUT3 (Prop_lut3_I2_O)        0.045     2.135 r  FSM_sequential_state_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     2.135    FSM_sequential_state_ff[0]_i_1_n_0
    SLICE_X82Y107        FDRE                                         r  FSM_sequential_state_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.937     2.279    clk_IBUF_BUFG
    SLICE_X82Y107        FDRE                                         r  FSM_sequential_state_ff_reg[0]/C
                         clock pessimism             -0.529     1.751    
    SLICE_X82Y107        FDRE (Hold_fdre_C_D)         0.120     1.871    FSM_sequential_state_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X82Y107   FSM_sequential_state_ff_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X82Y107   FSM_sequential_state_ff_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X82Y109   delay_ff_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X82Y109   delay_ff_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X82Y109   delay_ff_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X82Y107   delay_ff_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X82Y107   delay_ff_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X82Y107   delay_ff_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X82Y108   delay_ff_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_7/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X90Y108   uart_top_i/u1/kcuart/delay14_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X90Y108   uart_top_i/u1/kcuart/delay14_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_7/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_7/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X90Y108   uart_top_i/u1/kcuart/delay14_srl/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X86Y107   uart_top_i/u1/buf_0/data_srl_7/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X90Y108   uart_top_i/u1/kcuart/delay14_srl/CLK



