Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec 12 22:35:42 2021
| Host         : BryanDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    114         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (204)
5. checking no_input_delay (9)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: count_reg[9]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (204)
--------------------------------------------------
 There are 204 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.409        0.000                      0                   91        0.166        0.000                      0                   91        3.000        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.409        0.000                      0                   10        0.297        0.000                      0                   10        3.000        0.000                       0                    12  
  clk_out1_clk_wiz_0       10.678        0.000                      0                   81        0.166        0.000                      0                   81       11.969        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.842ns (32.835%)  route 1.722ns (67.165%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.692     5.294    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.419     5.713 r  count_reg[2]/Q
                         net (fo=5, routed)           0.898     6.611    count_reg_n_0_[2]
    SLICE_X0Y122         LUT6 (Prop_lut6_I4_O)        0.299     6.910 r  count[9]_i_2/O
                         net (fo=4, routed)           0.824     7.735    count[9]_i_2_n_0
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.124     7.859 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.859    plusOp__2[6]
    SLICE_X0Y121         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    14.999    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.029    15.268    count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.842ns (32.928%)  route 1.715ns (67.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.692     5.294    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.419     5.713 r  count_reg[2]/Q
                         net (fo=5, routed)           0.898     6.611    count_reg_n_0_[2]
    SLICE_X0Y122         LUT6 (Prop_lut6_I4_O)        0.299     6.910 r  count[9]_i_2/O
                         net (fo=4, routed)           0.817     7.727    count[9]_i_2_n_0
    SLICE_X0Y121         LUT4 (Prop_lut4_I1_O)        0.124     7.851 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     7.851    plusOp__2[8]
    SLICE_X0Y121         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    14.999    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.031    15.270    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.870ns (33.560%)  route 1.722ns (66.440%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.692     5.294    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.419     5.713 r  count_reg[2]/Q
                         net (fo=5, routed)           0.898     6.611    count_reg_n_0_[2]
    SLICE_X0Y122         LUT6 (Prop_lut6_I4_O)        0.299     6.910 r  count[9]_i_2/O
                         net (fo=4, routed)           0.824     7.735    count[9]_i_2_n_0
    SLICE_X0Y121         LUT3 (Prop_lut3_I0_O)        0.152     7.887 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.887    plusOp__2[7]
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    14.999    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.075    15.314    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.435ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.870ns (33.654%)  route 1.715ns (66.346%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.692     5.294    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.419     5.713 r  count_reg[2]/Q
                         net (fo=5, routed)           0.898     6.611    count_reg_n_0_[2]
    SLICE_X0Y122         LUT6 (Prop_lut6_I4_O)        0.299     6.910 r  count[9]_i_2/O
                         net (fo=4, routed)           0.817     7.727    count[9]_i_2_n_0
    SLICE_X0Y121         LUT5 (Prop_lut5_I1_O)        0.152     7.879 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     7.879    plusOp__2[9]
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    14.999    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.075    15.314    count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  7.435    

Slack (MET) :             8.371ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.742%)  route 1.043ns (64.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.692     5.294    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  count_reg[1]/Q
                         net (fo=6, routed)           1.043     6.793    count_reg_n_0_[1]
    SLICE_X0Y122         LUT2 (Prop_lut2_I1_O)        0.124     6.917 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.917    plusOp__2[1]
    SLICE_X0Y122         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.575    14.997    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.297    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.029    15.288    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  8.371    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.580ns (35.902%)  route 1.036ns (64.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.692     5.294    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  count_reg[1]/Q
                         net (fo=6, routed)           1.036     6.786    count_reg_n_0_[1]
    SLICE_X0Y122         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.910    plusOp__2[3]
    SLICE_X0Y122         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.575    14.997    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.297    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.031    15.290    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.381ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.718ns (44.465%)  route 0.897ns (55.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.692     5.294    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.419     5.713 r  count_reg[2]/Q
                         net (fo=5, routed)           0.897     6.610    count_reg_n_0_[2]
    SLICE_X0Y122         LUT6 (Prop_lut6_I3_O)        0.299     6.909 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     6.909    plusOp__2[5]
    SLICE_X0Y122         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.575    14.997    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.297    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.031    15.290    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  8.381    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.608ns (36.832%)  route 1.043ns (63.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.692     5.294    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  count_reg[1]/Q
                         net (fo=6, routed)           1.043     6.793    count_reg_n_0_[1]
    SLICE_X0Y122         LUT3 (Prop_lut3_I1_O)        0.152     6.945 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.945    plusOp__2[2]
    SLICE_X0Y122         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.575    14.997    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.297    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.075    15.334    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.396ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.608ns (36.994%)  route 1.036ns (63.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.692     5.294    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     5.750 r  count_reg[1]/Q
                         net (fo=6, routed)           1.036     6.786    count_reg_n_0_[1]
    SLICE_X0Y122         LUT5 (Prop_lut5_I2_O)        0.152     6.938 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.938    plusOp__2[4]
    SLICE_X0Y122         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.575    14.997    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.297    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.075    15.334    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  8.396    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.580ns (45.648%)  route 0.691ns (54.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.695     5.297    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  count_reg[0]/Q
                         net (fo=7, routed)           0.691     6.444    count_reg_n_0_[0]
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.124     6.568 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.568    plusOp__2[0]
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    14.999    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.298    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.031    15.293    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  8.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.808    count_reg_n_0_[7]
    SLICE_X0Y121         LUT5 (Prop_lut5_I0_O)        0.103     1.911 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.911    plusOp__2[9]
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     2.024    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.107     1.614    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.808    count_reg_n_0_[7]
    SLICE_X0Y121         LUT4 (Prop_lut4_I2_O)        0.099     1.907 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.907    plusOp__2[8]
    SLICE_X0Y121         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     2.024    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.092     1.599    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.184ns (42.662%)  route 0.247ns (57.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[0]/Q
                         net (fo=7, routed)           0.247     1.896    count_reg_n_0_[0]
    SLICE_X0Y122         LUT5 (Prop_lut5_I1_O)        0.043     1.939 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.939    plusOp__2[4]
    SLICE_X0Y122         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.858     2.023    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.107     1.627    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.214%)  route 0.235ns (55.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[0]/Q
                         net (fo=7, routed)           0.235     1.883    count_reg_n_0_[0]
    SLICE_X0Y122         LUT6 (Prop_lut6_I2_O)        0.045     1.928 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.928    plusOp__2[5]
    SLICE_X0Y122         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.858     2.023    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.092     1.612    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.183ns (41.476%)  route 0.258ns (58.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[0]/Q
                         net (fo=7, routed)           0.258     1.907    count_reg_n_0_[0]
    SLICE_X0Y122         LUT3 (Prop_lut3_I0_O)        0.042     1.949 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.949    plusOp__2[2]
    SLICE_X0Y122         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.858     2.023    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.107     1.627    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.926%)  route 0.247ns (57.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[0]/Q
                         net (fo=7, routed)           0.247     1.896    count_reg_n_0_[0]
    SLICE_X0Y122         LUT4 (Prop_lut4_I1_O)        0.045     1.941 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.941    plusOp__2[3]
    SLICE_X0Y122         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.858     2.023    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.092     1.612    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.871%)  route 0.258ns (58.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[0]/Q
                         net (fo=7, routed)           0.258     1.907    count_reg_n_0_[0]
    SLICE_X0Y122         LUT2 (Prop_lut2_I0_O)        0.045     1.952 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.952    plusOp__2[1]
    SLICE_X0Y122         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.858     2.023    clk_in_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.091     1.611    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  count_reg[0]/Q
                         net (fo=7, routed)           0.255     1.903    count_reg_n_0_[0]
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.045     1.948 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.948    plusOp__2[0]
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     2.024    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.092     1.599    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.453%)  route 0.294ns (56.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  count_reg[7]/Q
                         net (fo=3, routed)           0.294     1.930    count_reg_n_0_[7]
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.098     2.028 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.028    plusOp__2[7]
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     2.024    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.107     1.614    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.684%)  route 0.462ns (71.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[6]/Q
                         net (fo=4, routed)           0.462     2.111    count_reg_n_0_[6]
    SLICE_X0Y121         LUT2 (Prop_lut2_I1_O)        0.045     2.156 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.156    plusOp__2[6]
    SLICE_X0Y121         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     2.024    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.091     1.598    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.557    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y121     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y122     count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y122     count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y122     count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y122     count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y122     count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y121     count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y121     count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y121     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y121     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y122     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y122     count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y122     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y122     count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y122     count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y122     count_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y121     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y121     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y122     count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y122     count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y122     count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y122     count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y122     count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y122     count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.678ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.088ns  (logic 8.957ns (63.580%)  route 5.131ns (36.420%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 29.866 - 24.938 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.699     5.303    vga_driver/CLK
    SLICE_X6Y118         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.518     5.821 r  vga_driver/pixel_col_reg[0]/Q
                         net (fo=12, routed)          0.808     6.629    vga_driver/pixel_col_reg[10]_0[0]
    SLICE_X7Y117         LUT4 (Prop_lut4_I2_O)        0.124     6.753 r  vga_driver/i__carry_i_8__8/O
                         net (fo=1, routed)           0.000     6.753    add_bb/leqOp_inferred__8/i__carry__0_1[0]
    SLICE_X7Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.285 r  add_bb/leqOp_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.285    add_bb/leqOp_inferred__8/i__carry_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.442 r  add_bb/leqOp_inferred__8/i__carry__0/CO[1]
                         net (fo=10, routed)          1.380     8.822    add_bb/leqOp_inferred__8/i__carry__0_n_2
    SLICE_X6Y116         LUT3 (Prop_lut3_I2_O)        0.355     9.177 r  add_bb/i__carry_i_4__15/O
                         net (fo=1, routed)           0.000     9.177    add_bb/i__carry_i_4__15_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.648 r  add_bb/_inferred__11/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.648    add_bb/_inferred__11/i__carry_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.765 r  add_bb/_inferred__11/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.765    add_bb/_inferred__11/i__carry__0_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.088 r  add_bb/_inferred__11/i__carry__1/O[1]
                         net (fo=2, routed)           0.847    10.935    add_bb/_inferred__11/i__carry__1_n_6
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.153 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.155    add_bb/multOp_n_106
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    16.673 f  add_bb/plusOp/P[21]
                         net (fo=1, routed)           1.324    17.997    add_bb/plusOp_n_84
    SLICE_X12Y118        LUT2 (Prop_lut2_I0_O)        0.124    18.121 r  add_bb/ltOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.121    add_bb/ltOp_carry__0_i_1_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.497 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.770    19.267    add_bb/ltOp
    SLICE_X11Y120        LUT3 (Prop_lut3_I1_O)        0.124    19.391 r  add_bb/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000    19.391    vga_driver/blue_out_reg[3]_0
    SLICE_X11Y120        FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.503    29.866    vga_driver/CLK
    SLICE_X11Y120        FDRE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism              0.257    30.124    
                         clock uncertainty           -0.084    30.040    
    SLICE_X11Y120        FDRE (Setup_fdre_C_D)        0.029    30.069    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.069    
                         arrival time                         -19.391    
  -------------------------------------------------------------------
                         slack                                 10.678    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.021ns (22.202%)  route 3.578ns (77.798%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 29.863 - 24.938 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.697     5.301    vga_driver/CLK
    SLICE_X6Y120         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478     5.779 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.808     6.587    vga_driver/h_cnt_reg[8]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.295     6.882 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.768     7.651    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.212     8.986    vga_driver/eqOp
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.110 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.790     9.900    vga_driver/v_cnt0
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.500    29.863    vga_driver/CLK
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.257    30.121    
                         clock uncertainty           -0.084    30.037    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.524    29.513    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.021ns (22.202%)  route 3.578ns (77.798%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 29.863 - 24.938 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.697     5.301    vga_driver/CLK
    SLICE_X6Y120         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478     5.779 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.808     6.587    vga_driver/h_cnt_reg[8]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.295     6.882 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.768     7.651    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.212     8.986    vga_driver/eqOp
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.110 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.790     9.900    vga_driver/v_cnt0
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.500    29.863    vga_driver/CLK
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.257    30.121    
                         clock uncertainty           -0.084    30.037    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.524    29.513    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.021ns (22.202%)  route 3.578ns (77.798%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 29.863 - 24.938 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.697     5.301    vga_driver/CLK
    SLICE_X6Y120         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478     5.779 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.808     6.587    vga_driver/h_cnt_reg[8]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.295     6.882 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.768     7.651    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.212     8.986    vga_driver/eqOp
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.110 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.790     9.900    vga_driver/v_cnt0
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.500    29.863    vga_driver/CLK
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.257    30.121    
                         clock uncertainty           -0.084    30.037    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.524    29.513    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.021ns (22.202%)  route 3.578ns (77.798%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 29.863 - 24.938 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.697     5.301    vga_driver/CLK
    SLICE_X6Y120         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478     5.779 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.808     6.587    vga_driver/h_cnt_reg[8]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.295     6.882 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.768     7.651    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.212     8.986    vga_driver/eqOp
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.110 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.790     9.900    vga_driver/v_cnt0
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.500    29.863    vga_driver/CLK
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.257    30.121    
                         clock uncertainty           -0.084    30.037    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.524    29.513    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.613ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.021ns (22.202%)  route 3.578ns (77.798%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 29.863 - 24.938 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.697     5.301    vga_driver/CLK
    SLICE_X6Y120         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478     5.779 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.808     6.587    vga_driver/h_cnt_reg[8]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.295     6.882 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.768     7.651    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.212     8.986    vga_driver/eqOp
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.110 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.790     9.900    vga_driver/v_cnt0
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.500    29.863    vga_driver/CLK
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.257    30.121    
                         clock uncertainty           -0.084    30.037    
    SLICE_X12Y119        FDRE (Setup_fdre_C_R)       -0.524    29.513    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 19.613    

Slack (MET) :             19.754ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.021ns (22.903%)  route 3.437ns (77.097%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 29.863 - 24.938 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.697     5.301    vga_driver/CLK
    SLICE_X6Y120         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478     5.779 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.808     6.587    vga_driver/h_cnt_reg[8]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.295     6.882 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.768     7.651    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.212     8.986    vga_driver/eqOp
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.110 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.649     9.759    vga_driver/v_cnt0
    SLICE_X12Y120        FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.500    29.863    vga_driver/CLK
    SLICE_X12Y120        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.257    30.121    
                         clock uncertainty           -0.084    30.037    
    SLICE_X12Y120        FDRE (Setup_fdre_C_R)       -0.524    29.513    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 19.754    

Slack (MET) :             19.754ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.021ns (22.903%)  route 3.437ns (77.097%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 29.863 - 24.938 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.697     5.301    vga_driver/CLK
    SLICE_X6Y120         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478     5.779 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.808     6.587    vga_driver/h_cnt_reg[8]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.295     6.882 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.768     7.651    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.212     8.986    vga_driver/eqOp
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.110 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.649     9.759    vga_driver/v_cnt0
    SLICE_X12Y120        FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.500    29.863    vga_driver/CLK
    SLICE_X12Y120        FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.257    30.121    
                         clock uncertainty           -0.084    30.037    
    SLICE_X12Y120        FDRE (Setup_fdre_C_R)       -0.524    29.513    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 19.754    

Slack (MET) :             19.754ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.021ns (22.903%)  route 3.437ns (77.097%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 29.863 - 24.938 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.697     5.301    vga_driver/CLK
    SLICE_X6Y120         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478     5.779 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.808     6.587    vga_driver/h_cnt_reg[8]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.295     6.882 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.768     7.651    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.212     8.986    vga_driver/eqOp
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.110 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.649     9.759    vga_driver/v_cnt0
    SLICE_X12Y120        FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.500    29.863    vga_driver/CLK
    SLICE_X12Y120        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.257    30.121    
                         clock uncertainty           -0.084    30.037    
    SLICE_X12Y120        FDRE (Setup_fdre_C_R)       -0.524    29.513    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.513    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 19.754    

Slack (MET) :             19.866ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.021ns (23.481%)  route 3.327ns (76.519%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 29.866 - 24.938 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.697     5.301    vga_driver/CLK
    SLICE_X6Y120         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.478     5.779 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.808     6.587    vga_driver/h_cnt_reg[8]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.295     6.882 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.768     7.651    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I0_O)        0.124     7.775 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.212     8.986    vga_driver/eqOp
    SLICE_X10Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.110 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.539     9.649    vga_driver/v_cnt0
    SLICE_X10Y120        FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.503    29.866    vga_driver/CLK
    SLICE_X10Y120        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.257    30.124    
                         clock uncertainty           -0.084    30.040    
    SLICE_X10Y120        FDRE (Setup_fdre_C_R)       -0.524    29.516    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.516    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                 19.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_driver/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.563     1.484    vga_driver/CLK
    SLICE_X10Y119        FDRE                                         r  vga_driver/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.164     1.648 f  vga_driver/pixel_row_reg[7]/Q
                         net (fo=6, routed)           0.062     1.711    vga_driver/Q[7]
    SLICE_X11Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.756 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.756    vga_driver/red_out[3]_i_1_n_0
    SLICE_X11Y119        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.831     1.999    vga_driver/CLK
    SLICE_X11Y119        FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X11Y119        FDRE (Hold_fdre_C_D)         0.092     1.589    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.366%)  route 0.143ns (46.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.562     1.483    vga_driver/CLK
    SLICE_X10Y120        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.143     1.791    vga_driver/v_cnt_reg[10]
    SLICE_X11Y119        FDRE                                         r  vga_driver/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.831     1.999    vga_driver/CLK
    SLICE_X11Y119        FDRE                                         r  vga_driver/pixel_row_reg[10]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X11Y119        FDRE (Hold_fdre_C_D)         0.075     1.573    vga_driver/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.181%)  route 0.157ns (42.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.562     1.483    vga_driver/CLK
    SLICE_X12Y120        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.157     1.804    vga_driver/v_cnt_reg[5]
    SLICE_X12Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga_driver/plusOp__1[9]
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.831     1.999    vga_driver/CLK
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X12Y119        FDRE (Hold_fdre_C_D)         0.121     1.619    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.337%)  route 0.209ns (59.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.562     1.483    vga_driver/CLK
    SLICE_X9Y120         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.209     1.833    vga_driver/v_cnt_reg[0]
    SLICE_X11Y117        FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.833     2.001    vga_driver/CLK
    SLICE_X11Y117        FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.070     1.591    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.607%)  route 0.114ns (33.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.563     1.484    vga_driver/CLK
    SLICE_X9Y119         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=10, routed)          0.114     1.726    vga_driver/h_cnt_reg[6]
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.099     1.825 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.825    vga_driver/plusOp__0[10]
    SLICE_X9Y119         FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.831     1.999    vga_driver/CLK
    SLICE_X9Y119         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.092     1.576    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.563     1.484    vga_driver/CLK
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=9, routed)           0.161     1.810    vga_driver/v_cnt_reg[6]
    SLICE_X12Y119        LUT3 (Prop_lut3_I0_O)        0.045     1.855 r  vga_driver/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.855    vga_driver/plusOp__1[6]
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.831     1.999    vga_driver/CLK
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X12Y119        FDRE (Hold_fdre_C_D)         0.121     1.605    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.412%)  route 0.115ns (33.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.563     1.484    vga_driver/CLK
    SLICE_X9Y119         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=10, routed)          0.115     1.727    vga_driver/h_cnt_reg[6]
    SLICE_X9Y119         LUT6 (Prop_lut6_I1_O)        0.099     1.826 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga_driver/plusOp__0[9]
    SLICE_X9Y119         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.831     1.999    vga_driver/CLK
    SLICE_X9Y119         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.091     1.575    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.920%)  route 0.179ns (46.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.563     1.484    vga_driver/CLK
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.179     1.827    vga_driver/v_cnt_reg[2]
    SLICE_X12Y120        LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.872    vga_driver/plusOp__1[5]
    SLICE_X12Y120        FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.831     1.998    vga_driver/CLK
    SLICE_X12Y120        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X12Y120        FDRE (Hold_fdre_C_D)         0.120     1.617    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.564     1.485    vga_driver/CLK
    SLICE_X8Y118         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y118         FDRE (Prop_fdre_C_Q)         0.164     1.649 f  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.172     1.822    vga_driver/h_cnt_reg[0]
    SLICE_X8Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.867 r  vga_driver/h_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    vga_driver/h_cnt[0]_i_1_n_0
    SLICE_X8Y118         FDRE                                         r  vga_driver/h_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.833     2.000    vga_driver/CLK
    SLICE_X8Y118         FDRE                                         r  vga_driver/h_cnt_reg[0]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X8Y118         FDRE (Hold_fdre_C_D)         0.121     1.606    vga_driver/h_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.083%)  route 0.192ns (53.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.563     1.484    vga_driver/CLK
    SLICE_X12Y119        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=8, routed)           0.192     1.840    vga_driver/v_cnt_reg[9]
    SLICE_X10Y119        FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.831     1.999    vga_driver/CLK
    SLICE_X10Y119        FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X10Y119        FDRE (Hold_fdre_C_D)         0.060     1.579    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X11Y120    vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X11Y119    vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X8Y118     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X9Y119     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X7Y119     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X8Y118     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X7Y119     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X7Y119     vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y120    vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y120    vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y119    vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y119    vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y118     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y118     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X9Y119     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X9Y119     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y119     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y119     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y120    vga_driver/blue_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y120    vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y119    vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y119    vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y118     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y118     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X9Y119     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X9Y119     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y119     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y119     vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



