# do reloj_p_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/ANDREA/Downloads/LAB08/EX1/counter_mod_seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:54 on Nov 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Downloads/LAB08/EX1/counter_mod_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_mod_seg
# -- Compiling architecture structural of counter_mod_seg
# End time: 20:40:54 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ANDREA/Downloads/LAB08/EX1/counter_mod_min.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:54 on Nov 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Downloads/LAB08/EX1/counter_mod_min.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_mod_min
# -- Compiling architecture logic of counter_mod_min
# End time: 20:40:54 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ANDREA/Downloads/LAB08/EX1/divisor_freq.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:54 on Nov 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Downloads/LAB08/EX1/divisor_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor_freq
# -- Compiling architecture structural of divisor_freq
# End time: 20:40:54 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ANDREA/Downloads/LAB08/EX1/my_components.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:54 on Nov 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Downloads/LAB08/EX1/my_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package my_components
# End time: 20:40:54 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ANDREA/Downloads/LAB08/EX1/reloj_p.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:54 on Nov 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Downloads/LAB08/EX1/reloj_p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_components
# -- Compiling entity reloj_p
# -- Compiling architecture estructura of reloj_p
# End time: 20:40:54 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ANDREA/Downloads/LAB08/EX1/simulation/modelsim/reloj_p.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:54 on Nov 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Downloads/LAB08/EX1/simulation/modelsim/reloj_p.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reloj_p_vhd_tst
# -- Compiling architecture reloj_p_arch of reloj_p_vhd_tst
# End time: 20:40:54 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  reloj_p_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" reloj_p_vhd_tst 
# Start time: 20:40:54 on Nov 23,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.reloj_p_vhd_tst(reloj_p_arch)
# Loading ieee.numeric_std(body)
# Loading work.my_components
# Loading work.reloj_p(estructura)
# Loading work.counter_mod_min(logic)
# Loading work.counter_mod_seg(structural)
# Loading work.divisor_freq(structural)
# 
# do C:/Users/ANDREA/Downloads/LAB08/EX1/start.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {../../counter_mod_seg.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:57 on Nov 23,2020
# vcom -reportprogress 300 -93 -work work ../../counter_mod_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_mod_seg
# -- Compiling architecture structural of counter_mod_seg
# End time: 20:40:57 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../counter_mod_min.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:57 on Nov 23,2020
# vcom -reportprogress 300 -93 -work work ../../counter_mod_min.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_mod_min
# -- Compiling architecture logic of counter_mod_min
# End time: 20:40:57 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../divisor_freq.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:57 on Nov 23,2020
# vcom -reportprogress 300 -93 -work work ../../divisor_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor_freq
# -- Compiling architecture structural of divisor_freq
# End time: 20:40:57 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../my_components.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:57 on Nov 23,2020
# vcom -reportprogress 300 -93 -work work ../../my_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package my_components
# End time: 20:40:57 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {../../reloj_p.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:57 on Nov 23,2020
# vcom -reportprogress 300 -93 -work work ../../reloj_p.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package my_components
# -- Compiling entity reloj_p
# -- Compiling architecture estructura of reloj_p
# End time: 20:40:57 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {reloj_p.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 20:40:57 on Nov 23,2020
# vcom -reportprogress 300 -93 -work work reloj_p.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reloj_p_vhd_tst
# -- Compiling architecture reloj_p_arch of reloj_p_vhd_tst
# End time: 20:40:57 on Nov 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  reloj_p_vhd_tst
# End time: 20:40:58 on Nov 23,2020, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" reloj_p_vhd_tst 
# Start time: 20:40:58 on Nov 23,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.reloj_p_vhd_tst(reloj_p_arch)
# Loading ieee.numeric_std(body)
# Loading work.my_components
# Loading work.reloj_p(estructura)
# Loading work.counter_mod_min(logic)
# Loading work.counter_mod_seg(structural)
# Loading work.divisor_freq(structural)
# 
#add wave *
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider Entradas
# add wave -noupdate /reloj_p_vhd_tst/clk
# add wave -noupdate /reloj_p_vhd_tst/borrar
# add wave -noupdate /reloj_p_vhd_tst/ini_pausa
# add wave -noupdate /reloj_p_vhd_tst/min_value_p
# add wave -noupdate /reloj_p_vhd_tst/reset_n
# add wave -noupdate -divider Salidas
# add wave -noupdate /reloj_p_vhd_tst/dmin_p_dec
# add wave -noupdate /reloj_p_vhd_tst/dmin_p_uni
# add wave -noupdate /reloj_p_vhd_tst/dsec_p_dec
# add wave -noupdate /reloj_p_vhd_tst/dsec_p_uni
# add wave -noupdate -divider {Vizualizador de las Salidas}
# add wave -noupdate -radix unsigned /reloj_p_vhd_tst/i1/visualizador_q_minutos
# add wave -noupdate -radix unsigned /reloj_p_vhd_tst/i1/visualizador_q_segundos
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {4823194 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {4425531 ps} {5237301 ps}
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 6550 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /reloj_p_vhd_tst/i1/etapa2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /reloj_p_vhd_tst/i1/etapa1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /reloj_p_vhd_tst/i1/etapa1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /reloj_p_vhd_tst/i1/etapa0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /reloj_p_vhd_tst/i1/etapa0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 20:43:00 on Nov 23,2020, Elapsed time: 0:02:02
# Errors: 0, Warnings: 5
