Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr 16 14:43:22 2022
| Host         : DESKTOP-0HMFHEF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  63          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.300        0.000                      0                  904        0.151        0.000                      0                  904        4.500        0.000                       0                   351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.300        0.000                      0                  904        0.151        0.000                      0                  904        4.500        0.000                       0                   351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/L_reg/M_ox3_obsID_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.576ns  (logic 2.599ns (30.307%)  route 5.977ns (69.693%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.619     5.203    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/Q
                         net (fo=66, routed)          1.339     6.998    beta/gamefsm/M_controller_q[2]
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.122 f  beta/gamefsm/out1_carry_i_12/O
                         net (fo=15, routed)          0.794     7.915    beta/gamefsm/out1_carry_i_12_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  beta/gamefsm/out1_carry_i_35/O
                         net (fo=1, routed)           0.653     8.692    beta/gamefsm/out1_carry_i_35_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.152     8.844 r  beta/gamefsm/out1_carry_i_25/O
                         net (fo=1, routed)           0.418     9.262    beta/gamefsm/out1_carry_i_25_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.348     9.610 r  beta/gamefsm/out1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.610    beta/bitalu/S[2]
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.008 r  beta/bitalu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.008    beta/bitalu/out1_carry_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  beta/bitalu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    beta/bitalu/out1_carry__0_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  beta/bitalu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.236    beta/bitalu/out1_carry__1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.458 f  beta/bitalu/out1_carry__2/O[0]
                         net (fo=2, routed)           0.692    11.150    beta/bitalu/M_ox1_playerXloc_q_reg[14][0]
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.299    11.449 f  beta/bitalu/M_ox1_playerXloc_q[0]_i_12/O
                         net (fo=1, routed)           0.794    12.243    beta/bitalu/M_ox1_playerXloc_q[0]_i_12_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I1_O)        0.124    12.367 f  beta/bitalu/M_ox1_playerXloc_q[0]_i_3/O
                         net (fo=1, routed)           0.595    12.962    beta/gamefsm/M_ox1_playerXloc_q_reg[0]_1
    SLICE_X61Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.086 r  beta/gamefsm/M_ox1_playerXloc_q[0]_i_1/O
                         net (fo=6, routed)           0.692    13.779    beta/L_reg/D[0]
    SLICE_X63Y65         FDRE                                         r  beta/L_reg/M_ox3_obsID_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.503    14.907    beta/L_reg/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  beta/L_reg/M_ox3_obsID_q_reg[0]/C
                         clock pessimism              0.274    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)       -0.067    15.079    beta/L_reg/M_ox3_obsID_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/L_reg/M_ox7_tempvar_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.453ns  (logic 2.599ns (30.747%)  route 5.854ns (69.253%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.619     5.203    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/Q
                         net (fo=66, routed)          1.339     6.998    beta/gamefsm/M_controller_q[2]
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.122 f  beta/gamefsm/out1_carry_i_12/O
                         net (fo=15, routed)          0.794     7.915    beta/gamefsm/out1_carry_i_12_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  beta/gamefsm/out1_carry_i_35/O
                         net (fo=1, routed)           0.653     8.692    beta/gamefsm/out1_carry_i_35_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.152     8.844 r  beta/gamefsm/out1_carry_i_25/O
                         net (fo=1, routed)           0.418     9.262    beta/gamefsm/out1_carry_i_25_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.348     9.610 r  beta/gamefsm/out1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.610    beta/bitalu/S[2]
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.008 r  beta/bitalu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.008    beta/bitalu/out1_carry_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  beta/bitalu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    beta/bitalu/out1_carry__0_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  beta/bitalu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.236    beta/bitalu/out1_carry__1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.458 f  beta/bitalu/out1_carry__2/O[0]
                         net (fo=2, routed)           0.692    11.150    beta/bitalu/M_ox1_playerXloc_q_reg[14][0]
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.299    11.449 f  beta/bitalu/M_ox1_playerXloc_q[0]_i_12/O
                         net (fo=1, routed)           0.794    12.243    beta/bitalu/M_ox1_playerXloc_q[0]_i_12_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I1_O)        0.124    12.367 f  beta/bitalu/M_ox1_playerXloc_q[0]_i_3/O
                         net (fo=1, routed)           0.595    12.962    beta/gamefsm/M_ox1_playerXloc_q_reg[0]_1
    SLICE_X61Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.086 r  beta/gamefsm/M_ox1_playerXloc_q[0]_i_1/O
                         net (fo=6, routed)           0.570    13.656    beta/L_reg/D[0]
    SLICE_X61Y64         FDRE                                         r  beta/L_reg/M_ox7_tempvar_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.503    14.907    beta/L_reg/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  beta/L_reg/M_ox7_tempvar_q_reg[0]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)       -0.067    15.063    beta/L_reg/M_ox7_tempvar_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/L_reg/M_ox8_highscore_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.442ns  (logic 2.599ns (30.788%)  route 5.843ns (69.212%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.619     5.203    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/Q
                         net (fo=66, routed)          1.339     6.998    beta/gamefsm/M_controller_q[2]
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.122 f  beta/gamefsm/out1_carry_i_12/O
                         net (fo=15, routed)          0.794     7.915    beta/gamefsm/out1_carry_i_12_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  beta/gamefsm/out1_carry_i_35/O
                         net (fo=1, routed)           0.653     8.692    beta/gamefsm/out1_carry_i_35_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.152     8.844 r  beta/gamefsm/out1_carry_i_25/O
                         net (fo=1, routed)           0.418     9.262    beta/gamefsm/out1_carry_i_25_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.348     9.610 r  beta/gamefsm/out1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.610    beta/bitalu/S[2]
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.008 r  beta/bitalu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.008    beta/bitalu/out1_carry_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  beta/bitalu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    beta/bitalu/out1_carry__0_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  beta/bitalu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.236    beta/bitalu/out1_carry__1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.458 f  beta/bitalu/out1_carry__2/O[0]
                         net (fo=2, routed)           0.692    11.150    beta/bitalu/M_ox1_playerXloc_q_reg[14][0]
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.299    11.449 f  beta/bitalu/M_ox1_playerXloc_q[0]_i_12/O
                         net (fo=1, routed)           0.794    12.243    beta/bitalu/M_ox1_playerXloc_q[0]_i_12_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I1_O)        0.124    12.367 f  beta/bitalu/M_ox1_playerXloc_q[0]_i_3/O
                         net (fo=1, routed)           0.595    12.962    beta/gamefsm/M_ox1_playerXloc_q_reg[0]_1
    SLICE_X61Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.086 r  beta/gamefsm/M_ox1_playerXloc_q[0]_i_1/O
                         net (fo=6, routed)           0.558    13.645    beta/L_reg/D[0]
    SLICE_X62Y66         FDRE                                         r  beta/L_reg/M_ox8_highscore_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.502    14.906    beta/L_reg/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  beta/L_reg/M_ox8_highscore_q_reg[0]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y66         FDRE (Setup_fdre_C_D)       -0.067    15.076    beta/L_reg/M_ox8_highscore_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/L_reg/M_ox1_playerXloc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 2.599ns (30.965%)  route 5.794ns (69.035%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.619     5.203    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/Q
                         net (fo=66, routed)          1.339     6.998    beta/gamefsm/M_controller_q[2]
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.122 f  beta/gamefsm/out1_carry_i_12/O
                         net (fo=15, routed)          0.794     7.915    beta/gamefsm/out1_carry_i_12_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  beta/gamefsm/out1_carry_i_35/O
                         net (fo=1, routed)           0.653     8.692    beta/gamefsm/out1_carry_i_35_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.152     8.844 r  beta/gamefsm/out1_carry_i_25/O
                         net (fo=1, routed)           0.418     9.262    beta/gamefsm/out1_carry_i_25_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.348     9.610 r  beta/gamefsm/out1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.610    beta/bitalu/S[2]
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.008 r  beta/bitalu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.008    beta/bitalu/out1_carry_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  beta/bitalu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    beta/bitalu/out1_carry__0_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  beta/bitalu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.236    beta/bitalu/out1_carry__1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.458 f  beta/bitalu/out1_carry__2/O[0]
                         net (fo=2, routed)           0.692    11.150    beta/bitalu/M_ox1_playerXloc_q_reg[14][0]
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.299    11.449 f  beta/bitalu/M_ox1_playerXloc_q[0]_i_12/O
                         net (fo=1, routed)           0.794    12.243    beta/bitalu/M_ox1_playerXloc_q[0]_i_12_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I1_O)        0.124    12.367 f  beta/bitalu/M_ox1_playerXloc_q[0]_i_3/O
                         net (fo=1, routed)           0.595    12.962    beta/gamefsm/M_ox1_playerXloc_q_reg[0]_1
    SLICE_X61Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.086 r  beta/gamefsm/M_ox1_playerXloc_q[0]_i_1/O
                         net (fo=6, routed)           0.510    13.596    beta/L_reg/D[0]
    SLICE_X61Y66         FDRE                                         r  beta/L_reg/M_ox1_playerXloc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.501    14.905    beta/L_reg/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  beta/L_reg/M_ox1_playerXloc_q_reg[0]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)       -0.067    15.061    beta/L_reg/M_ox1_playerXloc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/L_reg/M_ox0_playerscore_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.373ns  (logic 2.599ns (31.041%)  route 5.774ns (68.959%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.619     5.203    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/Q
                         net (fo=66, routed)          1.339     6.998    beta/gamefsm/M_controller_q[2]
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.122 f  beta/gamefsm/out1_carry_i_12/O
                         net (fo=15, routed)          0.794     7.915    beta/gamefsm/out1_carry_i_12_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  beta/gamefsm/out1_carry_i_35/O
                         net (fo=1, routed)           0.653     8.692    beta/gamefsm/out1_carry_i_35_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.152     8.844 r  beta/gamefsm/out1_carry_i_25/O
                         net (fo=1, routed)           0.418     9.262    beta/gamefsm/out1_carry_i_25_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.348     9.610 r  beta/gamefsm/out1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.610    beta/bitalu/S[2]
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.008 r  beta/bitalu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.008    beta/bitalu/out1_carry_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  beta/bitalu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    beta/bitalu/out1_carry__0_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  beta/bitalu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.236    beta/bitalu/out1_carry__1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.458 f  beta/bitalu/out1_carry__2/O[0]
                         net (fo=2, routed)           0.692    11.150    beta/bitalu/M_ox1_playerXloc_q_reg[14][0]
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.299    11.449 f  beta/bitalu/M_ox1_playerXloc_q[0]_i_12/O
                         net (fo=1, routed)           0.794    12.243    beta/bitalu/M_ox1_playerXloc_q[0]_i_12_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I1_O)        0.124    12.367 f  beta/bitalu/M_ox1_playerXloc_q[0]_i_3/O
                         net (fo=1, routed)           0.595    12.962    beta/gamefsm/M_ox1_playerXloc_q_reg[0]_1
    SLICE_X61Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.086 r  beta/gamefsm/M_ox1_playerXloc_q[0]_i_1/O
                         net (fo=6, routed)           0.490    13.576    beta/L_reg/D[0]
    SLICE_X62Y67         FDRE                                         r  beta/L_reg/M_ox0_playerscore_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.501    14.905    beta/L_reg/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  beta/L_reg/M_ox0_playerscore_q_reg[0]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y67         FDRE (Setup_fdre_C_D)       -0.095    15.047    beta/L_reg/M_ox0_playerscore_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -13.576    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/L_reg/M_ox4_Yloc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 2.599ns (30.832%)  route 5.831ns (69.168%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.619     5.203    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/Q
                         net (fo=66, routed)          1.339     6.998    beta/gamefsm/M_controller_q[2]
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.122 f  beta/gamefsm/out1_carry_i_12/O
                         net (fo=15, routed)          0.794     7.915    beta/gamefsm/out1_carry_i_12_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  beta/gamefsm/out1_carry_i_35/O
                         net (fo=1, routed)           0.653     8.692    beta/gamefsm/out1_carry_i_35_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.152     8.844 r  beta/gamefsm/out1_carry_i_25/O
                         net (fo=1, routed)           0.418     9.262    beta/gamefsm/out1_carry_i_25_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.348     9.610 r  beta/gamefsm/out1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.610    beta/bitalu/S[2]
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.008 r  beta/bitalu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.008    beta/bitalu/out1_carry_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  beta/bitalu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    beta/bitalu/out1_carry__0_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.236 r  beta/bitalu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.236    beta/bitalu/out1_carry__1_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.458 f  beta/bitalu/out1_carry__2/O[0]
                         net (fo=2, routed)           0.692    11.150    beta/bitalu/M_ox1_playerXloc_q_reg[14][0]
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.299    11.449 f  beta/bitalu/M_ox1_playerXloc_q[0]_i_12/O
                         net (fo=1, routed)           0.794    12.243    beta/bitalu/M_ox1_playerXloc_q[0]_i_12_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I1_O)        0.124    12.367 f  beta/bitalu/M_ox1_playerXloc_q[0]_i_3/O
                         net (fo=1, routed)           0.595    12.962    beta/gamefsm/M_ox1_playerXloc_q_reg[0]_1
    SLICE_X61Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.086 r  beta/gamefsm/M_ox1_playerXloc_q[0]_i_1/O
                         net (fo=6, routed)           0.546    13.633    beta/L_reg/D[0]
    SLICE_X64Y67         FDRE                                         r  beta/L_reg/M_ox4_Yloc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.501    14.905    beta/L_reg/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  beta/L_reg/M_ox4_Yloc_q_reg[0]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)       -0.031    15.111    beta/L_reg/M_ox4_Yloc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/L_reg/M_ox1_playerXloc_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.336ns  (logic 2.257ns (30.765%)  route 5.079ns (69.235%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.619     5.203    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/Q
                         net (fo=66, routed)          1.339     6.998    beta/gamefsm/M_controller_q[2]
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.122 f  beta/gamefsm/out1_carry_i_12/O
                         net (fo=15, routed)          0.794     7.915    beta/gamefsm/out1_carry_i_12_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  beta/gamefsm/out1_carry_i_35/O
                         net (fo=1, routed)           0.653     8.692    beta/gamefsm/out1_carry_i_35_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.152     8.844 r  beta/gamefsm/out1_carry_i_25/O
                         net (fo=1, routed)           0.418     9.262    beta/gamefsm/out1_carry_i_25_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.348     9.610 r  beta/gamefsm/out1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.610    beta/bitalu/S[2]
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.008 r  beta/bitalu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.008    beta/bitalu/out1_carry_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  beta/bitalu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    beta/bitalu/out1_carry__0_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.361 r  beta/bitalu/out1_carry__1/O[2]
                         net (fo=3, routed)           0.516    10.877    beta/rantest/M_ox1_playerXloc_q_reg[10][2]
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.302    11.179 r  beta/rantest/M_ox1_playerXloc_q[10]_i_1/O
                         net (fo=5, routed)           1.360    12.539    beta/L_reg/D[10]
    SLICE_X59Y67         FDRE                                         r  beta/L_reg/M_ox1_playerXloc_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.500    14.904    beta/L_reg/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  beta/L_reg/M_ox1_playerXloc_q_reg[10]/C
                         clock pessimism              0.258    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X59Y67         FDRE (Setup_fdre_C_D)       -0.105    15.022    beta/L_reg/M_ox1_playerXloc_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/L_reg/M_ox8_highscore_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 2.335ns (33.141%)  route 4.711ns (66.859%))
  Logic Levels:           8  (CARRY4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.619     5.203    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/Q
                         net (fo=66, routed)          1.339     6.998    beta/gamefsm/M_controller_q[2]
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.122 f  beta/gamefsm/out1_carry_i_12/O
                         net (fo=15, routed)          0.794     7.915    beta/gamefsm/out1_carry_i_12_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  beta/gamefsm/out1_carry_i_35/O
                         net (fo=1, routed)           0.653     8.692    beta/gamefsm/out1_carry_i_35_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.152     8.844 r  beta/gamefsm/out1_carry_i_25/O
                         net (fo=1, routed)           0.418     9.262    beta/gamefsm/out1_carry_i_25_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.348     9.610 r  beta/gamefsm/out1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.610    beta/bitalu/S[2]
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.008 r  beta/bitalu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.008    beta/bitalu/out1_carry_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  beta/bitalu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    beta/bitalu/out1_carry__0_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.435 r  beta/bitalu/out1_carry__1/O[3]
                         net (fo=3, routed)           0.617    11.052    beta/gamefsm/M_ox6_saferight_q_reg[3][2]
    SLICE_X57Y67         LUT5 (Prop_lut5_I4_O)        0.306    11.358 r  beta/gamefsm/M_ox1_playerXloc_q[11]_i_1/O
                         net (fo=5, routed)           0.891    12.249    beta/L_reg/D[11]
    SLICE_X60Y70         FDRE                                         r  beta/L_reg/M_ox8_highscore_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.497    14.901    beta/L_reg/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  beta/L_reg/M_ox8_highscore_q_reg[11]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y70         FDRE (Setup_fdre_C_D)       -0.045    15.079    beta/L_reg/M_ox8_highscore_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/L_reg/M_ox1_playerXloc_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 2.335ns (33.860%)  route 4.561ns (66.140%))
  Logic Levels:           8  (CARRY4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.619     5.203    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/Q
                         net (fo=66, routed)          1.339     6.998    beta/gamefsm/M_controller_q[2]
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.122 f  beta/gamefsm/out1_carry_i_12/O
                         net (fo=15, routed)          0.794     7.915    beta/gamefsm/out1_carry_i_12_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  beta/gamefsm/out1_carry_i_35/O
                         net (fo=1, routed)           0.653     8.692    beta/gamefsm/out1_carry_i_35_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.152     8.844 r  beta/gamefsm/out1_carry_i_25/O
                         net (fo=1, routed)           0.418     9.262    beta/gamefsm/out1_carry_i_25_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.348     9.610 r  beta/gamefsm/out1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.610    beta/bitalu/S[2]
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.008 r  beta/bitalu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.008    beta/bitalu/out1_carry_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  beta/bitalu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    beta/bitalu/out1_carry__0_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.435 r  beta/bitalu/out1_carry__1/O[3]
                         net (fo=3, routed)           0.617    11.052    beta/gamefsm/M_ox6_saferight_q_reg[3][2]
    SLICE_X57Y67         LUT5 (Prop_lut5_I4_O)        0.306    11.358 r  beta/gamefsm/M_ox1_playerXloc_q[11]_i_1/O
                         net (fo=5, routed)           0.741    12.099    beta/L_reg/D[11]
    SLICE_X59Y67         FDRE                                         r  beta/L_reg/M_ox1_playerXloc_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.500    14.904    beta/L_reg/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  beta/L_reg/M_ox1_playerXloc_q_reg[11]/C
                         clock pessimism              0.258    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X59Y67         FDRE (Setup_fdre_C_D)       -0.081    15.046    beta/L_reg/M_ox1_playerXloc_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/L_reg/M_ox7_tempvar_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 2.335ns (33.846%)  route 4.564ns (66.154%))
  Logic Levels:           8  (CARRY4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.619     5.203    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/Q
                         net (fo=66, routed)          1.339     6.998    beta/gamefsm/M_controller_q[2]
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.122 f  beta/gamefsm/out1_carry_i_12/O
                         net (fo=15, routed)          0.794     7.915    beta/gamefsm/out1_carry_i_12_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  beta/gamefsm/out1_carry_i_35/O
                         net (fo=1, routed)           0.653     8.692    beta/gamefsm/out1_carry_i_35_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.152     8.844 r  beta/gamefsm/out1_carry_i_25/O
                         net (fo=1, routed)           0.418     9.262    beta/gamefsm/out1_carry_i_25_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I5_O)        0.348     9.610 r  beta/gamefsm/out1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.610    beta/bitalu/S[2]
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.008 r  beta/bitalu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.008    beta/bitalu/out1_carry_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.122 r  beta/bitalu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.122    beta/bitalu/out1_carry__0_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.435 r  beta/bitalu/out1_carry__1/O[3]
                         net (fo=3, routed)           0.617    11.052    beta/gamefsm/M_ox6_saferight_q_reg[3][2]
    SLICE_X57Y67         LUT5 (Prop_lut5_I4_O)        0.306    11.358 r  beta/gamefsm/M_ox1_playerXloc_q[11]_i_1/O
                         net (fo=5, routed)           0.744    12.102    beta/L_reg/D[11]
    SLICE_X60Y69         FDRE                                         r  beta/L_reg/M_ox7_tempvar_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.497    14.901    beta/L_reg/clk_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  beta/L_reg/M_ox7_tempvar_q_reg[11]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y69         FDRE (Setup_fdre_C_D)       -0.045    15.079    beta/L_reg/M_ox7_tempvar_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                  2.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 beta/rantest/rannum/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/rantest/rannum/M_w_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.590     1.534    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X59Y61         FDSE                                         r  beta/rantest/rannum/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  beta/rantest/rannum/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.070     1.745    beta/rantest/rannum/M_x_q[5]
    SLICE_X58Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  beta/rantest/rannum/M_w_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    beta/rantest/rannum/M_w_d[5]
    SLICE_X58Y61         FDRE                                         r  beta/rantest/rannum/M_w_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.860     2.049    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  beta/rantest/rannum/M_w_q_reg[5]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X58Y61         FDRE (Hold_fdre_C_D)         0.092     1.639    beta/rantest/rannum/M_w_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 beta/display/M_valhighscore_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/display/M_valhighscore_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.589     1.533    beta/display/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  beta/display/M_valhighscore_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  beta/display/M_valhighscore_q_reg[1]/Q
                         net (fo=12, routed)          0.111     1.785    beta/display/M_valhighscore_q_reg_n_0_[1]
    SLICE_X64Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.830 r  beta/display/M_valhighscore_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    beta/display/M_valhighscore_d[3]
    SLICE_X64Y64         FDRE                                         r  beta/display/M_valhighscore_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.858     2.048    beta/display/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  beta/display/M_valhighscore_q_reg[3]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.120     1.666    beta/display/M_valhighscore_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 beta/rantest/slowerclock/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/rantest/M_seed_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.562     1.506    beta/rantest/slowerclock/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  beta/rantest/slowerclock/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  beta/rantest/slowerclock/M_ctr_q_reg[24]/Q
                         net (fo=7, routed)           0.114     1.761    beta/rantest/M_rng_gen_in
    SLICE_X56Y63         LUT3 (Prop_lut3_I1_O)        0.045     1.806 r  beta/rantest/M_seed_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    beta/rantest/M_seed_q[0]_i_1_n_0
    SLICE_X56Y63         FDRE                                         r  beta/rantest/M_seed_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.829     2.019    beta/rantest/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  beta/rantest/M_seed_q_reg[0]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.121     1.640    beta/rantest/M_seed_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 beta/rantest/rannum/M_w_q_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/rantest/rannum/M_z_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.562     1.506    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  beta/rantest/rannum/M_w_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  beta/rantest/rannum/M_w_q_reg[17]/Q
                         net (fo=2, routed)           0.123     1.770    beta/rantest/rannum/M_w_q_reg_n_0_[17]
    SLICE_X55Y60         FDRE                                         r  beta/rantest/rannum/M_z_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     2.022    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  beta/rantest/rannum/M_z_q_reg[17]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.071     1.593    beta/rantest/rannum/M_z_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 beta/rantest/rannum/M_w_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/rantest/rannum/M_z_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.591     1.535    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X59Y58         FDSE                                         r  beta/rantest/rannum/M_w_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  beta/rantest/rannum/M_w_q_reg[4]/Q
                         net (fo=2, routed)           0.123     1.799    beta/rantest/rannum/M_w_q_reg_n_0_[4]
    SLICE_X59Y57         FDRE                                         r  beta/rantest/rannum/M_z_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.860     2.050    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  beta/rantest/rannum/M_z_q_reg[4]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.071     1.622    beta/rantest/rannum/M_z_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 beta/rantest/rannum/M_w_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/rantest/rannum/M_w_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.007%)  route 0.073ns (25.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.562     1.506    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X54Y61         FDRE                                         r  beta/rantest/rannum/M_w_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  beta/rantest/rannum/M_w_q_reg[25]/Q
                         net (fo=3, routed)           0.073     1.743    beta/rantest/rannum/M_w_q_reg_n_0_[25]
    SLICE_X55Y61         LUT5 (Prop_lut5_I1_O)        0.045     1.788 r  beta/rantest/rannum/M_w_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.788    beta/rantest/rannum/M_w_q[6]_i_1_n_0
    SLICE_X55Y61         FDSE                                         r  beta/rantest/rannum/M_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     2.022    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  beta/rantest/rannum/M_w_q_reg[6]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X55Y61         FDSE (Hold_fdse_C_D)         0.092     1.611    beta/rantest/rannum/M_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 beta/rantest/rannum/M_w_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/rantest/rannum/M_z_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.562     1.506    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X55Y61         FDSE                                         r  beta/rantest/rannum/M_w_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDSE (Prop_fdse_C_Q)         0.141     1.647 r  beta/rantest/rannum/M_w_q_reg[6]/Q
                         net (fo=2, routed)           0.123     1.770    beta/rantest/rannum/M_w_q_reg_n_0_[6]
    SLICE_X55Y62         FDSE                                         r  beta/rantest/rannum/M_z_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.830     2.020    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X55Y62         FDSE                                         r  beta/rantest/rannum/M_z_q_reg[6]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X55Y62         FDSE (Hold_fdse_C_D)         0.071     1.591    beta/rantest/rannum/M_z_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 beta/rantest/rannum/M_w_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/rantest/rannum/M_z_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.104%)  route 0.130ns (47.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.591     1.535    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  beta/rantest/rannum/M_w_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  beta/rantest/rannum/M_w_q_reg[18]/Q
                         net (fo=2, routed)           0.130     1.805    beta/rantest/rannum/M_w_q_reg_n_0_[18]
    SLICE_X58Y59         FDRE                                         r  beta/rantest/rannum/M_z_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.860     2.050    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  beta/rantest/rannum/M_z_q_reg[18]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X58Y59         FDRE (Hold_fdre_C_D)         0.075     1.626    beta/rantest/rannum/M_z_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 beta/rantest/rannum/M_w_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/rantest/rannum/M_z_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.494%)  route 0.126ns (43.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.564     1.508    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  beta/rantest/rannum/M_w_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  beta/rantest/rannum/M_w_q_reg[16]/Q
                         net (fo=2, routed)           0.126     1.798    beta/rantest/rannum/M_w_q_reg_n_0_[16]
    SLICE_X55Y60         FDSE                                         r  beta/rantest/rannum/M_z_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     2.022    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X55Y60         FDSE                                         r  beta/rantest/rannum/M_z_q_reg[16]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X55Y60         FDSE (Hold_fdse_C_D)         0.075     1.618    beta/rantest/rannum/M_z_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 beta/rantest/rannum/M_w_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/rantest/rannum/M_z_q_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.590     1.534    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  beta/rantest/rannum/M_w_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  beta/rantest/rannum/M_w_q_reg[28]/Q
                         net (fo=3, routed)           0.132     1.807    beta/rantest/rannum/M_w_q_reg_n_0_[28]
    SLICE_X59Y59         FDSE                                         r  beta/rantest/rannum/M_z_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.860     2.050    beta/rantest/rannum/clk_IBUF_BUFG
    SLICE_X59Y59         FDSE                                         r  beta/rantest/rannum/M_z_q_reg[28]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X59Y59         FDSE (Hold_fdse_C_D)         0.075     1.626    beta/rantest/rannum/M_z_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y67   beta/L_reg/M_ox0_playerscore_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y69   beta/L_reg/M_ox0_playerscore_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y69   beta/L_reg/M_ox0_playerscore_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y69   beta/L_reg/M_ox0_playerscore_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y65   beta/L_reg/M_ox0_playerscore_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y67   beta/L_reg/M_ox0_playerscore_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y67   beta/L_reg/M_ox0_playerscore_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y67   beta/L_reg/M_ox0_playerscore_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   beta/L_reg/M_ox0_playerscore_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   beta/L_reg/M_ox0_playerscore_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y67   beta/L_reg/M_ox0_playerscore_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y67   beta/L_reg/M_ox0_playerscore_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   beta/L_reg/M_ox0_playerscore_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   beta/L_reg/M_ox0_playerscore_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68   beta/L_reg/M_ox0_playerscore_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta/display/M_valscore_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.191ns  (logic 4.691ns (38.481%)  route 7.500ns (61.519%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.207    beta/display/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  beta/display/M_valscore_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.478     5.685 f  beta/display/M_valscore_q_reg[3]/Q
                         net (fo=9, routed)           0.782     6.467    beta/display/M_valscore_q_reg_n_0_[3]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.295     6.762 r  beta/display/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           1.016     7.778    beta/display/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.152     7.930 r  beta/display/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           5.702    13.632    playerscore_low_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.766    17.398 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.398    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/display/M_valscore_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.037ns  (logic 4.465ns (37.094%)  route 7.572ns (62.906%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.207    beta/display/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  beta/display/M_valscore_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.478     5.685 f  beta/display/M_valscore_q_reg[3]/Q
                         net (fo=9, routed)           0.782     6.467    beta/display/M_valscore_q_reg_n_0_[3]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.295     6.762 r  beta/display/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           1.015     7.777    beta/display/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.124     7.901 r  beta/display/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.775    13.676    playerscore_low_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    17.244 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.244    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/display/M_valscore_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.785ns  (logic 4.465ns (37.886%)  route 7.320ns (62.114%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.207    beta/display/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  beta/display/M_valscore_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.478     5.685 f  beta/display/M_valscore_q_reg[3]/Q
                         net (fo=9, routed)           0.782     6.467    beta/display/M_valscore_q_reg_n_0_[3]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.295     6.762 r  beta/display/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           1.016     7.778    beta/display/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y59         LUT4 (Prop_lut4_I3_O)        0.124     7.902 r  beta/display/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           5.522    13.424    playerscore_low_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    16.992 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.992    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/display/M_valscore_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.686ns  (logic 4.704ns (40.252%)  route 6.982ns (59.748%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.207    beta/display/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  beta/display/M_valscore_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.478     5.685 f  beta/display/M_valscore_q_reg[3]/Q
                         net (fo=9, routed)           0.782     6.467    beta/display/M_valscore_q_reg_n_0_[3]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.295     6.762 r  beta/display/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           1.015     7.777    beta/display/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.152     7.929 r  beta/display/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           5.185    13.114    playerscore_low_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.779    16.893 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.893    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/display/M_valscore_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.580ns  (logic 4.739ns (40.923%)  route 6.841ns (59.077%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.207    beta/display/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  beta/display/M_valscore_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  beta/display/M_valscore_q_reg[5]/Q
                         net (fo=6, routed)           0.690     6.353    beta/display/M_valscore_q_reg_n_0_[5]
    SLICE_X63Y61         LUT3 (Prop_lut3_I1_O)        0.152     6.505 f  beta/display/io_seg_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.449     6.954    beta/display/io_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I0_O)        0.321     7.275 r  beta/display/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.702    12.977    playerscore_low_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.810    16.787 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.787    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/display/M_valhighscore_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerhighscore_low[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.177ns  (logic 4.701ns (42.061%)  route 6.476ns (57.939%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.621     5.205    beta/display/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  beta/display/M_valhighscore_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.478     5.683 f  beta/display/M_valhighscore_q_reg[4]/Q
                         net (fo=6, routed)           0.693     6.376    beta/display/M_valhighscore_q_reg_n_0_[4]
    SLICE_X65Y64         LUT4 (Prop_lut4_I3_O)        0.295     6.671 r  beta/display/playerhighscore_low_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           1.131     7.802    beta/display/playerhighscore_low_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.152     7.954 r  beta/display/playerhighscore_low_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.652    12.606    playerhighscore_low_OBUF[5]
    R11                  OBUF (Prop_obuf_I_O)         3.776    16.382 r  playerhighscore_low_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.382    playerhighscore_low[5]
    R11                                                               r  playerhighscore_low[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/display/M_valscore_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.165ns  (logic 4.513ns (40.418%)  route 6.652ns (59.582%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.207    beta/display/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  beta/display/M_valscore_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  beta/display/M_valscore_q_reg[5]/Q
                         net (fo=6, routed)           0.690     6.353    beta/display/M_valscore_q_reg_n_0_[5]
    SLICE_X63Y61         LUT3 (Prop_lut3_I1_O)        0.152     6.505 f  beta/display/io_seg_OBUF[4]_inst_i_2/O
                         net (fo=5, routed)           0.449     6.954    beta/display/io_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I4_O)        0.326     7.280 r  beta/display/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           5.513    12.793    playerscore_low_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    16.372 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.372    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/display/M_valscore_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.932ns  (logic 4.335ns (39.652%)  route 6.597ns (60.348%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.207    beta/display/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  beta/display/M_valscore_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  beta/display/M_valscore_q_reg[1]/Q
                         net (fo=12, routed)          0.844     6.569    beta/display/M_valscore_q_reg_n_0_[1]
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.693 r  beta/display/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.276     6.969    beta/display/M_valscore_q_reg[2]_0
    SLICE_X63Y60         LUT5 (Prop_lut5_I0_O)        0.124     7.093 r  beta/display/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           5.477    12.570    playerscore_low_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    16.139 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.139    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/display/M_valscore_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerscore_low[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.896ns  (logic 4.709ns (43.213%)  route 6.188ns (56.787%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.207    beta/display/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  beta/display/M_valscore_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.478     5.685 f  beta/display/M_valscore_q_reg[3]/Q
                         net (fo=9, routed)           0.782     6.467    beta/display/M_valscore_q_reg_n_0_[3]
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.295     6.762 r  beta/display/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           1.015     7.777    beta/display/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.152     7.929 r  beta/display/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.391    12.320    playerscore_low_OBUF[5]
    P13                  OBUF (Prop_obuf_I_O)         3.784    16.103 r  playerscore_low_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.103    playerscore_low[5]
    P13                                                               r  playerscore_low[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/L_reg/M_ox8_highscore_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerhighscore_high[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.872ns  (logic 4.151ns (38.179%)  route 6.721ns (61.821%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.618     5.202    beta/L_reg/clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  beta/L_reg/M_ox8_highscore_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.456     5.658 r  beta/L_reg/M_ox8_highscore_q_reg[4]/Q
                         net (fo=9, routed)           2.234     7.892    beta/L_reg/M_ox8_highscore_q_reg[15]_0[4]
    SLICE_X62Y50         LUT6 (Prop_lut6_I1_O)        0.124     8.016 r  beta/L_reg/playerhighscore_high_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.487    12.503    playerhighscore_high_OBUF[6]
    R12                  OBUF (Prop_obuf_I_O)         3.571    16.074 r  playerhighscore_high_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.074    playerhighscore_high[6]
    R12                                                               r  playerhighscore_high[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta/L_reg/M_ox3_obsID_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.408ns (73.013%)  route 0.521ns (26.987%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.589     1.533    beta/L_reg/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  beta/L_reg/M_ox3_obsID_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  beta/L_reg/M_ox3_obsID_q_reg[1]/Q
                         net (fo=6, routed)           0.154     1.828    beta/L_reg/M_ox3_obsID_q[1]
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.873 r  beta/L_reg/io_led_OBUF[19]_inst_i_1/O
                         net (fo=2, routed)           0.366     2.239    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.462 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.462    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/L_reg/M_ox3_obsID_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.413ns (72.467%)  route 0.537ns (27.533%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.589     1.533    beta/L_reg/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  beta/L_reg/M_ox3_obsID_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  beta/L_reg/M_ox3_obsID_q_reg[0]/Q
                         net (fo=5, routed)           0.204     1.878    beta/L_reg/M_ox3_obsID_q[0]
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.923 r  beta/L_reg/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.255    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.482 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.482    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/L_reg/M_ox3_obsID_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.484ns (75.603%)  route 0.479ns (24.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.589     1.533    beta/L_reg/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  beta/L_reg/M_ox3_obsID_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 f  beta/L_reg/M_ox3_obsID_q_reg[2]/Q
                         net (fo=6, routed)           0.147     1.821    beta/L_reg/M_ox3_obsID_q[2]
    SLICE_X64Y65         LUT3 (Prop_lut3_I2_O)        0.049     1.870 r  beta/L_reg/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.202    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.294     3.495 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.495    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/L_reg/M_ox3_obsID_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.409ns (71.072%)  route 0.574ns (28.928%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.589     1.533    beta/L_reg/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  beta/L_reg/M_ox3_obsID_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  beta/L_reg/M_ox3_obsID_q_reg[1]/Q
                         net (fo=6, routed)           0.154     1.828    beta/L_reg/M_ox3_obsID_q[1]
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.873 r  beta/L_reg/io_led_OBUF[19]_inst_i_1/O
                         net (fo=2, routed)           0.419     2.292    io_led_OBUF[18]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.516 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.516    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/L_reg/M_ox3_obsID_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.415ns (70.646%)  route 0.588ns (29.354%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.589     1.533    beta/L_reg/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  beta/L_reg/M_ox3_obsID_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  beta/L_reg/M_ox3_obsID_q_reg[2]/Q
                         net (fo=6, routed)           0.147     1.821    beta/L_reg/M_ox3_obsID_q[2]
    SLICE_X64Y65         LUT4 (Prop_lut4_I0_O)        0.045     1.866 r  beta/L_reg/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.307    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.536 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.536    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/display/M_valhighscore_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            playerhighscore_low[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.405ns (68.742%)  route 0.639ns (31.258%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.589     1.533    beta/display/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  beta/display/M_valhighscore_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  beta/display/M_valhighscore_q_reg[2]/Q
                         net (fo=12, routed)          0.116     1.813    beta/display/M_valhighscore_q_reg_n_0_[2]
    SLICE_X65Y63         LUT4 (Prop_lut4_I2_O)        0.045     1.858 r  beta/display/playerhighscore_low_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.380    playerhighscore_low_OBUF[0]
    L5                   OBUF (Prop_obuf_I_O)         1.196     3.576 r  playerhighscore_low_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.576    playerhighscore_low[0]
    L5                                                                r  playerhighscore_low[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/L_reg/M_ox1_playerXloc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.506ns (72.118%)  route 0.582ns (27.882%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.587     1.531    beta/L_reg/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  beta/L_reg/M_ox1_playerXloc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 f  beta/L_reg/M_ox1_playerXloc_q_reg[2]/Q
                         net (fo=10, routed)          0.242     1.914    beta/L_reg/M_ox1_playerXloc_q_reg[15]_0[2]
    SLICE_X64Y70         LUT3 (Prop_lut3_I2_O)        0.049     1.963 r  beta/L_reg/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.303    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.316     3.620 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.620    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/L_reg/M_ox4_Yloc_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.454ns (68.656%)  route 0.664ns (31.344%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.588     1.532    beta/L_reg/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  beta/L_reg/M_ox4_Yloc_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  beta/L_reg/M_ox4_Yloc_q_reg[1]/Q
                         net (fo=9, routed)           0.189     1.885    beta/L_reg/M_ox4_Yloc_q_reg[15]_0[1]
    SLICE_X64Y68         LUT4 (Prop_lut4_I0_O)        0.045     1.930 r  beta/L_reg/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.405    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.649 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.649    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/L_reg/M_ox1_playerXloc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.500ns (69.867%)  route 0.647ns (30.133%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.587     1.531    beta/L_reg/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  beta/L_reg/M_ox1_playerXloc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 f  beta/L_reg/M_ox1_playerXloc_q_reg[2]/Q
                         net (fo=10, routed)          0.251     1.923    beta/L_reg/M_ox1_playerXloc_q_reg[15]_0[2]
    SLICE_X64Y70         LUT3 (Prop_lut3_I2_O)        0.049     1.972 r  beta/L_reg/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.368    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.310     3.677 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.677    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta/L_reg/M_ox4_Yloc_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.531ns (70.922%)  route 0.628ns (29.078%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.587     1.531    beta/L_reg/clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  beta/L_reg/M_ox4_Yloc_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  beta/L_reg/M_ox4_Yloc_q_reg[0]/Q
                         net (fo=9, routed)           0.296     1.991    beta/L_reg/M_ox4_Yloc_q_reg[15]_0[0]
    SLICE_X64Y68         LUT4 (Prop_lut4_I0_O)        0.049     2.040 r  beta/L_reg/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.371    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.318     3.689 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.689    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_lr[1]
                            (input port)
  Destination:            beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.503ns  (logic 1.878ns (25.035%)  route 5.624ns (74.965%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  button_lr[1] (IN)
                         net (fo=0)                   0.000     0.000    button_lr[1]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  button_lr_IBUF[1]_inst/O
                         net (fo=2, routed)           4.344     5.850    beta/L_reg/button_lr_IBUF[1]
    SLICE_X60Y63         LUT5 (Prop_lut5_I2_O)        0.124     5.974 r  beta/L_reg/FSM_sequential_M_controller_q[2]_i_6/O
                         net (fo=1, routed)           0.500     6.474    beta/L_reg/FSM_sequential_M_controller_q[2]_i_6_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I2_O)        0.124     6.598 f  beta/L_reg/FSM_sequential_M_controller_q[2]_i_2/O
                         net (fo=2, routed)           0.781     7.379    beta/gamefsm/FSM_sequential_M_controller_q_reg[2]_1
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.503 r  beta/gamefsm/FSM_sequential_M_controller_q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.503    beta/gamefsm/M_controller_d[2]
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.503     4.907    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C

Slack:                    inf
  Source:                 button_lr[1]
                            (input port)
  Destination:            beta/gamefsm/FSM_sequential_M_controller_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.195ns  (logic 1.878ns (26.106%)  route 5.317ns (73.894%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  button_lr[1] (IN)
                         net (fo=0)                   0.000     0.000    button_lr[1]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  button_lr_IBUF[1]_inst/O
                         net (fo=2, routed)           4.344     5.850    beta/L_reg/button_lr_IBUF[1]
    SLICE_X60Y63         LUT5 (Prop_lut5_I2_O)        0.124     5.974 r  beta/L_reg/FSM_sequential_M_controller_q[2]_i_6/O
                         net (fo=1, routed)           0.500     6.474    beta/L_reg/FSM_sequential_M_controller_q[2]_i_6_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I2_O)        0.124     6.598 f  beta/L_reg/FSM_sequential_M_controller_q[2]_i_2/O
                         net (fo=2, routed)           0.473     7.071    beta/gamefsm/FSM_sequential_M_controller_q_reg[2]_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.195 r  beta/gamefsm/FSM_sequential_M_controller_q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.195    beta/gamefsm/M_controller_d[1]
    SLICE_X63Y66         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.502     4.906    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[1]/C

Slack:                    inf
  Source:                 button_lr[0]
                            (input port)
  Destination:            beta/gamefsm/FSM_sequential_M_controller_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.256ns  (logic 1.624ns (25.960%)  route 4.632ns (74.040%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  button_lr[0] (IN)
                         net (fo=0)                   0.000     0.000    button_lr[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  button_lr_IBUF[0]_inst/O
                         net (fo=2, routed)           4.632     6.132    beta/gamefsm/button_lr_IBUF[0]
    SLICE_X62Y64         LUT6 (Prop_lut6_I1_O)        0.124     6.256 r  beta/gamefsm/FSM_sequential_M_controller_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.256    beta/gamefsm/M_controller_d[0]
    SLICE_X62Y64         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.504     4.908    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.181ns  (logic 1.634ns (26.434%)  route 4.547ns (73.566%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.018     5.528    reset_cond/rst_n_IBUF
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.652 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.181    reset_cond/M_reset_cond_in
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440     4.844    reset_cond/CLK
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.181ns  (logic 1.634ns (26.434%)  route 4.547ns (73.566%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.018     5.528    reset_cond/rst_n_IBUF
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.652 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.181    reset_cond/M_reset_cond_in
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440     4.844    reset_cond/CLK
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.181ns  (logic 1.634ns (26.434%)  route 4.547ns (73.566%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.018     5.528    reset_cond/rst_n_IBUF
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.652 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.181    reset_cond/M_reset_cond_in
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440     4.844    reset_cond/CLK
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.181ns  (logic 1.634ns (26.434%)  route 4.547ns (73.566%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.018     5.528    reset_cond/rst_n_IBUF
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.652 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.181    reset_cond/M_reset_cond_in
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440     4.844    reset_cond/CLK
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_lr[1]
                            (input port)
  Destination:            beta/gamefsm/FSM_sequential_M_controller_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.241ns  (logic 0.319ns (14.228%)  route 1.922ns (85.772%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  button_lr[1] (IN)
                         net (fo=0)                   0.000     0.000    button_lr[1]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  button_lr_IBUF[1]_inst/O
                         net (fo=2, routed)           1.922     2.196    beta/gamefsm/button_lr_IBUF[1]
    SLICE_X62Y64         LUT6 (Prop_lut6_I2_O)        0.045     2.241 r  beta/gamefsm/FSM_sequential_M_controller_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.241    beta/gamefsm/M_controller_d[0]
    SLICE_X62Y64         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.858     2.048    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.383ns  (logic 0.322ns (13.527%)  route 2.061ns (86.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.887     2.165    reset_cond/rst_n_IBUF
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.210 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.383    reset_cond/M_reset_cond_in
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.383ns  (logic 0.322ns (13.527%)  route 2.061ns (86.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.887     2.165    reset_cond/rst_n_IBUF
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.210 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.383    reset_cond/M_reset_cond_in
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.383ns  (logic 0.322ns (13.527%)  route 2.061ns (86.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.887     2.165    reset_cond/rst_n_IBUF
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.210 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.383    reset_cond/M_reset_cond_in
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.383ns  (logic 0.322ns (13.527%)  route 2.061ns (86.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.887     2.165    reset_cond/rst_n_IBUF
    SLICE_X54Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.210 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.383    reset_cond/M_reset_cond_in
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X54Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 button_lr[0]
                            (input port)
  Destination:            beta/gamefsm/FSM_sequential_M_controller_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.689ns  (logic 0.403ns (14.983%)  route 2.286ns (85.017%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  button_lr[0] (IN)
                         net (fo=0)                   0.000     0.000    button_lr[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  button_lr_IBUF[0]_inst/O
                         net (fo=2, routed)           1.945     2.213    beta/L_reg/button_lr_IBUF[0]
    SLICE_X60Y63         LUT5 (Prop_lut5_I3_O)        0.045     2.258 r  beta/L_reg/FSM_sequential_M_controller_q[2]_i_6/O
                         net (fo=1, routed)           0.159     2.417    beta/L_reg/FSM_sequential_M_controller_q[2]_i_6_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I2_O)        0.045     2.462 f  beta/L_reg/FSM_sequential_M_controller_q[2]_i_2/O
                         net (fo=2, routed)           0.182     2.644    beta/gamefsm/FSM_sequential_M_controller_q_reg[2]_1
    SLICE_X63Y66         LUT6 (Prop_lut6_I0_O)        0.045     2.689 r  beta/gamefsm/FSM_sequential_M_controller_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.689    beta/gamefsm/M_controller_d[1]
    SLICE_X63Y66         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.856     2.046    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[1]/C

Slack:                    inf
  Source:                 button_lr[0]
                            (input port)
  Destination:            beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.789ns  (logic 0.403ns (14.446%)  route 2.386ns (85.554%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  button_lr[0] (IN)
                         net (fo=0)                   0.000     0.000    button_lr[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  button_lr_IBUF[0]_inst/O
                         net (fo=2, routed)           1.945     2.213    beta/L_reg/button_lr_IBUF[0]
    SLICE_X60Y63         LUT5 (Prop_lut5_I3_O)        0.045     2.258 r  beta/L_reg/FSM_sequential_M_controller_q[2]_i_6/O
                         net (fo=1, routed)           0.159     2.417    beta/L_reg/FSM_sequential_M_controller_q[2]_i_6_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I2_O)        0.045     2.462 f  beta/L_reg/FSM_sequential_M_controller_q[2]_i_2/O
                         net (fo=2, routed)           0.282     2.744    beta/gamefsm/FSM_sequential_M_controller_q_reg[2]_1
    SLICE_X62Y65         LUT6 (Prop_lut6_I0_O)        0.045     2.789 r  beta/gamefsm/FSM_sequential_M_controller_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.789    beta/gamefsm/M_controller_d[2]
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.857     2.047    beta/gamefsm/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  beta/gamefsm/FSM_sequential_M_controller_q_reg[2]/C





