<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/intel/ixgbe/ixgbe-3.1.15-FlowDirector-NoTNAPI/src/ixgbe_82599.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_0aa32237f90cad5b43b1dfe5d6b3443b.html">intel</a>      </li>
      <li class="navelem"><a class="el" href="dir_aa6459e1e92664bab04094557f6624be.html">ixgbe</a>      </li>
      <li class="navelem"><a class="el" href="dir_841ccacdd8dc0779375a2d0bee41ab9a.html">ixgbe-3.1.15-FlowDirector-NoTNAPI</a>      </li>
      <li class="navelem"><a class="el" href="dir_48709381b9d94a6f6b2ce25044cf89fa.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ixgbe_82599.c</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  Intel 10 Gigabit PCI Express Linux driver</span>
<a name="l00004"></a>00004 <span class="comment">  Copyright(c) 1999 - 2010 Intel Corporation.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">  This program is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">  under the terms and conditions of the GNU General Public License,</span>
<a name="l00008"></a>00008 <span class="comment">  version 2, as published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<a name="l00011"></a>00011 <span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00012"></a>00012 <span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00013"></a>00013 <span class="comment">  more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">  You should have received a copy of the GNU General Public License along with</span>
<a name="l00016"></a>00016 <span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00017"></a>00017 <span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  The full GNU General Public License is included in this distribution in</span>
<a name="l00020"></a>00020 <span class="comment">  the file called &quot;COPYING&quot;.</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">  Contact Information:</span>
<a name="l00023"></a>00023 <span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<a name="l00024"></a>00024 <span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment">*******************************************************************************/</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="preprocessor">#include &quot;ixgbe_type.h&quot;</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;ixgbe_api.h&quot;</span>
<a name="l00030"></a>00030 <span class="preprocessor">#include &quot;ixgbe_common.h&quot;</span>
<a name="l00031"></a>00031 <span class="preprocessor">#include &quot;ixgbe_phy.h&quot;</span>
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 <span class="preprocessor">#ifdef HAVE_PF_RING</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span><span class="preprocessor">#include &quot;../../../../../kernel/linux/pf_ring.h&quot;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#endif</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span>
<a name="l00037"></a>00037 s32 ixgbe_init_ops_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00038"></a>00038 s32 ixgbe_get_link_capabilities_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00039"></a>00039                                       ixgbe_link_speed *speed,
<a name="l00040"></a>00040                                       <span class="keywordtype">bool</span> *autoneg);
<a name="l00041"></a>00041 <span class="keyword">enum</span> ixgbe_media_type ixgbe_get_media_type_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00042"></a>00042 <span class="keywordtype">void</span> ixgbe_disable_tx_laser_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00043"></a>00043 <span class="keywordtype">void</span> ixgbe_enable_tx_laser_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00044"></a>00044 <span class="keywordtype">void</span> ixgbe_flap_tx_laser_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00045"></a>00045 s32 ixgbe_setup_mac_link_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00046"></a>00046                                      ixgbe_link_speed speed, <span class="keywordtype">bool</span> autoneg,
<a name="l00047"></a>00047                                      <span class="keywordtype">bool</span> autoneg_wait_to_complete);
<a name="l00048"></a>00048 s32 ixgbe_setup_mac_link_smartspeed(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00049"></a>00049                      ixgbe_link_speed speed, <span class="keywordtype">bool</span> autoneg,
<a name="l00050"></a>00050                      <span class="keywordtype">bool</span> autoneg_wait_to_complete);
<a name="l00051"></a>00051 s32 ixgbe_start_mac_link_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00052"></a>00052                 <span class="keywordtype">bool</span> autoneg_wait_to_complete);
<a name="l00053"></a>00053 s32 ixgbe_setup_mac_link_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00054"></a>00054                                      ixgbe_link_speed speed,
<a name="l00055"></a>00055                                      <span class="keywordtype">bool</span> autoneg,
<a name="l00056"></a>00056                                      <span class="keywordtype">bool</span> autoneg_wait_to_complete);
<a name="l00057"></a>00057 <span class="keyword">static</span> s32 ixgbe_setup_copper_link_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00058"></a>00058                                                ixgbe_link_speed speed,
<a name="l00059"></a>00059                                                <span class="keywordtype">bool</span> autoneg,
<a name="l00060"></a>00060                                                <span class="keywordtype">bool</span> autoneg_wait_to_complete);
<a name="l00061"></a>00061 s32 ixgbe_setup_sfp_modules_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00062"></a>00062 <span class="keywordtype">void</span> ixgbe_init_mac_link_ops_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00063"></a>00063 s32 ixgbe_reset_hw_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00064"></a>00064 s32 ixgbe_read_analog_reg8_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 reg, u8 *val);
<a name="l00065"></a>00065 s32 ixgbe_write_analog_reg8_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 reg, u8 val);
<a name="l00066"></a>00066 s32 ixgbe_start_hw_rev_1_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00067"></a>00067 <span class="keywordtype">void</span> ixgbe_enable_relaxed_ordering_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00068"></a>00068 s32 ixgbe_identify_phy_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00069"></a>00069 s32 ixgbe_init_phy_ops_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00070"></a>00070 u32 ixgbe_get_supported_physical_layer_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00071"></a>00071 s32 ixgbe_enable_rx_dma_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 regval);
<a name="l00072"></a>00072 s32 ixgbe_get_device_caps_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 *device_caps);
<a name="l00073"></a>00073 <span class="keyword">static</span> s32 ixgbe_verify_fw_version_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw);
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 <span class="keywordtype">void</span> ixgbe_init_mac_link_ops_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00076"></a>00076 {
<a name="l00077"></a>00077     <span class="keyword">struct </span><a class="code" href="structixgbe__mac__info.html">ixgbe_mac_info</a> *mac = &amp;hw-&gt;mac;
<a name="l00078"></a>00078 
<a name="l00079"></a>00079     <span class="comment">/* enable the laser control functions for SFP+ fiber */</span>
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (mac-&gt;ops.get_media_type(hw) == ixgbe_media_type_fiber) {
<a name="l00081"></a>00081         mac-&gt;ops.disable_tx_laser =
<a name="l00082"></a>00082                                &amp;ixgbe_disable_tx_laser_multispeed_fiber;
<a name="l00083"></a>00083         mac-&gt;ops.enable_tx_laser =
<a name="l00084"></a>00084                                 &amp;ixgbe_enable_tx_laser_multispeed_fiber;
<a name="l00085"></a>00085         mac-&gt;ops.flap_tx_laser = &amp;ixgbe_flap_tx_laser_multispeed_fiber;
<a name="l00086"></a>00086 
<a name="l00087"></a>00087     } <span class="keywordflow">else</span> {
<a name="l00088"></a>00088         mac-&gt;ops.disable_tx_laser = NULL;
<a name="l00089"></a>00089         mac-&gt;ops.enable_tx_laser = NULL;
<a name="l00090"></a>00090         mac-&gt;ops.flap_tx_laser = NULL;
<a name="l00091"></a>00091     }
<a name="l00092"></a>00092 
<a name="l00093"></a>00093     <span class="keywordflow">if</span> (hw-&gt;phy.multispeed_fiber) {
<a name="l00094"></a>00094         <span class="comment">/* Set up dual speed SFP+ support */</span>
<a name="l00095"></a>00095         mac-&gt;ops.setup_link = &amp;ixgbe_setup_mac_link_multispeed_fiber;
<a name="l00096"></a>00096     } <span class="keywordflow">else</span> {
<a name="l00097"></a>00097         <span class="keywordflow">if</span> ((ixgbe_get_media_type(hw) == ixgbe_media_type_backplane) &amp;&amp;
<a name="l00098"></a>00098              (hw-&gt;phy.smart_speed == ixgbe_smart_speed_auto ||
<a name="l00099"></a>00099               hw-&gt;phy.smart_speed == ixgbe_smart_speed_on)) {
<a name="l00100"></a>00100             mac-&gt;ops.setup_link = &amp;ixgbe_setup_mac_link_smartspeed;
<a name="l00101"></a>00101         } <span class="keywordflow">else</span> {
<a name="l00102"></a>00102             mac-&gt;ops.setup_link = &amp;ixgbe_setup_mac_link_82599;
<a name="l00103"></a>00103         }
<a name="l00104"></a>00104     }
<a name="l00105"></a>00105 }
<a name="l00106"></a>00106 
<a name="l00116"></a>00116 s32 ixgbe_init_phy_ops_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00117"></a>00117 {
<a name="l00118"></a>00118     <span class="keyword">struct </span><a class="code" href="structixgbe__mac__info.html">ixgbe_mac_info</a> *mac = &amp;hw-&gt;mac;
<a name="l00119"></a>00119     <span class="keyword">struct </span><a class="code" href="structixgbe__phy__info.html">ixgbe_phy_info</a> *phy = &amp;hw-&gt;phy;
<a name="l00120"></a>00120     s32 ret_val = 0;
<a name="l00121"></a>00121 
<a name="l00122"></a>00122     <span class="comment">/* Identify the PHY or SFP module */</span>
<a name="l00123"></a>00123     ret_val = phy-&gt;ops.identify(hw);
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (ret_val == IXGBE_ERR_SFP_NOT_SUPPORTED)
<a name="l00125"></a>00125         <span class="keywordflow">goto</span> init_phy_ops_out;
<a name="l00126"></a>00126 
<a name="l00127"></a>00127     <span class="comment">/* Setup function pointers based on detected SFP module and speeds */</span>
<a name="l00128"></a>00128     ixgbe_init_mac_link_ops_82599(hw);
<a name="l00129"></a>00129     <span class="keywordflow">if</span> (hw-&gt;phy.sfp_type != ixgbe_sfp_type_unknown)
<a name="l00130"></a>00130         hw-&gt;phy.ops.reset = NULL;
<a name="l00131"></a>00131 
<a name="l00132"></a>00132     <span class="comment">/* If copper media, overwrite with copper function pointers */</span>
<a name="l00133"></a>00133     <span class="keywordflow">if</span> (mac-&gt;ops.get_media_type(hw) == ixgbe_media_type_copper) {
<a name="l00134"></a>00134         mac-&gt;ops.setup_link = &amp;ixgbe_setup_copper_link_82599;
<a name="l00135"></a>00135         mac-&gt;ops.get_link_capabilities =
<a name="l00136"></a>00136                           &amp;ixgbe_get_copper_link_capabilities_generic;
<a name="l00137"></a>00137     }
<a name="l00138"></a>00138 
<a name="l00139"></a>00139     <span class="comment">/* Set necessary function pointers based on phy type */</span>
<a name="l00140"></a>00140     <span class="keywordflow">switch</span> (hw-&gt;phy.type) {
<a name="l00141"></a>00141     <span class="keywordflow">case</span> ixgbe_phy_tn:
<a name="l00142"></a>00142         phy-&gt;ops.setup_link = &amp;ixgbe_setup_phy_link_tnx;
<a name="l00143"></a>00143         phy-&gt;ops.check_link = &amp;ixgbe_check_phy_link_tnx;
<a name="l00144"></a>00144         phy-&gt;ops.get_firmware_version =
<a name="l00145"></a>00145                      &amp;ixgbe_get_phy_firmware_version_tnx;
<a name="l00146"></a>00146         <span class="keywordflow">break</span>;
<a name="l00147"></a>00147     <span class="keywordflow">case</span> ixgbe_phy_aq:
<a name="l00148"></a>00148         phy-&gt;ops.get_firmware_version =
<a name="l00149"></a>00149                      &amp;ixgbe_get_phy_firmware_version_generic;
<a name="l00150"></a>00150         <span class="keywordflow">break</span>;
<a name="l00151"></a>00151     <span class="keywordflow">default</span>:
<a name="l00152"></a>00152         <span class="keywordflow">break</span>;
<a name="l00153"></a>00153     }
<a name="l00154"></a>00154 init_phy_ops_out:
<a name="l00155"></a>00155     <span class="keywordflow">return</span> ret_val;
<a name="l00156"></a>00156 }
<a name="l00157"></a>00157 
<a name="l00158"></a>00158 s32 ixgbe_setup_sfp_modules_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00159"></a>00159 {
<a name="l00160"></a>00160     s32 ret_val = 0;
<a name="l00161"></a>00161     u32 reg_anlp1 = 0;
<a name="l00162"></a>00162     u32 i = 0;
<a name="l00163"></a>00163     u16 list_offset, data_offset, data_value;
<a name="l00164"></a>00164 
<a name="l00165"></a>00165     <span class="keywordflow">if</span> (hw-&gt;phy.sfp_type != ixgbe_sfp_type_unknown) {
<a name="l00166"></a>00166         ixgbe_init_mac_link_ops_82599(hw);
<a name="l00167"></a>00167 
<a name="l00168"></a>00168         hw-&gt;phy.ops.reset = NULL;
<a name="l00169"></a>00169 
<a name="l00170"></a>00170         ret_val = ixgbe_get_sfp_init_sequence_offsets(hw, &amp;list_offset,
<a name="l00171"></a>00171                                                       &amp;data_offset);
<a name="l00172"></a>00172         <span class="keywordflow">if</span> (ret_val != 0)
<a name="l00173"></a>00173             <span class="keywordflow">goto</span> setup_sfp_out;
<a name="l00174"></a>00174 
<a name="l00175"></a>00175         <span class="comment">/* PHY config will finish before releasing the semaphore */</span>
<a name="l00176"></a>00176         ret_val = ixgbe_acquire_swfw_sync(hw, IXGBE_GSSR_MAC_CSR_SM);
<a name="l00177"></a>00177         <span class="keywordflow">if</span> (ret_val != 0) {
<a name="l00178"></a>00178             ret_val = IXGBE_ERR_SWFW_SYNC;
<a name="l00179"></a>00179             <span class="keywordflow">goto</span> setup_sfp_out;
<a name="l00180"></a>00180         }
<a name="l00181"></a>00181 
<a name="l00182"></a>00182         hw-&gt;eeprom.ops.read(hw, ++data_offset, &amp;data_value);
<a name="l00183"></a>00183         <span class="keywordflow">while</span> (data_value != 0xffff) {
<a name="l00184"></a>00184             IXGBE_WRITE_REG(hw, IXGBE_CORECTL, data_value);
<a name="l00185"></a>00185             IXGBE_WRITE_FLUSH(hw);
<a name="l00186"></a>00186             hw-&gt;eeprom.ops.read(hw, ++data_offset, &amp;data_value);
<a name="l00187"></a>00187         }
<a name="l00188"></a>00188 
<a name="l00189"></a>00189         <span class="comment">/* Release the semaphore */</span>
<a name="l00190"></a>00190         ixgbe_release_swfw_sync(hw, IXGBE_GSSR_MAC_CSR_SM);
<a name="l00191"></a>00191         <span class="comment">/* Delay obtaining semaphore again to allow FW access */</span>
<a name="l00192"></a>00192         msleep(hw-&gt;eeprom.semaphore_delay);
<a name="l00193"></a>00193 
<a name="l00194"></a>00194         <span class="comment">/* Now restart DSP by setting Restart_AN and clearing LMS */</span>
<a name="l00195"></a>00195         IXGBE_WRITE_REG(hw, IXGBE_AUTOC, ((IXGBE_READ_REG(hw,
<a name="l00196"></a>00196                         IXGBE_AUTOC) &amp; ~IXGBE_AUTOC_LMS_MASK) |
<a name="l00197"></a>00197                         IXGBE_AUTOC_AN_RESTART));
<a name="l00198"></a>00198 
<a name="l00199"></a>00199         <span class="comment">/* Wait for AN to leave state 0 */</span>
<a name="l00200"></a>00200         <span class="keywordflow">for</span> (i = 0; i &lt; 10; i++) {
<a name="l00201"></a>00201             msleep(4);
<a name="l00202"></a>00202             reg_anlp1 = IXGBE_READ_REG(hw, IXGBE_ANLP1);
<a name="l00203"></a>00203             <span class="keywordflow">if</span> (reg_anlp1 &amp; IXGBE_ANLP1_AN_STATE_MASK)
<a name="l00204"></a>00204                 <span class="keywordflow">break</span>;
<a name="l00205"></a>00205         }
<a name="l00206"></a>00206         <span class="keywordflow">if</span> (!(reg_anlp1 &amp; IXGBE_ANLP1_AN_STATE_MASK)) {
<a name="l00207"></a>00207             hw_dbg(hw, <span class="stringliteral">&quot;sfp module setup not complete\n&quot;</span>);
<a name="l00208"></a>00208             ret_val = IXGBE_ERR_SFP_SETUP_NOT_COMPLETE;
<a name="l00209"></a>00209             <span class="keywordflow">goto</span> setup_sfp_out;
<a name="l00210"></a>00210         }
<a name="l00211"></a>00211 
<a name="l00212"></a>00212         <span class="comment">/* Restart DSP by setting Restart_AN and return to SFI mode */</span>
<a name="l00213"></a>00213         IXGBE_WRITE_REG(hw, IXGBE_AUTOC, (IXGBE_READ_REG(hw,
<a name="l00214"></a>00214                         IXGBE_AUTOC) | IXGBE_AUTOC_LMS_10G_SERIAL |
<a name="l00215"></a>00215                         IXGBE_AUTOC_AN_RESTART));
<a name="l00216"></a>00216     }
<a name="l00217"></a>00217 
<a name="l00218"></a>00218 setup_sfp_out:
<a name="l00219"></a>00219     <span class="keywordflow">return</span> ret_val;
<a name="l00220"></a>00220 }
<a name="l00221"></a>00221 
<a name="l00230"></a>00230 s32 ixgbe_init_ops_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00231"></a>00231 {
<a name="l00232"></a>00232     <span class="keyword">struct </span><a class="code" href="structixgbe__mac__info.html">ixgbe_mac_info</a> *mac = &amp;hw-&gt;mac;
<a name="l00233"></a>00233     <span class="keyword">struct </span><a class="code" href="structixgbe__phy__info.html">ixgbe_phy_info</a> *phy = &amp;hw-&gt;phy;
<a name="l00234"></a>00234     s32 ret_val;
<a name="l00235"></a>00235 
<a name="l00236"></a>00236     ret_val = ixgbe_init_phy_ops_generic(hw);
<a name="l00237"></a>00237     ret_val = ixgbe_init_ops_generic(hw);
<a name="l00238"></a>00238 
<a name="l00239"></a>00239     <span class="comment">/* PHY */</span>
<a name="l00240"></a>00240     phy-&gt;ops.identify = &amp;ixgbe_identify_phy_82599;
<a name="l00241"></a>00241     phy-&gt;ops.init = &amp;ixgbe_init_phy_ops_82599;
<a name="l00242"></a>00242 
<a name="l00243"></a>00243     <span class="comment">/* MAC */</span>
<a name="l00244"></a>00244     mac-&gt;ops.reset_hw = &amp;ixgbe_reset_hw_82599;
<a name="l00245"></a>00245     mac-&gt;ops.enable_relaxed_ordering = &amp;ixgbe_enable_relaxed_ordering_82599;
<a name="l00246"></a>00246     mac-&gt;ops.get_media_type = &amp;ixgbe_get_media_type_82599;
<a name="l00247"></a>00247     mac-&gt;ops.get_supported_physical_layer =
<a name="l00248"></a>00248                                 &amp;ixgbe_get_supported_physical_layer_82599;
<a name="l00249"></a>00249     mac-&gt;ops.enable_rx_dma = &amp;ixgbe_enable_rx_dma_82599;
<a name="l00250"></a>00250     mac-&gt;ops.read_analog_reg8 = &amp;ixgbe_read_analog_reg8_82599;
<a name="l00251"></a>00251     mac-&gt;ops.write_analog_reg8 = &amp;ixgbe_write_analog_reg8_82599;
<a name="l00252"></a>00252     mac-&gt;ops.start_hw = &amp;ixgbe_start_hw_rev_1_82599;
<a name="l00253"></a>00253     mac-&gt;ops.get_san_mac_addr = &amp;ixgbe_get_san_mac_addr_generic;
<a name="l00254"></a>00254     mac-&gt;ops.set_san_mac_addr = &amp;ixgbe_set_san_mac_addr_generic;
<a name="l00255"></a>00255     mac-&gt;ops.get_device_caps = &amp;ixgbe_get_device_caps_82599;
<a name="l00256"></a>00256     mac-&gt;ops.get_wwn_prefix = &amp;ixgbe_get_wwn_prefix_generic;
<a name="l00257"></a>00257     mac-&gt;ops.get_fcoe_boot_status = &amp;ixgbe_get_fcoe_boot_status_generic;
<a name="l00258"></a>00258 
<a name="l00259"></a>00259     <span class="comment">/* RAR, Multicast, VLAN */</span>
<a name="l00260"></a>00260     mac-&gt;ops.set_vmdq = &amp;ixgbe_set_vmdq_generic;
<a name="l00261"></a>00261     mac-&gt;ops.clear_vmdq = &amp;ixgbe_clear_vmdq_generic;
<a name="l00262"></a>00262     mac-&gt;ops.insert_mac_addr = &amp;ixgbe_insert_mac_addr_generic;
<a name="l00263"></a>00263     mac-&gt;rar_highwater = 1;
<a name="l00264"></a>00264     mac-&gt;ops.set_vfta = &amp;ixgbe_set_vfta_generic;
<a name="l00265"></a>00265     mac-&gt;ops.clear_vfta = &amp;ixgbe_clear_vfta_generic;
<a name="l00266"></a>00266     mac-&gt;ops.init_uta_tables = &amp;ixgbe_init_uta_tables_generic;
<a name="l00267"></a>00267     mac-&gt;ops.setup_sfp = &amp;ixgbe_setup_sfp_modules_82599;
<a name="l00268"></a>00268     mac-&gt;ops.set_mac_anti_spoofing = &amp;ixgbe_set_mac_anti_spoofing;
<a name="l00269"></a>00269     mac-&gt;ops.set_vlan_anti_spoofing = &amp;ixgbe_set_vlan_anti_spoofing;
<a name="l00270"></a>00270 
<a name="l00271"></a>00271     <span class="comment">/* Link */</span>
<a name="l00272"></a>00272     mac-&gt;ops.get_link_capabilities = &amp;ixgbe_get_link_capabilities_82599;
<a name="l00273"></a>00273     mac-&gt;ops.check_link            = &amp;ixgbe_check_mac_link_generic;
<a name="l00274"></a>00274     ixgbe_init_mac_link_ops_82599(hw);
<a name="l00275"></a>00275 
<a name="l00276"></a>00276     mac-&gt;mcft_size        = 128;
<a name="l00277"></a>00277     mac-&gt;vft_size         = 128;
<a name="l00278"></a>00278     mac-&gt;num_rar_entries  = 128;
<a name="l00279"></a>00279     mac-&gt;rx_pb_size       = 512;
<a name="l00280"></a>00280     mac-&gt;max_tx_queues    = 128;
<a name="l00281"></a>00281     mac-&gt;max_rx_queues    = 128;
<a name="l00282"></a>00282     mac-&gt;max_msix_vectors = ixgbe_get_pcie_msix_count_generic(hw);
<a name="l00283"></a>00283 
<a name="l00284"></a>00284     hw-&gt;mbx.ops.init_params = ixgbe_init_mbx_params_pf;
<a name="l00285"></a>00285 
<a name="l00286"></a>00286     <span class="keywordflow">return</span> ret_val;
<a name="l00287"></a>00287 }
<a name="l00288"></a>00288 
<a name="l00297"></a>00297 s32 ixgbe_get_link_capabilities_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00298"></a>00298                                       ixgbe_link_speed *speed,
<a name="l00299"></a>00299                                       <span class="keywordtype">bool</span> *negotiation)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     s32 status = 0;
<a name="l00302"></a>00302     u32 autoc = 0;
<a name="l00303"></a>00303 
<a name="l00304"></a>00304     <span class="comment">/* Check if 1G SFP module. */</span>
<a name="l00305"></a>00305     <span class="keywordflow">if</span> (hw-&gt;phy.sfp_type == ixgbe_sfp_type_1g_cu_core0 ||
<a name="l00306"></a>00306         hw-&gt;phy.sfp_type == ixgbe_sfp_type_1g_cu_core1) {
<a name="l00307"></a>00307         *speed = IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00308"></a>00308         *negotiation = <span class="keyword">true</span>;
<a name="l00309"></a>00309         <span class="keywordflow">goto</span> out;
<a name="l00310"></a>00310     }
<a name="l00311"></a>00311 
<a name="l00312"></a>00312     <span class="comment">/*</span>
<a name="l00313"></a>00313 <span class="comment">     * Determine link capabilities based on the stored value of AUTOC,</span>
<a name="l00314"></a>00314 <span class="comment">     * which represents EEPROM defaults.  If AUTOC value has not</span>
<a name="l00315"></a>00315 <span class="comment">     * been stored, use the current register values.</span>
<a name="l00316"></a>00316 <span class="comment">     */</span>
<a name="l00317"></a>00317     <span class="keywordflow">if</span> (hw-&gt;mac.orig_link_settings_stored)
<a name="l00318"></a>00318         autoc = hw-&gt;mac.orig_autoc;
<a name="l00319"></a>00319     <span class="keywordflow">else</span>
<a name="l00320"></a>00320         autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l00321"></a>00321 
<a name="l00322"></a>00322     <span class="keywordflow">switch</span> (autoc &amp; IXGBE_AUTOC_LMS_MASK) {
<a name="l00323"></a>00323     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_1G_LINK_NO_AN:
<a name="l00324"></a>00324         *speed = IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00325"></a>00325         *negotiation = <span class="keyword">false</span>;
<a name="l00326"></a>00326         <span class="keywordflow">break</span>;
<a name="l00327"></a>00327 
<a name="l00328"></a>00328     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_10G_LINK_NO_AN:
<a name="l00329"></a>00329         *speed = IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00330"></a>00330         *negotiation = <span class="keyword">false</span>;
<a name="l00331"></a>00331         <span class="keywordflow">break</span>;
<a name="l00332"></a>00332 
<a name="l00333"></a>00333     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_1G_AN:
<a name="l00334"></a>00334         *speed = IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00335"></a>00335         *negotiation = <span class="keyword">true</span>;
<a name="l00336"></a>00336         <span class="keywordflow">break</span>;
<a name="l00337"></a>00337 
<a name="l00338"></a>00338     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_10G_SERIAL:
<a name="l00339"></a>00339         *speed = IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00340"></a>00340         *negotiation = <span class="keyword">false</span>;
<a name="l00341"></a>00341         <span class="keywordflow">break</span>;
<a name="l00342"></a>00342 
<a name="l00343"></a>00343     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_KX4_KX_KR:
<a name="l00344"></a>00344     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN:
<a name="l00345"></a>00345         *speed = IXGBE_LINK_SPEED_UNKNOWN;
<a name="l00346"></a>00346         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KR_SUPP)
<a name="l00347"></a>00347             *speed |= IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00348"></a>00348         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KX4_SUPP)
<a name="l00349"></a>00349             *speed |= IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00350"></a>00350         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KX_SUPP)
<a name="l00351"></a>00351             *speed |= IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00352"></a>00352         *negotiation = <span class="keyword">true</span>;
<a name="l00353"></a>00353         <span class="keywordflow">break</span>;
<a name="l00354"></a>00354 
<a name="l00355"></a>00355     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII:
<a name="l00356"></a>00356         *speed = IXGBE_LINK_SPEED_100_FULL;
<a name="l00357"></a>00357         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KR_SUPP)
<a name="l00358"></a>00358             *speed |= IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00359"></a>00359         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KX4_SUPP)
<a name="l00360"></a>00360             *speed |= IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00361"></a>00361         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KX_SUPP)
<a name="l00362"></a>00362             *speed |= IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00363"></a>00363         *negotiation = <span class="keyword">true</span>;
<a name="l00364"></a>00364         <span class="keywordflow">break</span>;
<a name="l00365"></a>00365 
<a name="l00366"></a>00366     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_SGMII_1G_100M:
<a name="l00367"></a>00367         *speed = IXGBE_LINK_SPEED_1GB_FULL | IXGBE_LINK_SPEED_100_FULL;
<a name="l00368"></a>00368         *negotiation = <span class="keyword">false</span>;
<a name="l00369"></a>00369         <span class="keywordflow">break</span>;
<a name="l00370"></a>00370 
<a name="l00371"></a>00371     <span class="keywordflow">default</span>:
<a name="l00372"></a>00372         status = IXGBE_ERR_LINK_SETUP;
<a name="l00373"></a>00373         <span class="keywordflow">goto</span> out;
<a name="l00374"></a>00374         <span class="keywordflow">break</span>;
<a name="l00375"></a>00375     }
<a name="l00376"></a>00376 
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (hw-&gt;phy.multispeed_fiber) {
<a name="l00378"></a>00378         *speed |= IXGBE_LINK_SPEED_10GB_FULL |
<a name="l00379"></a>00379                   IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00380"></a>00380         *negotiation = <span class="keyword">true</span>;
<a name="l00381"></a>00381     }
<a name="l00382"></a>00382 
<a name="l00383"></a>00383 out:
<a name="l00384"></a>00384     <span class="keywordflow">return</span> status;
<a name="l00385"></a>00385 }
<a name="l00386"></a>00386 
<a name="l00393"></a>00393 <span class="keyword">enum</span> ixgbe_media_type ixgbe_get_media_type_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00394"></a>00394 {
<a name="l00395"></a>00395     <span class="keyword">enum</span> ixgbe_media_type media_type;
<a name="l00396"></a>00396 
<a name="l00397"></a>00397     <span class="comment">/* Detect if there is a copper PHY attached. */</span>
<a name="l00398"></a>00398     <span class="keywordflow">switch</span> (hw-&gt;phy.type) {
<a name="l00399"></a>00399     <span class="keywordflow">case</span> ixgbe_phy_cu_unknown:
<a name="l00400"></a>00400     <span class="keywordflow">case</span> ixgbe_phy_tn:
<a name="l00401"></a>00401     <span class="keywordflow">case</span> ixgbe_phy_aq:
<a name="l00402"></a>00402         media_type = ixgbe_media_type_copper;
<a name="l00403"></a>00403         <span class="keywordflow">goto</span> out;
<a name="l00404"></a>00404     <span class="keywordflow">default</span>:
<a name="l00405"></a>00405         <span class="keywordflow">break</span>;
<a name="l00406"></a>00406     }
<a name="l00407"></a>00407 
<a name="l00408"></a>00408     <span class="keywordflow">switch</span> (hw-&gt;device_id) {
<a name="l00409"></a>00409     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_KX4:
<a name="l00410"></a>00410     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_KX4_MEZZ:
<a name="l00411"></a>00411     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_COMBO_BACKPLANE:
<a name="l00412"></a>00412     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_KR:
<a name="l00413"></a>00413     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_BACKPLANE_FCOE:
<a name="l00414"></a>00414     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_XAUI_LOM:
<a name="l00415"></a>00415         <span class="comment">/* Default device ID is mezzanine card KX/KX4 */</span>
<a name="l00416"></a>00416         media_type = ixgbe_media_type_backplane;
<a name="l00417"></a>00417         <span class="keywordflow">break</span>;
<a name="l00418"></a>00418     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_SFP:
<a name="l00419"></a>00419     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_SFP_FCOE:
<a name="l00420"></a>00420     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_SFP_EM:
<a name="l00421"></a>00421         media_type = ixgbe_media_type_fiber;
<a name="l00422"></a>00422         <span class="keywordflow">break</span>;
<a name="l00423"></a>00423     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_CX4:
<a name="l00424"></a>00424         media_type = ixgbe_media_type_cx4;
<a name="l00425"></a>00425         <span class="keywordflow">break</span>;
<a name="l00426"></a>00426     <span class="keywordflow">case</span> IXGBE_DEV_ID_82599_T3_LOM:
<a name="l00427"></a>00427         media_type = ixgbe_media_type_copper;
<a name="l00428"></a>00428         <span class="keywordflow">break</span>;
<a name="l00429"></a>00429     <span class="keywordflow">default</span>:
<a name="l00430"></a>00430         media_type = ixgbe_media_type_unknown;
<a name="l00431"></a>00431         <span class="keywordflow">break</span>;
<a name="l00432"></a>00432     }
<a name="l00433"></a>00433 out:
<a name="l00434"></a>00434     <span class="keywordflow">return</span> media_type;
<a name="l00435"></a>00435 }
<a name="l00436"></a>00436 
<a name="l00445"></a>00445 s32 ixgbe_start_mac_link_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00446"></a>00446                                <span class="keywordtype">bool</span> autoneg_wait_to_complete)
<a name="l00447"></a>00447 {
<a name="l00448"></a>00448     u32 autoc_reg;
<a name="l00449"></a>00449     u32 links_reg;
<a name="l00450"></a>00450     u32 i;
<a name="l00451"></a>00451     s32 status = 0;
<a name="l00452"></a>00452 
<a name="l00453"></a>00453     <span class="comment">/* Restart link */</span>
<a name="l00454"></a>00454     autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l00455"></a>00455     autoc_reg |= IXGBE_AUTOC_AN_RESTART;
<a name="l00456"></a>00456     IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc_reg);
<a name="l00457"></a>00457 
<a name="l00458"></a>00458     <span class="comment">/* Only poll for autoneg to complete if specified to do so */</span>
<a name="l00459"></a>00459     <span class="keywordflow">if</span> (autoneg_wait_to_complete) {
<a name="l00460"></a>00460         <span class="keywordflow">if</span> ((autoc_reg &amp; IXGBE_AUTOC_LMS_MASK) ==
<a name="l00461"></a>00461              IXGBE_AUTOC_LMS_KX4_KX_KR ||
<a name="l00462"></a>00462             (autoc_reg &amp; IXGBE_AUTOC_LMS_MASK) ==
<a name="l00463"></a>00463              IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN ||
<a name="l00464"></a>00464             (autoc_reg &amp; IXGBE_AUTOC_LMS_MASK) ==
<a name="l00465"></a>00465              IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII) {
<a name="l00466"></a>00466             links_reg = 0; <span class="comment">/* Just in case Autoneg time = 0 */</span>
<a name="l00467"></a>00467             <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_AUTO_NEG_TIME; i++) {
<a name="l00468"></a>00468                 links_reg = IXGBE_READ_REG(hw, IXGBE_LINKS);
<a name="l00469"></a>00469                 <span class="keywordflow">if</span> (links_reg &amp; IXGBE_LINKS_KX_AN_COMP)
<a name="l00470"></a>00470                     <span class="keywordflow">break</span>;
<a name="l00471"></a>00471                 msleep(100);
<a name="l00472"></a>00472             }
<a name="l00473"></a>00473             <span class="keywordflow">if</span> (!(links_reg &amp; IXGBE_LINKS_KX_AN_COMP)) {
<a name="l00474"></a>00474                 status = IXGBE_ERR_AUTONEG_NOT_COMPLETE;
<a name="l00475"></a>00475                 hw_dbg(hw, <span class="stringliteral">&quot;Autoneg did not complete.\n&quot;</span>);
<a name="l00476"></a>00476             }
<a name="l00477"></a>00477         }
<a name="l00478"></a>00478     }
<a name="l00479"></a>00479 
<a name="l00480"></a>00480     <span class="comment">/* Add delay to filter out noises during initial link setup */</span>
<a name="l00481"></a>00481     msleep(50);
<a name="l00482"></a>00482 
<a name="l00483"></a>00483     <span class="keywordflow">return</span> status;
<a name="l00484"></a>00484 }
<a name="l00485"></a>00485 
<a name="l00494"></a>00494 <span class="keywordtype">void</span> ixgbe_disable_tx_laser_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00495"></a>00495 {
<a name="l00496"></a>00496     u32 esdp_reg = IXGBE_READ_REG(hw, IXGBE_ESDP);
<a name="l00497"></a>00497 
<a name="l00498"></a>00498     <span class="comment">/* Disable tx laser; allow 100us to go dark per spec */</span>
<a name="l00499"></a>00499     esdp_reg |= IXGBE_ESDP_SDP3;
<a name="l00500"></a>00500     IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp_reg);
<a name="l00501"></a>00501     IXGBE_WRITE_FLUSH(hw);
<a name="l00502"></a>00502     udelay(100);
<a name="l00503"></a>00503 }
<a name="l00504"></a>00504 
<a name="l00513"></a>00513 <span class="keywordtype">void</span> ixgbe_enable_tx_laser_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00514"></a>00514 {
<a name="l00515"></a>00515     u32 esdp_reg = IXGBE_READ_REG(hw, IXGBE_ESDP);
<a name="l00516"></a>00516 
<a name="l00517"></a>00517     <span class="comment">/* Enable tx laser; allow 100ms to light up */</span>
<a name="l00518"></a>00518     esdp_reg &amp;= ~IXGBE_ESDP_SDP3;
<a name="l00519"></a>00519     IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp_reg);
<a name="l00520"></a>00520     IXGBE_WRITE_FLUSH(hw);
<a name="l00521"></a>00521     msleep(100);
<a name="l00522"></a>00522 }
<a name="l00523"></a>00523 
<a name="l00536"></a>00536 <span class="keywordtype">void</span> ixgbe_flap_tx_laser_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00537"></a>00537 {
<a name="l00538"></a>00538     <span class="keywordflow">if</span> (hw-&gt;mac.autotry_restart) {
<a name="l00539"></a>00539         ixgbe_disable_tx_laser_multispeed_fiber(hw);
<a name="l00540"></a>00540         ixgbe_enable_tx_laser_multispeed_fiber(hw);
<a name="l00541"></a>00541         hw-&gt;mac.autotry_restart = <span class="keyword">false</span>;
<a name="l00542"></a>00542     }
<a name="l00543"></a>00543 }
<a name="l00544"></a>00544 
<a name="l00554"></a>00554 s32 ixgbe_setup_mac_link_multispeed_fiber(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00555"></a>00555                                      ixgbe_link_speed speed, <span class="keywordtype">bool</span> autoneg,
<a name="l00556"></a>00556                                      <span class="keywordtype">bool</span> autoneg_wait_to_complete)
<a name="l00557"></a>00557 {
<a name="l00558"></a>00558     s32 status = 0;
<a name="l00559"></a>00559     ixgbe_link_speed link_speed = IXGBE_LINK_SPEED_UNKNOWN;
<a name="l00560"></a>00560     ixgbe_link_speed highest_link_speed = IXGBE_LINK_SPEED_UNKNOWN;
<a name="l00561"></a>00561     u32 speedcnt = 0;
<a name="l00562"></a>00562     u32 esdp_reg = IXGBE_READ_REG(hw, IXGBE_ESDP);
<a name="l00563"></a>00563     u32 i = 0;
<a name="l00564"></a>00564     <span class="keywordtype">bool</span> link_up = <span class="keyword">false</span>;
<a name="l00565"></a>00565     <span class="keywordtype">bool</span> negotiation;
<a name="l00566"></a>00566 
<a name="l00567"></a>00567     <span class="comment">/* Mask off requested but non-supported speeds */</span>
<a name="l00568"></a>00568     status = ixgbe_get_link_capabilities(hw, &amp;link_speed, &amp;negotiation);
<a name="l00569"></a>00569     <span class="keywordflow">if</span> (status != 0)
<a name="l00570"></a>00570         <span class="keywordflow">return</span> status;
<a name="l00571"></a>00571 
<a name="l00572"></a>00572     speed &amp;= link_speed;
<a name="l00573"></a>00573 
<a name="l00574"></a>00574     <span class="comment">/*</span>
<a name="l00575"></a>00575 <span class="comment">     * Try each speed one by one, highest priority first.  We do this in</span>
<a name="l00576"></a>00576 <span class="comment">     * software because 10gb fiber doesn&#39;t support speed autonegotiation.</span>
<a name="l00577"></a>00577 <span class="comment">     */</span>
<a name="l00578"></a>00578     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_10GB_FULL) {
<a name="l00579"></a>00579         speedcnt++;
<a name="l00580"></a>00580         highest_link_speed = IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00581"></a>00581 
<a name="l00582"></a>00582         <span class="comment">/* If we already have link at this speed, just jump out */</span>
<a name="l00583"></a>00583         status = ixgbe_check_link(hw, &amp;link_speed, &amp;link_up, <span class="keyword">false</span>);
<a name="l00584"></a>00584         <span class="keywordflow">if</span> (status != 0)
<a name="l00585"></a>00585             <span class="keywordflow">return</span> status;
<a name="l00586"></a>00586 
<a name="l00587"></a>00587         <span class="keywordflow">if</span> ((link_speed == IXGBE_LINK_SPEED_10GB_FULL) &amp;&amp; link_up)
<a name="l00588"></a>00588             <span class="keywordflow">goto</span> out;
<a name="l00589"></a>00589 
<a name="l00590"></a>00590         <span class="comment">/* Set the module link speed */</span>
<a name="l00591"></a>00591         esdp_reg |= (IXGBE_ESDP_SDP5_DIR | IXGBE_ESDP_SDP5);
<a name="l00592"></a>00592         IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp_reg);
<a name="l00593"></a>00593         IXGBE_WRITE_FLUSH(hw);
<a name="l00594"></a>00594 
<a name="l00595"></a>00595         <span class="comment">/* Allow module to change analog characteristics (1G-&gt;10G) */</span>
<a name="l00596"></a>00596         msleep(40);
<a name="l00597"></a>00597 
<a name="l00598"></a>00598         status = ixgbe_setup_mac_link_82599(hw,
<a name="l00599"></a>00599                         IXGBE_LINK_SPEED_10GB_FULL,
<a name="l00600"></a>00600                         autoneg,
<a name="l00601"></a>00601                         autoneg_wait_to_complete);
<a name="l00602"></a>00602         <span class="keywordflow">if</span> (status != 0)
<a name="l00603"></a>00603             <span class="keywordflow">return</span> status;
<a name="l00604"></a>00604 
<a name="l00605"></a>00605         <span class="comment">/* Flap the tx laser if it has not already been done */</span>
<a name="l00606"></a>00606         ixgbe_flap_tx_laser(hw);
<a name="l00607"></a>00607 
<a name="l00608"></a>00608         <span class="comment">/*</span>
<a name="l00609"></a>00609 <span class="comment">         * Wait for the controller to acquire link.  Per IEEE 802.3ap,</span>
<a name="l00610"></a>00610 <span class="comment">         * Section 73.10.2, we may have to wait up to 500ms if KR is</span>
<a name="l00611"></a>00611 <span class="comment">         * attempted.  82599 uses the same timing for 10g SFI.</span>
<a name="l00612"></a>00612 <span class="comment">         */</span>
<a name="l00613"></a>00613         <span class="keywordflow">for</span> (i = 0; i &lt; 5; i++) {
<a name="l00614"></a>00614             <span class="comment">/* Wait for the link partner to also set speed */</span>
<a name="l00615"></a>00615             msleep(100);
<a name="l00616"></a>00616 
<a name="l00617"></a>00617             <span class="comment">/* If we have link, just jump out */</span>
<a name="l00618"></a>00618             status = ixgbe_check_link(hw, &amp;link_speed,
<a name="l00619"></a>00619                                       &amp;link_up, <span class="keyword">false</span>);
<a name="l00620"></a>00620             <span class="keywordflow">if</span> (status != 0)
<a name="l00621"></a>00621                 <span class="keywordflow">return</span> status;
<a name="l00622"></a>00622 
<a name="l00623"></a>00623             <span class="keywordflow">if</span> (link_up)
<a name="l00624"></a>00624                 <span class="keywordflow">goto</span> out;
<a name="l00625"></a>00625         }
<a name="l00626"></a>00626     }
<a name="l00627"></a>00627 
<a name="l00628"></a>00628     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_1GB_FULL) {
<a name="l00629"></a>00629         speedcnt++;
<a name="l00630"></a>00630         <span class="keywordflow">if</span> (highest_link_speed == IXGBE_LINK_SPEED_UNKNOWN)
<a name="l00631"></a>00631             highest_link_speed = IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00632"></a>00632 
<a name="l00633"></a>00633         <span class="comment">/* If we already have link at this speed, just jump out */</span>
<a name="l00634"></a>00634         status = ixgbe_check_link(hw, &amp;link_speed, &amp;link_up, <span class="keyword">false</span>);
<a name="l00635"></a>00635         <span class="keywordflow">if</span> (status != 0)
<a name="l00636"></a>00636             <span class="keywordflow">return</span> status;
<a name="l00637"></a>00637 
<a name="l00638"></a>00638         <span class="keywordflow">if</span> ((link_speed == IXGBE_LINK_SPEED_1GB_FULL) &amp;&amp; link_up)
<a name="l00639"></a>00639             <span class="keywordflow">goto</span> out;
<a name="l00640"></a>00640 
<a name="l00641"></a>00641         <span class="comment">/* Set the module link speed */</span>
<a name="l00642"></a>00642         esdp_reg &amp;= ~IXGBE_ESDP_SDP5;
<a name="l00643"></a>00643         esdp_reg |= IXGBE_ESDP_SDP5_DIR;
<a name="l00644"></a>00644         IXGBE_WRITE_REG(hw, IXGBE_ESDP, esdp_reg);
<a name="l00645"></a>00645         IXGBE_WRITE_FLUSH(hw);
<a name="l00646"></a>00646 
<a name="l00647"></a>00647         <span class="comment">/* Allow module to change analog characteristics (10G-&gt;1G) */</span>
<a name="l00648"></a>00648         msleep(40);
<a name="l00649"></a>00649 
<a name="l00650"></a>00650         status = ixgbe_setup_mac_link_82599(hw,
<a name="l00651"></a>00651                             IXGBE_LINK_SPEED_1GB_FULL,
<a name="l00652"></a>00652                             autoneg,
<a name="l00653"></a>00653                             autoneg_wait_to_complete);
<a name="l00654"></a>00654         <span class="keywordflow">if</span> (status != 0)
<a name="l00655"></a>00655             <span class="keywordflow">return</span> status;
<a name="l00656"></a>00656 
<a name="l00657"></a>00657         <span class="comment">/* Flap the tx laser if it has not already been done */</span>
<a name="l00658"></a>00658         ixgbe_flap_tx_laser(hw);
<a name="l00659"></a>00659 
<a name="l00660"></a>00660         <span class="comment">/* Wait for the link partner to also set speed */</span>
<a name="l00661"></a>00661         msleep(100);
<a name="l00662"></a>00662 
<a name="l00663"></a>00663         <span class="comment">/* If we have link, just jump out */</span>
<a name="l00664"></a>00664         status = ixgbe_check_link(hw, &amp;link_speed, &amp;link_up, <span class="keyword">false</span>);
<a name="l00665"></a>00665         <span class="keywordflow">if</span> (status != 0)
<a name="l00666"></a>00666             <span class="keywordflow">return</span> status;
<a name="l00667"></a>00667 
<a name="l00668"></a>00668         <span class="keywordflow">if</span> (link_up)
<a name="l00669"></a>00669             <span class="keywordflow">goto</span> out;
<a name="l00670"></a>00670     }
<a name="l00671"></a>00671 
<a name="l00672"></a>00672     <span class="comment">/*</span>
<a name="l00673"></a>00673 <span class="comment">     * We didn&#39;t get link.  Configure back to the highest speed we tried,</span>
<a name="l00674"></a>00674 <span class="comment">     * (if there was more than one).  We call ourselves back with just the</span>
<a name="l00675"></a>00675 <span class="comment">     * single highest speed that the user requested.</span>
<a name="l00676"></a>00676 <span class="comment">     */</span>
<a name="l00677"></a>00677     <span class="keywordflow">if</span> (speedcnt &gt; 1)
<a name="l00678"></a>00678         status = ixgbe_setup_mac_link_multispeed_fiber(hw,
<a name="l00679"></a>00679                 highest_link_speed, autoneg, autoneg_wait_to_complete);
<a name="l00680"></a>00680 
<a name="l00681"></a>00681 out:
<a name="l00682"></a>00682     <span class="comment">/* Set autoneg_advertised value based on input link speed */</span>
<a name="l00683"></a>00683     hw-&gt;phy.autoneg_advertised = 0;
<a name="l00684"></a>00684 
<a name="l00685"></a>00685     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_10GB_FULL)
<a name="l00686"></a>00686         hw-&gt;phy.autoneg_advertised |= IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00687"></a>00687 
<a name="l00688"></a>00688     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_1GB_FULL)
<a name="l00689"></a>00689         hw-&gt;phy.autoneg_advertised |= IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00690"></a>00690 
<a name="l00691"></a>00691     <span class="keywordflow">return</span> status;
<a name="l00692"></a>00692 }
<a name="l00693"></a>00693 
<a name="l00703"></a>00703 s32 ixgbe_setup_mac_link_smartspeed(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00704"></a>00704                      ixgbe_link_speed speed, <span class="keywordtype">bool</span> autoneg,
<a name="l00705"></a>00705                      <span class="keywordtype">bool</span> autoneg_wait_to_complete)
<a name="l00706"></a>00706 {
<a name="l00707"></a>00707     s32 status = 0;
<a name="l00708"></a>00708     ixgbe_link_speed link_speed = IXGBE_LINK_SPEED_UNKNOWN;
<a name="l00709"></a>00709     s32 i, j;
<a name="l00710"></a>00710     <span class="keywordtype">bool</span> link_up = <span class="keyword">false</span>;
<a name="l00711"></a>00711     u32 autoc_reg = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l00712"></a>00712 
<a name="l00713"></a>00713      <span class="comment">/* Set autoneg_advertised value based on input link speed */</span>
<a name="l00714"></a>00714     hw-&gt;phy.autoneg_advertised = 0;
<a name="l00715"></a>00715 
<a name="l00716"></a>00716     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_10GB_FULL)
<a name="l00717"></a>00717         hw-&gt;phy.autoneg_advertised |= IXGBE_LINK_SPEED_10GB_FULL;
<a name="l00718"></a>00718 
<a name="l00719"></a>00719     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_1GB_FULL)
<a name="l00720"></a>00720         hw-&gt;phy.autoneg_advertised |= IXGBE_LINK_SPEED_1GB_FULL;
<a name="l00721"></a>00721 
<a name="l00722"></a>00722     <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_100_FULL)
<a name="l00723"></a>00723         hw-&gt;phy.autoneg_advertised |= IXGBE_LINK_SPEED_100_FULL;
<a name="l00724"></a>00724 
<a name="l00725"></a>00725     <span class="comment">/*</span>
<a name="l00726"></a>00726 <span class="comment">     * Implement Intel SmartSpeed algorithm.  SmartSpeed will reduce the</span>
<a name="l00727"></a>00727 <span class="comment">     * autoneg advertisement if link is unable to be established at the</span>
<a name="l00728"></a>00728 <span class="comment">     * highest negotiated rate.  This can sometimes happen due to integrity</span>
<a name="l00729"></a>00729 <span class="comment">     * issues with the physical media connection.</span>
<a name="l00730"></a>00730 <span class="comment">     */</span>
<a name="l00731"></a>00731 
<a name="l00732"></a>00732     <span class="comment">/* First, try to get link with full advertisement */</span>
<a name="l00733"></a>00733     hw-&gt;phy.smart_speed_active = <span class="keyword">false</span>;
<a name="l00734"></a>00734     <span class="keywordflow">for</span> (j = 0; j &lt; IXGBE_SMARTSPEED_MAX_RETRIES; j++) {
<a name="l00735"></a>00735         status = ixgbe_setup_mac_link_82599(hw, speed, autoneg,
<a name="l00736"></a>00736                             autoneg_wait_to_complete);
<a name="l00737"></a>00737         <span class="keywordflow">if</span> (status != 0)
<a name="l00738"></a>00738             <span class="keywordflow">goto</span> out;
<a name="l00739"></a>00739 
<a name="l00740"></a>00740         <span class="comment">/*</span>
<a name="l00741"></a>00741 <span class="comment">         * Wait for the controller to acquire link.  Per IEEE 802.3ap,</span>
<a name="l00742"></a>00742 <span class="comment">         * Section 73.10.2, we may have to wait up to 500ms if KR is</span>
<a name="l00743"></a>00743 <span class="comment">         * attempted, or 200ms if KX/KX4/BX/BX4 is attempted, per</span>
<a name="l00744"></a>00744 <span class="comment">         * Table 9 in the AN MAS.</span>
<a name="l00745"></a>00745 <span class="comment">         */</span>
<a name="l00746"></a>00746         <span class="keywordflow">for</span> (i = 0; i &lt; 5; i++) {
<a name="l00747"></a>00747             msleep(100);
<a name="l00748"></a>00748 
<a name="l00749"></a>00749             <span class="comment">/* If we have link, just jump out */</span>
<a name="l00750"></a>00750             status = ixgbe_check_link(hw, &amp;link_speed, &amp;link_up,
<a name="l00751"></a>00751                           <span class="keyword">false</span>);
<a name="l00752"></a>00752             <span class="keywordflow">if</span> (status != 0)
<a name="l00753"></a>00753                 <span class="keywordflow">goto</span> out;
<a name="l00754"></a>00754 
<a name="l00755"></a>00755             <span class="keywordflow">if</span> (link_up)
<a name="l00756"></a>00756                 <span class="keywordflow">goto</span> out;
<a name="l00757"></a>00757         }
<a name="l00758"></a>00758     }
<a name="l00759"></a>00759 
<a name="l00760"></a>00760     <span class="comment">/*</span>
<a name="l00761"></a>00761 <span class="comment">     * We didn&#39;t get link.  If we advertised KR plus one of KX4/KX</span>
<a name="l00762"></a>00762 <span class="comment">     * (or BX4/BX), then disable KR and try again.</span>
<a name="l00763"></a>00763 <span class="comment">     */</span>
<a name="l00764"></a>00764     <span class="keywordflow">if</span> (((autoc_reg &amp; IXGBE_AUTOC_KR_SUPP) == 0) ||
<a name="l00765"></a>00765         ((autoc_reg &amp; IXGBE_AUTOC_KX4_KX_SUPP_MASK) == 0))
<a name="l00766"></a>00766         <span class="keywordflow">goto</span> out;
<a name="l00767"></a>00767 
<a name="l00768"></a>00768     <span class="comment">/* Turn SmartSpeed on to disable KR support */</span>
<a name="l00769"></a>00769     hw-&gt;phy.smart_speed_active = <span class="keyword">true</span>;
<a name="l00770"></a>00770     status = ixgbe_setup_mac_link_82599(hw, speed, autoneg,
<a name="l00771"></a>00771                         autoneg_wait_to_complete);
<a name="l00772"></a>00772     <span class="keywordflow">if</span> (status != 0)
<a name="l00773"></a>00773         <span class="keywordflow">goto</span> out;
<a name="l00774"></a>00774 
<a name="l00775"></a>00775     <span class="comment">/*</span>
<a name="l00776"></a>00776 <span class="comment">     * Wait for the controller to acquire link.  600ms will allow for</span>
<a name="l00777"></a>00777 <span class="comment">     * the AN link_fail_inhibit_timer as well for multiple cycles of</span>
<a name="l00778"></a>00778 <span class="comment">     * parallel detect, both 10g and 1g. This allows for the maximum</span>
<a name="l00779"></a>00779 <span class="comment">     * connect attempts as defined in the AN MAS table 73-7.</span>
<a name="l00780"></a>00780 <span class="comment">     */</span>
<a name="l00781"></a>00781     <span class="keywordflow">for</span> (i = 0; i &lt; 6; i++) {
<a name="l00782"></a>00782         msleep(100);
<a name="l00783"></a>00783 
<a name="l00784"></a>00784         <span class="comment">/* If we have link, just jump out */</span>
<a name="l00785"></a>00785         status = ixgbe_check_link(hw, &amp;link_speed, &amp;link_up, <span class="keyword">false</span>);
<a name="l00786"></a>00786         <span class="keywordflow">if</span> (status != 0)
<a name="l00787"></a>00787             <span class="keywordflow">goto</span> out;
<a name="l00788"></a>00788 
<a name="l00789"></a>00789         <span class="keywordflow">if</span> (link_up)
<a name="l00790"></a>00790             <span class="keywordflow">goto</span> out;
<a name="l00791"></a>00791     }
<a name="l00792"></a>00792 
<a name="l00793"></a>00793     <span class="comment">/* We didn&#39;t get link.  Turn SmartSpeed back off. */</span>
<a name="l00794"></a>00794     hw-&gt;phy.smart_speed_active = <span class="keyword">false</span>;
<a name="l00795"></a>00795     status = ixgbe_setup_mac_link_82599(hw, speed, autoneg,
<a name="l00796"></a>00796                         autoneg_wait_to_complete);
<a name="l00797"></a>00797 
<a name="l00798"></a>00798 out:
<a name="l00799"></a>00799     <span class="keywordflow">if</span> (link_up &amp;&amp; (link_speed == IXGBE_LINK_SPEED_1GB_FULL))
<a name="l00800"></a>00800         hw_dbg(hw, <span class="stringliteral">&quot;Smartspeed has downgraded the link speed &quot;</span>
<a name="l00801"></a>00801         <span class="stringliteral">&quot;from the maximum advertised\n&quot;</span>);
<a name="l00802"></a>00802     <span class="keywordflow">return</span> status;
<a name="l00803"></a>00803 }
<a name="l00804"></a>00804 
<a name="l00814"></a>00814 s32 ixgbe_setup_mac_link_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00815"></a>00815                                      ixgbe_link_speed speed, <span class="keywordtype">bool</span> autoneg,
<a name="l00816"></a>00816                                      <span class="keywordtype">bool</span> autoneg_wait_to_complete)
<a name="l00817"></a>00817 {
<a name="l00818"></a>00818     s32 status = 0;
<a name="l00819"></a>00819     u32 autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l00820"></a>00820     u32 autoc2 = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
<a name="l00821"></a>00821     u32 start_autoc = autoc;
<a name="l00822"></a>00822     u32 orig_autoc = 0;
<a name="l00823"></a>00823     u32 link_mode = autoc &amp; IXGBE_AUTOC_LMS_MASK;
<a name="l00824"></a>00824     u32 pma_pmd_1g = autoc &amp; IXGBE_AUTOC_1G_PMA_PMD_MASK;
<a name="l00825"></a>00825     u32 pma_pmd_10g_serial = autoc2 &amp; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK;
<a name="l00826"></a>00826     u32 links_reg;
<a name="l00827"></a>00827     u32 i;
<a name="l00828"></a>00828     ixgbe_link_speed link_capabilities = IXGBE_LINK_SPEED_UNKNOWN;
<a name="l00829"></a>00829 
<a name="l00830"></a>00830     <span class="comment">/* Check to see if speed passed in is supported. */</span>
<a name="l00831"></a>00831     status = ixgbe_get_link_capabilities(hw, &amp;link_capabilities, &amp;autoneg);
<a name="l00832"></a>00832     <span class="keywordflow">if</span> (status != 0)
<a name="l00833"></a>00833         <span class="keywordflow">goto</span> out;
<a name="l00834"></a>00834 
<a name="l00835"></a>00835     speed &amp;= link_capabilities;
<a name="l00836"></a>00836 
<a name="l00837"></a>00837     <span class="keywordflow">if</span> (speed == IXGBE_LINK_SPEED_UNKNOWN) {
<a name="l00838"></a>00838         status = IXGBE_ERR_LINK_SETUP;
<a name="l00839"></a>00839         <span class="keywordflow">goto</span> out;
<a name="l00840"></a>00840     }
<a name="l00841"></a>00841 
<a name="l00842"></a>00842     <span class="comment">/* Use stored value (EEPROM defaults) of AUTOC to find KR/KX4 support*/</span>
<a name="l00843"></a>00843     <span class="keywordflow">if</span> (hw-&gt;mac.orig_link_settings_stored)
<a name="l00844"></a>00844         orig_autoc = hw-&gt;mac.orig_autoc;
<a name="l00845"></a>00845     <span class="keywordflow">else</span>
<a name="l00846"></a>00846         orig_autoc = autoc;
<a name="l00847"></a>00847 
<a name="l00848"></a>00848     <span class="keywordflow">if</span> (link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR ||
<a name="l00849"></a>00849         link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN ||
<a name="l00850"></a>00850         link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII) {
<a name="l00851"></a>00851         <span class="comment">/* Set KX4/KX/KR support according to speed requested */</span>
<a name="l00852"></a>00852         autoc &amp;= ~(IXGBE_AUTOC_KX4_KX_SUPP_MASK | IXGBE_AUTOC_KR_SUPP);
<a name="l00853"></a>00853         <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_10GB_FULL)
<a name="l00854"></a>00854             <span class="keywordflow">if</span> (orig_autoc &amp; IXGBE_AUTOC_KX4_SUPP)
<a name="l00855"></a>00855                 autoc |= IXGBE_AUTOC_KX4_SUPP;
<a name="l00856"></a>00856             <span class="keywordflow">if</span> ((orig_autoc &amp; IXGBE_AUTOC_KR_SUPP) &amp;&amp;
<a name="l00857"></a>00857                 (hw-&gt;phy.smart_speed_active == <span class="keyword">false</span>))
<a name="l00858"></a>00858                 autoc |= IXGBE_AUTOC_KR_SUPP;
<a name="l00859"></a>00859         <span class="keywordflow">if</span> (speed &amp; IXGBE_LINK_SPEED_1GB_FULL)
<a name="l00860"></a>00860             autoc |= IXGBE_AUTOC_KX_SUPP;
<a name="l00861"></a>00861     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((pma_pmd_1g == IXGBE_AUTOC_1G_SFI) &amp;&amp;
<a name="l00862"></a>00862                (link_mode == IXGBE_AUTOC_LMS_1G_LINK_NO_AN ||
<a name="l00863"></a>00863                 link_mode == IXGBE_AUTOC_LMS_1G_AN)) {
<a name="l00864"></a>00864         <span class="comment">/* Switch from 1G SFI to 10G SFI if requested */</span>
<a name="l00865"></a>00865         <span class="keywordflow">if</span> ((speed == IXGBE_LINK_SPEED_10GB_FULL) &amp;&amp;
<a name="l00866"></a>00866             (pma_pmd_10g_serial == IXGBE_AUTOC2_10G_SFI)) {
<a name="l00867"></a>00867             autoc &amp;= ~IXGBE_AUTOC_LMS_MASK;
<a name="l00868"></a>00868             autoc |= IXGBE_AUTOC_LMS_10G_SERIAL;
<a name="l00869"></a>00869         }
<a name="l00870"></a>00870     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((pma_pmd_10g_serial == IXGBE_AUTOC2_10G_SFI) &amp;&amp;
<a name="l00871"></a>00871                (link_mode == IXGBE_AUTOC_LMS_10G_SERIAL)) {
<a name="l00872"></a>00872         <span class="comment">/* Switch from 10G SFI to 1G SFI if requested */</span>
<a name="l00873"></a>00873         <span class="keywordflow">if</span> ((speed == IXGBE_LINK_SPEED_1GB_FULL) &amp;&amp;
<a name="l00874"></a>00874             (pma_pmd_1g == IXGBE_AUTOC_1G_SFI)) {
<a name="l00875"></a>00875             autoc &amp;= ~IXGBE_AUTOC_LMS_MASK;
<a name="l00876"></a>00876             <span class="keywordflow">if</span> (autoneg)
<a name="l00877"></a>00877                 autoc |= IXGBE_AUTOC_LMS_1G_AN;
<a name="l00878"></a>00878             <span class="keywordflow">else</span>
<a name="l00879"></a>00879                 autoc |= IXGBE_AUTOC_LMS_1G_LINK_NO_AN;
<a name="l00880"></a>00880         }
<a name="l00881"></a>00881     }
<a name="l00882"></a>00882 
<a name="l00883"></a>00883     <span class="keywordflow">if</span> (autoc != start_autoc) {
<a name="l00884"></a>00884         <span class="comment">/* Restart link */</span>
<a name="l00885"></a>00885         autoc |= IXGBE_AUTOC_AN_RESTART;
<a name="l00886"></a>00886         IXGBE_WRITE_REG(hw, IXGBE_AUTOC, autoc);
<a name="l00887"></a>00887 
<a name="l00888"></a>00888         <span class="comment">/* Only poll for autoneg to complete if specified to do so */</span>
<a name="l00889"></a>00889         <span class="keywordflow">if</span> (autoneg_wait_to_complete) {
<a name="l00890"></a>00890             <span class="keywordflow">if</span> (link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR ||
<a name="l00891"></a>00891                 link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN ||
<a name="l00892"></a>00892                 link_mode == IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII) {
<a name="l00893"></a>00893                 links_reg = 0; <span class="comment">/*Just in case Autoneg time=0*/</span>
<a name="l00894"></a>00894                 <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_AUTO_NEG_TIME; i++) {
<a name="l00895"></a>00895                     links_reg =
<a name="l00896"></a>00896                            IXGBE_READ_REG(hw, IXGBE_LINKS);
<a name="l00897"></a>00897                     <span class="keywordflow">if</span> (links_reg &amp; IXGBE_LINKS_KX_AN_COMP)
<a name="l00898"></a>00898                         <span class="keywordflow">break</span>;
<a name="l00899"></a>00899                     msleep(100);
<a name="l00900"></a>00900                 }
<a name="l00901"></a>00901                 <span class="keywordflow">if</span> (!(links_reg &amp; IXGBE_LINKS_KX_AN_COMP)) {
<a name="l00902"></a>00902                     status =
<a name="l00903"></a>00903                         IXGBE_ERR_AUTONEG_NOT_COMPLETE;
<a name="l00904"></a>00904                     hw_dbg(hw, <span class="stringliteral">&quot;Autoneg did not complete.\n&quot;</span>);
<a name="l00905"></a>00905                 }
<a name="l00906"></a>00906             }
<a name="l00907"></a>00907         }
<a name="l00908"></a>00908 
<a name="l00909"></a>00909         <span class="comment">/* Add delay to filter out noises during initial link setup */</span>
<a name="l00910"></a>00910         msleep(50);
<a name="l00911"></a>00911     }
<a name="l00912"></a>00912 
<a name="l00913"></a>00913 out:
<a name="l00914"></a>00914     <span class="keywordflow">return</span> status;
<a name="l00915"></a>00915 }
<a name="l00916"></a>00916 
<a name="l00926"></a>00926 <span class="keyword">static</span> s32 ixgbe_setup_copper_link_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00927"></a>00927                                                ixgbe_link_speed speed,
<a name="l00928"></a>00928                                                <span class="keywordtype">bool</span> autoneg,
<a name="l00929"></a>00929                                                <span class="keywordtype">bool</span> autoneg_wait_to_complete)
<a name="l00930"></a>00930 {
<a name="l00931"></a>00931     s32 status;
<a name="l00932"></a>00932 
<a name="l00933"></a>00933     <span class="comment">/* Setup the PHY according to input speed */</span>
<a name="l00934"></a>00934     status = hw-&gt;phy.ops.setup_link_speed(hw, speed, autoneg,
<a name="l00935"></a>00935                                           autoneg_wait_to_complete);
<a name="l00936"></a>00936     <span class="comment">/* Set up MAC */</span>
<a name="l00937"></a>00937     ixgbe_start_mac_link_82599(hw, autoneg_wait_to_complete);
<a name="l00938"></a>00938 
<a name="l00939"></a>00939     <span class="keywordflow">return</span> status;
<a name="l00940"></a>00940 }
<a name="l00941"></a>00941 
<a name="l00950"></a>00950 s32 ixgbe_reset_hw_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00951"></a>00951 {
<a name="l00952"></a>00952     s32 status = 0;
<a name="l00953"></a>00953     u32 ctrl;
<a name="l00954"></a>00954     u32 i;
<a name="l00955"></a>00955     u32 autoc;
<a name="l00956"></a>00956     u32 autoc2;
<a name="l00957"></a>00957 
<a name="l00958"></a>00958     <span class="comment">/* Call adapter stop to disable tx/rx and clear interrupts */</span>
<a name="l00959"></a>00959     hw-&gt;mac.ops.stop_adapter(hw);
<a name="l00960"></a>00960 
<a name="l00961"></a>00961     <span class="comment">/* PHY ops must be identified and initialized prior to reset */</span>
<a name="l00962"></a>00962 
<a name="l00963"></a>00963     <span class="comment">/* Identify PHY and related function pointers */</span>
<a name="l00964"></a>00964     status = hw-&gt;phy.ops.init(hw);
<a name="l00965"></a>00965 
<a name="l00966"></a>00966     <span class="keywordflow">if</span> (status == IXGBE_ERR_SFP_NOT_SUPPORTED)
<a name="l00967"></a>00967         <span class="keywordflow">goto</span> reset_hw_out;
<a name="l00968"></a>00968 
<a name="l00969"></a>00969     <span class="comment">/* Setup SFP module if there is one present. */</span>
<a name="l00970"></a>00970     <span class="keywordflow">if</span> (hw-&gt;phy.sfp_setup_needed) {
<a name="l00971"></a>00971         status = hw-&gt;mac.ops.setup_sfp(hw);
<a name="l00972"></a>00972         hw-&gt;phy.sfp_setup_needed = <span class="keyword">false</span>;
<a name="l00973"></a>00973     }
<a name="l00974"></a>00974 
<a name="l00975"></a>00975     <span class="keywordflow">if</span> (status == IXGBE_ERR_SFP_NOT_SUPPORTED)
<a name="l00976"></a>00976         <span class="keywordflow">goto</span> reset_hw_out;
<a name="l00977"></a>00977 
<a name="l00978"></a>00978     <span class="comment">/* Reset PHY */</span>
<a name="l00979"></a>00979     <span class="keywordflow">if</span> (hw-&gt;phy.reset_disable == <span class="keyword">false</span> &amp;&amp; hw-&gt;phy.ops.reset != NULL)
<a name="l00980"></a>00980         hw-&gt;phy.ops.reset(hw);
<a name="l00981"></a>00981 
<a name="l00982"></a>00982     <span class="comment">/*</span>
<a name="l00983"></a>00983 <span class="comment">     * Prevent the PCI-E bus from from hanging by disabling PCI-E master</span>
<a name="l00984"></a>00984 <span class="comment">     * access and verify no pending requests before reset</span>
<a name="l00985"></a>00985 <span class="comment">     */</span>
<a name="l00986"></a>00986     ixgbe_disable_pcie_master(hw);
<a name="l00987"></a>00987 
<a name="l00988"></a>00988 mac_reset_top:
<a name="l00989"></a>00989     <span class="comment">/*</span>
<a name="l00990"></a>00990 <span class="comment">     * Issue global reset to the MAC.  This needs to be a SW reset.</span>
<a name="l00991"></a>00991 <span class="comment">     * If link reset is used, it might reset the MAC when mng is using it</span>
<a name="l00992"></a>00992 <span class="comment">     */</span>
<a name="l00993"></a>00993     ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
<a name="l00994"></a>00994     IXGBE_WRITE_REG(hw, IXGBE_CTRL, (ctrl | IXGBE_CTRL_RST));
<a name="l00995"></a>00995     IXGBE_WRITE_FLUSH(hw);
<a name="l00996"></a>00996 
<a name="l00997"></a>00997     <span class="comment">/* Poll for reset bit to self-clear indicating reset is complete */</span>
<a name="l00998"></a>00998     <span class="keywordflow">for</span> (i = 0; i &lt; 10; i++) {
<a name="l00999"></a>00999         udelay(1);
<a name="l01000"></a>01000         ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL);
<a name="l01001"></a>01001         <span class="keywordflow">if</span> (!(ctrl &amp; IXGBE_CTRL_RST))
<a name="l01002"></a>01002             <span class="keywordflow">break</span>;
<a name="l01003"></a>01003     }
<a name="l01004"></a>01004     <span class="keywordflow">if</span> (ctrl &amp; IXGBE_CTRL_RST) {
<a name="l01005"></a>01005         status = IXGBE_ERR_RESET_FAILED;
<a name="l01006"></a>01006         hw_dbg(hw, <span class="stringliteral">&quot;Reset polling failed to complete.\n&quot;</span>);
<a name="l01007"></a>01007     }
<a name="l01008"></a>01008 
<a name="l01009"></a>01009     <span class="comment">/*</span>
<a name="l01010"></a>01010 <span class="comment">     * Double resets are required for recovery from certain error</span>
<a name="l01011"></a>01011 <span class="comment">     * conditions.  Between resets, it is necessary to stall to allow time</span>
<a name="l01012"></a>01012 <span class="comment">     * for any pending HW events to complete.  We use 1usec since that is</span>
<a name="l01013"></a>01013 <span class="comment">     * what is needed for ixgbe_disable_pcie_master().  The second reset</span>
<a name="l01014"></a>01014 <span class="comment">     * then clears out any effects of those events.</span>
<a name="l01015"></a>01015 <span class="comment">     */</span>
<a name="l01016"></a>01016     <span class="keywordflow">if</span> (hw-&gt;mac.flags &amp; IXGBE_FLAGS_DOUBLE_RESET_REQUIRED) {
<a name="l01017"></a>01017         hw-&gt;mac.flags &amp;= ~IXGBE_FLAGS_DOUBLE_RESET_REQUIRED;
<a name="l01018"></a>01018         udelay(1);
<a name="l01019"></a>01019         <span class="keywordflow">goto</span> mac_reset_top;
<a name="l01020"></a>01020     }
<a name="l01021"></a>01021 
<a name="l01022"></a>01022     msleep(50);
<a name="l01023"></a>01023 
<a name="l01024"></a>01024     <span class="comment">/*</span>
<a name="l01025"></a>01025 <span class="comment">     * Store the original AUTOC/AUTOC2 values if they have not been</span>
<a name="l01026"></a>01026 <span class="comment">     * stored off yet.  Otherwise restore the stored original</span>
<a name="l01027"></a>01027 <span class="comment">     * values since the reset operation sets back to defaults.</span>
<a name="l01028"></a>01028 <span class="comment">     */</span>
<a name="l01029"></a>01029     autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l01030"></a>01030     autoc2 = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
<a name="l01031"></a>01031     <span class="keywordflow">if</span> (hw-&gt;mac.orig_link_settings_stored == <span class="keyword">false</span>) {
<a name="l01032"></a>01032         hw-&gt;mac.orig_autoc = autoc;
<a name="l01033"></a>01033         hw-&gt;mac.orig_autoc2 = autoc2;
<a name="l01034"></a>01034         hw-&gt;mac.orig_link_settings_stored = <span class="keyword">true</span>;
<a name="l01035"></a>01035     } <span class="keywordflow">else</span> {
<a name="l01036"></a>01036         <span class="keywordflow">if</span> (autoc != hw-&gt;mac.orig_autoc)
<a name="l01037"></a>01037             IXGBE_WRITE_REG(hw, IXGBE_AUTOC, (hw-&gt;mac.orig_autoc |
<a name="l01038"></a>01038                     IXGBE_AUTOC_AN_RESTART));
<a name="l01039"></a>01039 
<a name="l01040"></a>01040         <span class="keywordflow">if</span> ((autoc2 &amp; IXGBE_AUTOC2_UPPER_MASK) !=
<a name="l01041"></a>01041             (hw-&gt;mac.orig_autoc2 &amp; IXGBE_AUTOC2_UPPER_MASK)) {
<a name="l01042"></a>01042             autoc2 &amp;= ~IXGBE_AUTOC2_UPPER_MASK;
<a name="l01043"></a>01043             autoc2 |= (hw-&gt;mac.orig_autoc2 &amp;
<a name="l01044"></a>01044                        IXGBE_AUTOC2_UPPER_MASK);
<a name="l01045"></a>01045             IXGBE_WRITE_REG(hw, IXGBE_AUTOC2, autoc2);
<a name="l01046"></a>01046         }
<a name="l01047"></a>01047     }
<a name="l01048"></a>01048 
<a name="l01049"></a>01049     <span class="comment">/* Store the permanent mac address */</span>
<a name="l01050"></a>01050     hw-&gt;mac.ops.get_mac_addr(hw, hw-&gt;mac.perm_addr);
<a name="l01051"></a>01051 
<a name="l01052"></a>01052     <span class="comment">/*</span>
<a name="l01053"></a>01053 <span class="comment">     * Store MAC address from RAR0, clear receive address registers, and</span>
<a name="l01054"></a>01054 <span class="comment">     * clear the multicast table.  Also reset num_rar_entries to 128,</span>
<a name="l01055"></a>01055 <span class="comment">     * since we modify this value when programming the SAN MAC address.</span>
<a name="l01056"></a>01056 <span class="comment">     */</span>
<a name="l01057"></a>01057     hw-&gt;mac.num_rar_entries = 128;
<a name="l01058"></a>01058     hw-&gt;mac.ops.init_rx_addrs(hw);
<a name="l01059"></a>01059 
<a name="l01060"></a>01060     <span class="comment">/* Store the permanent SAN mac address */</span>
<a name="l01061"></a>01061     hw-&gt;mac.ops.get_san_mac_addr(hw, hw-&gt;mac.san_addr);
<a name="l01062"></a>01062 
<a name="l01063"></a>01063     <span class="comment">/* Add the SAN MAC address to the RAR only if it&#39;s a valid address */</span>
<a name="l01064"></a>01064     <span class="keywordflow">if</span> (ixgbe_validate_mac_addr(hw-&gt;mac.san_addr) == 0) {
<a name="l01065"></a>01065         hw-&gt;mac.ops.set_rar(hw, hw-&gt;mac.num_rar_entries - 1,
<a name="l01066"></a>01066                             hw-&gt;mac.san_addr, 0, IXGBE_RAH_AV);
<a name="l01067"></a>01067 
<a name="l01068"></a>01068         <span class="comment">/* Reserve the last RAR for the SAN MAC address */</span>
<a name="l01069"></a>01069         hw-&gt;mac.num_rar_entries--;
<a name="l01070"></a>01070     }
<a name="l01071"></a>01071 
<a name="l01072"></a>01072     <span class="comment">/* Store the alternative WWNN/WWPN prefix */</span>
<a name="l01073"></a>01073     hw-&gt;mac.ops.get_wwn_prefix(hw, &amp;hw-&gt;mac.wwnn_prefix,
<a name="l01074"></a>01074                                    &amp;hw-&gt;mac.wwpn_prefix);
<a name="l01075"></a>01075 
<a name="l01076"></a>01076 reset_hw_out:
<a name="l01077"></a>01077     <span class="keywordflow">return</span> status;
<a name="l01078"></a>01078 }
<a name="l01079"></a>01079 
<a name="l01084"></a>01084 s32 ixgbe_reinit_fdir_tables_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l01085"></a>01085 {
<a name="l01086"></a>01086     <span class="keywordtype">int</span> i;
<a name="l01087"></a>01087     u32 fdirctrl = IXGBE_READ_REG(hw, IXGBE_FDIRCTRL);
<a name="l01088"></a>01088     fdirctrl &amp;= ~IXGBE_FDIRCTRL_INIT_DONE;
<a name="l01089"></a>01089 
<a name="l01090"></a>01090     <span class="comment">/*</span>
<a name="l01091"></a>01091 <span class="comment">     * Before starting reinitialization process,</span>
<a name="l01092"></a>01092 <span class="comment">     * FDIRCMD.CMD must be zero.</span>
<a name="l01093"></a>01093 <span class="comment">     */</span>
<a name="l01094"></a>01094     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_FDIRCMD_CMD_POLL; i++) {
<a name="l01095"></a>01095         <span class="keywordflow">if</span> (!(IXGBE_READ_REG(hw, IXGBE_FDIRCMD) &amp;
<a name="l01096"></a>01096               IXGBE_FDIRCMD_CMD_MASK))
<a name="l01097"></a>01097             <span class="keywordflow">break</span>;
<a name="l01098"></a>01098         udelay(10);
<a name="l01099"></a>01099     }
<a name="l01100"></a>01100     <span class="keywordflow">if</span> (i &gt;= IXGBE_FDIRCMD_CMD_POLL) {
<a name="l01101"></a>01101         hw_dbg(hw, <span class="stringliteral">&quot;Flow Director previous command isn&#39;t complete, &quot;</span>
<a name="l01102"></a>01102                  <span class="stringliteral">&quot;aborting table re-initialization. \n&quot;</span>);
<a name="l01103"></a>01103         <span class="keywordflow">return</span> IXGBE_ERR_FDIR_REINIT_FAILED;
<a name="l01104"></a>01104     }
<a name="l01105"></a>01105 
<a name="l01106"></a>01106     IXGBE_WRITE_REG(hw, IXGBE_FDIRFREE, 0);
<a name="l01107"></a>01107     IXGBE_WRITE_FLUSH(hw);
<a name="l01108"></a>01108     <span class="comment">/*</span>
<a name="l01109"></a>01109 <span class="comment">     * 82599 adapters flow director init flow cannot be restarted,</span>
<a name="l01110"></a>01110 <span class="comment">     * Workaround 82599 silicon errata by performing the following steps</span>
<a name="l01111"></a>01111 <span class="comment">     * before re-writing the FDIRCTRL control register with the same value.</span>
<a name="l01112"></a>01112 <span class="comment">     * - write 1 to bit 8 of FDIRCMD register &amp;</span>
<a name="l01113"></a>01113 <span class="comment">     * - write 0 to bit 8 of FDIRCMD register</span>
<a name="l01114"></a>01114 <span class="comment">     */</span>
<a name="l01115"></a>01115     IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD,
<a name="l01116"></a>01116                     (IXGBE_READ_REG(hw, IXGBE_FDIRCMD) |
<a name="l01117"></a>01117                      IXGBE_FDIRCMD_CLEARHT));
<a name="l01118"></a>01118     IXGBE_WRITE_FLUSH(hw);
<a name="l01119"></a>01119     IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD,
<a name="l01120"></a>01120                     (IXGBE_READ_REG(hw, IXGBE_FDIRCMD) &amp;
<a name="l01121"></a>01121                      ~IXGBE_FDIRCMD_CLEARHT));
<a name="l01122"></a>01122     IXGBE_WRITE_FLUSH(hw);
<a name="l01123"></a>01123     <span class="comment">/*</span>
<a name="l01124"></a>01124 <span class="comment">     * Clear FDIR Hash register to clear any leftover hashes</span>
<a name="l01125"></a>01125 <span class="comment">     * waiting to be programmed.</span>
<a name="l01126"></a>01126 <span class="comment">     */</span>
<a name="l01127"></a>01127     IXGBE_WRITE_REG(hw, IXGBE_FDIRHASH, 0x00);
<a name="l01128"></a>01128     IXGBE_WRITE_FLUSH(hw);
<a name="l01129"></a>01129 
<a name="l01130"></a>01130     IXGBE_WRITE_REG(hw, IXGBE_FDIRCTRL, fdirctrl);
<a name="l01131"></a>01131     IXGBE_WRITE_FLUSH(hw);
<a name="l01132"></a>01132 
<a name="l01133"></a>01133     <span class="comment">/* Poll init-done after we write FDIRCTRL register */</span>
<a name="l01134"></a>01134     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_FDIR_INIT_DONE_POLL; i++) {
<a name="l01135"></a>01135         <span class="keywordflow">if</span> (IXGBE_READ_REG(hw, IXGBE_FDIRCTRL) &amp;
<a name="l01136"></a>01136                            IXGBE_FDIRCTRL_INIT_DONE)
<a name="l01137"></a>01137             <span class="keywordflow">break</span>;
<a name="l01138"></a>01138         udelay(10);
<a name="l01139"></a>01139     }
<a name="l01140"></a>01140     <span class="keywordflow">if</span> (i &gt;= IXGBE_FDIR_INIT_DONE_POLL) {
<a name="l01141"></a>01141         hw_dbg(hw, <span class="stringliteral">&quot;Flow Director Signature poll time exceeded!\n&quot;</span>);
<a name="l01142"></a>01142         <span class="keywordflow">return</span> IXGBE_ERR_FDIR_REINIT_FAILED;
<a name="l01143"></a>01143     }
<a name="l01144"></a>01144 
<a name="l01145"></a>01145     <span class="comment">/* Clear FDIR statistics registers (read to clear) */</span>
<a name="l01146"></a>01146     IXGBE_READ_REG(hw, IXGBE_FDIRUSTAT);
<a name="l01147"></a>01147     IXGBE_READ_REG(hw, IXGBE_FDIRFSTAT);
<a name="l01148"></a>01148     IXGBE_READ_REG(hw, IXGBE_FDIRMATCH);
<a name="l01149"></a>01149     IXGBE_READ_REG(hw, IXGBE_FDIRMISS);
<a name="l01150"></a>01150     IXGBE_READ_REG(hw, IXGBE_FDIRLEN);
<a name="l01151"></a>01151 
<a name="l01152"></a>01152     <span class="keywordflow">return</span> 0;
<a name="l01153"></a>01153 }
<a name="l01154"></a>01154 
<a name="l01160"></a>01160 s32 ixgbe_init_fdir_signature_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 pballoc)
<a name="l01161"></a>01161 {
<a name="l01162"></a>01162     u32 fdirctrl = 0;
<a name="l01163"></a>01163     u32 pbsize;
<a name="l01164"></a>01164     <span class="keywordtype">int</span> i;
<a name="l01165"></a>01165 
<a name="l01166"></a>01166     <span class="comment">/*</span>
<a name="l01167"></a>01167 <span class="comment">     * Before enabling Flow Director, the Rx Packet Buffer size</span>
<a name="l01168"></a>01168 <span class="comment">     * must be reduced.  The new value is the current size minus</span>
<a name="l01169"></a>01169 <span class="comment">     * flow director memory usage size.</span>
<a name="l01170"></a>01170 <span class="comment">     */</span>
<a name="l01171"></a>01171     pbsize = (1 &lt;&lt; (IXGBE_FDIR_PBALLOC_SIZE_SHIFT + pballoc));
<a name="l01172"></a>01172     IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(0),
<a name="l01173"></a>01173         (IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(0)) - pbsize));
<a name="l01174"></a>01174 
<a name="l01175"></a>01175     <span class="comment">/*</span>
<a name="l01176"></a>01176 <span class="comment">     * The defaults in the HW for RX PB 1-7 are not zero and so should be</span>
<a name="l01177"></a>01177 <span class="comment">     * intialized to zero for non DCB mode otherwise actual total RX PB</span>
<a name="l01178"></a>01178 <span class="comment">     * would be bigger than programmed and filter space would run into</span>
<a name="l01179"></a>01179 <span class="comment">     * the PB 0 region.</span>
<a name="l01180"></a>01180 <span class="comment">     */</span>
<a name="l01181"></a>01181     <span class="keywordflow">for</span> (i = 1; i &lt; 8; i++)
<a name="l01182"></a>01182         IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), 0);
<a name="l01183"></a>01183 
<a name="l01184"></a>01184     <span class="comment">/* Send interrupt when 64 filters are left */</span>
<a name="l01185"></a>01185     fdirctrl |= 4 &lt;&lt; IXGBE_FDIRCTRL_FULL_THRESH_SHIFT;
<a name="l01186"></a>01186 
<a name="l01187"></a>01187     <span class="comment">/* Set the maximum length per hash bucket to 0xA filters */</span>
<a name="l01188"></a>01188     fdirctrl |= 0xA &lt;&lt; IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT;
<a name="l01189"></a>01189 
<a name="l01190"></a>01190     <span class="keywordflow">switch</span> (pballoc) {
<a name="l01191"></a>01191     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_64K:
<a name="l01192"></a>01192         <span class="comment">/* 8k - 1 signature filters */</span>
<a name="l01193"></a>01193         fdirctrl |= IXGBE_FDIRCTRL_PBALLOC_64K;
<a name="l01194"></a>01194         <span class="keywordflow">break</span>;
<a name="l01195"></a>01195     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_128K:
<a name="l01196"></a>01196         <span class="comment">/* 16k - 1 signature filters */</span>
<a name="l01197"></a>01197         fdirctrl |= IXGBE_FDIRCTRL_PBALLOC_128K;
<a name="l01198"></a>01198         <span class="keywordflow">break</span>;
<a name="l01199"></a>01199     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_256K:
<a name="l01200"></a>01200         <span class="comment">/* 32k - 1 signature filters */</span>
<a name="l01201"></a>01201         fdirctrl |= IXGBE_FDIRCTRL_PBALLOC_256K;
<a name="l01202"></a>01202         <span class="keywordflow">break</span>;
<a name="l01203"></a>01203     <span class="keywordflow">default</span>:
<a name="l01204"></a>01204         <span class="comment">/* bad value */</span>
<a name="l01205"></a>01205         <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01206"></a>01206     };
<a name="l01207"></a>01207 
<a name="l01208"></a>01208     <span class="comment">/* Move the flexible bytes to use the ethertype - shift 6 words */</span>
<a name="l01209"></a>01209     fdirctrl |= (0x6 &lt;&lt; IXGBE_FDIRCTRL_FLEX_SHIFT);
<a name="l01210"></a>01210 
<a name="l01211"></a>01211 
<a name="l01212"></a>01212     <span class="comment">/* Prime the keys for hashing */</span>
<a name="l01213"></a>01213     IXGBE_WRITE_REG(hw, IXGBE_FDIRHKEY, IXGBE_ATR_BUCKET_HASH_KEY);
<a name="l01214"></a>01214     IXGBE_WRITE_REG(hw, IXGBE_FDIRSKEY, IXGBE_ATR_SIGNATURE_HASH_KEY);
<a name="l01215"></a>01215 
<a name="l01216"></a>01216     <span class="comment">/*</span>
<a name="l01217"></a>01217 <span class="comment">     * Poll init-done after we write the register.  Estimated times:</span>
<a name="l01218"></a>01218 <span class="comment">     *      10G: PBALLOC = 11b, timing is 60us</span>
<a name="l01219"></a>01219 <span class="comment">     *       1G: PBALLOC = 11b, timing is 600us</span>
<a name="l01220"></a>01220 <span class="comment">     *     100M: PBALLOC = 11b, timing is 6ms</span>
<a name="l01221"></a>01221 <span class="comment">     *</span>
<a name="l01222"></a>01222 <span class="comment">     *     Multiple these timings by 4 if under full Rx load</span>
<a name="l01223"></a>01223 <span class="comment">     *</span>
<a name="l01224"></a>01224 <span class="comment">     * So we&#39;ll poll for IXGBE_FDIR_INIT_DONE_POLL times, sleeping for</span>
<a name="l01225"></a>01225 <span class="comment">     * 1 msec per poll time.  If we&#39;re at line rate and drop to 100M, then</span>
<a name="l01226"></a>01226 <span class="comment">     * this might not finish in our poll time, but we can live with that</span>
<a name="l01227"></a>01227 <span class="comment">     * for now.</span>
<a name="l01228"></a>01228 <span class="comment">     */</span>
<a name="l01229"></a>01229     IXGBE_WRITE_REG(hw, IXGBE_FDIRCTRL, fdirctrl);
<a name="l01230"></a>01230     IXGBE_WRITE_FLUSH(hw);
<a name="l01231"></a>01231     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_FDIR_INIT_DONE_POLL; i++) {
<a name="l01232"></a>01232         <span class="keywordflow">if</span> (IXGBE_READ_REG(hw, IXGBE_FDIRCTRL) &amp;
<a name="l01233"></a>01233                            IXGBE_FDIRCTRL_INIT_DONE)
<a name="l01234"></a>01234             <span class="keywordflow">break</span>;
<a name="l01235"></a>01235         msleep(1);
<a name="l01236"></a>01236     }
<a name="l01237"></a>01237     <span class="keywordflow">if</span> (i &gt;= IXGBE_FDIR_INIT_DONE_POLL)
<a name="l01238"></a>01238         hw_dbg(hw, <span class="stringliteral">&quot;Flow Director Signature poll time exceeded!\n&quot;</span>);
<a name="l01239"></a>01239 
<a name="l01240"></a>01240     <span class="keywordflow">return</span> 0;
<a name="l01241"></a>01241 }
<a name="l01242"></a>01242 
<a name="l01248"></a>01248 s32 ixgbe_init_fdir_perfect_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 pballoc)
<a name="l01249"></a>01249 {
<a name="l01250"></a>01250     u32 fdirctrl = 0;
<a name="l01251"></a>01251     u32 pbsize;
<a name="l01252"></a>01252     <span class="keywordtype">int</span> i;
<a name="l01253"></a>01253 
<a name="l01254"></a>01254     <span class="comment">/*</span>
<a name="l01255"></a>01255 <span class="comment">     * Before enabling Flow Director, the Rx Packet Buffer size</span>
<a name="l01256"></a>01256 <span class="comment">     * must be reduced.  The new value is the current size minus</span>
<a name="l01257"></a>01257 <span class="comment">     * flow director memory usage size.</span>
<a name="l01258"></a>01258 <span class="comment">     */</span>
<a name="l01259"></a>01259     pbsize = (1 &lt;&lt; (IXGBE_FDIR_PBALLOC_SIZE_SHIFT + pballoc));
<a name="l01260"></a>01260     IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(0),
<a name="l01261"></a>01261         (IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(0)) - pbsize));
<a name="l01262"></a>01262 
<a name="l01263"></a>01263     <span class="comment">/*</span>
<a name="l01264"></a>01264 <span class="comment">     * The defaults in the HW for RX PB 1-7 are not zero and so should be</span>
<a name="l01265"></a>01265 <span class="comment">     * intialized to zero for non DCB mode otherwise actual total RX PB</span>
<a name="l01266"></a>01266 <span class="comment">     * would be bigger than programmed and filter space would run into</span>
<a name="l01267"></a>01267 <span class="comment">     * the PB 0 region.</span>
<a name="l01268"></a>01268 <span class="comment">     */</span>
<a name="l01269"></a>01269     <span class="keywordflow">for</span> (i = 1; i &lt; 8; i++)
<a name="l01270"></a>01270         IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), 0);
<a name="l01271"></a>01271 
<a name="l01272"></a>01272     <span class="comment">/* Send interrupt when 64 filters are left */</span>
<a name="l01273"></a>01273     fdirctrl |= 4 &lt;&lt; IXGBE_FDIRCTRL_FULL_THRESH_SHIFT;
<a name="l01274"></a>01274 
<a name="l01275"></a>01275     <span class="comment">/* Initialize the drop queue to Rx queue 127 */</span>
<a name="l01276"></a>01276     fdirctrl |= (127 &lt;&lt; IXGBE_FDIRCTRL_DROP_Q_SHIFT);
<a name="l01277"></a>01277 
<a name="l01278"></a>01278     <span class="keywordflow">switch</span> (pballoc) {
<a name="l01279"></a>01279     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_64K:
<a name="l01280"></a>01280         <span class="comment">/* 2k - 1 perfect filters */</span>
<a name="l01281"></a>01281         fdirctrl |= IXGBE_FDIRCTRL_PBALLOC_64K;
<a name="l01282"></a>01282         <span class="keywordflow">break</span>;
<a name="l01283"></a>01283     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_128K:
<a name="l01284"></a>01284         <span class="comment">/* 4k - 1 perfect filters */</span>
<a name="l01285"></a>01285         fdirctrl |= IXGBE_FDIRCTRL_PBALLOC_128K;
<a name="l01286"></a>01286         <span class="keywordflow">break</span>;
<a name="l01287"></a>01287     <span class="keywordflow">case</span> IXGBE_FDIR_PBALLOC_256K:
<a name="l01288"></a>01288         <span class="comment">/* 8k - 1 perfect filters */</span>
<a name="l01289"></a>01289         fdirctrl |= IXGBE_FDIRCTRL_PBALLOC_256K;
<a name="l01290"></a>01290         <span class="keywordflow">break</span>;
<a name="l01291"></a>01291     <span class="keywordflow">default</span>:
<a name="l01292"></a>01292         <span class="comment">/* bad value */</span>
<a name="l01293"></a>01293         <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01294"></a>01294     };
<a name="l01295"></a>01295 
<a name="l01296"></a>01296     <span class="comment">/* Turn perfect match filtering on */</span>
<a name="l01297"></a>01297     fdirctrl |= IXGBE_FDIRCTRL_PERFECT_MATCH;
<a name="l01298"></a>01298     fdirctrl |= IXGBE_FDIRCTRL_REPORT_STATUS;
<a name="l01299"></a>01299 
<a name="l01300"></a>01300     <span class="comment">/* Move the flexible bytes to use the ethertype - shift 6 words */</span>
<a name="l01301"></a>01301     fdirctrl |= (0x6 &lt;&lt; IXGBE_FDIRCTRL_FLEX_SHIFT);
<a name="l01302"></a>01302 
<a name="l01303"></a>01303     <span class="comment">/* Prime the keys for hashing */</span>
<a name="l01304"></a>01304     IXGBE_WRITE_REG(hw, IXGBE_FDIRHKEY, IXGBE_ATR_BUCKET_HASH_KEY);
<a name="l01305"></a>01305     IXGBE_WRITE_REG(hw, IXGBE_FDIRSKEY,IXGBE_ATR_SIGNATURE_HASH_KEY);
<a name="l01306"></a>01306 
<a name="l01307"></a>01307     <span class="comment">/*</span>
<a name="l01308"></a>01308 <span class="comment">     * Poll init-done after we write the register.  Estimated times:</span>
<a name="l01309"></a>01309 <span class="comment">     *      10G: PBALLOC = 11b, timing is 60us</span>
<a name="l01310"></a>01310 <span class="comment">     *       1G: PBALLOC = 11b, timing is 600us</span>
<a name="l01311"></a>01311 <span class="comment">     *     100M: PBALLOC = 11b, timing is 6ms</span>
<a name="l01312"></a>01312 <span class="comment">     *</span>
<a name="l01313"></a>01313 <span class="comment">     *     Multiple these timings by 4 if under full Rx load</span>
<a name="l01314"></a>01314 <span class="comment">     *</span>
<a name="l01315"></a>01315 <span class="comment">     * So we&#39;ll poll for IXGBE_FDIR_INIT_DONE_POLL times, sleeping for</span>
<a name="l01316"></a>01316 <span class="comment">     * 1 msec per poll time.  If we&#39;re at line rate and drop to 100M, then</span>
<a name="l01317"></a>01317 <span class="comment">     * this might not finish in our poll time, but we can live with that</span>
<a name="l01318"></a>01318 <span class="comment">     * for now.</span>
<a name="l01319"></a>01319 <span class="comment">     */</span>
<a name="l01320"></a>01320 
<a name="l01321"></a>01321     <span class="comment">/* Set the maximum length per hash bucket to 0xA filters */</span>
<a name="l01322"></a>01322     fdirctrl |= (0xA &lt;&lt; IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT);
<a name="l01323"></a>01323 
<a name="l01324"></a>01324     IXGBE_WRITE_REG(hw, IXGBE_FDIRCTRL, fdirctrl);
<a name="l01325"></a>01325     IXGBE_WRITE_FLUSH(hw);
<a name="l01326"></a>01326     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_FDIR_INIT_DONE_POLL; i++) {
<a name="l01327"></a>01327         <span class="keywordflow">if</span> (IXGBE_READ_REG(hw, IXGBE_FDIRCTRL) &amp;
<a name="l01328"></a>01328                            IXGBE_FDIRCTRL_INIT_DONE)
<a name="l01329"></a>01329             <span class="keywordflow">break</span>;
<a name="l01330"></a>01330         msleep(1);
<a name="l01331"></a>01331     }
<a name="l01332"></a>01332     <span class="keywordflow">if</span> (i &gt;= IXGBE_FDIR_INIT_DONE_POLL)
<a name="l01333"></a>01333         hw_dbg(hw, <span class="stringliteral">&quot;Flow Director Perfect poll time exceeded!\n&quot;</span>);
<a name="l01334"></a>01334 
<a name="l01335"></a>01335     <span class="keywordflow">return</span> 0;
<a name="l01336"></a>01336 }
<a name="l01337"></a>01337 
<a name="l01343"></a>01343 u16 ixgbe_atr_compute_hash_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *atr_input,
<a name="l01344"></a>01344                  u32 key)
<a name="l01345"></a>01345 {
<a name="l01346"></a>01346     <span class="comment">/*</span>
<a name="l01347"></a>01347 <span class="comment">     * The algorithm is as follows:</span>
<a name="l01348"></a>01348 <span class="comment">     *    Hash[15:0] = Sum { S[n] x K[n+16] }, n = 0...350</span>
<a name="l01349"></a>01349 <span class="comment">     *    where Sum {A[n]}, n = 0...n is bitwise XOR of A[0], A[1]...A[n]</span>
<a name="l01350"></a>01350 <span class="comment">     *    and A[n] x B[n] is bitwise AND between same length strings</span>
<a name="l01351"></a>01351 <span class="comment">     *</span>
<a name="l01352"></a>01352 <span class="comment">     *    K[n] is 16 bits, defined as:</span>
<a name="l01353"></a>01353 <span class="comment">     *       for n modulo 32 &gt;= 15, K[n] = K[n % 32 : (n % 32) - 15]</span>
<a name="l01354"></a>01354 <span class="comment">     *       for n modulo 32 &lt; 15, K[n] =</span>
<a name="l01355"></a>01355 <span class="comment">     *             K[(n % 32:0) | (31:31 - (14 - (n % 32)))]</span>
<a name="l01356"></a>01356 <span class="comment">     *</span>
<a name="l01357"></a>01357 <span class="comment">     *    S[n] is 16 bits, defined as:</span>
<a name="l01358"></a>01358 <span class="comment">     *       for n &gt;= 15, S[n] = S[n:n - 15]</span>
<a name="l01359"></a>01359 <span class="comment">     *       for n &lt; 15, S[n] = S[(n:0) | (350:350 - (14 - n))]</span>
<a name="l01360"></a>01360 <span class="comment">     *</span>
<a name="l01361"></a>01361 <span class="comment">     *    To simplify for programming, the algorithm is implemented</span>
<a name="l01362"></a>01362 <span class="comment">     *    in software this way:</span>
<a name="l01363"></a>01363 <span class="comment">     *</span>
<a name="l01364"></a>01364 <span class="comment">     *    key[31:0], hi_hash_dword[31:0], lo_hash_dword[31:0], hash[15:0]</span>
<a name="l01365"></a>01365 <span class="comment">     *</span>
<a name="l01366"></a>01366 <span class="comment">     *    for (i = 0; i &lt; 352; i+=32)</span>
<a name="l01367"></a>01367 <span class="comment">     *        hi_hash_dword[31:0] ^= Stream[(i+31):i];</span>
<a name="l01368"></a>01368 <span class="comment">     *</span>
<a name="l01369"></a>01369 <span class="comment">     *    lo_hash_dword[15:0]  ^= Stream[15:0];</span>
<a name="l01370"></a>01370 <span class="comment">     *    lo_hash_dword[15:0]  ^= hi_hash_dword[31:16];</span>
<a name="l01371"></a>01371 <span class="comment">     *    lo_hash_dword[31:16] ^= hi_hash_dword[15:0];</span>
<a name="l01372"></a>01372 <span class="comment">     *</span>
<a name="l01373"></a>01373 <span class="comment">     *    hi_hash_dword[31:0]  ^= Stream[351:320];</span>
<a name="l01374"></a>01374 <span class="comment">     *</span>
<a name="l01375"></a>01375 <span class="comment">     *    if(key[0])</span>
<a name="l01376"></a>01376 <span class="comment">     *        hash[15:0] ^= Stream[15:0];</span>
<a name="l01377"></a>01377 <span class="comment">     *</span>
<a name="l01378"></a>01378 <span class="comment">     *    for (i = 0; i &lt; 16; i++) {</span>
<a name="l01379"></a>01379 <span class="comment">     *        if (key[i])</span>
<a name="l01380"></a>01380 <span class="comment">     *            hash[15:0] ^= lo_hash_dword[(i+15):i];</span>
<a name="l01381"></a>01381 <span class="comment">     *        if (key[i + 16])</span>
<a name="l01382"></a>01382 <span class="comment">     *            hash[15:0] ^= hi_hash_dword[(i+15):i];</span>
<a name="l01383"></a>01383 <span class="comment">     *    }</span>
<a name="l01384"></a>01384 <span class="comment">     *</span>
<a name="l01385"></a>01385 <span class="comment">     */</span>
<a name="l01386"></a>01386     __be32 common_hash_dword = 0;
<a name="l01387"></a>01387     u32 hi_hash_dword, lo_hash_dword;
<a name="l01388"></a>01388     u16 hash_result = 0;
<a name="l01389"></a>01389     u8  i;
<a name="l01390"></a>01390 
<a name="l01391"></a>01391     <span class="comment">/*</span>
<a name="l01392"></a>01392 <span class="comment">     * the hi_hash_dword starts with vlan_id, the lo_hash_dword starts</span>
<a name="l01393"></a>01393 <span class="comment">     * and ends with it, the vlan at the end is added via the word swapped</span>
<a name="l01394"></a>01394 <span class="comment">     * xor with the hi_hash_dword a few lines down.</span>
<a name="l01395"></a>01395 <span class="comment">     */</span>
<a name="l01396"></a>01396     hi_hash_dword = IXGBE_NTOHL(atr_input-&gt;dword_stream[0]) &amp; 0x0000FFFF;
<a name="l01397"></a>01397     lo_hash_dword = hi_hash_dword;
<a name="l01398"></a>01398 
<a name="l01399"></a>01399     <span class="comment">/* generate common hash dword */</span>
<a name="l01400"></a>01400     <span class="keywordflow">for</span> (i = 1; i &lt; 11; i++)
<a name="l01401"></a>01401         common_hash_dword ^= (u32)atr_input-&gt;dword_stream[i];
<a name="l01402"></a>01402     hi_hash_dword ^= IXGBE_NTOHL(common_hash_dword);
<a name="l01403"></a>01403 
<a name="l01404"></a>01404     <span class="comment">/* low dword is word swapped version of common with vlan added */</span>
<a name="l01405"></a>01405     lo_hash_dword ^= (hi_hash_dword &gt;&gt; 16) | (hi_hash_dword &lt;&lt; 16);
<a name="l01406"></a>01406 
<a name="l01407"></a>01407     <span class="comment">/* hi dword is common dword with l4type and vm_pool shifted */</span>
<a name="l01408"></a>01408     hi_hash_dword ^= IXGBE_NTOHL(atr_input-&gt;dword_stream[10]) &lt;&lt; 16;
<a name="l01409"></a>01409 
<a name="l01410"></a>01410     <span class="comment">/*</span>
<a name="l01411"></a>01411 <span class="comment">     * Process all 32 bits of the 2 keys 2 bits at a time</span>
<a name="l01412"></a>01412 <span class="comment">     *</span>
<a name="l01413"></a>01413 <span class="comment">     * Bit flip vlan from hash result if hash key has bit 0 set, the</span>
<a name="l01414"></a>01414 <span class="comment">     * reason for doing this is because the hash generation shouldn&#39;t</span>
<a name="l01415"></a>01415 <span class="comment">     * start until bit 1 in the stream so we need to cancel out a vlan</span>
<a name="l01416"></a>01416 <span class="comment">     * if it was added starting at bit 0.</span>
<a name="l01417"></a>01417 <span class="comment">     */</span>
<a name="l01418"></a>01418     <span class="keywordflow">if</span> (key &amp; 0x0001) {
<a name="l01419"></a>01419         hash_result ^= IXGBE_NTOHL(atr_input-&gt;dword_stream[0]) &amp;
<a name="l01420"></a>01420                    0x0FFFF;
<a name="l01421"></a>01421         hash_result ^= lo_hash_dword;
<a name="l01422"></a>01422     }
<a name="l01423"></a>01423     <span class="keywordflow">if</span> (key &amp; 0x00010000)
<a name="l01424"></a>01424         hash_result ^= hi_hash_dword;
<a name="l01425"></a>01425 
<a name="l01426"></a>01426     <span class="comment">/* process the remaining bits in the key */</span>
<a name="l01427"></a>01427     <span class="keywordflow">for</span> (i = 1; i &lt; 16; i++) {
<a name="l01428"></a>01428         <span class="keywordflow">if</span> (key &amp; (0x0001 &lt;&lt; i))
<a name="l01429"></a>01429             hash_result ^= lo_hash_dword &gt;&gt; i;
<a name="l01430"></a>01430         <span class="keywordflow">if</span> (key &amp; (0x00010000 &lt;&lt; i))
<a name="l01431"></a>01431             hash_result ^= hi_hash_dword &gt;&gt; i;
<a name="l01432"></a>01432     }
<a name="l01433"></a>01433 
<a name="l01434"></a>01434     <span class="keywordflow">return</span> hash_result;
<a name="l01435"></a>01435 }
<a name="l01436"></a>01436 
<a name="l01437"></a>01437 <span class="comment">/*</span>
<a name="l01438"></a>01438 <span class="comment"> * These defines allow us to quickly generate all of the necessary instructions</span>
<a name="l01439"></a>01439 <span class="comment"> * in the function below by simply calling out IXGBE_COMPUTE_SIG_HASH_ITERATION</span>
<a name="l01440"></a>01440 <span class="comment"> * for values 0 through 15</span>
<a name="l01441"></a>01441 <span class="comment"> */</span>
<a name="l01442"></a>01442 <span class="preprocessor">#define IXGBE_ATR_COMMON_HASH_KEY \</span>
<a name="l01443"></a>01443 <span class="preprocessor">        (IXGBE_ATR_BUCKET_HASH_KEY &amp; IXGBE_ATR_SIGNATURE_HASH_KEY)</span>
<a name="l01444"></a>01444 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_COMPUTE_SIG_HASH_ITERATION(_n) \</span>
<a name="l01445"></a>01445 <span class="preprocessor">do { \</span>
<a name="l01446"></a>01446 <span class="preprocessor">    u32 n = (_n); \</span>
<a name="l01447"></a>01447 <span class="preprocessor">    if (IXGBE_ATR_COMMON_HASH_KEY &amp; (0x01 &lt;&lt; n)) { \</span>
<a name="l01448"></a>01448 <span class="preprocessor">        if (n == 0) \</span>
<a name="l01449"></a>01449 <span class="preprocessor">            common_hash ^= \</span>
<a name="l01450"></a>01450 <span class="preprocessor">                IXGBE_NTOHL(atr_input-&gt;dword_stream[0]) &amp; \</span>
<a name="l01451"></a>01451 <span class="preprocessor">                0x0000FFFF; \</span>
<a name="l01452"></a>01452 <span class="preprocessor">        common_hash ^= lo_hash_dword &gt;&gt; n; \</span>
<a name="l01453"></a>01453 <span class="preprocessor">    } else if (IXGBE_ATR_BUCKET_HASH_KEY &amp; (0x01 &lt;&lt; n)) { \</span>
<a name="l01454"></a>01454 <span class="preprocessor">        if (n == 0) \</span>
<a name="l01455"></a>01455 <span class="preprocessor">            bucket_hash ^= \</span>
<a name="l01456"></a>01456 <span class="preprocessor">                IXGBE_NTOHL(atr_input-&gt;dword_stream[0]) &amp; \</span>
<a name="l01457"></a>01457 <span class="preprocessor">                0x0000FFFF; \</span>
<a name="l01458"></a>01458 <span class="preprocessor">        bucket_hash ^= lo_hash_dword &gt;&gt; n; \</span>
<a name="l01459"></a>01459 <span class="preprocessor">    } else if (IXGBE_ATR_SIGNATURE_HASH_KEY &amp; (0x01 &lt;&lt; n)) { \</span>
<a name="l01460"></a>01460 <span class="preprocessor">        if (n == 0) \</span>
<a name="l01461"></a>01461 <span class="preprocessor">            sig_hash ^= IXGBE_NTOHL(atr_input-&gt;dword_stream[0]) &amp; \</span>
<a name="l01462"></a>01462 <span class="preprocessor">                    0x0000FFFF; \</span>
<a name="l01463"></a>01463 <span class="preprocessor">        sig_hash ^= lo_hash_dword &gt;&gt; n; \</span>
<a name="l01464"></a>01464 <span class="preprocessor">    } \</span>
<a name="l01465"></a>01465 <span class="preprocessor">    if (IXGBE_ATR_COMMON_HASH_KEY &amp; (0x010000 &lt;&lt; n)) \</span>
<a name="l01466"></a>01466 <span class="preprocessor">        common_hash ^= hi_hash_dword &gt;&gt; n; \</span>
<a name="l01467"></a>01467 <span class="preprocessor">    else if (IXGBE_ATR_BUCKET_HASH_KEY &amp; (0x010000 &lt;&lt; n)) \</span>
<a name="l01468"></a>01468 <span class="preprocessor">        bucket_hash ^= hi_hash_dword &gt;&gt; n; \</span>
<a name="l01469"></a>01469 <span class="preprocessor">    else if (IXGBE_ATR_SIGNATURE_HASH_KEY &amp; (0x010000 &lt;&lt; n)) \</span>
<a name="l01470"></a>01470 <span class="preprocessor">        sig_hash ^= hi_hash_dword &gt;&gt; n; \</span>
<a name="l01471"></a>01471 <span class="preprocessor">} while (0);</span>
<a name="l01472"></a>01472 <span class="preprocessor"></span>
<a name="l01483"></a>01483 <span class="keyword">static</span> u32 ixgbe_atr_compute_sig_hash_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *atr_input)
<a name="l01484"></a>01484 {
<a name="l01485"></a>01485     u32 hi_hash_dword, lo_hash_dword;
<a name="l01486"></a>01486     u16 sig_hash = 0, bucket_hash = 0, common_hash = 0;
<a name="l01487"></a>01487 
<a name="l01488"></a>01488     <span class="comment">/*</span>
<a name="l01489"></a>01489 <span class="comment">     * the hi_hash_dword starts with vlan_id, the lo_hash_dword starts</span>
<a name="l01490"></a>01490 <span class="comment">     * and ends with it, the vlan at the end is added via the word swapped</span>
<a name="l01491"></a>01491 <span class="comment">     * xor with the hi_hash_dword a few lines down.  The part masked off</span>
<a name="l01492"></a>01492 <span class="comment">     * is the part of the hash reserved to 0.</span>
<a name="l01493"></a>01493 <span class="comment">     */</span>
<a name="l01494"></a>01494     hi_hash_dword = IXGBE_NTOHL(atr_input-&gt;dword_stream[0]) &amp; 0x0000FFFF;
<a name="l01495"></a>01495     lo_hash_dword = hi_hash_dword;
<a name="l01496"></a>01496 
<a name="l01497"></a>01497     <span class="comment">/* generate common hash dword */</span>
<a name="l01498"></a>01498     hi_hash_dword ^= IXGBE_NTOHL(atr_input-&gt;dword_stream[1] ^
<a name="l01499"></a>01499                      atr_input-&gt;dword_stream[2] ^
<a name="l01500"></a>01500                      atr_input-&gt;dword_stream[3] ^
<a name="l01501"></a>01501                      atr_input-&gt;dword_stream[4] ^
<a name="l01502"></a>01502                      atr_input-&gt;dword_stream[5] ^
<a name="l01503"></a>01503                      atr_input-&gt;dword_stream[6] ^
<a name="l01504"></a>01504                      atr_input-&gt;dword_stream[7] ^
<a name="l01505"></a>01505                      atr_input-&gt;dword_stream[8] ^
<a name="l01506"></a>01506                      atr_input-&gt;dword_stream[9] ^
<a name="l01507"></a>01507                      atr_input-&gt;dword_stream[10]);
<a name="l01508"></a>01508 
<a name="l01509"></a>01509     <span class="comment">/* low dword is word swapped version of common */</span>
<a name="l01510"></a>01510     lo_hash_dword ^= (hi_hash_dword &gt;&gt; 16) | (hi_hash_dword &lt;&lt; 16);
<a name="l01511"></a>01511 
<a name="l01512"></a>01512     <span class="comment">/* hi dword is common dword with l4type and vm_pool added */</span>
<a name="l01513"></a>01513     hi_hash_dword ^= IXGBE_NTOHL(atr_input-&gt;dword_stream[10]) &lt;&lt; 16;
<a name="l01514"></a>01514 
<a name="l01515"></a>01515     <span class="comment">/*</span>
<a name="l01516"></a>01516 <span class="comment">     * Process all 32 bits of the 2 keys 2 bits at a time</span>
<a name="l01517"></a>01517 <span class="comment">     *</span>
<a name="l01518"></a>01518 <span class="comment">     * Bit flip vlan from hash result if hash key has bit 0 set, the</span>
<a name="l01519"></a>01519 <span class="comment">     * reason for doing this is because the hash generation shouldn&#39;t</span>
<a name="l01520"></a>01520 <span class="comment">     * start until bit 1 in the stream so we need to cancel out a vlan</span>
<a name="l01521"></a>01521 <span class="comment">     * if it was added starting at bit 0.</span>
<a name="l01522"></a>01522 <span class="comment">     */</span>
<a name="l01523"></a>01523     IXGBE_COMPUTE_SIG_HASH_ITERATION(0);
<a name="l01524"></a>01524     IXGBE_COMPUTE_SIG_HASH_ITERATION(1);
<a name="l01525"></a>01525     IXGBE_COMPUTE_SIG_HASH_ITERATION(2);
<a name="l01526"></a>01526     IXGBE_COMPUTE_SIG_HASH_ITERATION(3);
<a name="l01527"></a>01527     IXGBE_COMPUTE_SIG_HASH_ITERATION(4);
<a name="l01528"></a>01528     IXGBE_COMPUTE_SIG_HASH_ITERATION(5);
<a name="l01529"></a>01529     IXGBE_COMPUTE_SIG_HASH_ITERATION(6);
<a name="l01530"></a>01530     IXGBE_COMPUTE_SIG_HASH_ITERATION(7);
<a name="l01531"></a>01531     IXGBE_COMPUTE_SIG_HASH_ITERATION(8);
<a name="l01532"></a>01532     IXGBE_COMPUTE_SIG_HASH_ITERATION(9);
<a name="l01533"></a>01533     IXGBE_COMPUTE_SIG_HASH_ITERATION(10);
<a name="l01534"></a>01534     IXGBE_COMPUTE_SIG_HASH_ITERATION(11);
<a name="l01535"></a>01535     IXGBE_COMPUTE_SIG_HASH_ITERATION(12);
<a name="l01536"></a>01536     IXGBE_COMPUTE_SIG_HASH_ITERATION(13);
<a name="l01537"></a>01537     IXGBE_COMPUTE_SIG_HASH_ITERATION(14);
<a name="l01538"></a>01538     IXGBE_COMPUTE_SIG_HASH_ITERATION(15);
<a name="l01539"></a>01539 
<a name="l01540"></a>01540     <span class="comment">/* combine common_hash result with signature and bucket hashes */</span>
<a name="l01541"></a>01541     sig_hash ^= common_hash;
<a name="l01542"></a>01542     bucket_hash ^= common_hash;
<a name="l01543"></a>01543 
<a name="l01544"></a>01544     <span class="comment">/* return completed signature hash */</span>
<a name="l01545"></a>01545     <span class="keywordflow">return</span> ((u32)sig_hash &lt;&lt; 16) | (bucket_hash &amp; IXGBE_ATR_HASH_MASK);
<a name="l01546"></a>01546 }
<a name="l01547"></a>01547 
<a name="l01553"></a>01553 s32 ixgbe_atr_set_vlan_id_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, __be16 vlan)
<a name="l01554"></a>01554 {
<a name="l01555"></a>01555     input-&gt;formatted.vlan_id = vlan;
<a name="l01556"></a>01556 
<a name="l01557"></a>01557     <span class="keywordflow">return</span> 0;
<a name="l01558"></a>01558 }
<a name="l01559"></a>01559 
<a name="l01565"></a>01565 s32 ixgbe_atr_set_src_ipv4_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, __be32 src_addr)
<a name="l01566"></a>01566 {
<a name="l01567"></a>01567     input-&gt;formatted.src_ip[0] = src_addr;
<a name="l01568"></a>01568 
<a name="l01569"></a>01569     <span class="keywordflow">return</span> 0;
<a name="l01570"></a>01570 }
<a name="l01571"></a>01571 
<a name="l01577"></a>01577 s32 ixgbe_atr_set_dst_ipv4_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, __be32 dst_addr)
<a name="l01578"></a>01578 {
<a name="l01579"></a>01579     input-&gt;formatted.dst_ip[0] = dst_addr;
<a name="l01580"></a>01580 
<a name="l01581"></a>01581     <span class="keywordflow">return</span> 0;
<a name="l01582"></a>01582 }
<a name="l01583"></a>01583 
<a name="l01592"></a>01592 s32 ixgbe_atr_set_src_ipv6_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input,
<a name="l01593"></a>01593                                  __be32 src_addr_0, __be32 src_addr_1,
<a name="l01594"></a>01594                                  __be32 src_addr_2, __be32 src_addr_3)
<a name="l01595"></a>01595 {
<a name="l01596"></a>01596     input-&gt;formatted.src_ip[0] = src_addr_0;
<a name="l01597"></a>01597     input-&gt;formatted.src_ip[1] = src_addr_1;
<a name="l01598"></a>01598     input-&gt;formatted.src_ip[2] = src_addr_2;
<a name="l01599"></a>01599     input-&gt;formatted.src_ip[3] = src_addr_3;
<a name="l01600"></a>01600 
<a name="l01601"></a>01601     <span class="keywordflow">return</span> 0;
<a name="l01602"></a>01602 }
<a name="l01603"></a>01603 
<a name="l01612"></a>01612 s32 ixgbe_atr_set_dst_ipv6_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input,
<a name="l01613"></a>01613                                  __be32 dst_addr_0, __be32 dst_addr_1,
<a name="l01614"></a>01614                                  __be32 dst_addr_2, __be32 dst_addr_3)
<a name="l01615"></a>01615 {
<a name="l01616"></a>01616     input-&gt;formatted.dst_ip[0] = dst_addr_0;
<a name="l01617"></a>01617     input-&gt;formatted.dst_ip[1] = dst_addr_1;
<a name="l01618"></a>01618     input-&gt;formatted.dst_ip[2] = dst_addr_2;
<a name="l01619"></a>01619     input-&gt;formatted.dst_ip[3] = dst_addr_3;
<a name="l01620"></a>01620 
<a name="l01621"></a>01621     <span class="keywordflow">return</span> 0;
<a name="l01622"></a>01622 }
<a name="l01623"></a>01623 
<a name="l01629"></a>01629 s32 ixgbe_atr_set_src_port_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, __be16 src_port)
<a name="l01630"></a>01630 {
<a name="l01631"></a>01631     input-&gt;formatted.src_port = src_port;
<a name="l01632"></a>01632 
<a name="l01633"></a>01633     <span class="keywordflow">return</span> 0;
<a name="l01634"></a>01634 }
<a name="l01635"></a>01635 
<a name="l01641"></a>01641 s32 ixgbe_atr_set_dst_port_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, __be16 dst_port)
<a name="l01642"></a>01642 {
<a name="l01643"></a>01643     input-&gt;formatted.dst_port = dst_port;
<a name="l01644"></a>01644 
<a name="l01645"></a>01645     <span class="keywordflow">return</span> 0;
<a name="l01646"></a>01646 }
<a name="l01647"></a>01647 
<a name="l01653"></a>01653 s32 ixgbe_atr_set_flex_byte_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, __be16 flex_bytes)
<a name="l01654"></a>01654 {
<a name="l01655"></a>01655     input-&gt;formatted.flex_bytes = flex_bytes;
<a name="l01656"></a>01656 
<a name="l01657"></a>01657     <span class="keywordflow">return</span> 0;
<a name="l01658"></a>01658 }
<a name="l01659"></a>01659 
<a name="l01665"></a>01665 s32 ixgbe_atr_set_vm_pool_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, u8 vm_pool)
<a name="l01666"></a>01666 {
<a name="l01667"></a>01667     input-&gt;formatted.vm_pool = vm_pool;
<a name="l01668"></a>01668 
<a name="l01669"></a>01669     <span class="keywordflow">return</span> 0;
<a name="l01670"></a>01670 }
<a name="l01671"></a>01671 
<a name="l01680"></a>01680 s32 ixgbe_atr_set_l4type_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, u8 l4type)
<a name="l01681"></a>01681 {
<a name="l01682"></a>01682     input-&gt;formatted.flow_type = l4type;
<a name="l01683"></a>01683 
<a name="l01684"></a>01684     <span class="keywordflow">return</span> 0;
<a name="l01685"></a>01685 }
<a name="l01686"></a>01686 
<a name="l01692"></a>01692 s32 ixgbe_atr_get_vlan_id_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, __be16 *vlan)
<a name="l01693"></a>01693 {
<a name="l01694"></a>01694     *vlan = input-&gt;formatted.vlan_id;
<a name="l01695"></a>01695 
<a name="l01696"></a>01696     <span class="keywordflow">return</span> 0;
<a name="l01697"></a>01697 }
<a name="l01698"></a>01698 
<a name="l01704"></a>01704 s32 ixgbe_atr_get_src_ipv4_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, __be32 *src_addr)
<a name="l01705"></a>01705 {
<a name="l01706"></a>01706     *src_addr = input-&gt;formatted.src_ip[0];
<a name="l01707"></a>01707 
<a name="l01708"></a>01708     <span class="keywordflow">return</span> 0;
<a name="l01709"></a>01709 }
<a name="l01710"></a>01710 
<a name="l01716"></a>01716 s32 ixgbe_atr_get_dst_ipv4_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, __be32 *dst_addr)
<a name="l01717"></a>01717 {
<a name="l01718"></a>01718     *dst_addr = input-&gt;formatted.dst_ip[0];
<a name="l01719"></a>01719 
<a name="l01720"></a>01720     <span class="keywordflow">return</span> 0;
<a name="l01721"></a>01721 }
<a name="l01722"></a>01722 
<a name="l01731"></a>01731 s32 ixgbe_atr_get_src_ipv6_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input,
<a name="l01732"></a>01732                                  __be32 *src_addr_0, __be32 *src_addr_1,
<a name="l01733"></a>01733                                  __be32 *src_addr_2, __be32 *src_addr_3)
<a name="l01734"></a>01734 {
<a name="l01735"></a>01735     *src_addr_0 = input-&gt;formatted.src_ip[0];
<a name="l01736"></a>01736     *src_addr_1 = input-&gt;formatted.src_ip[1];
<a name="l01737"></a>01737     *src_addr_2 = input-&gt;formatted.src_ip[2];
<a name="l01738"></a>01738     *src_addr_3 = input-&gt;formatted.src_ip[3];
<a name="l01739"></a>01739 
<a name="l01740"></a>01740     <span class="keywordflow">return</span> 0;
<a name="l01741"></a>01741 }
<a name="l01742"></a>01742 
<a name="l01751"></a>01751 s32 ixgbe_atr_get_dst_ipv6_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input,
<a name="l01752"></a>01752                                  __be32 *dst_addr_0, __be32 *dst_addr_1,
<a name="l01753"></a>01753                                  __be32 *dst_addr_2, __be32 *dst_addr_3)
<a name="l01754"></a>01754 {
<a name="l01755"></a>01755     *dst_addr_0 = input-&gt;formatted.dst_ip[0];
<a name="l01756"></a>01756     *dst_addr_1 = input-&gt;formatted.dst_ip[1];
<a name="l01757"></a>01757     *dst_addr_2 = input-&gt;formatted.dst_ip[2];
<a name="l01758"></a>01758     *dst_addr_3 = input-&gt;formatted.dst_ip[3];
<a name="l01759"></a>01759 
<a name="l01760"></a>01760     <span class="keywordflow">return</span> 0;
<a name="l01761"></a>01761 }
<a name="l01762"></a>01762 
<a name="l01773"></a>01773 s32 ixgbe_atr_get_src_port_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, __be16 *src_port)
<a name="l01774"></a>01774 {
<a name="l01775"></a>01775     *src_port = input-&gt;formatted.src_port;
<a name="l01776"></a>01776 
<a name="l01777"></a>01777     <span class="keywordflow">return</span> 0;
<a name="l01778"></a>01778 }
<a name="l01779"></a>01779 
<a name="l01790"></a>01790 s32 ixgbe_atr_get_dst_port_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, __be16 *dst_port)
<a name="l01791"></a>01791 {
<a name="l01792"></a>01792     *dst_port = input-&gt;formatted.dst_port;
<a name="l01793"></a>01793 
<a name="l01794"></a>01794     <span class="keywordflow">return</span> 0;
<a name="l01795"></a>01795 }
<a name="l01796"></a>01796 
<a name="l01802"></a>01802 s32 ixgbe_atr_get_flex_byte_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, __be16 *flex_bytes)
<a name="l01803"></a>01803 {
<a name="l01804"></a>01804     *flex_bytes = input-&gt;formatted.flex_bytes;
<a name="l01805"></a>01805 
<a name="l01806"></a>01806     <span class="keywordflow">return</span> 0;
<a name="l01807"></a>01807 }
<a name="l01808"></a>01808 
<a name="l01814"></a>01814 s32 ixgbe_atr_get_vm_pool_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, u8 *vm_pool)
<a name="l01815"></a>01815 {
<a name="l01816"></a>01816     *vm_pool = input-&gt;formatted.vm_pool;
<a name="l01817"></a>01817 
<a name="l01818"></a>01818     <span class="keywordflow">return</span> 0;
<a name="l01819"></a>01819 }
<a name="l01820"></a>01820 
<a name="l01829"></a>01829 s32 ixgbe_atr_get_l4type_82599(<span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input, u8 *l4type)
<a name="l01830"></a>01830 {
<a name="l01831"></a>01831     *l4type = input-&gt;formatted.flow_type;
<a name="l01832"></a>01832 
<a name="l01833"></a>01833     <span class="keywordflow">return</span> 0;
<a name="l01834"></a>01834 }
<a name="l01835"></a>01835 
<a name="l01842"></a>01842 s32 ixgbe_fdir_add_signature_filter_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l01843"></a>01843                                           <span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input,
<a name="l01844"></a>01844                                           u8 queue)
<a name="l01845"></a>01845 {
<a name="l01846"></a>01846     u64  fdirhashcmd;
<a name="l01847"></a>01847     u32  fdircmd;
<a name="l01848"></a>01848 
<a name="l01849"></a>01849     <span class="comment">/*</span>
<a name="l01850"></a>01850 <span class="comment">     * Get the flow_type in order to program FDIRCMD properly</span>
<a name="l01851"></a>01851 <span class="comment">     * lowest 2 bits are FDIRCMD.L4TYPE, third lowest bit is FDIRCMD.IPV6</span>
<a name="l01852"></a>01852 <span class="comment">     */</span>
<a name="l01853"></a>01853     <span class="keywordflow">switch</span> (input-&gt;formatted.flow_type) {
<a name="l01854"></a>01854     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_TCPV4:
<a name="l01855"></a>01855     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_UDPV4:
<a name="l01856"></a>01856     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_SCTPV4:
<a name="l01857"></a>01857     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_TCPV6:
<a name="l01858"></a>01858     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_UDPV6:
<a name="l01859"></a>01859     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_SCTPV6:
<a name="l01860"></a>01860         <span class="keywordflow">break</span>;
<a name="l01861"></a>01861     <span class="keywordflow">default</span>:
<a name="l01862"></a>01862         hw_dbg(hw, <span class="stringliteral">&quot; Error on flow type input\n&quot;</span>);
<a name="l01863"></a>01863         <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01864"></a>01864     }
<a name="l01865"></a>01865 
<a name="l01866"></a>01866     <span class="comment">/* configure FDIRCMD register */</span>
<a name="l01867"></a>01867     fdircmd = IXGBE_FDIRCMD_CMD_ADD_FLOW | IXGBE_FDIRCMD_FILTER_UPDATE |
<a name="l01868"></a>01868               IXGBE_FDIRCMD_LAST | IXGBE_FDIRCMD_QUEUE_EN;
<a name="l01869"></a>01869     fdircmd |= input-&gt;formatted.flow_type &lt;&lt; IXGBE_FDIRCMD_FLOW_TYPE_SHIFT;
<a name="l01870"></a>01870     fdircmd |= ((u32)queue &lt;&lt; IXGBE_FDIRCMD_RX_QUEUE_SHIFT);
<a name="l01871"></a>01871 
<a name="l01872"></a>01872     <span class="comment">/*</span>
<a name="l01873"></a>01873 <span class="comment">     * The lower 32-bits of fdirhashcmd is for FDIRHASH, the upper 32-bits</span>
<a name="l01874"></a>01874 <span class="comment">     * is for FDIRCMD.  Then do a 64-bit register write from FDIRHASH.</span>
<a name="l01875"></a>01875 <span class="comment">     */</span>
<a name="l01876"></a>01876     fdirhashcmd = ((u64)fdircmd &lt;&lt; 32) |
<a name="l01877"></a>01877               ixgbe_atr_compute_sig_hash_82599(input);
<a name="l01878"></a>01878     IXGBE_WRITE_REG64(hw, IXGBE_FDIRHASH, fdirhashcmd);
<a name="l01879"></a>01879 
<a name="l01880"></a>01880     hw_dbg(hw, <span class="stringliteral">&quot;Tx Queue=%x hash=%x\n&quot;</span>, queue, (u32)fdirhashcmd);
<a name="l01881"></a>01881 
<a name="l01882"></a>01882     <span class="keywordflow">return</span> 0;
<a name="l01883"></a>01883 }
<a name="l01884"></a>01884 
<a name="l01894"></a>01894 <span class="keyword">static</span> u32 ixgbe_get_fdirtcpm_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__atr__input__masks.html">ixgbe_atr_input_masks</a> *input_masks)
<a name="l01895"></a>01895 {
<a name="l01896"></a>01896     u32 mask = IXGBE_NTOHS(input_masks-&gt;dst_port_mask);
<a name="l01897"></a>01897     mask &lt;&lt;= IXGBE_FDIRTCPM_DPORTM_SHIFT;
<a name="l01898"></a>01898     mask |= IXGBE_NTOHS(input_masks-&gt;src_port_mask);
<a name="l01899"></a>01899     mask = ((mask &amp; 0x55555555) &lt;&lt; 1) | ((mask &amp; 0xAAAAAAAA) &gt;&gt; 1);
<a name="l01900"></a>01900     mask = ((mask &amp; 0x33333333) &lt;&lt; 2) | ((mask &amp; 0xCCCCCCCC) &gt;&gt; 2);
<a name="l01901"></a>01901     mask = ((mask &amp; 0x0F0F0F0F) &lt;&lt; 4) | ((mask &amp; 0xF0F0F0F0) &gt;&gt; 4);
<a name="l01902"></a>01902     <span class="keywordflow">return</span> ((mask &amp; 0x00FF00FF) &lt;&lt; 8) | ((mask &amp; 0xFF00FF00) &gt;&gt; 8);
<a name="l01903"></a>01903 }
<a name="l01904"></a>01904 
<a name="l01905"></a>01905 <span class="comment">/*</span>
<a name="l01906"></a>01906 <span class="comment"> * These two macros are meant to address the fact that we have registers</span>
<a name="l01907"></a>01907 <span class="comment"> * that are either all or in part big-endian.  As a result on big-endian</span>
<a name="l01908"></a>01908 <span class="comment"> * systems we will end up byte swapping the value to little-endian before</span>
<a name="l01909"></a>01909 <span class="comment"> * it is byte swapped again and written to the hardware in the original</span>
<a name="l01910"></a>01910 <span class="comment"> * big-endian format.</span>
<a name="l01911"></a>01911 <span class="comment"> */</span>
<a name="l01912"></a>01912 <span class="preprocessor">#define IXGBE_STORE_AS_BE32(_value) \</span>
<a name="l01913"></a>01913 <span class="preprocessor">    (((u32)(_value) &gt;&gt; 24) | (((u32)(_value) &amp; 0x00FF0000) &gt;&gt; 8) | \</span>
<a name="l01914"></a>01914 <span class="preprocessor">     (((u32)(_value) &amp; 0x0000FF00) &lt;&lt; 8) | ((u32)(_value) &lt;&lt; 24))</span>
<a name="l01915"></a>01915 <span class="preprocessor"></span>
<a name="l01916"></a>01916 <span class="preprocessor">#define IXGBE_WRITE_REG_BE32(a, reg, value) \</span>
<a name="l01917"></a>01917 <span class="preprocessor">    IXGBE_WRITE_REG((a), (reg), IXGBE_STORE_AS_BE32(IXGBE_NTOHL(value)))</span>
<a name="l01918"></a>01918 <span class="preprocessor"></span>
<a name="l01919"></a>01919 <span class="preprocessor">#define IXGBE_STORE_AS_BE16(_value) \</span>
<a name="l01920"></a>01920 <span class="preprocessor">    (((u16)(_value) &gt;&gt; 8) | ((u16)(_value) &lt;&lt; 8))</span>
<a name="l01921"></a>01921 <span class="preprocessor"></span>
<a name="l01922"></a>01922 
<a name="l01934"></a>01934 s32 ixgbe_fdir_add_perfect_filter_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l01935"></a>01935                                       <span class="keyword">union</span> <a class="code" href="unionixgbe__atr__input.html">ixgbe_atr_input</a> *input,
<a name="l01936"></a>01936                                       <span class="keyword">struct</span> <a class="code" href="structixgbe__atr__input__masks.html">ixgbe_atr_input_masks</a> *input_masks,
<a name="l01937"></a>01937                                       u16 soft_id, u8 queue)
<a name="l01938"></a>01938 {
<a name="l01939"></a>01939     u32 fdircmd = 0;
<a name="l01940"></a>01940     u32 fdirhash;
<a name="l01941"></a>01941     u32 fdirport, fdirtcpm;
<a name="l01942"></a>01942     u32 fdirvlan;
<a name="l01943"></a>01943     <span class="comment">/* start with VLAN, flex bytes, VM pool, and IPv6 destination masked */</span>
<a name="l01944"></a>01944     u32 fdirm = IXGBE_FDIRM_VLANID | IXGBE_FDIRM_VLANP | IXGBE_FDIRM_FLEX |
<a name="l01945"></a>01945             IXGBE_FDIRM_POOL | IXGBE_FDIRM_DIPv6;
<a name="l01946"></a>01946 
<a name="l01947"></a>01947     <span class="comment">/*</span>
<a name="l01948"></a>01948 <span class="comment">     * Check flow_type formatting, and bail out before we touch the hardware</span>
<a name="l01949"></a>01949 <span class="comment">     * if there&#39;s a configuration issue</span>
<a name="l01950"></a>01950 <span class="comment">     */</span>
<a name="l01951"></a>01951     <span class="keywordflow">switch</span> (input-&gt;formatted.flow_type) {
<a name="l01952"></a>01952     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_IPV4:
<a name="l01953"></a>01953         <span class="comment">/* use the L4 protocol mask for raw IPv4/IPv6 traffic */</span>
<a name="l01954"></a>01954         fdirm |= IXGBE_FDIRM_L4P;
<a name="l01955"></a>01955     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_SCTPV4:
<a name="l01956"></a>01956         <span class="keywordflow">if</span> (input_masks-&gt;dst_port_mask || input_masks-&gt;src_port_mask) {
<a name="l01957"></a>01957             hw_dbg(hw, <span class="stringliteral">&quot; Error on src/dst port mask\n&quot;</span>);
<a name="l01958"></a>01958             <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01959"></a>01959         }
<a name="l01960"></a>01960     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_TCPV4:
<a name="l01961"></a>01961     <span class="keywordflow">case</span> IXGBE_ATR_FLOW_TYPE_UDPV4:
<a name="l01962"></a>01962         <span class="keywordflow">break</span>;
<a name="l01963"></a>01963     <span class="keywordflow">default</span>:
<a name="l01964"></a>01964         hw_dbg(hw, <span class="stringliteral">&quot; Error on flow type input\n&quot;</span>);
<a name="l01965"></a>01965         <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01966"></a>01966     }
<a name="l01967"></a>01967 
<a name="l01968"></a>01968     <span class="comment">/*</span>
<a name="l01969"></a>01969 <span class="comment">     * Program the relevant mask registers.  If src/dst_port or src/dst_addr</span>
<a name="l01970"></a>01970 <span class="comment">     * are zero, then assume a full mask for that field.  Also assume that</span>
<a name="l01971"></a>01971 <span class="comment">     * a VLAN of 0 is unspecified, so mask that out as well.  L4type</span>
<a name="l01972"></a>01972 <span class="comment">     * cannot be masked out in this implementation.</span>
<a name="l01973"></a>01973 <span class="comment">     *</span>
<a name="l01974"></a>01974 <span class="comment">     * This also assumes IPv4 only.  IPv6 masking isn&#39;t supported at this</span>
<a name="l01975"></a>01975 <span class="comment">     * point in time.</span>
<a name="l01976"></a>01976 <span class="comment">     */</span>
<a name="l01977"></a>01977 
<a name="l01978"></a>01978     <span class="comment">/* Program FDIRM */</span>
<a name="l01979"></a>01979     <span class="keywordflow">switch</span> (IXGBE_NTOHS(input_masks-&gt;vlan_id_mask) &amp; 0xEFFF) {
<a name="l01980"></a>01980     <span class="keywordflow">case</span> 0xEFFF:
<a name="l01981"></a>01981         <span class="comment">/* Unmask VLAN ID - bit 0 and fall through to unmask prio */</span>
<a name="l01982"></a>01982         fdirm &amp;= ~IXGBE_FDIRM_VLANID;
<a name="l01983"></a>01983     <span class="keywordflow">case</span> 0xE000:
<a name="l01984"></a>01984         <span class="comment">/* Unmask VLAN prio - bit 1 */</span>
<a name="l01985"></a>01985         fdirm &amp;= ~IXGBE_FDIRM_VLANP;
<a name="l01986"></a>01986         <span class="keywordflow">break</span>;
<a name="l01987"></a>01987     <span class="keywordflow">case</span> 0x0FFF:
<a name="l01988"></a>01988         <span class="comment">/* Unmask VLAN ID - bit 0 */</span>
<a name="l01989"></a>01989         fdirm &amp;= ~IXGBE_FDIRM_VLANID;
<a name="l01990"></a>01990         <span class="keywordflow">break</span>;
<a name="l01991"></a>01991     <span class="keywordflow">case</span> 0x0000:
<a name="l01992"></a>01992         <span class="comment">/* do nothing, vlans already masked */</span>
<a name="l01993"></a>01993         <span class="keywordflow">break</span>;
<a name="l01994"></a>01994     <span class="keywordflow">default</span>:
<a name="l01995"></a>01995         hw_dbg(hw, <span class="stringliteral">&quot; Error on VLAN mask\n&quot;</span>);
<a name="l01996"></a>01996         <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l01997"></a>01997     }
<a name="l01998"></a>01998 
<a name="l01999"></a>01999     <span class="keywordflow">if</span> (input_masks-&gt;flex_mask &amp; 0xFFFF) {
<a name="l02000"></a>02000         <span class="keywordflow">if</span> ((input_masks-&gt;flex_mask &amp; 0xFFFF) != 0xFFFF) {
<a name="l02001"></a>02001             hw_dbg(hw, <span class="stringliteral">&quot; Error on flexible byte mask\n&quot;</span>);
<a name="l02002"></a>02002             <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l02003"></a>02003         }
<a name="l02004"></a>02004         <span class="comment">/* Unmask Flex Bytes - bit 4 */</span>
<a name="l02005"></a>02005         fdirm &amp;= ~IXGBE_FDIRM_FLEX;
<a name="l02006"></a>02006     }
<a name="l02007"></a>02007 
<a name="l02008"></a>02008     <span class="comment">/* Now mask VM pool and destination IPv6 - bits 5 and 2 */</span>
<a name="l02009"></a>02009     IXGBE_WRITE_REG(hw, IXGBE_FDIRM, fdirm);
<a name="l02010"></a>02010 
<a name="l02011"></a>02011     <span class="comment">/* store the TCP/UDP port masks, bit reversed from port layout */</span>
<a name="l02012"></a>02012     fdirtcpm = ixgbe_get_fdirtcpm_82599(input_masks);
<a name="l02013"></a>02013 
<a name="l02014"></a>02014     <span class="comment">/* write both the same so that UDP and TCP use the same mask */</span>
<a name="l02015"></a>02015     IXGBE_WRITE_REG(hw, IXGBE_FDIRTCPM, ~fdirtcpm);
<a name="l02016"></a>02016     IXGBE_WRITE_REG(hw, IXGBE_FDIRUDPM, ~fdirtcpm);
<a name="l02017"></a>02017 
<a name="l02018"></a>02018     <span class="comment">/* store source and destination IP masks (big-enian) */</span>
<a name="l02019"></a>02019     IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRSIP4M,
<a name="l02020"></a>02020                  ~input_masks-&gt;src_ip_mask[0]);
<a name="l02021"></a>02021     IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRDIP4M,
<a name="l02022"></a>02022                  ~input_masks-&gt;dst_ip_mask[0]);
<a name="l02023"></a>02023 
<a name="l02024"></a>02024     <span class="comment">/* Apply masks to input data */</span>
<a name="l02025"></a>02025     <span class="comment">// printk(&quot;input-&gt;formatted.vlan_id=%04X / %04X\n&quot;, input-&gt;formatted.vlan_id, input_masks-&gt;vlan_id_mask);</span>
<a name="l02026"></a>02026     input-&gt;formatted.vlan_id &amp;= input_masks-&gt;vlan_id_mask;
<a name="l02027"></a>02027     <span class="comment">// printk(&quot;input-&gt;formatted.vlan_id=%04X\n&quot;, input-&gt;formatted.vlan_id);</span>
<a name="l02028"></a>02028     input-&gt;formatted.flex_bytes &amp;= input_masks-&gt;flex_mask;
<a name="l02029"></a>02029     input-&gt;formatted.src_port &amp;= input_masks-&gt;src_port_mask;
<a name="l02030"></a>02030     input-&gt;formatted.dst_port &amp;= input_masks-&gt;dst_port_mask;
<a name="l02031"></a>02031     input-&gt;formatted.src_ip[0] &amp;= input_masks-&gt;src_ip_mask[0];
<a name="l02032"></a>02032     input-&gt;formatted.dst_ip[0] &amp;= input_masks-&gt;dst_ip_mask[0];
<a name="l02033"></a>02033 
<a name="l02034"></a>02034     <span class="comment">/* record vlan (little-endian) and flex_bytes(big-endian) */</span>
<a name="l02035"></a>02035     fdirvlan =
<a name="l02036"></a>02036         IXGBE_STORE_AS_BE16(IXGBE_NTOHS(input-&gt;formatted.flex_bytes));
<a name="l02037"></a>02037     fdirvlan &lt;&lt;= IXGBE_FDIRVLAN_FLEX_SHIFT;
<a name="l02038"></a>02038     fdirvlan |= IXGBE_NTOHS(input-&gt;formatted.vlan_id);
<a name="l02039"></a>02039     IXGBE_WRITE_REG(hw, IXGBE_FDIRVLAN, fdirvlan);
<a name="l02040"></a>02040 
<a name="l02041"></a>02041     <span class="comment">/* record source and destination port (little-endian)*/</span>
<a name="l02042"></a>02042     fdirport = IXGBE_NTOHS(input-&gt;formatted.dst_port);
<a name="l02043"></a>02043     fdirport &lt;&lt;= IXGBE_FDIRPORT_DESTINATION_SHIFT;
<a name="l02044"></a>02044     fdirport |= IXGBE_NTOHS(input-&gt;formatted.src_port);
<a name="l02045"></a>02045     IXGBE_WRITE_REG(hw, IXGBE_FDIRPORT, fdirport);
<a name="l02046"></a>02046 
<a name="l02047"></a>02047     <span class="comment">/* record the first 32 bits of the destination address (big-endian) */</span>
<a name="l02048"></a>02048     IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRIPDA, input-&gt;formatted.dst_ip[0]);
<a name="l02049"></a>02049 
<a name="l02050"></a>02050     <span class="comment">/* record the source address (big-endian) */</span>
<a name="l02051"></a>02051     IXGBE_WRITE_REG_BE32(hw, IXGBE_FDIRIPSA, input-&gt;formatted.src_ip[0]);
<a name="l02052"></a>02052 
<a name="l02053"></a>02053     <span class="comment">/* configure FDIRHASH register */</span>
<a name="l02054"></a>02054     fdirhash = ixgbe_atr_compute_sig_hash_82599(input);
<a name="l02055"></a>02055 
<a name="l02056"></a>02056     <span class="comment">/* we only want the bucket hash so drop the upper 16 bits */</span>
<a name="l02057"></a>02057     fdirhash &amp;= IXGBE_ATR_HASH_MASK;
<a name="l02058"></a>02058     fdirhash |= soft_id &lt;&lt; IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT;
<a name="l02059"></a>02059     IXGBE_WRITE_REG(hw, IXGBE_FDIRHASH, fdirhash);
<a name="l02060"></a>02060 
<a name="l02061"></a>02061     fdircmd |= IXGBE_FDIRCMD_CMD_ADD_FLOW;
<a name="l02062"></a>02062     fdircmd |= IXGBE_FDIRCMD_FILTER_UPDATE;
<a name="l02063"></a>02063     fdircmd |= IXGBE_FDIRCMD_LAST;
<a name="l02064"></a>02064     fdircmd |= IXGBE_FDIRCMD_QUEUE_EN;
<a name="l02065"></a>02065     fdircmd |= input-&gt;formatted.flow_type &lt;&lt; IXGBE_FDIRCMD_FLOW_TYPE_SHIFT;
<a name="l02066"></a>02066     fdircmd |= queue &lt;&lt; IXGBE_FDIRCMD_RX_QUEUE_SHIFT;
<a name="l02067"></a>02067 
<a name="l02068"></a>02068     IXGBE_WRITE_REG(hw, IXGBE_FDIRCMD, fdircmd);
<a name="l02069"></a>02069 
<a name="l02070"></a>02070     <span class="keywordflow">return</span> 0;
<a name="l02071"></a>02071 }
<a name="l02072"></a>02072 
<a name="l02073"></a>02073 <span class="preprocessor">#ifdef PF_RING</span>
<a name="l02074"></a>02074 <span class="preprocessor"></span>
<a name="l02075"></a>02075 <span class="preprocessor">#define SET_BIT(value, shift) (value |= (1 &lt;&lt; (shift-1)))</span>
<a name="l02076"></a>02076 <span class="preprocessor"></span><span class="preprocessor">#define IXGBE_FTQF_PROTOCOL_OTHER       0x00000003</span>
<a name="l02077"></a>02077 <span class="preprocessor"></span>
<a name="l02078"></a>02078 <span class="comment">/*</span>
<a name="l02079"></a>02079 <span class="comment">  The 5-tuple filters are configured via the FTQF, SDPQF, L34TIMIR, DAQF, </span>
<a name="l02080"></a>02080 <span class="comment">  and SAQF registers, as follows (described by filter):</span>
<a name="l02081"></a>02081 <span class="comment"></span>
<a name="l02082"></a>02082 <span class="comment">  * Protocol: Identifies the IP protocol, part of the 5-tuple. Enabled by a bit in the mask field. </span>
<a name="l02083"></a>02083 <span class="comment">    Supported protocol fields are TCP, UDP, SCTP or other (neither TCP nor UDP nor SCTP).</span>
<a name="l02084"></a>02084 <span class="comment">  * Source address: Identifies the IP source address, part of the 5-tuple. Enabled by a bit in the mask field. Only IPv4 addresses are supported.</span>
<a name="l02085"></a>02085 <span class="comment">  * Destination address: Identifies the IP destination address, part of the 5-tuple. Enabled by a bit in the mask field. Only IPv4 addresses are supported.</span>
<a name="l02086"></a>02086 <span class="comment">  * Source port: Identifies the TCP/UDP/SCTP source port, part of the 5-tuple. Enabled by a bit in the mask field.</span>
<a name="l02087"></a>02087 <span class="comment">  * Destination port: Identifies the TCP/UDP/SCTP destination port, part of the 5-tuple queue filters. Enabled by a bit in the mask field.</span>
<a name="l02088"></a>02088 <span class="comment">  * Queue Enable: Enables the packets routing to queues based on the Rx Queue index of the filter.</span>
<a name="l02089"></a>02089 <span class="comment">  * Rx Queue: Determines the Rx queue for packets that match this filter.</span>
<a name="l02090"></a>02090 <span class="comment">  * Pool: Applies only in the virtualized case (while Pool Mask bit = 0b). This field must match one of the pools enabled for this packet in the L2 filters.b</span>
<a name="l02091"></a>02091 <span class="comment">    In non-virtualized case the Pool Mask bit must be set to 1b.b</span>
<a name="l02092"></a>02092 <span class="comment">    In the virtualized case, the pool must be defined (Pool Mask = 0b and Pool = valid index). </span>
<a name="l02093"></a>02093 <span class="comment">    The Rx Queue field defines the absolute queue index. In case of mirroring or replication, </span>
<a name="l02094"></a>02094 <span class="comment">    only the copy of the packet destined to the matched pool in the filter is routed according to the Rx Queue field.</span>
<a name="l02095"></a>02095 <span class="comment">  * Mask: A 5-bit field that masks each of the fields in the 5-tuple (L4 protocol, IP addresses, TCP/ UDP ports). </span>
<a name="l02096"></a>02096 <span class="comment">    The filter is a logical AND of the non-masked 5-tuple fields. If all 5-tuple fields are masked, </span>
<a name="l02097"></a>02097 <span class="comment">    the filter is not used for queue routing.</span>
<a name="l02098"></a>02098 <span class="comment">  * Priority: A 3-bit field that defines one of seven priority levels (001b-111b), with 111b as the highest priority. </span>
<a name="l02099"></a>02099 <span class="comment">    Software must insure that a packet never matches two or more filters with the same priority value.</span>
<a name="l02100"></a>02100 <span class="comment"></span>
<a name="l02101"></a>02101 <span class="comment">  Note: There are 128 different 5-tuple filter configuration registers sets, with indexes [0] to [127]. </span>
<a name="l02102"></a>02102 <span class="comment">        The mapping to a specific Rx queue is done by the Rx Queue field in the L34TIMIR register, </span>
<a name="l02103"></a>02103 <span class="comment">        and not by the index of the register set.</span>
<a name="l02104"></a>02104 <span class="comment">*/</span>
<a name="l02105"></a>02105 
<a name="l02106"></a>02106 s32 ixgbe_ftqf_add_filter(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u8 proto, u32 saddr, u16 sport, u32 daddr, u16 dport, u8 rx_queue, u8 filter_id)
<a name="l02107"></a>02107 {
<a name="l02108"></a>02108   u32 ftqf;
<a name="l02109"></a>02109   u32 l34t_imir = 0;
<a name="l02110"></a>02110   u8 pool = 0;
<a name="l02111"></a>02111   u8 priority = 1;
<a name="l02112"></a>02112   u8 mask = 0;
<a name="l02113"></a>02113   u8 pool_mask = 1; <span class="comment">/* 1 = ignore */</span>
<a name="l02114"></a>02114   <span class="keywordtype">int</span> debug = 0;
<a name="l02115"></a>02115 
<a name="l02116"></a>02116   <span class="keywordflow">if</span>(debug)
<a name="l02117"></a>02117     printk(<span class="stringliteral">&quot;ixgbe_ftqf_add_filter(proto=%u, %u:%u-&gt;%u:%u, queue=%u, filter_id=%u)\n&quot;</span>,
<a name="l02118"></a>02118        proto, saddr, sport, daddr, dport, rx_queue, filter_id);
<a name="l02119"></a>02119   
<a name="l02120"></a>02120   <span class="keywordflow">if</span>(filter_id &gt;= 128) <span class="comment">/* Filter Id 0..127 */</span>
<a name="l02121"></a>02121     <span class="keywordflow">return</span> IXGBE_ERR_CONFIG;
<a name="l02122"></a>02122 
<a name="l02123"></a>02123   <span class="keywordflow">switch</span>(proto) {
<a name="l02124"></a>02124   <span class="keywordflow">case</span> 6: <span class="comment">/* TCP */</span>
<a name="l02125"></a>02125     ftqf = IXGBE_FTQF_PROTOCOL_TCP;
<a name="l02126"></a>02126     <span class="keywordflow">break</span>;
<a name="l02127"></a>02127   <span class="keywordflow">case</span> 17: <span class="comment">/* UDP */</span>
<a name="l02128"></a>02128     ftqf = IXGBE_FTQF_PROTOCOL_UDP;
<a name="l02129"></a>02129     <span class="keywordflow">break</span>;
<a name="l02130"></a>02130   <span class="keywordflow">case</span> 132: <span class="comment">/* SCTP */</span>
<a name="l02131"></a>02131     ftqf = IXGBE_FTQF_PROTOCOL_SCTP;
<a name="l02132"></a>02132     <span class="keywordflow">break</span>;
<a name="l02133"></a>02133   <span class="keywordflow">default</span>:
<a name="l02134"></a>02134     ftqf = IXGBE_FTQF_PROTOCOL_OTHER;
<a name="l02135"></a>02135     SET_BIT(mask, 5);
<a name="l02136"></a>02136   }
<a name="l02137"></a>02137 
<a name="l02138"></a>02138   <span class="comment">/* Mask bit set to 1 means ignore */</span>
<a name="l02139"></a>02139   <span class="keywordflow">if</span>(saddr == 0) SET_BIT(mask, 1);
<a name="l02140"></a>02140   <span class="keywordflow">if</span>(daddr == 0) SET_BIT(mask, 2);
<a name="l02141"></a>02141   <span class="keywordflow">if</span>(sport == 0) SET_BIT(mask, 3);
<a name="l02142"></a>02142   <span class="keywordflow">if</span>(dport == 0) SET_BIT(mask, 4);
<a name="l02143"></a>02143 
<a name="l02144"></a>02144   ftqf |= priority &lt;&lt; IXGBE_FTQF_PRIORITY_SHIFT;
<a name="l02145"></a>02145   ftqf |= pool &lt;&lt; IXGBE_FTQF_POOL_SHIFT;
<a name="l02146"></a>02146   ftqf |= mask &lt;&lt; IXGBE_FTQF_5TUPLE_MASK_SHIFT; 
<a name="l02147"></a>02147   <span class="keywordflow">if</span>(pool_mask) ftqf |= IXGBE_FTQF_POOL_MASK_EN;
<a name="l02148"></a>02148   ftqf |= IXGBE_FTQF_QUEUE_ENABLE; <span class="comment">/* When set, enables filtering of Rx packets by </span>
<a name="l02149"></a>02149 <span class="comment">                      the 5-tuple defined in this filter to the</span>
<a name="l02150"></a>02150 <span class="comment">                      queue indicated in register L34TIMIR */</span>
<a name="l02151"></a>02151     
<a name="l02152"></a>02152   l34t_imir = IXGBE_IMIR_LLI_EN_82599 <span class="comment">/* Enable LLI */</span>
<a name="l02153"></a>02153     | IXGBE_IMIR_SIZE_BP_82599 <span class="comment">/* Packet size bypass */</span>
<a name="l02154"></a>02154     | IXGBE_IMIR_CTRL_BP_82599 <span class="comment">/* Bypass check of control bits (bit 19) */</span>
<a name="l02155"></a>02155     ;
<a name="l02156"></a>02156   l34t_imir |= rx_queue &lt;&lt; IXGBE_IMIR_RX_QUEUE_SHIFT_82599;
<a name="l02157"></a>02157     
<a name="l02158"></a>02158   <span class="comment">/* I assume IPs are NOT in big endian so I need to convert them */</span>
<a name="l02159"></a>02159   saddr = htonl(saddr), daddr = htonl(daddr);
<a name="l02160"></a>02160   IXGBE_WRITE_REG(hw, IXGBE_SAQF(filter_id), saddr);
<a name="l02161"></a>02161   IXGBE_WRITE_REG(hw, IXGBE_DAQF(filter_id), daddr);
<a name="l02162"></a>02162 
<a name="l02163"></a>02163   <span class="comment">/* I assume ports are NOT in big endian so I need to convert them */</span>
<a name="l02164"></a>02164   sport = htons(sport), dport = htons(dport);
<a name="l02165"></a>02165   IXGBE_WRITE_REG(hw, IXGBE_SDPQF(filter_id), sport | (dport &lt;&lt; 16));
<a name="l02166"></a>02166 
<a name="l02167"></a>02167   IXGBE_WRITE_REG(hw, IXGBE_L34T_IMIR(filter_id), l34t_imir);
<a name="l02168"></a>02168   IXGBE_WRITE_REG(hw, IXGBE_FTQF(filter_id), ftqf);
<a name="l02169"></a>02169 
<a name="l02170"></a>02170   <span class="keywordflow">if</span>(debug) 
<a name="l02171"></a>02171     printk(<span class="stringliteral">&quot;ixgbe_ftqf_add_filter() [ftqf=%u][l34t_imir=%u]\n&quot;</span>, ftqf, l34t_imir);
<a name="l02172"></a>02172 
<a name="l02173"></a>02173   <span class="keywordflow">return</span> 0;
<a name="l02174"></a>02174 }
<a name="l02175"></a>02175 <span class="preprocessor">#endif</span>
<a name="l02176"></a>02176 <span class="preprocessor"></span>
<a name="l02185"></a>02185 s32 ixgbe_read_analog_reg8_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 reg, u8 *val)
<a name="l02186"></a>02186 {
<a name="l02187"></a>02187     u32  core_ctl;
<a name="l02188"></a>02188 
<a name="l02189"></a>02189     IXGBE_WRITE_REG(hw, IXGBE_CORECTL, IXGBE_CORECTL_WRITE_CMD |
<a name="l02190"></a>02190                     (reg &lt;&lt; 8));
<a name="l02191"></a>02191     IXGBE_WRITE_FLUSH(hw);
<a name="l02192"></a>02192     udelay(10);
<a name="l02193"></a>02193     core_ctl = IXGBE_READ_REG(hw, IXGBE_CORECTL);
<a name="l02194"></a>02194     *val = (u8)core_ctl;
<a name="l02195"></a>02195 
<a name="l02196"></a>02196     <span class="keywordflow">return</span> 0;
<a name="l02197"></a>02197 }
<a name="l02198"></a>02198 
<a name="l02207"></a>02207 s32 ixgbe_write_analog_reg8_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 reg, u8 val)
<a name="l02208"></a>02208 {
<a name="l02209"></a>02209     u32  core_ctl;
<a name="l02210"></a>02210 
<a name="l02211"></a>02211     core_ctl = (reg &lt;&lt; 8) | val;
<a name="l02212"></a>02212     IXGBE_WRITE_REG(hw, IXGBE_CORECTL, core_ctl);
<a name="l02213"></a>02213     IXGBE_WRITE_FLUSH(hw);
<a name="l02214"></a>02214     udelay(10);
<a name="l02215"></a>02215 
<a name="l02216"></a>02216     <span class="keywordflow">return</span> 0;
<a name="l02217"></a>02217 }
<a name="l02218"></a>02218 
<a name="l02227"></a>02227 s32 ixgbe_start_hw_rev_1_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02228"></a>02228 {
<a name="l02229"></a>02229     u32 i;
<a name="l02230"></a>02230     u32 regval;
<a name="l02231"></a>02231     s32 ret_val = 0;
<a name="l02232"></a>02232 
<a name="l02233"></a>02233     ret_val = ixgbe_start_hw_generic(hw);
<a name="l02234"></a>02234 
<a name="l02235"></a>02235     <span class="comment">/* Clear the rate limiters */</span>
<a name="l02236"></a>02236     <span class="keywordflow">for</span> (i = 0; i &lt; hw-&gt;mac.max_tx_queues; i++) {
<a name="l02237"></a>02237         IXGBE_WRITE_REG(hw, IXGBE_RTTDQSEL, i);
<a name="l02238"></a>02238         IXGBE_WRITE_REG(hw, IXGBE_RTTBCNRC, 0);
<a name="l02239"></a>02239     }
<a name="l02240"></a>02240     IXGBE_WRITE_FLUSH(hw);
<a name="l02241"></a>02241 
<a name="l02242"></a>02242     <span class="comment">/* Disable relaxed ordering */</span>
<a name="l02243"></a>02243     <span class="keywordflow">for</span> (i = 0; i &lt; hw-&gt;mac.max_tx_queues; i++) {
<a name="l02244"></a>02244         regval = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL_82599(i));
<a name="l02245"></a>02245         regval &amp;= ~IXGBE_DCA_TXCTRL_TX_WB_RO_EN;
<a name="l02246"></a>02246         IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL_82599(i), regval);
<a name="l02247"></a>02247     }
<a name="l02248"></a>02248 
<a name="l02249"></a>02249     <span class="keywordflow">for</span> (i = 0; i &lt; hw-&gt;mac.max_rx_queues; i++) {
<a name="l02250"></a>02250         regval = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
<a name="l02251"></a>02251         regval &amp;= ~(IXGBE_DCA_RXCTRL_DESC_WRO_EN |
<a name="l02252"></a>02252                     IXGBE_DCA_RXCTRL_DESC_HSRO_EN);
<a name="l02253"></a>02253         IXGBE_WRITE_REG(hw, IXGBE_DCA_RXCTRL(i), regval);
<a name="l02254"></a>02254     }
<a name="l02255"></a>02255 
<a name="l02256"></a>02256     <span class="comment">/* We need to run link autotry after the driver loads */</span>
<a name="l02257"></a>02257     hw-&gt;mac.autotry_restart = <span class="keyword">true</span>;
<a name="l02258"></a>02258 
<a name="l02259"></a>02259     <span class="keywordflow">if</span> (ret_val == 0)
<a name="l02260"></a>02260         ret_val = ixgbe_verify_fw_version_82599(hw);
<a name="l02261"></a>02261     <span class="keywordflow">return</span> ret_val;
<a name="l02262"></a>02262 }
<a name="l02263"></a>02263 
<a name="l02272"></a>02272 s32 ixgbe_identify_phy_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02273"></a>02273 {
<a name="l02274"></a>02274     s32 status = IXGBE_ERR_PHY_ADDR_INVALID;
<a name="l02275"></a>02275 
<a name="l02276"></a>02276     <span class="comment">/* Detect PHY if not unknown - returns success if already detected. */</span>
<a name="l02277"></a>02277     status = ixgbe_identify_phy_generic(hw);
<a name="l02278"></a>02278     <span class="keywordflow">if</span> (status != 0) {
<a name="l02279"></a>02279         <span class="comment">/* 82599 10GBASE-T requires an external PHY */</span>
<a name="l02280"></a>02280         <span class="keywordflow">if</span> (hw-&gt;mac.ops.get_media_type(hw) == ixgbe_media_type_copper)
<a name="l02281"></a>02281             <span class="keywordflow">goto</span> out;
<a name="l02282"></a>02282         <span class="keywordflow">else</span>
<a name="l02283"></a>02283             status = ixgbe_identify_sfp_module_generic(hw);
<a name="l02284"></a>02284     }
<a name="l02285"></a>02285 
<a name="l02286"></a>02286     <span class="comment">/* Set PHY type none if no PHY detected */</span>
<a name="l02287"></a>02287     <span class="keywordflow">if</span> (hw-&gt;phy.type == ixgbe_phy_unknown) {
<a name="l02288"></a>02288         hw-&gt;phy.type = ixgbe_phy_none;
<a name="l02289"></a>02289         status = 0;
<a name="l02290"></a>02290     }
<a name="l02291"></a>02291 
<a name="l02292"></a>02292     <span class="comment">/* Return error if SFP module has been detected but is not supported */</span>
<a name="l02293"></a>02293     <span class="keywordflow">if</span> (hw-&gt;phy.type == ixgbe_phy_sfp_unsupported)
<a name="l02294"></a>02294         status = IXGBE_ERR_SFP_NOT_SUPPORTED;
<a name="l02295"></a>02295 
<a name="l02296"></a>02296 out:
<a name="l02297"></a>02297     <span class="keywordflow">return</span> status;
<a name="l02298"></a>02298 }
<a name="l02299"></a>02299 
<a name="l02306"></a>02306 u32 ixgbe_get_supported_physical_layer_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02307"></a>02307 {
<a name="l02308"></a>02308     u32 physical_layer = IXGBE_PHYSICAL_LAYER_UNKNOWN;
<a name="l02309"></a>02309     u32 autoc = IXGBE_READ_REG(hw, IXGBE_AUTOC);
<a name="l02310"></a>02310     u32 autoc2 = IXGBE_READ_REG(hw, IXGBE_AUTOC2);
<a name="l02311"></a>02311     u32 pma_pmd_10g_serial = autoc2 &amp; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK;
<a name="l02312"></a>02312     u32 pma_pmd_10g_parallel = autoc &amp; IXGBE_AUTOC_10G_PMA_PMD_MASK;
<a name="l02313"></a>02313     u32 pma_pmd_1g = autoc &amp; IXGBE_AUTOC_1G_PMA_PMD_MASK;
<a name="l02314"></a>02314     u16 ext_ability = 0;
<a name="l02315"></a>02315     u8 comp_codes_10g = 0;
<a name="l02316"></a>02316     u8 comp_codes_1g = 0;
<a name="l02317"></a>02317 
<a name="l02318"></a>02318     hw-&gt;phy.ops.identify(hw);
<a name="l02319"></a>02319 
<a name="l02320"></a>02320     <span class="keywordflow">switch</span> (hw-&gt;phy.type) {
<a name="l02321"></a>02321     <span class="keywordflow">case</span> ixgbe_phy_tn:
<a name="l02322"></a>02322     <span class="keywordflow">case</span> ixgbe_phy_aq:
<a name="l02323"></a>02323     <span class="keywordflow">case</span> ixgbe_phy_cu_unknown:
<a name="l02324"></a>02324         hw-&gt;phy.ops.read_reg(hw, IXGBE_MDIO_PHY_EXT_ABILITY,
<a name="l02325"></a>02325         IXGBE_MDIO_PMA_PMD_DEV_TYPE, &amp;ext_ability);
<a name="l02326"></a>02326         <span class="keywordflow">if</span> (ext_ability &amp; IXGBE_MDIO_PHY_10GBASET_ABILITY)
<a name="l02327"></a>02327             physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_T;
<a name="l02328"></a>02328         <span class="keywordflow">if</span> (ext_ability &amp; IXGBE_MDIO_PHY_1000BASET_ABILITY)
<a name="l02329"></a>02329             physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_T;
<a name="l02330"></a>02330         <span class="keywordflow">if</span> (ext_ability &amp; IXGBE_MDIO_PHY_100BASETX_ABILITY)
<a name="l02331"></a>02331             physical_layer |= IXGBE_PHYSICAL_LAYER_100BASE_TX;
<a name="l02332"></a>02332         <span class="keywordflow">goto</span> out;
<a name="l02333"></a>02333     <span class="keywordflow">default</span>:
<a name="l02334"></a>02334         <span class="keywordflow">break</span>;
<a name="l02335"></a>02335     }
<a name="l02336"></a>02336 
<a name="l02337"></a>02337     <span class="keywordflow">switch</span> (autoc &amp; IXGBE_AUTOC_LMS_MASK) {
<a name="l02338"></a>02338     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_1G_AN:
<a name="l02339"></a>02339     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_1G_LINK_NO_AN:
<a name="l02340"></a>02340         <span class="keywordflow">if</span> (pma_pmd_1g == IXGBE_AUTOC_1G_KX_BX) {
<a name="l02341"></a>02341             physical_layer = IXGBE_PHYSICAL_LAYER_1000BASE_KX |
<a name="l02342"></a>02342                 IXGBE_PHYSICAL_LAYER_1000BASE_BX;
<a name="l02343"></a>02343             <span class="keywordflow">goto</span> out;
<a name="l02344"></a>02344         } <span class="keywordflow">else</span>
<a name="l02345"></a>02345             <span class="comment">/* SFI mode so read SFP module */</span>
<a name="l02346"></a>02346             <span class="keywordflow">goto</span> sfp_check;
<a name="l02347"></a>02347         <span class="keywordflow">break</span>;
<a name="l02348"></a>02348     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_10G_LINK_NO_AN:
<a name="l02349"></a>02349         <span class="keywordflow">if</span> (pma_pmd_10g_parallel == IXGBE_AUTOC_10G_CX4)
<a name="l02350"></a>02350             physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_CX4;
<a name="l02351"></a>02351         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pma_pmd_10g_parallel == IXGBE_AUTOC_10G_KX4)
<a name="l02352"></a>02352             physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_KX4;
<a name="l02353"></a>02353         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pma_pmd_10g_parallel == IXGBE_AUTOC_10G_XAUI)
<a name="l02354"></a>02354             physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_XAUI;
<a name="l02355"></a>02355         <span class="keywordflow">goto</span> out;
<a name="l02356"></a>02356         <span class="keywordflow">break</span>;
<a name="l02357"></a>02357     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_10G_SERIAL:
<a name="l02358"></a>02358         <span class="keywordflow">if</span> (pma_pmd_10g_serial == IXGBE_AUTOC2_10G_KR) {
<a name="l02359"></a>02359             physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_KR;
<a name="l02360"></a>02360             <span class="keywordflow">goto</span> out;
<a name="l02361"></a>02361         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pma_pmd_10g_serial == IXGBE_AUTOC2_10G_SFI)
<a name="l02362"></a>02362             <span class="keywordflow">goto</span> sfp_check;
<a name="l02363"></a>02363         <span class="keywordflow">break</span>;
<a name="l02364"></a>02364     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_KX4_KX_KR:
<a name="l02365"></a>02365     <span class="keywordflow">case</span> IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN:
<a name="l02366"></a>02366         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KX_SUPP)
<a name="l02367"></a>02367             physical_layer |= IXGBE_PHYSICAL_LAYER_1000BASE_KX;
<a name="l02368"></a>02368         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KX4_SUPP)
<a name="l02369"></a>02369             physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_KX4;
<a name="l02370"></a>02370         <span class="keywordflow">if</span> (autoc &amp; IXGBE_AUTOC_KR_SUPP)
<a name="l02371"></a>02371             physical_layer |= IXGBE_PHYSICAL_LAYER_10GBASE_KR;
<a name="l02372"></a>02372         <span class="keywordflow">goto</span> out;
<a name="l02373"></a>02373         <span class="keywordflow">break</span>;
<a name="l02374"></a>02374     <span class="keywordflow">default</span>:
<a name="l02375"></a>02375         <span class="keywordflow">goto</span> out;
<a name="l02376"></a>02376         <span class="keywordflow">break</span>;
<a name="l02377"></a>02377     }
<a name="l02378"></a>02378 
<a name="l02379"></a>02379 sfp_check:
<a name="l02380"></a>02380     <span class="comment">/* SFP check must be done last since DA modules are sometimes used to</span>
<a name="l02381"></a>02381 <span class="comment">     * test KR mode -  we need to id KR mode correctly before SFP module.</span>
<a name="l02382"></a>02382 <span class="comment">     * Call identify_sfp because the pluggable module may have changed */</span>
<a name="l02383"></a>02383     hw-&gt;phy.ops.identify_sfp(hw);
<a name="l02384"></a>02384     <span class="keywordflow">if</span> (hw-&gt;phy.sfp_type == ixgbe_sfp_type_not_present)
<a name="l02385"></a>02385         <span class="keywordflow">goto</span> out;
<a name="l02386"></a>02386 
<a name="l02387"></a>02387     <span class="keywordflow">switch</span> (hw-&gt;phy.type) {
<a name="l02388"></a>02388     <span class="keywordflow">case</span> ixgbe_phy_sfp_passive_tyco:
<a name="l02389"></a>02389     <span class="keywordflow">case</span> ixgbe_phy_sfp_passive_unknown:
<a name="l02390"></a>02390         physical_layer = IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU;
<a name="l02391"></a>02391         <span class="keywordflow">break</span>;
<a name="l02392"></a>02392     <span class="keywordflow">case</span> ixgbe_phy_sfp_ftl_active:
<a name="l02393"></a>02393     <span class="keywordflow">case</span> ixgbe_phy_sfp_active_unknown:
<a name="l02394"></a>02394         physical_layer = IXGBE_PHYSICAL_LAYER_SFP_ACTIVE_DA;
<a name="l02395"></a>02395         <span class="keywordflow">break</span>;
<a name="l02396"></a>02396     <span class="keywordflow">case</span> ixgbe_phy_sfp_avago:
<a name="l02397"></a>02397     <span class="keywordflow">case</span> ixgbe_phy_sfp_ftl:
<a name="l02398"></a>02398     <span class="keywordflow">case</span> ixgbe_phy_sfp_intel:
<a name="l02399"></a>02399     <span class="keywordflow">case</span> ixgbe_phy_sfp_unknown:
<a name="l02400"></a>02400         hw-&gt;phy.ops.read_i2c_eeprom(hw,
<a name="l02401"></a>02401               IXGBE_SFF_1GBE_COMP_CODES, &amp;comp_codes_1g);
<a name="l02402"></a>02402         hw-&gt;phy.ops.read_i2c_eeprom(hw,
<a name="l02403"></a>02403               IXGBE_SFF_10GBE_COMP_CODES, &amp;comp_codes_10g);
<a name="l02404"></a>02404         <span class="keywordflow">if</span> (comp_codes_10g &amp; IXGBE_SFF_10GBASESR_CAPABLE)
<a name="l02405"></a>02405             physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_SR;
<a name="l02406"></a>02406         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (comp_codes_10g &amp; IXGBE_SFF_10GBASELR_CAPABLE)
<a name="l02407"></a>02407             physical_layer = IXGBE_PHYSICAL_LAYER_10GBASE_LR;
<a name="l02408"></a>02408         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (comp_codes_1g &amp; IXGBE_SFF_1GBASET_CAPABLE)
<a name="l02409"></a>02409             physical_layer = IXGBE_PHYSICAL_LAYER_1000BASE_T;
<a name="l02410"></a>02410         <span class="keywordflow">break</span>;
<a name="l02411"></a>02411     <span class="keywordflow">default</span>:
<a name="l02412"></a>02412         <span class="keywordflow">break</span>;
<a name="l02413"></a>02413     }
<a name="l02414"></a>02414 
<a name="l02415"></a>02415 out:
<a name="l02416"></a>02416     <span class="keywordflow">return</span> physical_layer;
<a name="l02417"></a>02417 }
<a name="l02418"></a>02418 
<a name="l02426"></a>02426 s32 ixgbe_enable_rx_dma_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u32 regval)
<a name="l02427"></a>02427 {
<a name="l02428"></a>02428 <span class="preprocessor">#define IXGBE_MAX_SECRX_POLL 30</span>
<a name="l02429"></a>02429 <span class="preprocessor"></span>    <span class="keywordtype">int</span> i;
<a name="l02430"></a>02430     <span class="keywordtype">int</span> secrxreg;
<a name="l02431"></a>02431 
<a name="l02432"></a>02432     <span class="comment">/*</span>
<a name="l02433"></a>02433 <span class="comment">     * Workaround for 82599 silicon errata when enabling the Rx datapath.</span>
<a name="l02434"></a>02434 <span class="comment">     * If traffic is incoming before we enable the Rx unit, it could hang</span>
<a name="l02435"></a>02435 <span class="comment">     * the Rx DMA unit.  Therefore, make sure the security engine is</span>
<a name="l02436"></a>02436 <span class="comment">     * completely disabled prior to enabling the Rx unit.</span>
<a name="l02437"></a>02437 <span class="comment">     */</span>
<a name="l02438"></a>02438     secrxreg = IXGBE_READ_REG(hw, IXGBE_SECRXCTRL);
<a name="l02439"></a>02439     secrxreg |= IXGBE_SECRXCTRL_RX_DIS;
<a name="l02440"></a>02440     IXGBE_WRITE_REG(hw, IXGBE_SECRXCTRL, secrxreg);
<a name="l02441"></a>02441     <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_MAX_SECRX_POLL; i++) {
<a name="l02442"></a>02442         secrxreg = IXGBE_READ_REG(hw, IXGBE_SECRXSTAT);
<a name="l02443"></a>02443         <span class="keywordflow">if</span> (secrxreg &amp; IXGBE_SECRXSTAT_SECRX_RDY)
<a name="l02444"></a>02444             <span class="keywordflow">break</span>;
<a name="l02445"></a>02445         <span class="keywordflow">else</span>
<a name="l02446"></a>02446             <span class="comment">/* Use interrupt-safe sleep just in case */</span>
<a name="l02447"></a>02447             udelay(10);
<a name="l02448"></a>02448     }
<a name="l02449"></a>02449 
<a name="l02450"></a>02450     <span class="comment">/* For informational purposes only */</span>
<a name="l02451"></a>02451     <span class="keywordflow">if</span> (i &gt;= IXGBE_MAX_SECRX_POLL)
<a name="l02452"></a>02452         hw_dbg(hw, <span class="stringliteral">&quot;Rx unit being enabled before security &quot;</span>
<a name="l02453"></a>02453                  <span class="stringliteral">&quot;path fully disabled.  Continuing with init.\n&quot;</span>);
<a name="l02454"></a>02454 
<a name="l02455"></a>02455     IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, regval);
<a name="l02456"></a>02456     secrxreg = IXGBE_READ_REG(hw, IXGBE_SECRXCTRL);
<a name="l02457"></a>02457     secrxreg &amp;= ~IXGBE_SECRXCTRL_RX_DIS;
<a name="l02458"></a>02458     IXGBE_WRITE_REG(hw, IXGBE_SECRXCTRL, secrxreg);
<a name="l02459"></a>02459     IXGBE_WRITE_FLUSH(hw);
<a name="l02460"></a>02460 
<a name="l02461"></a>02461     <span class="keywordflow">return</span> 0;
<a name="l02462"></a>02462 }
<a name="l02463"></a>02463 
<a name="l02472"></a>02472 s32 ixgbe_get_device_caps_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw, u16 *device_caps)
<a name="l02473"></a>02473 {
<a name="l02474"></a>02474     hw-&gt;eeprom.ops.read(hw, IXGBE_DEVICE_CAPS, device_caps);
<a name="l02475"></a>02475 
<a name="l02476"></a>02476     <span class="keywordflow">return</span> 0;
<a name="l02477"></a>02477 }
<a name="l02478"></a>02478 
<a name="l02489"></a>02489 <span class="keyword">static</span> s32 ixgbe_verify_fw_version_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02490"></a>02490 {
<a name="l02491"></a>02491     s32 status = IXGBE_ERR_EEPROM_VERSION;
<a name="l02492"></a>02492     u16 fw_offset, fw_ptp_cfg_offset;
<a name="l02493"></a>02493     u16 <a class="code" href="structfw__version.html">fw_version</a> = 0;
<a name="l02494"></a>02494 
<a name="l02495"></a>02495     <span class="comment">/* firmware check is only necessary for SFI devices */</span>
<a name="l02496"></a>02496     <span class="keywordflow">if</span> (hw-&gt;phy.media_type != ixgbe_media_type_fiber) {
<a name="l02497"></a>02497         status = 0;
<a name="l02498"></a>02498         <span class="keywordflow">goto</span> fw_version_out;
<a name="l02499"></a>02499     }
<a name="l02500"></a>02500 
<a name="l02501"></a>02501     <span class="comment">/* get the offset to the Firmware Module block */</span>
<a name="l02502"></a>02502     hw-&gt;eeprom.ops.read(hw, IXGBE_FW_PTR, &amp;fw_offset);
<a name="l02503"></a>02503 
<a name="l02504"></a>02504     <span class="keywordflow">if</span> ((fw_offset == 0) || (fw_offset == 0xFFFF))
<a name="l02505"></a>02505         <span class="keywordflow">goto</span> fw_version_out;
<a name="l02506"></a>02506 
<a name="l02507"></a>02507     <span class="comment">/* get the offset to the Pass Through Patch Configuration block */</span>
<a name="l02508"></a>02508     hw-&gt;eeprom.ops.read(hw, (fw_offset +
<a name="l02509"></a>02509                              IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR),
<a name="l02510"></a>02510                              &amp;fw_ptp_cfg_offset);
<a name="l02511"></a>02511 
<a name="l02512"></a>02512     <span class="keywordflow">if</span> ((fw_ptp_cfg_offset == 0) || (fw_ptp_cfg_offset == 0xFFFF))
<a name="l02513"></a>02513         <span class="keywordflow">goto</span> fw_version_out;
<a name="l02514"></a>02514 
<a name="l02515"></a>02515     <span class="comment">/* get the firmware version */</span>
<a name="l02516"></a>02516     hw-&gt;eeprom.ops.read(hw, (fw_ptp_cfg_offset +
<a name="l02517"></a>02517                              IXGBE_FW_PATCH_VERSION_4),
<a name="l02518"></a>02518                              &amp;fw_version);
<a name="l02519"></a>02519 
<a name="l02520"></a>02520     <span class="keywordflow">if</span> (fw_version &gt; 0x5)
<a name="l02521"></a>02521         status = 0;
<a name="l02522"></a>02522 
<a name="l02523"></a>02523 fw_version_out:
<a name="l02524"></a>02524     <span class="keywordflow">return</span> status;
<a name="l02525"></a>02525 }
<a name="l02531"></a>02531 <span class="keywordtype">void</span> ixgbe_enable_relaxed_ordering_82599(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l02532"></a>02532 {
<a name="l02533"></a>02533     u32 regval;
<a name="l02534"></a>02534     u32 i;
<a name="l02535"></a>02535 
<a name="l02536"></a>02536     <span class="comment">/* Enable relaxed ordering */</span>
<a name="l02537"></a>02537     <span class="keywordflow">for</span> (i = 0; i &lt; hw-&gt;mac.max_tx_queues; i++) {
<a name="l02538"></a>02538         regval = IXGBE_READ_REG(hw, IXGBE_DCA_TXCTRL_82599(i));
<a name="l02539"></a>02539         regval |= IXGBE_DCA_TXCTRL_TX_WB_RO_EN;
<a name="l02540"></a>02540         IXGBE_WRITE_REG(hw, IXGBE_DCA_TXCTRL_82599(i), regval);
<a name="l02541"></a>02541     }
<a name="l02542"></a>02542 
<a name="l02543"></a>02543     <span class="keywordflow">for</span> (i = 0; i &lt; hw-&gt;mac.max_rx_queues; i++) {
<a name="l02544"></a>02544         regval = IXGBE_READ_REG(hw, IXGBE_DCA_RXCTRL(i));
<a name="l02545"></a>02545         regval |= (IXGBE_DCA_RXCTRL_DESC_WRO_EN |
<a name="l02546"></a>02546                    IXGBE_DCA_RXCTRL_DESC_HSRO_EN);
<a name="l02547"></a>02547         IXGBE_WRITE_REG(hw, IXGBE_DCA_RXCTRL(i), regval);
<a name="l02548"></a>02548     }
<a name="l02549"></a>02549 
<a name="l02550"></a>02550 }
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:27 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
