<!DOCTYPE html>

<html>
<head>
<meta charset="UTF-8">
<link href="style.css" type="text/css" rel="stylesheet">
<title>SHA1MSG2—Perform a Final Calculation for the Next Four SHA1 Message Dwords </title></head>
<body>
<h1>SHA1MSG2—Perform a Final Calculation for the Next Four SHA1 Message Dwords</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>0F 38 CA /r</p>
<p>SHA1MSG2 xmm1, xmm2/m128</p></td>
<td>RM</td>
<td>V/V</td>
<td>SHA</td>
<td>Performs the final calculation for the next four SHA1 message dwords using intermediate results from xmm1 and the previous message dwords from xmm2/m128, storing the result in xmm1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></table>
<p><strong>Description</strong></p>
<p>The SHA1MSG2 instruction is one of two SHA1 message scheduling instructions. The instruction performs the final calculation to derive the next four SHA1 message dwords.</p>
<p><strong>Operation</strong></p>
<p><strong>SHA1MSG2</strong></p>
<p>W13 (cid:197) SRC2[95:64] ;</p>
<p>W14 (cid:197) SRC2[63: 32] ;</p>
<p>W15 (cid:197) SRC2[31: 0] ;</p>
<p>W16 (cid:197) (SRC1[127:96] XOR W13 ) ROL 1;</p>
<p>W17 (cid:197) (SRC1[95:64] XOR W14) ROL 1;</p>
<p>W18 (cid:197) (SRC1[63: 32] XOR W15) ROL 1;</p>
<p>W19 (cid:197) (SRC1[31: 0] XOR W16) ROL 1;</p>
<p>DEST[127:96] (cid:197) W16;</p>
<p>DEST[95:64] (cid:197) W17;</p>
<p>DEST[63:32] (cid:197) W18;</p>
<p>DEST[31:0] (cid:197) W19;</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>SHA1MSG2: __m128i _mm_sha1msg2_epu32(__m128i, __m128i);</p>
<p><strong>Flags Affected</strong></p>
<p>None</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>None</p>
<p><strong>Other Exceptions</strong></p>
<p>See Exceptions Type 4.</p></body></html>