" Timing Report - Routed - project_top"

"ACE -- Achronix CAD Environment -- Version 9.0.1 -- Build  405518 -- Date 2023-03-01 00:42"

"Design: vp_project - impl_1 - project_top"
"Device: AC7t1500 C2 0.85V 0C"
"Generated on Mon May 15 11:10:25 PDT 2023"
"Host: simtool-5"
"Timing Analysis at: 0C"
"Time unit: 1 ns"

----

----
"Summary"
"Critical Timing Paths - Slow Corner - Setup (max)",
"Path","Delay (ns)",
"Path Id","From","To","Clock / Group","Required","Arrival","Slack",
"sc_s0","sender_object.counter_0_mod_22_","sender_object.counter_0_mod_ns_24_","i_clk","11.693","4.519","+7.157",
"sc_s10","debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr","debugger.x_snapshot.x_status.genblk1_s_17_","tck","21.632","4.698","+16.919",

"Critical Timing Paths - Slow Corner - Hold (min)",
"Path","Delay (ns)",
"Path Id","From","To","Clock / Group","Required","Arrival","Slack",
"sc_h0","debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_","debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_","i_clk","1.768","1.809","+0.036",
"sc_h10","debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram","debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram","tck","1.902","1.932","+0.024",

"Critical Timing Paths - Fast Corner - Setup (max)",
"Path","Delay (ns)",
"Path Id","From","To","Clock / Group","Required","Arrival","Slack",
"fc_s0","sender_object.counter_0_mod_22_","sender_object.counter_0_mod_ns_24_","i_clk","11.072","2.875","+8.187",
"fc_s10","debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr","debugger.x_snapshot.x_status.genblk1_s_16_","tck","21.066","3.007","+18.049",

"Critical Timing Paths - Fast Corner - Hold (min)",
"Path","Delay (ns)",
"Path Id","From","To","Clock / Group","Required","Arrival","Slack",
"fc_h0","debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_","debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_","i_clk","1.171","1.184","+0.010",
"fc_h10","debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram","debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram","tck","1.255","1.261","+0.003",

"Collective Summary of All Corners",
"","Slack (ns)","Frequency (MHz)","",
"Clock / Group","setup","hold","Target","Upper Limit","Comment",
"i_clk","7.157","0.010","100.0","351.7","---",
"tck","16.919","0.003","25.0","162.3","---",

""
"Upper limit of frequency on a clock may be bound by the upper limit of frequency on some other clocks which are generated from a common source clock. These clocks, if present, are labeled as 'limiting clocks' in comments below."
"The 'Slack' column corresponds to the worst setup or hold slack values over all corners."

----
"Details"
"Paths are ordered by clock groups and then by slack within each clock group"
"Critical Timing Paths - Slow Corner - Setup (max)"
""
"Path Id: sc_s0"
"Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_24_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.571
Net Delay: 2.134
Clock Skew: -0.013
Logic Levels: 6
Fast-connects: 2

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.830  1.830   clock network delay (propagated)                  
        0.000  1.830 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.043  1.873 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.439  2.312 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.134  2.446 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.373  2.819 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.120  2.939 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.292  3.231 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.052  3.283 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.750  4.033 ^ sender_object.counter_6_0_cry_16_0/a[5] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[5]
        0.121  4.154 ^ sender_object.counter_6_0_cry_16_0/cout           
     1                 sender_object.counter_6_0_cry_23 (net)            
        0.000  4.154 ^ sender_object.counter_6_0_cry_24_0/cin (ALU8i)     x_core.L[10][14].rlb.lg[1].alu.add:ci
        0.051  4.205 v sender_object.counter_6_0_cry_24_0/s[0]           
     1                 sender_object.counter_6_0_cry_24_0402.sum[0] (net)
        0.250  4.455 v sender_object.counter_0_mod_ns_0_24_/din2 (LUT4)   x_core.L[10][14].rlb.lg[0].ls[0].lut[0]:in5
        0.034  4.489 ^ sender_object.counter_0_mod_ns_0_24_/dout         
     1                 sender_object.counter_6_ns[24] (net)              
        0.030  4.519 ^ sender_object.counter_0_mod_ns_24_/d (DFFR)        x_core.L[10][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:d
               4.519   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.743 11.743   clock network delay (propagated)                  
       -0.108 11.635   clock uncertainty                                 
        0.074 11.709   clock reconvergence pessimism                     
              11.709 ^ sender_object.counter_0_mod_ns_24_/ck (DFFR)       x_core.L[10][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.016 11.693   library setup time                                
              11.693   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.693   data required time                                
              -4.519   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.017  7.157   statistical adjustment                            
               7.157   slack (MET)                                       

"
""
"Path Id: sc_s1"
"Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_20_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.543
Net Delay: 2.125
Clock Skew: -0.011
Logic Levels: 5
Fast-connects: 1

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.830  1.830   clock network delay (propagated)                  
        0.000  1.830 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.043  1.873 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.439  2.312 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.134  2.446 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.373  2.819 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.120  2.939 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.292  3.231 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.052  3.283 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.711  3.994 ^ sender_object.counter_6_0_cry_16_0/a[4] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[4]
        0.058  4.052 ^ sender_object.counter_6_0_cry_16_0/s[4]           
     1                 sender_object.counter_6_0_cry_16_0401.sum[4] (net)
        0.274  4.326 ^ sender_object.counter_0_mod_ns_0_20_/din2 (LUT4)   x_core.L[10][13].rlb.lg[0].ls[0].lut[1]:in1
        0.120  4.446 ^ sender_object.counter_0_mod_ns_0_20_/dout         
     1                 sender_object.counter_6_ns[20] (net)              
        0.036  4.482 ^ sender_object.counter_0_mod_ns_20_/d (DFFR)        x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:d
               4.482   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.745 11.745   clock network delay (propagated)                  
       -0.108 11.637   clock uncertainty                                 
        0.074 11.711   clock reconvergence pessimism                     
              11.711 ^ sender_object.counter_0_mod_ns_20_/ck (DFFR)       x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.016 11.695   library setup time                                
              11.695   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.695   data required time                                
              -4.482   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.016  7.197   statistical adjustment                            
               7.197   slack (MET)                                       

"
""
"Path Id: sc_s2"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_0_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.507
Net Delay: 2.024
Clock Skew: -0.023
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.660  1.660   clock network delay (propagated)                                    
        0.000  1.660 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.368  2.028 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.388  3.416 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.052  3.468 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.636  4.104 ^ recvr_object.led_bits_0_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[3]:ce
               4.104   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.620 11.620   clock network delay (propagated)                                    
       -0.108 11.512   clock uncertainty                                                   
        0.017 11.529   clock reconvergence pessimism                                       
              11.529 ^ recvr_object.led_bits_0_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[3]:clk
       -0.087 11.442   library setup time                                                  
              11.442   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.442   data required time                                                  
              -4.104   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.014  7.352   statistical adjustment                                              
               7.352   slack (MET)                                                         

"
""
"Path Id: sc_s3"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_4_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.506
Net Delay: 2.024
Clock Skew: -0.023
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.660  1.660   clock network delay (propagated)                                    
        0.000  1.660 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.368  2.028 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.388  3.416 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.052  3.468 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.636  4.104 ^ recvr_object.led_bits_4_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:ce
               4.104   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.620 11.620   clock network delay (propagated)                                    
       -0.108 11.512   clock uncertainty                                                   
        0.017 11.529   clock reconvergence pessimism                                       
              11.529 ^ recvr_object.led_bits_4_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
       -0.086 11.443   library setup time                                                  
              11.443   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.443   data required time                                                  
              -4.104   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.014  7.353   statistical adjustment                                              
               7.353   slack (MET)                                                         

"
""
"Path Id: sc_s4"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_3_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.505
Net Delay: 2.024
Clock Skew: -0.023
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.660  1.660   clock network delay (propagated)                                    
        0.000  1.660 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.368  2.028 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.388  3.416 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.052  3.468 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.636  4.104 ^ recvr_object.led_bits_3_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               4.104   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.620 11.620   clock network delay (propagated)                                    
       -0.108 11.512   clock uncertainty                                                   
        0.017 11.529   clock reconvergence pessimism                                       
              11.529 ^ recvr_object.led_bits_3_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.085 11.444   library setup time                                                  
              11.444   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.444   data required time                                                  
              -4.104   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.014  7.354   statistical adjustment                                              
               7.354   slack (MET)                                                         

"
""
"Path Id: sc_s5"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_1_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.505
Net Delay: 2.024
Clock Skew: -0.023
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.660  1.660   clock network delay (propagated)                                    
        0.000  1.660 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.368  2.028 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.388  3.416 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.052  3.468 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.636  4.104 ^ recvr_object.led_bits_1_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:ce
               4.104   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.620 11.620   clock network delay (propagated)                                    
       -0.108 11.512   clock uncertainty                                                   
        0.017 11.529   clock reconvergence pessimism                                       
              11.529 ^ recvr_object.led_bits_1_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:clk
       -0.085 11.444   library setup time                                                  
              11.444   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.444   data required time                                                  
              -4.104   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.355   statistical adjustment                                              
               7.355   slack (MET)                                                         

"
""
"Path Id: sc_s6"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_7_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.505
Net Delay: 2.024
Clock Skew: -0.023
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.660  1.660   clock network delay (propagated)                                    
        0.000  1.660 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.368  2.028 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.388  3.416 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.052  3.468 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.636  4.104 ^ recvr_object.led_bits_7_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.104   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.620 11.620   clock network delay (propagated)                                    
       -0.108 11.512   clock uncertainty                                                   
        0.017 11.529   clock reconvergence pessimism                                       
              11.529 ^ recvr_object.led_bits_7_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.085 11.444   library setup time                                                  
              11.444   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.444   data required time                                                  
              -4.104   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.355   statistical adjustment                                              
               7.355   slack (MET)                                                         

"
""
"Path Id: sc_s7"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_5_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.505
Net Delay: 2.024
Clock Skew: -0.023
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.660  1.660   clock network delay (propagated)                                    
        0.000  1.660 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.368  2.028 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.388  3.416 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.052  3.468 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.636  4.104 ^ recvr_object.led_bits_5_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               4.104   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.620 11.620   clock network delay (propagated)                                    
       -0.108 11.512   clock uncertainty                                                   
        0.017 11.529   clock reconvergence pessimism                                       
              11.529 ^ recvr_object.led_bits_5_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.085 11.444   library setup time                                                  
              11.444   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.444   data required time                                                  
              -4.104   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.015  7.355   statistical adjustment                                              
               7.355   slack (MET)                                                         

"
""
"Path Id: sc_s8"
"Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_21_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.456
Net Delay: 2.054
Clock Skew: -0.011
Logic Levels: 5
Fast-connects: 1

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.830  1.830   clock network delay (propagated)                  
        0.000  1.830 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.043  1.873 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.439  2.312 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.134  2.446 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.373  2.819 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.120  2.939 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.292  3.231 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.052  3.283 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.750  4.033 ^ sender_object.counter_6_0_cry_16_0/a[5] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[5]
        0.056  4.089 ^ sender_object.counter_6_0_cry_16_0/s[5]           
     1                 sender_object.counter_6_0_cry_16_0401.sum[5] (net)
        0.170  4.259 ^ sender_object.counter_0_mod_ns_0_21_/din2 (LUT4)   x_core.L[10][13].rlb.lg[0].ls[0].lut[0]:in5
        0.035  4.294 ^ sender_object.counter_0_mod_ns_0_21_/dout         
     1                 sender_object.counter_6_ns[21] (net)              
        0.030  4.324 ^ sender_object.counter_0_mod_ns_21_/d (DFFR)        x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:d
               4.324   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.745 11.745   clock network delay (propagated)                  
       -0.108 11.637   clock uncertainty                                 
        0.074 11.711   clock reconvergence pessimism                     
              11.711 ^ sender_object.counter_0_mod_ns_21_/ck (DFFR)       x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.016 11.695   library setup time                                
              11.695   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.695   data required time                                
              -4.324   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.016  7.355   statistical adjustment                            
               7.355   slack (MET)                                       

"
""
"Path Id: sc_s9"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.504
Net Delay: 2.024
Clock Skew: -0.023
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.660  1.660   clock network delay (propagated)                                    
        0.000  1.660 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.368  2.028 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        1.388  3.416 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.052  3.468 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.636  4.104 ^ recvr_object.led_bits_2_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[1]:ce
               4.104   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.620 11.620   clock network delay (propagated)                                    
       -0.108 11.512   clock uncertainty                                                   
        0.017 11.529   clock reconvergence pessimism                                       
              11.529 ^ recvr_object.led_bits_2_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[1]:clk
       -0.084 11.445   library setup time                                                  
              11.445   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              11.445   data required time                                                  
              -4.104   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.014  7.355   statistical adjustment                                              
               7.355   slack (MET)                                                         

"
""
"Path Id: sc_s10"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_17_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.177
Net Delay: 2.719
Clock Skew: -0.130 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.887  1.887   clock network delay (propagated)                                      
        0.000  1.887 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.928 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.752  3.680 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.051  3.731 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.967  4.698 ^ debugger.x_snapshot.x_status.genblk1_s_17_/ce (DFFNE)                  x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.698   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.693 21.693   clock network delay (propagated)                                      
       -0.040 21.653   clock uncertainty                                                     
        0.064 21.717   clock reconvergence pessimism                                         
              21.717 ^ debugger.x_snapshot.x_status.genblk1_s_17_/ckn (DFFNE)                 x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.085 21.632   library setup time                                                    
              21.632   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.632   data required time                                                    
              -4.698   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.015 16.919   statistical adjustment                                                
              16.919   slack (MET)                                                           

"
""
"Path Id: sc_s11"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_16_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.177
Net Delay: 2.719
Clock Skew: -0.130 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.887  1.887   clock network delay (propagated)                                      
        0.000  1.887 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.928 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.752  3.680 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.051  3.731 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.967  4.698 ^ debugger.x_snapshot.x_status.genblk1_s_16_/ce (DFFNE)                  x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               4.698   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.693 21.693   clock network delay (propagated)                                      
       -0.040 21.653   clock uncertainty                                                     
        0.064 21.717   clock reconvergence pessimism                                         
              21.717 ^ debugger.x_snapshot.x_status.genblk1_s_16_/ckn (DFFNE)                 x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.085 21.632   library setup time                                                    
              21.632   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.632   data required time                                                    
              -4.698   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.015 16.919   statistical adjustment                                                
              16.919   slack (MET)                                                           

"
""
"Path Id: sc_s12"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_0_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.176
Net Delay: 2.657
Clock Skew: -0.129 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.887  1.887   clock network delay (propagated)                                      
        0.000  1.887 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.928 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.752  3.680 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.051  3.731 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.905  4.636 ^ debugger.x_snapshot.x_status.genblk1_s_0_/ce (DFFNE)                   x_core.L[20][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.636   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.695 21.695   clock network delay (propagated)                                      
       -0.040 21.655   clock uncertainty                                                     
        0.063 21.718   clock reconvergence pessimism                                         
              21.718 ^ debugger.x_snapshot.x_status.genblk1_s_0_/ckn (DFFNE)                  x_core.L[20][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.084 21.634   library setup time                                                    
              21.634   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.634   data required time                                                    
              -4.636   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.016 16.982   statistical adjustment                                                
              16.982   slack (MET)                                                           

"
""
"Path Id: sc_s13"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_9_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.176
Net Delay: 2.573
Clock Skew: -0.128 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.887  1.887   clock network delay (propagated)                                      
        0.000  1.887 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.928 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.752  3.680 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.050  3.730 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.821  4.551 v debugger.x_snapshot.x_status.genblk1_s_9_/ce (DFFNE)                   x_core.L[19][9].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               4.551   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.695 21.695   clock network delay (propagated)                                      
       -0.040 21.655   clock uncertainty                                                     
        0.064 21.719   clock reconvergence pessimism                                         
              21.719 ^ debugger.x_snapshot.x_status.genblk1_s_9_/ckn (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.085 21.634   library setup time                                                    
              21.634   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.634   data required time                                                    
              -4.551   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.015 17.068   statistical adjustment                                                
              17.068   slack (MET)                                                           

"
""
"Path Id: sc_s14"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_10_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.176
Net Delay: 2.573
Clock Skew: -0.128 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.887  1.887   clock network delay (propagated)                                      
        0.000  1.887 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.928 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.752  3.680 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.050  3.730 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.821  4.551 v debugger.x_snapshot.x_status.genblk1_s_10_/ce (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               4.551   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.695 21.695   clock network delay (propagated)                                      
       -0.040 21.655   clock uncertainty                                                     
        0.064 21.719   clock reconvergence pessimism                                         
              21.719 ^ debugger.x_snapshot.x_status.genblk1_s_10_/ckn (DFFNE)                 x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.085 21.634   library setup time                                                    
              21.634   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.634   data required time                                                    
              -4.551   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.015 17.068   statistical adjustment                                                
              17.068   slack (MET)                                                           

"
""
"Path Id: sc_s15"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_15_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.170
Net Delay: 2.573
Clock Skew: -0.128 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.887  1.887   clock network delay (propagated)                                      
        0.000  1.887 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.928 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.752  3.680 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.050  3.730 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.821  4.551 v debugger.x_snapshot.x_status.genblk1_s_15_/ce (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.551   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.695 21.695   clock network delay (propagated)                                      
       -0.040 21.655   clock uncertainty                                                     
        0.064 21.719   clock reconvergence pessimism                                         
              21.719 ^ debugger.x_snapshot.x_status.genblk1_s_15_/ckn (DFFNE)                 x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.079 21.640   library setup time                                                    
              21.640   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.640   data required time                                                    
              -4.551   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.015 17.074   statistical adjustment                                                
              17.074   slack (MET)                                                           

"
""
"Path Id: sc_s16"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_5_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.169
Net Delay: 2.511
Clock Skew: -0.127 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.887  1.887   clock network delay (propagated)                                      
        0.000  1.887 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.928 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.752  3.680 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.050  3.730 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.759  4.489 v debugger.x_snapshot.x_status.genblk1_s_5_/ce (DFFNE)                   x_core.L[20][8].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.489   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.697 21.697   clock network delay (propagated)                                      
       -0.040 21.657   clock uncertainty                                                     
        0.063 21.720   clock reconvergence pessimism                                         
              21.720 ^ debugger.x_snapshot.x_status.genblk1_s_5_/ckn (DFFNE)                  x_core.L[20][8].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.078 21.642   library setup time                                                    
              21.642   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.642   data required time                                                    
              -4.489   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.015 17.138   statistical adjustment                                                
              17.138   slack (MET)                                                           

"
""
"Path Id: sc_s17"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_33_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.196
Net Delay: 2.449
Clock Skew: -0.139 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.887  1.887   clock network delay (propagated)                                      
        0.000  1.887 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.928 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.297  3.225 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.070  3.295 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        1.152  4.447 ^ debugger.x_snapshot.x_dout.genblk1_s_33_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               4.447   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.684 21.684   clock network delay (propagated)                                      
       -0.040 21.644   clock uncertainty                                                     
        0.064 21.708   clock reconvergence pessimism                                         
              21.708 ^ debugger.x_snapshot.x_dout.genblk1_s_33_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.085 21.623   library setup time                                                    
              21.623   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.623   data required time                                                    
              -4.447   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.016 17.160   statistical adjustment                                                
              17.160   slack (MET)                                                           

"
""
"Path Id: sc_s18"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_34_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.196
Net Delay: 2.449
Clock Skew: -0.139 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.887  1.887   clock network delay (propagated)                                      
        0.000  1.887 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.928 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.297  3.225 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.070  3.295 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        1.152  4.447 ^ debugger.x_snapshot.x_dout.genblk1_s_34_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:ce
               4.447   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.684 21.684   clock network delay (propagated)                                      
       -0.040 21.644   clock uncertainty                                                     
        0.064 21.708   clock reconvergence pessimism                                         
              21.708 ^ debugger.x_snapshot.x_dout.genblk1_s_34_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:clk
       -0.085 21.623   library setup time                                                    
              21.623   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.623   data required time                                                    
              -4.447   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.015 17.161   statistical adjustment                                                
              17.161   slack (MET)                                                           

"
""
"Path Id: sc_s19"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_31_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.196
Net Delay: 2.449
Clock Skew: -0.139 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.887  1.887   clock network delay (propagated)                                      
        0.000  1.887 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.041  1.928 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.297  3.225 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.070  3.295 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        1.152  4.447 ^ debugger.x_snapshot.x_dout.genblk1_s_31_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               4.447   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.684 21.684   clock network delay (propagated)                                      
       -0.040 21.644   clock uncertainty                                                     
        0.064 21.708   clock reconvergence pessimism                                         
              21.708 ^ debugger.x_snapshot.x_dout.genblk1_s_31_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.085 21.623   library setup time                                                    
              21.623   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.623   data required time                                                    
              -4.447   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.015 17.161   statistical adjustment                                                
              17.161   slack (MET)                                                           

"
"Critical Timing Paths - Slow Corner - Hold (min)"
""
"Path Id: sc_h0"
"Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.028
Net Delay: 0.043
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.721  1.721   clock network delay (propagated)                                          
        0.000  1.721 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:clk
        0.045  1.766 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_13[1] (net)                  
        0.043  1.809 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_/d (DFF)  x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[3]:d
               1.809   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.814  1.814   clock network delay (propagated)                                          
        0.030  1.844   clock uncertainty                                                         
       -0.093  1.751   clock reconvergence pessimism                                             
               1.751 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[3]:clk
        0.017  1.768   library hold time                                                         
               1.768   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.768   data required time                                                        
              -1.809   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.036   statistical adjustment                                                    
               0.036   slack (MET)                                                               

"
""
"Path Id: sc_h1"
"Startpoint: debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.043
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                Placement
-------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                   
        1.738  1.738   clock network delay (propagated)                          
        0.000  1.738 ^ debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.043  1.781 v debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_synch_arm.x.n (net)       
        0.043  1.824 v debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2/d (DFF)  x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:d
               1.824   data arrival time                                         

        0.000  0.000   clock i_clk (rise edge)                                   
        1.832  1.832   clock network delay (propagated)                          
        0.030  1.862   clock uncertainty                                         
       -0.094  1.768   clock reconvergence pessimism                             
               1.768 ^ debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:clk
        0.014  1.782   library hold time                                         
               1.782   data required time                                        
-------------------------------------------------------------------------------------------------------------------------------------------
               1.782   data required time                                        
              -1.824   data arrival time                                         
-------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.036   statistical adjustment                                    
               0.036   slack (MET)                                               

"
""
"Path Id: sc_h2"
"Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.044
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.732  1.732   clock network delay (propagated)                                          
        0.000  1.732 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.043  1.775 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_17[1] (net)                  
        0.044  1.819 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:d
               1.819   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.827  1.827   clock network delay (propagated)                                          
        0.030  1.857   clock uncertainty                                                         
       -0.095  1.762   clock reconvergence pessimism                                             
               1.762 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:clk
        0.014  1.776   library hold time                                                         
               1.776   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.776   data required time                                                        
              -1.819   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.007  0.036   statistical adjustment                                                    
               0.036   slack (MET)                                                               

"
""
"Path Id: sc_h3"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.043
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                 Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                    
        1.746  1.746   clock network delay (propagated)                                           
        0.000  1.746 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1/ck (DFF) x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
        0.040  1.786 v debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.n (net)       
        0.043  1.829 v debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2/d (DFF)  x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:d
               1.829   data arrival time                                                          

        0.000  0.000   clock i_clk (rise edge)                                                    
        1.840  1.840   clock network delay (propagated)                                           
        0.030  1.870   clock uncertainty                                                          
       -0.094  1.776   clock reconvergence pessimism                                              
               1.776 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2/ck (DFF) x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
        0.011  1.787   library hold time                                                          
               1.787   data required time                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.787   data required time                                                         
              -1.829   data arrival time                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.037   statistical adjustment                                                     
               0.037   slack (MET)                                                                

"
""
"Path Id: sc_h4"
"Startpoint: debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.044
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.725  1.725   clock network delay (propagated)                                          
        0.000  1.725 ^ debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[0]:clk
        0.046  1.771 v debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_/q       
     2                 debugger.x_snapshot.x_trigger_pipeline.stage_1[0] (net)                   
        0.044  1.815 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/d (DFF)  x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:d
               1.815   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.818  1.818   clock network delay (propagated)                                          
        0.030  1.848   clock uncertainty                                                         
       -0.093  1.755   clock reconvergence pessimism                                             
               1.755 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:clk
        0.017  1.772   library hold time                                                         
               1.772   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.772   data required time                                                        
              -1.815   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.037   statistical adjustment                                                    
               0.037   slack (MET)                                                               

"
""
"Path Id: sc_h5"
"Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.045
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.732  1.732   clock network delay (propagated)                                          
        0.000  1.732 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[0]:clk
        0.043  1.775 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_18[1] (net)                  
        0.045  1.820 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[1]:d
               1.820   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.827  1.827   clock network delay (propagated)                                          
        0.030  1.857   clock uncertainty                                                         
       -0.095  1.762   clock reconvergence pessimism                                             
               1.762 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[1]:clk
        0.014  1.776   library hold time                                                         
               1.776   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.776   data required time                                                        
              -1.820   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.038   statistical adjustment                                                    
               0.038   slack (MET)                                                               

"
""
"Path Id: sc_h6"
"Startpoint: debugger.x_snapshot.x_synch_rstn.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_synch_rstn.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.029
Net Delay: 0.045
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                     Placement
--------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                        
        1.738  1.738   clock network delay (propagated)               
        0.000  1.738 ^ debugger.x_snapshot.x_synch_rstn.x_ff1/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[0]:clk
        0.043  1.781 v debugger.x_snapshot.x_synch_rstn.x_ff1/q       
     1                 debugger.x_snapshot.x_synch_rstn.n (net)       
        0.045  1.826 v debugger.x_snapshot.x_synch_rstn.x_ff2/d (DFF)  x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:d
               1.826   data arrival time                              

        0.000  0.000   clock i_clk (rise edge)                        
        1.832  1.832   clock network delay (propagated)               
        0.030  1.862   clock uncertainty                              
       -0.094  1.768   clock reconvergence pessimism                  
               1.768 ^ debugger.x_snapshot.x_synch_rstn.x_ff2/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:clk
        0.014  1.782   library hold time                              
               1.782   data required time                             
--------------------------------------------------------------------------------------------------------------------------------
               1.782   data required time                             
              -1.826   data arrival time                              
--------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.038   statistical adjustment                         
               0.038   slack (MET)                                    

"
""
"Path Id: sc_h7"
"Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.041
Net Delay: 0.046
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.732  1.732   clock network delay (propagated)                                          
        0.000  1.732 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:clk
        0.054  1.786 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_21[1] (net)                  
        0.046  1.832 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:d
               1.832   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.827  1.827   clock network delay (propagated)                                          
        0.030  1.857   clock uncertainty                                                         
       -0.095  1.762   clock reconvergence pessimism                                             
               1.762 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.013  1.775   library hold time                                                         
               1.775   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.775   data required time                                                        
              -1.832   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.051   statistical adjustment                                                    
               0.051   slack (MET)                                                               

"
""
"Path Id: sc_h8"
"Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.041
Net Delay: 0.046
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.725  1.725   clock network delay (propagated)                                          
        0.000  1.725 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:clk
        0.056  1.781 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_2[1] (net)                   
        0.046  1.827 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_/d (DFF)  x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:d
               1.827   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.818  1.818   clock network delay (propagated)                                          
        0.030  1.848   clock uncertainty                                                         
       -0.093  1.755   clock reconvergence pessimism                                             
               1.755 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:clk
        0.015  1.770   library hold time                                                         
               1.770   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.770   data required time                                                        
              -1.827   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.051   statistical adjustment                                                    
               0.051   slack (MET)                                                               

"
""
"Path Id: sc_h9"
"Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.042
Net Delay: 0.046
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.721  1.721   clock network delay (propagated)                                          
        0.000  1.721 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[1]:clk
        0.056  1.777 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_16[1] (net)                  
        0.046  1.823 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_/d (DFF)  x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:d
               1.823   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.814  1.814   clock network delay (propagated)                                          
        0.030  1.844   clock uncertainty                                                         
       -0.093  1.751   clock reconvergence pessimism                                             
               1.751 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.014  1.765   library hold time                                                         
               1.765   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.765   data required time                                                        
              -1.823   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.007  0.051   statistical adjustment                                                    
               0.051   slack (MET)                                                               

"
""
"Path Id: sc_h10"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.060
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.767  1.767   clock network delay (propagated)                                                                      
        0.000  1.767 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.165  1.932 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_27_           
               1.932   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.853  1.853   clock network delay (propagated)                                                                      
        0.030  1.883   clock uncertainty                                                                                     
       -0.086  1.797   clock reconvergence pessimism                                                                         
               1.797 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.105  1.902   library hold time                                                                                     
               1.902   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.902   data required time                                                                                    
              -1.932   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.024   statistical adjustment                                                                                
               0.024   slack (MET)                                                                                           

"
""
"Path Id: sc_h11"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.062
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.767  1.767   clock network delay (propagated)                                                                      
        0.000  1.767 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.166  1.933 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_43_           
               1.933   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.853  1.853   clock network delay (propagated)                                                                      
        0.030  1.883   clock uncertainty                                                                                     
       -0.086  1.797   clock reconvergence pessimism                                                                         
               1.797 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.104  1.901   library hold time                                                                                     
               1.901   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.901   data required time                                                                                    
              -1.933   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.026   statistical adjustment                                                                                
               0.026   slack (MET)                                                                                           

"
""
"Path Id: sc_h12"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.067
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.767  1.767   clock network delay (propagated)                                                                      
        0.000  1.767 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.177  1.944 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_63_            
               1.944   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.853  1.853   clock network delay (propagated)                                                                      
        0.030  1.883   clock uncertainty                                                                                     
       -0.086  1.797   clock reconvergence pessimism                                                                         
               1.797 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.110  1.907   library hold time                                                                                     
               1.907   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.907   data required time                                                                                    
              -1.944   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.006  0.031   statistical adjustment                                                                                
               0.031   slack (MET)                                                                                           

"
""
"Path Id: sc_h13"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.069
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.767  1.767   clock network delay (propagated)                                                                      
        0.000  1.767 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.164  1.931 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_22_           
               1.931   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.853  1.853   clock network delay (propagated)                                                                      
        0.030  1.883   clock uncertainty                                                                                     
       -0.086  1.797   clock reconvergence pessimism                                                                         
               1.797 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.095  1.892   library hold time                                                                                     
               1.892   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.892   data required time                                                                                    
              -1.931   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.007  0.032   statistical adjustment                                                                                
               0.032   slack (MET)                                                                                           

"
""
"Path Id: sc_h14"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.068
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.767  1.767   clock network delay (propagated)                                                                      
        0.000  1.767 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.172  1.939 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_30_            
               1.939   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.853  1.853   clock network delay (propagated)                                                                      
        0.030  1.883   clock uncertainty                                                                                     
       -0.086  1.797   clock reconvergence pessimism                                                                         
               1.797 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.104  1.901   library hold time                                                                                     
               1.901   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.901   data required time                                                                                    
              -1.939   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.033   statistical adjustment                                                                                
               0.033   slack (MET)                                                                                           

"
""
"Path Id: sc_h15"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.068
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.767  1.767   clock network delay (propagated)                                                                      
        0.000  1.767 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.179  1.946 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_66_            
               1.946   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.853  1.853   clock network delay (propagated)                                                                      
        0.030  1.883   clock uncertainty                                                                                     
       -0.086  1.797   clock reconvergence pessimism                                                                         
               1.797 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.111  1.908   library hold time                                                                                     
               1.908   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.908   data required time                                                                                    
              -1.946   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.033   statistical adjustment                                                                                
               0.033   slack (MET)                                                                                           

"
""
"Path Id: sc_h16"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.069
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.767  1.767   clock network delay (propagated)                                                                      
        0.000  1.767 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.178  1.945 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_69_            
               1.945   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.853  1.853   clock network delay (propagated)                                                                      
        0.030  1.883   clock uncertainty                                                                                     
       -0.086  1.797   clock reconvergence pessimism                                                                         
               1.797 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.109  1.906   library hold time                                                                                     
               1.906   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.906   data required time                                                                                    
              -1.945   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.034   statistical adjustment                                                                                
               0.034   slack (MET)                                                                                           

"
""
"Path Id: sc_h17"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.070
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.767  1.767   clock network delay (propagated)                                                                      
        0.000  1.767 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.174  1.941 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_low_38_            
               1.941   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.853  1.853   clock network delay (propagated)                                                                      
        0.030  1.883   clock uncertainty                                                                                     
       -0.086  1.797   clock reconvergence pessimism                                                                         
               1.797 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.104  1.901   library hold time                                                                                     
               1.901   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.901   data required time                                                                                    
              -1.941   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.035   statistical adjustment                                                                                
               0.035   slack (MET)                                                                                           

"
""
"Path Id: sc_h18"
"Startpoint: debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1 (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2 (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.028
Net Delay: 0.043
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                 Placement
--------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                      
        1.665  1.665   clock network delay (propagated)                           
        0.000  1.665 ^ debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1/ck (DFF) x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.045  1.710 v debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_synch_full.x.n (net)       
        0.043  1.753 v debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2/d (DFF)  x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               1.753   data arrival time                                          

        0.000  0.000   clock tck (rise edge)                                      
        1.757  1.757   clock network delay (propagated)                           
        0.030  1.787   clock uncertainty                                          
       -0.092  1.695   clock reconvergence pessimism                              
               1.695 ^ debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2/ck (DFF) x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.017  1.712   library hold time                                          
               1.712   data required time                                         
--------------------------------------------------------------------------------------------------------------------------------------------
               1.712   data required time                                         
              -1.753   data arrival time                                          
--------------------------------------------------------------------------------------------------------------------------------------------
       -0.005  0.036   statistical adjustment                                     
               0.036   slack (MET)                                                

"
""
"Path Id: sc_h19"
"Startpoint: debugger.x_jtap_interface.x_select.genblk1_s_3_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_jtap_interface.x_select.genblk1_s_2_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.028
Net Delay: 0.044
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                 Placement
---------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                     
        1.677  21.677   clock network delay (propagated)                           
        0.000  21.677 ^ debugger.x_jtap_interface.x_select.genblk1_s_3_/ckn (DFFNE) x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.045  21.722 v debugger.x_jtap_interface.x_select.genblk1_s_3_/q          
     2                  debugger.s[3] (net)                                        
        0.044  21.766 v debugger.x_jtap_interface.x_select.genblk1_s_2_/d (DFFNE)   x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               21.766   data arrival time                                          

       20.000  20.000   clock tck' (rise edge)                                     
        1.776  21.776   clock network delay (propagated)                           
        0.030  21.806   clock uncertainty                                          
       -0.099  21.707   clock reconvergence pessimism                              
               21.707 ^ debugger.x_jtap_interface.x_select.genblk1_s_2_/ckn (DFFNE) x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.017  21.724   library hold time                                          
               21.724   data required time                                         
---------------------------------------------------------------------------------------------------------------------------------------------
               21.724   data required time                                         
              -21.766   data arrival time                                          
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.006   0.036   statistical adjustment                                     
                0.036   slack (MET)                                                

"
"Critical Timing Paths - Fast Corner - Setup (max)"
""
"Path Id: fc_s0"
"Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_24_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.362
Net Delay: 1.328
Clock Skew: -0.005
Logic Levels: 6
Fast-connects: 2

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.194  1.194   clock network delay (propagated)                  
        0.000  1.194 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.027  1.221 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.272  1.493 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.083  1.576 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.232  1.808 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.078  1.886 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.181  2.067 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.033  2.100 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.469  2.569 ^ sender_object.counter_6_0_cry_16_0/a[5] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[5]
        0.079  2.648 ^ sender_object.counter_6_0_cry_16_0/cout           
     1                 sender_object.counter_6_0_cry_23 (net)            
        0.000  2.648 ^ sender_object.counter_6_0_cry_24_0/cin (ALU8i)     x_core.L[10][14].rlb.lg[1].alu.add:ci
        0.032  2.680 v sender_object.counter_6_0_cry_24_0/s[0]           
     1                 sender_object.counter_6_0_cry_24_0402.sum[0] (net)
        0.155  2.835 v sender_object.counter_0_mod_ns_0_24_/din2 (LUT4)   x_core.L[10][14].rlb.lg[0].ls[0].lut[0]:in5
        0.021  2.856 ^ sender_object.counter_0_mod_ns_0_24_/dout         
     1                 sender_object.counter_6_ns[24] (net)              
        0.019  2.875 ^ sender_object.counter_0_mod_ns_24_/d (DFFR)        x_core.L[10][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:d
               2.875   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.144 11.144   clock network delay (propagated)                  
       -0.108 11.036   clock uncertainty                                 
        0.045 11.081   clock reconvergence pessimism                     
              11.081 ^ sender_object.counter_0_mod_ns_24_/ck (DFFR)       x_core.L[10][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.009 11.072   library setup time                                
              11.072   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.072   data required time                                
              -2.875   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.010  8.187   statistical adjustment                            
               8.187   slack (MET)                                       

"
""
"Path Id: fc_s1"
"Startpoint: sender_object.counter_0_mod_22_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: sender_object.counter_0_mod_ns_20_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.341
Net Delay: 1.326
Clock Skew: -0.004
Logic Levels: 5
Fast-connects: 1

Fanout  Delay   Time   Description                                        Placement
-----------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                           
        1.194  1.194   clock network delay (propagated)                  
        0.000  1.194 ^ sender_object.counter_0_mod_22_/ck (DFFR)          x_core.L[10][13].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.027  1.221 ^ sender_object.counter_0_mod_22_/q                 
     2                 sender_object.counter_0_mod[22] (net)             
        0.272  1.493 ^ sender_object.counter7_3_or_i/din4 (LUT6)          x_core.L[10][14].rlb.lg[2].ls[1].lut[1]:in0
        0.083  1.576 v sender_object.counter7_3_or_i/dout                
     1                 sender_object.counter7_3_or_i_0 (net)             
        0.232  1.808 v sender_object.counter7_0_0/a[3] (ALU8i)            x_core.L[10][12].rlb.lg[0].alu.add:x[3]
        0.078  1.886 ^ sender_object.counter7_0_0/s[5]                   
     3                 sender_object.counter7_0_0403.sum[5] (net)        
        0.181  2.067 ^ sender_object.counter_6_0_axb_0_lofx/din0 (LUT2)   x_core.L[10][11].rlb.lg[2].ls[1].lut[1]:in4
        0.033  2.100 ^ sender_object.counter_6_0_axb_0_lofx/dout         
    27                 sender_object.counter_6_0_axb_0_lofx_Z (net)      
        0.446  2.546 ^ sender_object.counter_6_0_cry_16_0/a[4] (ALU8i)    x_core.L[10][13].rlb.lg[1].alu.add:x[4]
        0.037  2.583 ^ sender_object.counter_6_0_cry_16_0/s[4]           
     1                 sender_object.counter_6_0_cry_16_0401.sum[4] (net)
        0.172  2.755 ^ sender_object.counter_0_mod_ns_0_20_/din2 (LUT4)   x_core.L[10][13].rlb.lg[0].ls[0].lut[1]:in1
        0.075  2.830 ^ sender_object.counter_0_mod_ns_0_20_/dout         
     1                 sender_object.counter_6_ns[20] (net)              
        0.023  2.853 ^ sender_object.counter_0_mod_ns_20_/d (DFFR)        x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:d
               2.853   data arrival time                                 

       10.000 10.000   clock i_clk (rise edge)                           
        1.146 11.146   clock network delay (propagated)                  
       -0.108 11.038   clock uncertainty                                 
        0.044 11.082   clock reconvergence pessimism                     
              11.082 ^ sender_object.counter_0_mod_ns_20_/ck (DFFR)       x_core.L[10][13].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.008 11.074   library setup time                                
              11.074   data required time                                
-----------------------------------------------------------------------------------------------------------------------------------
              11.074   data required time                                
              -2.853   data arrival time                                 
-----------------------------------------------------------------------------------------------------------------------------------
       -0.010  8.211   statistical adjustment                            
               8.211   slack (MET)                                       

"
""
"Path Id: fc_s2"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_1_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.328
Net Delay: 1.268
Clock Skew: -0.018
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.092  1.092   clock network delay (propagated)                                    
        0.000  1.092 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.245  1.337 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.870  2.207 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.239 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.398  2.637 ^ recvr_object.led_bits_1_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:ce
               2.637   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.063 11.063   clock network delay (propagated)                                    
       -0.107 10.956   clock uncertainty                                                   
        0.011 10.967   clock reconvergence pessimism                                       
              10.967 ^ recvr_object.led_bits_1_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:clk
       -0.051 10.916   library setup time                                                  
              10.916   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.916   data required time                                                  
              -2.637   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.009  8.288   statistical adjustment                                              
               8.288   slack (MET)                                                         

"
""
"Path Id: fc_s3"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_3_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.328
Net Delay: 1.268
Clock Skew: -0.018
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.092  1.092   clock network delay (propagated)                                    
        0.000  1.092 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.245  1.337 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.870  2.207 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.239 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.398  2.637 ^ recvr_object.led_bits_3_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               2.637   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.063 11.063   clock network delay (propagated)                                    
       -0.107 10.956   clock uncertainty                                                   
        0.011 10.967   clock reconvergence pessimism                                       
              10.967 ^ recvr_object.led_bits_3_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.051 10.916   library setup time                                                  
              10.916   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.916   data required time                                                  
              -2.637   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.009  8.288   statistical adjustment                                              
               8.288   slack (MET)                                                         

"
""
"Path Id: fc_s4"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_5_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.328
Net Delay: 1.268
Clock Skew: -0.018
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.092  1.092   clock network delay (propagated)                                    
        0.000  1.092 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.245  1.337 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.870  2.207 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.239 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.398  2.637 ^ recvr_object.led_bits_5_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               2.637   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.063 11.063   clock network delay (propagated)                                    
       -0.107 10.956   clock uncertainty                                                   
        0.011 10.967   clock reconvergence pessimism                                       
              10.967 ^ recvr_object.led_bits_5_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.051 10.916   library setup time                                                  
              10.916   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.916   data required time                                                  
              -2.637   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.009  8.288   statistical adjustment                                              
               8.288   slack (MET)                                                         

"
""
"Path Id: fc_s5"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_7_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.328
Net Delay: 1.268
Clock Skew: -0.018
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.092  1.092   clock network delay (propagated)                                    
        0.000  1.092 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.245  1.337 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.870  2.207 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.239 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.398  2.637 ^ recvr_object.led_bits_7_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               2.637   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.063 11.063   clock network delay (propagated)                                    
       -0.107 10.956   clock uncertainty                                                   
        0.011 10.967   clock reconvergence pessimism                                       
              10.967 ^ recvr_object.led_bits_7_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.051 10.916   library setup time                                                  
              10.916   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.916   data required time                                                  
              -2.637   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.009  8.288   statistical adjustment                                              
               8.288   slack (MET)                                                         

"
""
"Path Id: fc_s6"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_0_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.327
Net Delay: 1.268
Clock Skew: -0.018
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.092  1.092   clock network delay (propagated)                                    
        0.000  1.092 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.245  1.337 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.870  2.207 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.239 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.398  2.637 ^ recvr_object.led_bits_0_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[3]:ce
               2.637   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.063 11.063   clock network delay (propagated)                                    
       -0.107 10.956   clock uncertainty                                                   
        0.011 10.967   clock reconvergence pessimism                                       
              10.967 ^ recvr_object.led_bits_0_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[3]:clk
       -0.050 10.917   library setup time                                                  
              10.917   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.917   data required time                                                  
              -2.637   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.008  8.288   statistical adjustment                                              
               8.288   slack (MET)                                                         

"
""
"Path Id: fc_s7"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_4_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.327
Net Delay: 1.268
Clock Skew: -0.018
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.092  1.092   clock network delay (propagated)                                    
        0.000  1.092 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.245  1.337 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.870  2.207 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.239 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.398  2.637 ^ recvr_object.led_bits_4_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:ce
               2.637   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.063 11.063   clock network delay (propagated)                                    
       -0.107 10.956   clock uncertainty                                                   
        0.011 10.967   clock reconvergence pessimism                                       
              10.967 ^ recvr_object.led_bits_4_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
       -0.050 10.917   library setup time                                                  
              10.917   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.917   data required time                                                  
              -2.637   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.009  8.289   statistical adjustment                                              
               8.289   slack (MET)                                                         

"
""
"Path Id: fc_s8"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.325
Net Delay: 1.268
Clock Skew: -0.018
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.092  1.092   clock network delay (propagated)                                    
        0.000  1.092 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.245  1.337 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.870  2.207 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.239 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.398  2.637 ^ recvr_object.led_bits_2_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[1]:ce
               2.637   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.063 11.063   clock network delay (propagated)                                    
       -0.107 10.956   clock uncertainty                                                   
        0.011 10.967   clock reconvergence pessimism                                       
              10.967 ^ recvr_object.led_bits_2_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[1].smux_seq_omux.seq[1]:clk
       -0.048 10.919   library setup time                                                  
              10.919   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.919   data required time                                                  
              -2.637   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.008  8.290   statistical adjustment                                              
               8.290   slack (MET)                                                         

"
""
"Path Id: fc_s9"
"Startpoint: nap_recver.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: recvr_object.led_bits_6_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: max
Logic Delay: 0.325
Net Delay: 1.268
Clock Skew: -0.018
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                          Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                             
        1.092  1.092   clock network delay (propagated)                                    
        0.000  1.092 ^ nap_recver.i_nap_horizontal/clk (*must_keep* *fixed* NAP_HORIZONTAL) x_core.NOC[2][1].logic.noc.nap_s:i_fabric_s_clk
        0.245  1.337 v nap_recver.i_nap_horizontal/rx_valid                                
     3                 iface_recver_rx.valid (net)                                         
        0.870  2.207 v recvr_object.led_bits5/din1 (LUT2)                                   x_core.L[43][32].rlb.lg[2].ls[1].lut[1]:in4
        0.032  2.239 ^ recvr_object.led_bits5/dout                                         
     8                 recvr_object.led_bits5_Z (net)                                      
        0.398  2.637 ^ recvr_object.led_bits_6_/ce (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[1]:ce
               2.637   data arrival time                                                   

       10.000 10.000   clock i_clk (rise edge)                                             
        1.063 11.063   clock network delay (propagated)                                    
       -0.107 10.956   clock uncertainty                                                   
        0.011 10.967   clock reconvergence pessimism                                       
              10.967 ^ recvr_object.led_bits_6_/ck (DFFER)                                  x_core.L[48][39].rlb.lg[0].ls[0].smux_seq_omux.seq[1]:clk
       -0.048 10.919   library setup time                                                  
              10.919   data required time                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------
              10.919   data required time                                                  
              -2.637   data arrival time                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
        0.008  8.290   statistical adjustment                                              
               8.290   slack (MET)                                                         

"
""
"Path Id: fc_s10"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_16_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.113
Net Delay: 1.707
Clock Skew: -0.081 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.237  1.237   clock network delay (propagated)                                      
        0.000  1.237 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.269 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.102  2.371 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.031  2.402 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.605  3.007 ^ debugger.x_snapshot.x_status.genblk1_s_16_/ce (DFFNE)                  x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               3.007   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.122 21.122   clock network delay (propagated)                                      
       -0.040 21.082   clock uncertainty                                                     
        0.034 21.116   clock reconvergence pessimism                                         
              21.116 ^ debugger.x_snapshot.x_status.genblk1_s_16_/ckn (DFFNE)                 x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.050 21.066   library setup time                                                    
              21.066   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.066   data required time                                                    
              -3.007   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.010 18.049   statistical adjustment                                                
              18.049   slack (MET)                                                           

"
""
"Path Id: fc_s11"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_17_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.113
Net Delay: 1.707
Clock Skew: -0.081 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.237  1.237   clock network delay (propagated)                                      
        0.000  1.237 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.269 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.102  2.371 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.031  2.402 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.605  3.007 ^ debugger.x_snapshot.x_status.genblk1_s_17_/ce (DFFNE)                  x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               3.007   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.122 21.122   clock network delay (propagated)                                      
       -0.040 21.082   clock uncertainty                                                     
        0.034 21.116   clock reconvergence pessimism                                         
              21.116 ^ debugger.x_snapshot.x_status.genblk1_s_17_/ckn (DFFNE)                 x_core.L[19][10].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.050 21.066   library setup time                                                    
              21.066   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.066   data required time                                                    
              -3.007   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.010 18.049   statistical adjustment                                                
              18.049   slack (MET)                                                           

"
""
"Path Id: fc_s12"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_0_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.113
Net Delay: 1.669
Clock Skew: -0.080 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.237  1.237   clock network delay (propagated)                                      
        0.000  1.237 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.269 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.102  2.371 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.031  2.402 ^ debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.567  2.969 ^ debugger.x_snapshot.x_status.genblk1_s_0_/ce (DFFNE)                   x_core.L[20][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               2.969   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.123 21.123   clock network delay (propagated)                                      
       -0.040 21.083   clock uncertainty                                                     
        0.034 21.117   clock reconvergence pessimism                                         
              21.117 ^ debugger.x_snapshot.x_status.genblk1_s_0_/ckn (DFFNE)                  x_core.L[20][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.050 21.067   library setup time                                                    
              21.067   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.067   data required time                                                    
              -2.969   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.010 18.088   statistical adjustment                                                
              18.088   slack (MET)                                                           

"
""
"Path Id: fc_s13"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_9_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.113
Net Delay: 1.615
Clock Skew: -0.079 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.237  1.237   clock network delay (propagated)                                      
        0.000  1.237 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.269 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.102  2.371 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.031  2.402 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.513  2.915 v debugger.x_snapshot.x_status.genblk1_s_9_/ce (DFFNE)                   x_core.L[19][9].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               2.915   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.124 21.124   clock network delay (propagated)                                      
       -0.040 21.084   clock uncertainty                                                     
        0.034 21.118   clock reconvergence pessimism                                         
              21.118 ^ debugger.x_snapshot.x_status.genblk1_s_9_/ckn (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.050 21.068   library setup time                                                    
              21.068   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.068   data required time                                                    
              -2.915   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.010 18.143   statistical adjustment                                                
              18.143   slack (MET)                                                           

"
""
"Path Id: fc_s14"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_10_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.113
Net Delay: 1.615
Clock Skew: -0.079 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.237  1.237   clock network delay (propagated)                                      
        0.000  1.237 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.269 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.102  2.371 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.031  2.402 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.513  2.915 v debugger.x_snapshot.x_status.genblk1_s_10_/ce (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:ce
               2.915   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.124 21.124   clock network delay (propagated)                                      
       -0.040 21.084   clock uncertainty                                                     
        0.034 21.118   clock reconvergence pessimism                                         
              21.118 ^ debugger.x_snapshot.x_status.genblk1_s_10_/ckn (DFFNE)                 x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
       -0.050 21.068   library setup time                                                    
              21.068   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.068   data required time                                                    
              -2.915   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.010 18.143   statistical adjustment                                                
              18.143   slack (MET)                                                           

"
""
"Path Id: fc_s15"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_15_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.110
Net Delay: 1.615
Clock Skew: -0.079 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.237  1.237   clock network delay (propagated)                                      
        0.000  1.237 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.269 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.102  2.371 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.031  2.402 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.513  2.915 v debugger.x_snapshot.x_status.genblk1_s_15_/ce (DFFNE)                  x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               2.915   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.124 21.124   clock network delay (propagated)                                      
       -0.040 21.084   clock uncertainty                                                     
        0.034 21.118   clock reconvergence pessimism                                         
              21.118 ^ debugger.x_snapshot.x_status.genblk1_s_15_/ckn (DFFNE)                 x_core.L[19][9].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.047 21.071   library setup time                                                    
              21.071   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.071   data required time                                                    
              -2.915   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.010 18.146   statistical adjustment                                                
              18.146   slack (MET)                                                           

"
""
"Path Id: fc_s16"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_status.genblk1_s_5_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.109
Net Delay: 1.577
Clock Skew: -0.078 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.237  1.237   clock network delay (propagated)                                      
        0.000  1.237 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.269 v debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        1.102  2.371 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/din1 (LUT3)         x_core.L[18][9].rlb.lg[2].ls[0].lut[1]:in4
        0.031  2.402 v debugger.x_snapshot.x_status.genblk1.un1_i_capture/dout               
    32                 debugger.x_snapshot.x_status.un1_i_capture (net)                      
        0.475  2.877 v debugger.x_snapshot.x_status.genblk1_s_5_/ce (DFFNE)                   x_core.L[20][8].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               2.877   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.125 21.125   clock network delay (propagated)                                      
       -0.040 21.085   clock uncertainty                                                     
        0.034 21.119   clock reconvergence pessimism                                         
              21.119 ^ debugger.x_snapshot.x_status.genblk1_s_5_/ckn (DFFNE)                  x_core.L[20][8].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.046 21.073   library setup time                                                    
              21.073   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.073   data required time                                                    
              -2.877   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.010 18.186   statistical adjustment                                                
              18.186   slack (MET)                                                           

"
""
"Path Id: fc_s17"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_33_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.125
Net Delay: 1.545
Clock Skew: -0.089 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.237  1.237   clock network delay (propagated)                                      
        0.000  1.237 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.269 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        0.818  2.087 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.043  2.130 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        0.727  2.857 ^ debugger.x_snapshot.x_dout.genblk1_s_33_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:ce
               2.857   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.114 21.114   clock network delay (propagated)                                      
       -0.040 21.074   clock uncertainty                                                     
        0.034 21.108   clock reconvergence pessimism                                         
              21.108 ^ debugger.x_snapshot.x_dout.genblk1_s_33_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[0]:clk
       -0.050 21.058   library setup time                                                    
              21.058   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.058   data required time                                                    
              -2.857   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.009 18.192   statistical adjustment                                                
              18.192   slack (MET)                                                           

"
""
"Path Id: fc_s18"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_34_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.125
Net Delay: 1.545
Clock Skew: -0.089 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.237  1.237   clock network delay (propagated)                                      
        0.000  1.237 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.269 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        0.818  2.087 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.043  2.130 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        0.727  2.857 ^ debugger.x_snapshot.x_dout.genblk1_s_34_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:ce
               2.857   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.114 21.114   clock network delay (propagated)                                      
       -0.040 21.074   clock uncertainty                                                     
        0.034 21.108   clock reconvergence pessimism                                         
              21.108 ^ debugger.x_snapshot.x_dout.genblk1_s_34_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[1].smux_seq_omux.seq[2]:clk
       -0.050 21.058   library setup time                                                    
              21.058   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.058   data required time                                                    
              -2.857   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.009 18.192   statistical adjustment                                                
              18.192   slack (MET)                                                           

"
""
"Path Id: fc_s19"
"Startpoint: debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_dout.genblk1_s_31_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: max
Logic Delay: 0.125
Net Delay: 1.544
Clock Skew: -0.089 [different clocks]
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                            Placement
---------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                 
        1.237  1.237   clock network delay (propagated)                                      
        0.000  1.237 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/clk (*fixed* IPIN) u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin:i_clk
        0.032  1.269 ^ debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr/dout              
    13                 debugger.dout_0 (net)                                                 
        0.818  2.087 ^ debugger.x_snapshot.x_dout.un1_s62_i/din1 (LUT4)                       x_core.L[22][11].rlb.lg[2].ls[1].lut[1]:in3h
        0.043  2.130 ^ debugger.x_snapshot.x_dout.un1_s62_i/dout                             
    41                 debugger.x_snapshot.x_dout.un1_s62_i_0 (net)                          
        0.726  2.856 ^ debugger.x_snapshot.x_dout.genblk1_s_31_/ce (DFFNE)                    x_core.L[22][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:ce
               2.856   data arrival time                                                     

       20.000 20.000   clock tck' (rise edge)                                                
        1.114 21.114   clock network delay (propagated)                                      
       -0.040 21.074   clock uncertainty                                                     
        0.034 21.108   clock reconvergence pessimism                                         
              21.108 ^ debugger.x_snapshot.x_dout.genblk1_s_31_/ckn (DFFNE)                   x_core.L[22][14].rlb.lg[0].ls[0].smux_seq_omux.seq[0]:clk
       -0.050 21.058   library setup time                                                    
              21.058   data required time                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------
              21.058   data required time                                                    
              -2.856   data arrival time                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.010 18.192   statistical adjustment                                                
              18.192   slack (MET)                                                           

"
"Critical Timing Paths - Fast Corner - Hold (min)"
""
"Path Id: fc_h0"
"Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.018
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.131  1.131   clock network delay (propagated)                                          
        0.000  1.131 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:clk
        0.028  1.159 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_13[1] (net)                  
        0.025  1.184 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_/d (DFF)  x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[3]:d
               1.184   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.183  1.183   clock network delay (propagated)                                          
        0.030  1.213   clock uncertainty                                                         
       -0.052  1.161   clock reconvergence pessimism                                             
               1.161 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_27__stage_2_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[1].smux_seq_omux.seq[3]:clk
        0.010  1.171   library hold time                                                         
               1.171   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.171   data required time                                                        
              -1.184   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.010   statistical adjustment                                                    
               0.010   slack (MET)                                                               

"
""
"Path Id: fc_h1"
"Startpoint: debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.018
Net Delay: 0.024
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                Placement
-------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                   
        1.143  1.143   clock network delay (propagated)                          
        0.000  1.143 ^ debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.027  1.170 v debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_synch_arm.x.n (net)       
        0.024  1.194 v debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2/d (DFF)  x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:d
               1.194   data arrival time                                         

        0.000  0.000   clock i_clk (rise edge)                                   
        1.196  1.196   clock network delay (propagated)                          
        0.030  1.226   clock uncertainty                                         
       -0.053  1.173   clock reconvergence pessimism                             
               1.173 ^ debugger.x_snapshot.x_monitor.x_synch_arm.x.x_ff2/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:clk
        0.009  1.182   library hold time                                         
               1.182   data required time                                        
-------------------------------------------------------------------------------------------------------------------------------------------
               1.182   data required time                                        
              -1.194   data arrival time                                         
-------------------------------------------------------------------------------------------------------------------------------------------
       -0.002  0.010   statistical adjustment                                    
               0.010   slack (MET)                                               

"
""
"Path Id: fc_h2"
"Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.017
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.138  1.138   clock network delay (propagated)                                          
        0.000  1.138 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[2]:clk
        0.026  1.164 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_17[1] (net)                  
        0.025  1.189 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:d
               1.189   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.191  1.191   clock network delay (propagated)                                          
        0.030  1.221   clock uncertainty                                                         
       -0.053  1.168   clock reconvergence pessimism                                             
               1.168 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_21__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[3]:clk
        0.009  1.177   library hold time                                                         
               1.177   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.177   data required time                                                        
              -1.189   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.002  0.010   statistical adjustment                                                    
               0.010   slack (MET)                                                               

"
""
"Path Id: fc_h3"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.018
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                 Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                    
        1.146  1.146   clock network delay (propagated)                                           
        0.000  1.146 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1/ck (DFF) x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[2]:clk
        0.025  1.171 v debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.n (net)       
        0.025  1.196 v debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2/d (DFF)  x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:d
               1.196   data arrival time                                                          

        0.000  0.000   clock i_clk (rise edge)                                                    
        1.199  1.199   clock network delay (propagated)                                           
        0.030  1.229   clock uncertainty                                                          
       -0.053  1.176   clock reconvergence pessimism                                              
               1.176 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.x_synch_async_rd.x.x_ff2/ck (DFF) x_core.L[19][11].rlb.lg[0].ls[0].smux_seq_omux.seq[3]:clk
        0.007  1.183   library hold time                                                          
               1.183   data required time                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.183   data required time                                                         
              -1.196   data arrival time                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.010   statistical adjustment                                                     
               0.010   slack (MET)                                                                

"
""
"Path Id: fc_h4"
"Startpoint: debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.018
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.135  1.135   clock network delay (propagated)                                          
        0.000  1.135 ^ debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[0]:clk
        0.028  1.163 v debugger.x_snapshot.x_trigger_pipeline.pipeline_wide_36__stage_0_/q       
     2                 debugger.x_snapshot.x_trigger_pipeline.stage_1[0] (net)                   
        0.026  1.189 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/d (DFF)  x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:d
               1.189   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.187  1.187   clock network delay (propagated)                                          
        0.030  1.217   clock uncertainty                                                         
       -0.052  1.165   clock reconvergence pessimism                                             
               1.165 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:clk
        0.010  1.175   library hold time                                                         
               1.175   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.175   data required time                                                        
              -1.189   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.004  0.010   statistical adjustment                                                    
               0.010   slack (MET)                                                               

"
""
"Path Id: fc_h5"
"Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.019
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.138  1.138   clock network delay (propagated)                                          
        0.000  1.138 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[0]:clk
        0.027  1.165 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_18[1] (net)                  
        0.025  1.190 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[1]:d
               1.190   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.191  1.191   clock network delay (propagated)                                          
        0.030  1.221   clock uncertainty                                                         
       -0.053  1.168   clock reconvergence pessimism                                             
               1.168 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_22__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[1].smux_seq_omux.seq[1]:clk
        0.008  1.176   library hold time                                                         
               1.176   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.176   data required time                                                        
              -1.190   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.011   statistical adjustment                                                    
               0.011   slack (MET)                                                               

"
""
"Path Id: fc_h6"
"Startpoint: debugger.x_snapshot.x_synch_rstn.x_ff1 (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_synch_rstn.x_ff2 (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.018
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                     Placement
--------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                        
        1.143  1.143   clock network delay (propagated)               
        0.000  1.143 ^ debugger.x_snapshot.x_synch_rstn.x_ff1/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[0]:clk
        0.027  1.170 v debugger.x_snapshot.x_synch_rstn.x_ff1/q       
     1                 debugger.x_snapshot.x_synch_rstn.n (net)       
        0.026  1.196 v debugger.x_snapshot.x_synch_rstn.x_ff2/d (DFF)  x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:d
               1.196   data arrival time                              

        0.000  0.000   clock i_clk (rise edge)                        
        1.196  1.196   clock network delay (propagated)               
        0.030  1.226   clock uncertainty                              
       -0.053  1.173   clock reconvergence pessimism                  
               1.173 ^ debugger.x_snapshot.x_synch_rstn.x_ff2/ck (DFF) x_core.L[20][10].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:clk
        0.009  1.182   library hold time                              
               1.182   data required time                             
--------------------------------------------------------------------------------------------------------------------------------
               1.182   data required time                             
              -1.196   data arrival time                              
--------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.011   statistical adjustment                         
               0.011   slack (MET)                                    

"
""
"Path Id: fc_h7"
"Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.022
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.135  1.135   clock network delay (propagated)                                          
        0.000  1.135 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[1]:clk
        0.033  1.168 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_2[1] (net)                   
        0.026  1.194 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_/d (DFF)  x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:d
               1.194   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.187  1.187   clock network delay (propagated)                                          
        0.030  1.217   clock uncertainty                                                         
       -0.052  1.165   clock reconvergence pessimism                                             
               1.165 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_36__stage_2_/ck (DFF) x_core.L[22][11].rlb.lg[2].ls[1].smux_seq_omux.seq[2]:clk
        0.011  1.176   library hold time                                                         
               1.176   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.176   data required time                                                        
              -1.194   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.002  0.016   statistical adjustment                                                    
               0.016   slack (MET)                                                               

"
""
"Path Id: fc_h8"
"Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.022
Net Delay: 0.027
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.138  1.138   clock network delay (propagated)                                          
        0.000  1.138 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[1]:clk
        0.031  1.169 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_21[1] (net)                  
        0.027  1.196 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_/d (DFF)  x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:d
               1.196   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.191  1.191   clock network delay (propagated)                                          
        0.030  1.221   clock uncertainty                                                         
       -0.053  1.168   clock reconvergence pessimism                                             
               1.168 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_20__stage_2_/ck (DFF) x_core.L[24][11].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.009  1.177   library hold time                                                         
               1.177   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.177   data required time                                                        
              -1.196   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.016   statistical adjustment                                                    
               0.016   slack (MET)                                                               

"
""
"Path Id: fc_h9"
"Startpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_ (rising edge-triggered flip-flop clocked by i_clk)
Endpoint: debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_ (rising edge-triggered flip-flop clocked by i_clk)
Path Group: i_clk
Path Type: min
Logic Delay: 0.022
Net Delay: 0.026
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                                Placement
-----------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_clk (rise edge)                                                   
        1.131  1.131   clock network delay (propagated)                                          
        0.000  1.131 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[1]:clk
        0.033  1.164 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_1_/q       
     1                 debugger.x_snapshot.x_monitor_pipeline.stage_16[1] (net)                  
        0.026  1.190 v debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_/d (DFF)  x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:d
               1.190   data arrival time                                                         

        0.000  0.000   clock i_clk (rise edge)                                                   
        1.183  1.183   clock network delay (propagated)                                          
        0.030  1.213   clock uncertainty                                                         
       -0.052  1.161   clock reconvergence pessimism                                             
               1.161 ^ debugger.x_snapshot.x_monitor_pipeline.pipeline_wide_25__stage_2_/ck (DFF) x_core.L[23][12].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.011  1.172   library hold time                                                         
               1.172   data required time                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------
               1.172   data required time                                                        
              -1.190   data arrival time                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.002  0.016   statistical adjustment                                                    
               0.016   slack (MET)                                                               

"
""
"Path Id: fc_h10"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.036
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.162  1.162   clock network delay (propagated)                                                                      
        0.000  1.162 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.099  1.261 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_27_           
               1.261   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.214  1.214   clock network delay (propagated)                                                                      
        0.030  1.244   clock uncertainty                                                                                     
       -0.052  1.192   clock reconvergence pessimism                                                                         
               1.192 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.063  1.255   library hold time                                                                                     
               1.255   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.255   data required time                                                                                    
              -1.261   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.003   statistical adjustment                                                                                
               0.003   slack (MET)                                                                                           

"
""
"Path Id: fc_h11"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.038
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.162  1.162   clock network delay (propagated)                                                                      
        0.000  1.162 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.101  1.263 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_43_           
               1.263   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.214  1.214   clock network delay (propagated)                                                                      
        0.030  1.244   clock uncertainty                                                                                     
       -0.052  1.192   clock reconvergence pessimism                                                                         
               1.192 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.063  1.255   library hold time                                                                                     
               1.255   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.255   data required time                                                                                    
              -1.263   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.002  0.006   statistical adjustment                                                                                
               0.006   slack (MET)                                                                                           

"
""
"Path Id: fc_h12"
"Startpoint: debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1 (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2 (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.017
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay   Time   Description                                                 Placement
--------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                      
        1.101  1.101   clock network delay (propagated)                           
        0.000  1.101 ^ debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1/ck (DFF) x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.028  1.129 v debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff1/q       
     1                 debugger.x_snapshot.x_monitor.x_synch_full.x.n (net)       
        0.025  1.154 v debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2/d (DFF)  x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               1.154   data arrival time                                          

        0.000  0.000   clock tck (rise edge)                                      
        1.154  1.154   clock network delay (propagated)                           
        0.030  1.184   clock uncertainty                                          
       -0.053  1.131   clock reconvergence pessimism                              
               1.131 ^ debugger.x_snapshot.x_monitor.x_synch_full.x.x_ff2/ck (DFF) x_core.L[20][11].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.011  1.142   library hold time                                          
               1.142   data required time                                         
--------------------------------------------------------------------------------------------------------------------------------------------
               1.142   data required time                                         
              -1.154   data arrival time                                          
--------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.009   statistical adjustment                                     
               0.009   slack (MET)                                                

"
""
"Path Id: fc_h13"
"Startpoint: debugger.x_jtap_interface.x_select.genblk1_s_3_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_jtap_interface.x_select.genblk1_s_2_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.018
Net Delay: 0.024
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                 Placement
---------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                     
        1.113  21.113   clock network delay (propagated)                           
        0.000  21.113 ^ debugger.x_jtap_interface.x_select.genblk1_s_3_/ckn (DFFNE) x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.028  21.141 v debugger.x_jtap_interface.x_select.genblk1_s_3_/q          
     2                  debugger.s[3] (net)                                        
        0.024  21.165 v debugger.x_jtap_interface.x_select.genblk1_s_2_/d (DFFNE)   x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               21.165   data arrival time                                          

       20.000  20.000   clock tck' (rise edge)                                     
        1.171  21.171   clock network delay (propagated)                           
        0.030  21.201   clock uncertainty                                          
       -0.058  21.143   clock reconvergence pessimism                              
               21.143 ^ debugger.x_jtap_interface.x_select.genblk1_s_2_/ckn (DFFNE) x_core.L[21][10].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.010  21.153   library hold time                                          
               21.153   data required time                                         
---------------------------------------------------------------------------------------------------------------------------------------------
               21.153   data required time                                         
              -21.165   data arrival time                                          
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.009   statistical adjustment                                     
                0.009   slack (MET)                                                

"
""
"Path Id: fc_h14"
"Startpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_73_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_72_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.017
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                  Placement
---------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                      
        1.111  21.111   clock network delay (propagated)                            
        0.000  21.111 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_73_/ckn (DFFNE) x_core.L[24][9].rlb.lg[2].ls[0].smux_seq_omux.seq[2]:clk
        0.028  21.139 v debugger.x_snapshot.x_trigger_edge.genblk1_s_73_/q          
     2                  debugger.x_snapshot.trigger_edge[73] (net)                  
        0.025  21.164 v debugger.x_snapshot.x_trigger_edge.genblk1_s_72_/d (DFFNE)   x_core.L[24][9].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:d
               21.164   data arrival time                                           

       20.000  20.000   clock tck' (rise edge)                                      
        1.170  21.170   clock network delay (propagated)                            
        0.030  21.200   clock uncertainty                                           
       -0.059  21.141   clock reconvergence pessimism                               
               21.141 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_72_/ckn (DFFNE) x_core.L[24][9].rlb.lg[2].ls[0].smux_seq_omux.seq[3]:clk
        0.011  21.152   library hold time                                           
               21.152   data required time                                          
---------------------------------------------------------------------------------------------------------------------------------------------
               21.152   data required time                                          
              -21.164   data arrival time                                           
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.009   statistical adjustment                                      
                0.009   slack (MET)                                                 

"
""
"Path Id: fc_h15"
"Startpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Endpoint: debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram (rising edge-triggered flip-flop clocked by tck)
Path Group: tck
Path Type: min
Logic Delay: 0.042
Net Delay: 0.000
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                            Placement
------------------------------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock tck (rise edge)                                                                                 
        1.162  1.162   clock network delay (propagated)                                                                      
        0.000  1.162 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.100  1.262 v debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_fp_out_reg_high_22_           
               1.262   data arrival time                                                                                     

        0.000  0.000   clock tck (rise edge)                                                                                 
        1.214  1.214   clock network delay (propagated)                                                                      
        0.030  1.244   clock uncertainty                                                                                     
       -0.052  1.192   clock reconvergence pessimism                                                                         
               1.192 ^ debugger.x_snapshot.x_monitor.x_wide_fifo.stage_0__x_deep_fifo.x_ram/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[4][1].logic.bmlp.bram[0]
        0.058  1.250   library hold time                                                                                     
               1.250   data required time                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
               1.250   data required time                                                                                    
              -1.262   data arrival time                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003  0.009   statistical adjustment                                                                                
               0.009   slack (MET)                                                                                           

"
""
"Path Id: fc_h16"
"Startpoint: debugger.x_snapshot.x_trigger_dont_care.genblk1_s_61_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_dont_care.genblk1_s_60_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.018
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                         Placement
----------------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                             
        1.129  21.129   clock network delay (propagated)                                   
        0.000  21.129 ^ debugger.x_snapshot.x_trigger_dont_care.genblk1_s_61_/ckn (DFFNE)   x_core.L[19][6].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.027  21.156 v debugger.x_snapshot.x_trigger_dont_care.genblk1_s_61_/q            
     2                  debugger.x_snapshot.x_trigger_dont_care.trigger_dont_care[61] (net)
        0.025  21.181 v debugger.x_snapshot.x_trigger_dont_care.genblk1_s_60_/d (DFFNE)     x_core.L[19][6].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:d
               21.181   data arrival time                                                  

       20.000  20.000   clock tck' (rise edge)                                             
        1.188  21.188   clock network delay (propagated)                                   
        0.030  21.218   clock uncertainty                                                  
       -0.059  21.159   clock reconvergence pessimism                                      
               21.159 ^ debugger.x_snapshot.x_trigger_dont_care.genblk1_s_60_/ckn (DFFNE)   x_core.L[19][6].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:clk
        0.009  21.168   library hold time                                                  
               21.168   data required time                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------
               21.168   data required time                                                 
              -21.181   data arrival time                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.010   statistical adjustment                                             
                0.010   slack (MET)                                                        

"
""
"Path Id: fc_h17"
"Startpoint: debugger.x_snapshot.x_trigger_dont_care.genblk1_s_73_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_dont_care.genblk1_s_72_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.018
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                         Placement
----------------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                             
        1.121  21.121   clock network delay (propagated)                                   
        0.000  21.121 ^ debugger.x_snapshot.x_trigger_dont_care.genblk1_s_73_/ckn (DFFNE)   x_core.L[24][9].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.026  21.147 v debugger.x_snapshot.x_trigger_dont_care.genblk1_s_73_/q            
     2                  debugger.x_snapshot.x_trigger_dont_care.trigger_dont_care[73] (net)
        0.025  21.172 v debugger.x_snapshot.x_trigger_dont_care.genblk1_s_72_/d (DFFNE)     x_core.L[24][9].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:d
               21.172   data arrival time                                                  

       20.000  20.000   clock tck' (rise edge)                                             
        1.179  21.179   clock network delay (propagated)                                   
        0.030  21.209   clock uncertainty                                                  
       -0.058  21.151   clock reconvergence pessimism                                      
               21.151 ^ debugger.x_snapshot.x_trigger_dont_care.genblk1_s_72_/ckn (DFFNE)   x_core.L[24][9].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:clk
        0.008  21.159   library hold time                                                  
               21.159   data required time                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------
               21.159   data required time                                                 
              -21.172   data arrival time                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.010   statistical adjustment                                             
                0.010   slack (MET)                                                        

"
""
"Path Id: fc_h18"
"Startpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_11_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_10_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.018
Net Delay: 0.025
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                  Placement
---------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                      
        1.132  21.132   clock network delay (propagated)                            
        0.000  21.132 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_11_/ckn (DFFNE) x_core.L[20][4].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.027  21.159 v debugger.x_snapshot.x_trigger_edge.genblk1_s_11_/q          
     2                  debugger.x_snapshot.trigger_edge[11] (net)                  
        0.025  21.184 v debugger.x_snapshot.x_trigger_edge.genblk1_s_10_/d (DFFNE)   x_core.L[20][4].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:d
               21.184   data arrival time                                           

       20.000  20.000   clock tck' (rise edge)                                      
        1.191  21.191   clock network delay (propagated)                            
        0.030  21.221   clock uncertainty                                           
       -0.059  21.162   clock reconvergence pessimism                               
               21.162 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_10_/ckn (DFFNE) x_core.L[20][4].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:clk
        0.009  21.171   library hold time                                           
               21.171   data required time                                          
---------------------------------------------------------------------------------------------------------------------------------------------
               21.171   data required time                                          
              -21.184   data arrival time                                           
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.003   0.010   statistical adjustment                                      
                0.010   slack (MET)                                                 

"
""
"Path Id: fc_h19"
"Startpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_3_ (rising edge-triggered flip-flop clocked by tck')
Endpoint: debugger.x_snapshot.x_trigger_edge.genblk1_s_2_ (rising edge-triggered flip-flop clocked by tck')
Path Group: tck
Path Type: min
Logic Delay: 0.018
Net Delay: 0.024
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 1

Fanout  Delay    Time   Description                                                 Placement
--------------------------------------------------------------------------------------------------------------------------------------------
       20.000  20.000   clock tck' (rise edge)                                     
        1.130  21.130   clock network delay (propagated)                           
        0.000  21.130 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_3_/ckn (DFFNE) x_core.L[22][5].rlb.lg[1].ls[0].smux_seq_omux.seq[2]:clk
        0.027  21.157 v debugger.x_snapshot.x_trigger_edge.genblk1_s_3_/q          
     2                  debugger.x_snapshot.trigger_edge[3] (net)                  
        0.024  21.181 v debugger.x_snapshot.x_trigger_edge.genblk1_s_2_/d (DFFNE)   x_core.L[22][5].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:d
               21.181   data arrival time                                          

       20.000  20.000   clock tck' (rise edge)                                     
        1.189  21.189   clock network delay (propagated)                           
        0.030  21.219   clock uncertainty                                          
       -0.059  21.160   clock reconvergence pessimism                              
               21.160 ^ debugger.x_snapshot.x_trigger_edge.genblk1_s_2_/ckn (DFFNE) x_core.L[22][5].rlb.lg[1].ls[0].smux_seq_omux.seq[3]:clk
        0.009  21.169   library hold time                                          
               21.169   data required time                                         
--------------------------------------------------------------------------------------------------------------------------------------------
               21.169   data required time                                         
              -21.181   data arrival time                                          
--------------------------------------------------------------------------------------------------------------------------------------------
       -0.002   0.010   statistical adjustment                                     
                0.010   slack (MET)                                                

"

----
"Unconstrained timing paths are not included in this report. See implementation option 'report_unconstrained_timing_paths'."
"The performance and operating frequency of clocks in the design may be limited by hardware capabilities of the device. These limits are not represented in the timing report. Please consult device documentation for more details on these limitations."

----
