Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 29 22:22:29 2025
| Host         : DESKTOP-NV7NN3N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 1283 register/latch pins with no clock driven by root clock pin: ClkDiv/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce/ck_div/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sevenSegmentDisplay/divclk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4923 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.417        0.000                      0                   89        0.264        0.000                      0                   89        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
fpga_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk            5.912        0.000                      0                   45        0.264        0.000                      0                   45        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fpga_clk           fpga_clk                 1.417        0.000                      0                   44        6.135        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 2.290ns (55.721%)  route 1.820ns (44.279%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.478     5.592 r  sevenSegmentDisplay/divclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.456    sevenSegmentDisplay/divclk_cnt_reg_n_0_[1]
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     7.289 r  sevenSegmentDisplay/divclk_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.289    sevenSegmentDisplay/divclk_cnt_reg[4]_i_2_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  sevenSegmentDisplay/divclk_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.403    sevenSegmentDisplay/divclk_cnt_reg[8]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  sevenSegmentDisplay/divclk_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    sevenSegmentDisplay/divclk_cnt_reg[12]_i_2_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  sevenSegmentDisplay/divclk_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    sevenSegmentDisplay/divclk_cnt_reg[16]_i_2_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.965 r  sevenSegmentDisplay/divclk_cnt_reg[18]_i_3/O[1]
                         net (fo=1, routed)           0.956     8.921    sevenSegmentDisplay/data0[18]
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.303     9.224 r  sevenSegmentDisplay/divclk_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.224    sevenSegmentDisplay/divclk_cnt[18]
    SLICE_X50Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.450    14.817    sevenSegmentDisplay/CLK
    SLICE_X50Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[18]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)        0.081    15.136    sevenSegmentDisplay/divclk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 2.174ns (54.370%)  route 1.825ns (45.630%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.478     5.592 r  sevenSegmentDisplay/divclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.456    sevenSegmentDisplay/divclk_cnt_reg_n_0_[1]
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     7.289 r  sevenSegmentDisplay/divclk_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.289    sevenSegmentDisplay/divclk_cnt_reg[4]_i_2_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  sevenSegmentDisplay/divclk_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.403    sevenSegmentDisplay/divclk_cnt_reg[8]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  sevenSegmentDisplay/divclk_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    sevenSegmentDisplay/divclk_cnt_reg[12]_i_2_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  sevenSegmentDisplay/divclk_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.631    sevenSegmentDisplay/divclk_cnt_reg[16]_i_2_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.853 r  sevenSegmentDisplay/divclk_cnt_reg[18]_i_3/O[0]
                         net (fo=1, routed)           0.961     8.814    sevenSegmentDisplay/data0[17]
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.299     9.113 r  sevenSegmentDisplay/divclk_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.113    sevenSegmentDisplay/divclk_cnt[17]
    SLICE_X50Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.450    14.817    sevenSegmentDisplay/CLK
    SLICE_X50Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[17]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)        0.077    15.132    sevenSegmentDisplay/divclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 2.158ns (54.544%)  route 1.798ns (45.456%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.478     5.592 r  sevenSegmentDisplay/divclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.456    sevenSegmentDisplay/divclk_cnt_reg_n_0_[1]
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     7.289 r  sevenSegmentDisplay/divclk_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.289    sevenSegmentDisplay/divclk_cnt_reg[4]_i_2_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  sevenSegmentDisplay/divclk_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.403    sevenSegmentDisplay/divclk_cnt_reg[8]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  sevenSegmentDisplay/divclk_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    sevenSegmentDisplay/divclk_cnt_reg[12]_i_2_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.830 r  sevenSegmentDisplay/divclk_cnt_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.935     8.765    sevenSegmentDisplay/data0[16]
    SLICE_X52Y39         LUT3 (Prop_lut3_I2_O)        0.306     9.071 r  sevenSegmentDisplay/divclk_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.071    sevenSegmentDisplay/divclk_cnt[16]
    SLICE_X52Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.450    14.817    sevenSegmentDisplay/CLK
    SLICE_X52Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X52Y39         FDCE (Setup_fdce_C_D)        0.081    15.136    sevenSegmentDisplay/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 2.060ns (52.975%)  route 1.829ns (47.025%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.478     5.592 r  sevenSegmentDisplay/divclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.456    sevenSegmentDisplay/divclk_cnt_reg_n_0_[1]
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     7.289 r  sevenSegmentDisplay/divclk_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.289    sevenSegmentDisplay/divclk_cnt_reg[4]_i_2_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  sevenSegmentDisplay/divclk_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.403    sevenSegmentDisplay/divclk_cnt_reg[8]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  sevenSegmentDisplay/divclk_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.517    sevenSegmentDisplay/divclk_cnt_reg[12]_i_2_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.739 r  sevenSegmentDisplay/divclk_cnt_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.965     8.704    sevenSegmentDisplay/data0[13]
    SLICE_X50Y38         LUT3 (Prop_lut3_I2_O)        0.299     9.003 r  sevenSegmentDisplay/divclk_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.003    sevenSegmentDisplay/divclk_cnt[13]
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/C
                         clock pessimism              0.298    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)        0.081    15.160    sevenSegmentDisplay/divclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.952ns (24.686%)  route 2.904ns (75.314%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.563     5.109    debounce/ck_div/CLK
    SLICE_X44Y37         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456     5.565 r  debounce/ck_div/counter_reg[13]/Q
                         net (fo=2, routed)           0.817     6.382    debounce/ck_div/counter[13]
    SLICE_X46Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.506 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.304     6.810    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.934 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.570    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.694 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.148     8.842    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X46Y37         LUT2 (Prop_lut2_I0_O)        0.124     8.966 r  debounce/ck_div/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.966    debounce/ck_div/counter_0[11]
    SLICE_X46Y37         FDCE                                         r  debounce/ck_div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.444    14.811    debounce/ck_div/CLK
    SLICE_X46Y37         FDCE                                         r  debounce/ck_div/counter_reg[11]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X46Y37         FDCE (Setup_fdce_C_D)        0.077    15.126    debounce/ck_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.974ns (25.113%)  route 2.904ns (74.887%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.563     5.109    debounce/ck_div/CLK
    SLICE_X44Y37         FDCE                                         r  debounce/ck_div/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456     5.565 r  debounce/ck_div/counter_reg[13]/Q
                         net (fo=2, routed)           0.817     6.382    debounce/ck_div/counter[13]
    SLICE_X46Y37         LUT4 (Prop_lut4_I2_O)        0.124     6.506 r  debounce/ck_div/counter[17]_i_5/O
                         net (fo=1, routed)           0.304     6.810    debounce/ck_div/counter[17]_i_5_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.934 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.570    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.694 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.148     8.842    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X46Y37         LUT2 (Prop_lut2_I0_O)        0.146     8.988 r  debounce/ck_div/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.988    debounce/ck_div/counter_0[15]
    SLICE_X46Y37         FDCE                                         r  debounce/ck_div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.444    14.811    debounce/ck_div/CLK
    SLICE_X46Y37         FDCE                                         r  debounce/ck_div/counter_reg[15]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X46Y37         FDCE (Setup_fdce_C_D)        0.118    15.167    debounce/ck_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.040ns (27.131%)  route 2.793ns (72.869%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.569     5.115    sevenSegmentDisplay/CLK
    SLICE_X52Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.518     5.633 r  sevenSegmentDisplay/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.849     6.482    sevenSegmentDisplay/divclk_cnt_reg_n_0_[11]
    SLICE_X50Y40         LUT4 (Prop_lut4_I1_O)        0.124     6.606 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.530     7.136    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.260 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.282     7.542    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_0
    SLICE_X50Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.666 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.133     8.799    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_0
    SLICE_X50Y39         LUT3 (Prop_lut3_I0_O)        0.150     8.949 r  sevenSegmentDisplay/divclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.949    sevenSegmentDisplay/divclk_cnt[5]
    SLICE_X50Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.450    14.817    sevenSegmentDisplay/CLK
    SLICE_X50Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)        0.118    15.173    sevenSegmentDisplay/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.828ns (22.349%)  route 2.877ns (77.651%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.562     5.108    debounce/ck_div/CLK
    SLICE_X44Y36         FDCE                                         r  debounce/ck_div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456     5.564 r  debounce/ck_div/counter_reg[6]/Q
                         net (fo=2, routed)           1.239     6.803    debounce/ck_div/counter[6]
    SLICE_X44Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.927 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.563    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.002     8.689    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I0_O)        0.124     8.813 r  debounce/ck_div/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.813    debounce/ck_div/counter_0[12]
    SLICE_X44Y37         FDCE                                         r  debounce/ck_div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.444    14.811    debounce/ck_div/CLK
    SLICE_X44Y37         FDCE                                         r  debounce/ck_div/counter_reg[12]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.031    15.080    debounce/ck_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 debounce/ck_div/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.856ns (22.931%)  route 2.877ns (77.069%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.562     5.108    debounce/ck_div/CLK
    SLICE_X44Y36         FDCE                                         r  debounce/ck_div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456     5.564 r  debounce/ck_div/counter_reg[6]/Q
                         net (fo=2, routed)           1.239     6.803    debounce/ck_div/counter[6]
    SLICE_X44Y36         LUT5 (Prop_lut5_I2_O)        0.124     6.927 r  debounce/ck_div/counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.563    debounce/ck_div/counter[17]_i_4_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  debounce/ck_div/counter[17]_i_2/O
                         net (fo=18, routed)          1.002     8.689    debounce/ck_div/counter[17]_i_2_n_0
    SLICE_X44Y37         LUT2 (Prop_lut2_I0_O)        0.152     8.841 r  debounce/ck_div/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.841    debounce/ck_div/counter_0[16]
    SLICE_X44Y37         FDCE                                         r  debounce/ck_div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.444    14.811    debounce/ck_div/CLK
    SLICE_X44Y37         FDCE                                         r  debounce/ck_div/counter_reg[16]/C
                         clock pessimism              0.273    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.075    15.124    debounce/ck_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (fpga_clk rise@10.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 2.062ns (55.242%)  route 1.671ns (44.758%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.546 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.568     5.114    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.478     5.592 r  sevenSegmentDisplay/divclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.456    sevenSegmentDisplay/divclk_cnt_reg_n_0_[1]
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.833     7.289 r  sevenSegmentDisplay/divclk_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.289    sevenSegmentDisplay/divclk_cnt_reg[4]_i_2_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  sevenSegmentDisplay/divclk_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.403    sevenSegmentDisplay/divclk_cnt_reg[8]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.737 r  sevenSegmentDisplay/divclk_cnt_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.807     8.544    sevenSegmentDisplay/data0[10]
    SLICE_X50Y40         LUT3 (Prop_lut3_I2_O)        0.303     8.847 r  sevenSegmentDisplay/divclk_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     8.847    sevenSegmentDisplay/divclk_cnt[10]
    SLICE_X50Y40         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.450    14.817    sevenSegmentDisplay/CLK
    SLICE_X50Y40         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X50Y40         FDCE (Setup_fdce_C_D)        0.077    15.132    sevenSegmentDisplay/divclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.212ns (51.581%)  route 0.199ns (48.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.199     1.833    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X52Y39         LUT3 (Prop_lut3_I1_O)        0.048     1.881 r  sevenSegmentDisplay/divclk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.881    sevenSegmentDisplay/divclk_cnt[8]
    SLICE_X52Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X52Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[8]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X52Y39         FDCE (Hold_fdce_C_D)         0.131     1.617    sevenSegmentDisplay/divclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.225%)  route 0.199ns (48.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.199     1.833    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X52Y39         LUT3 (Prop_lut3_I1_O)        0.045     1.878 r  sevenSegmentDisplay/divclk_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     1.878    sevenSegmentDisplay/divclk_cnt[16]
    SLICE_X52Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X52Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X52Y39         FDCE (Hold_fdce_C_D)         0.121     1.607    sevenSegmentDisplay/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            upg_rst_reg/D
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk fall@5.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        0.374ns  (logic 0.191ns (51.123%)  route 0.183ns (48.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 7.004 - 5.000 ) 
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     6.491    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.146     6.637 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.183     6.820    upg_rst
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.045     6.865 r  upg_rst_i_1/O
                         net (fo=1, routed)           0.000     6.865    upg_rst_i_1_n_0
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     5.434 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     6.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.152 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.853     7.004    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.491    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.098     6.589    upg_rst_reg
  -------------------------------------------------------------------
                         required time                         -6.589    
                         arrival time                           6.865    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.212ns (49.631%)  route 0.215ns (50.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.215     1.849    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.048     1.897 r  sevenSegmentDisplay/divclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.897    sevenSegmentDisplay/divclk_cnt[6]
    SLICE_X50Y40         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     1.987    sevenSegmentDisplay/CLK
    SLICE_X50Y40         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X50Y40         FDCE (Hold_fdce_C_D)         0.131     1.618    sevenSegmentDisplay/divclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 debounce/ck_div/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.466    debounce/ck_div/CLK
    SLICE_X44Y35         FDCE                                         r  debounce/ck_div/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  debounce/ck_div/clk_out_reg/Q
                         net (fo=3, routed)           0.185     1.792    debounce/ck_div/q_reg
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.837 r  debounce/ck_div/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.837    debounce/ck_div/clk_out_i_1__0_n_0
    SLICE_X44Y35         FDCE                                         r  debounce/ck_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.829     1.980    debounce/ck_div/CLK
    SLICE_X44Y35         FDCE                                         r  debounce/ck_div/clk_out_reg/C
                         clock pessimism             -0.514     1.466    
    SLICE_X44Y35         FDCE (Hold_fdce_C_D)         0.091     1.557    debounce/ck_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.700%)  route 0.210ns (50.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.210     1.843    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X50Y38         LUT3 (Prop_lut3_I1_O)        0.043     1.886 r  sevenSegmentDisplay/divclk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    sevenSegmentDisplay/divclk_cnt[1]
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X50Y38         FDCE (Hold_fdce_C_D)         0.131     1.601    sevenSegmentDisplay/divclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.700%)  route 0.210ns (50.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.210     1.843    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X50Y38         LUT3 (Prop_lut3_I1_O)        0.043     1.886 r  sevenSegmentDisplay/divclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    sevenSegmentDisplay/divclk_cnt[2]
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X50Y38         FDCE (Hold_fdce_C_D)         0.131     1.601    sevenSegmentDisplay/divclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.275%)  route 0.215ns (50.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.470    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.215     1.849    sevenSegmentDisplay/divclk_cnt_reg_n_0_[0]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.894 r  sevenSegmentDisplay/divclk_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.894    sevenSegmentDisplay/divclk_cnt[12]
    SLICE_X50Y40         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     1.987    sevenSegmentDisplay/CLK
    SLICE_X50Y40         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X50Y40         FDCE (Hold_fdce_C_D)         0.121     1.608    sevenSegmentDisplay/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ClkDiv/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.469    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  ClkDiv/clk_out_reg/Q
                         net (fo=4, routed)           0.197     1.807    ClkDiv/clk
    SLICE_X36Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.852 r  ClkDiv/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.852    ClkDiv/clk_out_i_1_n_0
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/clk_out_reg/C
                         clock pessimism             -0.514     1.469    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.091     1.560    ClkDiv/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ClkDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDiv/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             fpga_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fpga_clk rise@0.000ns - fpga_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.906 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.469    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  ClkDiv/counter_reg[3]/Q
                         net (fo=3, routed)           0.172     1.769    ClkDiv/counter[3]
    SLICE_X36Y45         LUT4 (Prop_lut4_I3_O)        0.102     1.871 r  ClkDiv/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    ClkDiv/counter[3]_i_1_n_0
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.832     1.983    ClkDiv/fpga_clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  ClkDiv/counter_reg[3]/C
                         clock pessimism             -0.514     1.469    
    SLICE_X36Y45         FDCE (Hold_fdce_C_D)         0.107     1.576    ClkDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  fpga_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   ClkDiv/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y35   debounce/ck_div/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y36   debounce/ck_div/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y37   debounce/ck_div/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y37   debounce/ck_div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   upg_rst_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y35   debounce/ck_div/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y36   debounce/ck_div/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   debounce/ck_div/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y37   debounce/ck_div/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   debounce/ck_div/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   debounce/ck_div/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   debounce/ck_div/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y37   debounce/ck_div/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   debounce/ck_div/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   ClkDiv/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y35   debounce/ck_div/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y36   debounce/ck_div/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   debounce/ck_div/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y37   debounce/ck_div/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y37   debounce/ck_div/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[0]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.045ns  (logic 0.583ns (19.146%)  route 2.462ns (80.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns = ( 10.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.621    10.167    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.459    10.626 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.644    12.270    decoder/dut1/upg_rst
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.394 f  decoder/dut1/registers[1][31]_i_3/O
                         net (fo=124, routed)         0.818    13.212    debounce/ck_div/upg_rst_reg
    SLICE_X44Y36         FDCE                                         f  debounce/ck_div/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443    14.810    debounce/ck_div/CLK
    SLICE_X44Y36         FDCE                                         r  debounce/ck_div/counter_reg[0]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.629    debounce/ck_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[5]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.045ns  (logic 0.583ns (19.146%)  route 2.462ns (80.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns = ( 10.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.621    10.167    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.459    10.626 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.644    12.270    decoder/dut1/upg_rst
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.394 f  decoder/dut1/registers[1][31]_i_3/O
                         net (fo=124, routed)         0.818    13.212    debounce/ck_div/upg_rst_reg
    SLICE_X44Y36         FDCE                                         f  debounce/ck_div/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443    14.810    debounce/ck_div/CLK
    SLICE_X44Y36         FDCE                                         r  debounce/ck_div/counter_reg[5]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.629    debounce/ck_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[6]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.045ns  (logic 0.583ns (19.146%)  route 2.462ns (80.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns = ( 10.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.621    10.167    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.459    10.626 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.644    12.270    decoder/dut1/upg_rst
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.394 f  decoder/dut1/registers[1][31]_i_3/O
                         net (fo=124, routed)         0.818    13.212    debounce/ck_div/upg_rst_reg
    SLICE_X44Y36         FDCE                                         f  debounce/ck_div/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443    14.810    debounce/ck_div/CLK
    SLICE_X44Y36         FDCE                                         r  debounce/ck_div/counter_reg[6]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.629    debounce/ck_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[8]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.045ns  (logic 0.583ns (19.146%)  route 2.462ns (80.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns = ( 10.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.621    10.167    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.459    10.626 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.644    12.270    decoder/dut1/upg_rst
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.394 f  decoder/dut1/registers[1][31]_i_3/O
                         net (fo=124, routed)         0.818    13.212    debounce/ck_div/upg_rst_reg
    SLICE_X44Y36         FDCE                                         f  debounce/ck_div/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443    14.810    debounce/ck_div/CLK
    SLICE_X44Y36         FDCE                                         r  debounce/ck_div/counter_reg[8]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.629    debounce/ck_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[9]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        3.045ns  (logic 0.583ns (19.146%)  route 2.462ns (80.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns = ( 10.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.621    10.167    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.459    10.626 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.644    12.270    decoder/dut1/upg_rst
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.394 f  decoder/dut1/registers[1][31]_i_3/O
                         net (fo=124, routed)         0.818    13.212    debounce/ck_div/upg_rst_reg
    SLICE_X44Y36         FDCE                                         f  debounce/ck_div/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.443    14.810    debounce/ck_div/CLK
    SLICE_X44Y36         FDCE                                         r  debounce/ck_div/counter_reg[9]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.629    debounce/ck_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[15]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.992ns  (logic 0.583ns (19.486%)  route 2.409ns (80.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns = ( 10.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.621    10.167    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.459    10.626 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.644    12.270    decoder/dut1/upg_rst
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.394 f  decoder/dut1/registers[1][31]_i_3/O
                         net (fo=124, routed)         0.765    13.159    debounce/ck_div/upg_rst_reg
    SLICE_X46Y37         FDCE                                         f  debounce/ck_div/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.444    14.811    debounce/ck_div/CLK
    SLICE_X46Y37         FDCE                                         r  debounce/ck_div/counter_reg[15]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X46Y37         FDCE (Recov_fdce_C_CLR)     -0.361    14.674    debounce/ck_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.790ns  (logic 0.609ns (21.831%)  route 2.181ns (78.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns = ( 10.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.621    10.167    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.459    10.626 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.499    12.125    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.150    12.275 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.682    12.957    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[1]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X50Y38         FDCE (Recov_fdce_C_CLR)     -0.565    14.475    sevenSegmentDisplay/divclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -12.957    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.790ns  (logic 0.609ns (21.831%)  route 2.181ns (78.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns = ( 10.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.621    10.167    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.459    10.626 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.499    12.125    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.150    12.275 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.682    12.957    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X50Y38         FDCE (Recov_fdce_C_CLR)     -0.565    14.475    sevenSegmentDisplay/divclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -12.957    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.790ns  (logic 0.609ns (21.831%)  route 2.181ns (78.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns = ( 10.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.621    10.167    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.459    10.626 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.499    12.125    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.150    12.275 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.682    12.957    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y38         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.449    14.816    sevenSegmentDisplay/CLK
    SLICE_X50Y38         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[3]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X50Y38         FDCE (Recov_fdce_C_CLR)     -0.565    14.475    sevenSegmentDisplay/divclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -12.957    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce/ck_div/counter_reg[10]/CLR
                            (recovery check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (fpga_clk rise@10.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        2.939ns  (logic 0.583ns (19.835%)  route 2.356ns (80.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns = ( 10.167 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     6.478 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.450    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.546 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.621    10.167    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.459    10.626 r  upg_rst_reg/Q
                         net (fo=398, routed)         1.644    12.270    decoder/dut1/upg_rst
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.394 f  decoder/dut1/registers[1][31]_i_3/O
                         net (fo=124, routed)         0.712    13.107    debounce/ck_div/upg_rst_reg
    SLICE_X44Y37         FDCE                                         f  debounce/ck_div/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    10.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.367 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.444    14.811    debounce/ck_div/CLK
    SLICE_X44Y37         FDCE                                         r  debounce/ck_div/counter_reg[10]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.630    debounce/ck_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  1.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.135ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.055ns  (logic 0.192ns (18.207%)  route 0.863ns (81.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     6.491    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.146     6.637 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.650     7.287    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.046     7.333 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.213     7.545    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y40         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     1.987    sevenSegmentDisplay/CLK
    SLICE_X50Y40         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[10]/C
                         clock pessimism             -0.479     1.508    
                         clock uncertainty            0.035     1.543    
    SLICE_X50Y40         FDCE (Remov_fdce_C_CLR)     -0.133     1.410    sevenSegmentDisplay/divclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           7.545    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.055ns  (logic 0.192ns (18.207%)  route 0.863ns (81.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     6.491    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.146     6.637 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.650     7.287    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.046     7.333 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.213     7.545    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y40         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     1.987    sevenSegmentDisplay/CLK
    SLICE_X50Y40         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
                         clock pessimism             -0.479     1.508    
                         clock uncertainty            0.035     1.543    
    SLICE_X50Y40         FDCE (Remov_fdce_C_CLR)     -0.133     1.410    sevenSegmentDisplay/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           7.545    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[14]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.055ns  (logic 0.192ns (18.207%)  route 0.863ns (81.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     6.491    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.146     6.637 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.650     7.287    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.046     7.333 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.213     7.545    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y40         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     1.987    sevenSegmentDisplay/CLK
    SLICE_X50Y40         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
                         clock pessimism             -0.479     1.508    
                         clock uncertainty            0.035     1.543    
    SLICE_X50Y40         FDCE (Remov_fdce_C_CLR)     -0.133     1.410    sevenSegmentDisplay/divclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           7.545    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.055ns  (logic 0.192ns (18.207%)  route 0.863ns (81.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     6.491    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.146     6.637 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.650     7.287    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.046     7.333 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.213     7.545    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y40         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     1.987    sevenSegmentDisplay/CLK
    SLICE_X50Y40         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/C
                         clock pessimism             -0.479     1.508    
                         clock uncertainty            0.035     1.543    
    SLICE_X50Y40         FDCE (Remov_fdce_C_CLR)     -0.133     1.410    sevenSegmentDisplay/divclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           7.545    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.055ns  (logic 0.192ns (18.207%)  route 0.863ns (81.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     6.491    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.146     6.637 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.650     7.287    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.046     7.333 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.213     7.545    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y40         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     1.987    sevenSegmentDisplay/CLK
    SLICE_X50Y40         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/C
                         clock pessimism             -0.479     1.508    
                         clock uncertainty            0.035     1.543    
    SLICE_X50Y40         FDCE (Remov_fdce_C_CLR)     -0.133     1.410    sevenSegmentDisplay/divclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           7.545    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_reg/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.055ns  (logic 0.192ns (18.207%)  route 0.863ns (81.793%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     6.491    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.146     6.637 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.650     7.287    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.046     7.333 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.213     7.545    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y40         FDCE                                         f  sevenSegmentDisplay/divclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     1.987    sevenSegmentDisplay/CLK
    SLICE_X50Y40         FDCE                                         r  sevenSegmentDisplay/divclk_reg/C
                         clock pessimism             -0.479     1.508    
                         clock uncertainty            0.035     1.543    
    SLICE_X50Y40         FDCE (Remov_fdce_C_CLR)     -0.133     1.410    sevenSegmentDisplay/divclk_reg
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           7.545    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.141ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[17]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.060ns  (logic 0.192ns (18.121%)  route 0.868ns (81.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     6.491    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.146     6.637 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.650     7.287    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.046     7.333 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.218     7.550    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y39         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[17]/C
                         clock pessimism             -0.479     1.507    
                         clock uncertainty            0.035     1.542    
    SLICE_X50Y39         FDCE (Remov_fdce_C_CLR)     -0.133     1.409    sevenSegmentDisplay/divclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           7.550    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[18]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.060ns  (logic 0.192ns (18.121%)  route 0.868ns (81.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     6.491    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.146     6.637 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.650     7.287    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.046     7.333 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.218     7.550    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y39         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[18]/C
                         clock pessimism             -0.479     1.507    
                         clock uncertainty            0.035     1.542    
    SLICE_X50Y39         FDCE (Remov_fdce_C_CLR)     -0.133     1.409    sevenSegmentDisplay/divclk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           7.550    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.060ns  (logic 0.192ns (18.121%)  route 0.868ns (81.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     6.491    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.146     6.637 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.650     7.287    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.046     7.333 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.218     7.550    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y39         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/C
                         clock pessimism             -0.479     1.507    
                         clock uncertainty            0.035     1.542    
    SLICE_X50Y39         FDCE (Remov_fdce_C_CLR)     -0.133     1.409    sevenSegmentDisplay/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           7.550    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (arrival time - required time)
  Source:                 upg_rst_reg/C
                            (falling edge-triggered cell FDRE clocked by fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock fpga_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (fpga_clk rise@0.000ns - fpga_clk fall@5.000ns)
  Data Path Delay:        1.060ns  (logic 0.192ns (18.121%)  route 0.868ns (81.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fpga_clk fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  fpga_clk (IN)
                         net (fo=0)                   0.000     5.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     5.246 f  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     5.880    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.906 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     6.491    fpga_clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  upg_rst_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.146     6.637 r  upg_rst_reg/Q
                         net (fo=398, routed)         0.650     7.287    ifetch/upg_rst
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.046     7.333 f  ifetch/pc[0]_i_2/O
                         net (fo=132, routed)         0.218     7.550    sevenSegmentDisplay/upg_rst_reg
    SLICE_X50Y39         FDCE                                         f  sevenSegmentDisplay/divclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fpga_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    fpga_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  fpga_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    fpga_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.152 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     1.986    sevenSegmentDisplay/CLK
    SLICE_X50Y39         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[7]/C
                         clock pessimism             -0.479     1.507    
                         clock uncertainty            0.035     1.542    
    SLICE_X50Y39         FDCE (Remov_fdce_C_CLR)     -0.133     1.409    sevenSegmentDisplay/divclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           7.550    
  -------------------------------------------------------------------
                         slack                                  6.141    





