;redcode
;assert 1
	SPL 0, <402
	CMP -205, <-100
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB 12, @10
	SUB #-72, <840
	SUB #72, @40
	MOV -7, <-20
	ADD 911, 70
	SUB -7, <-120
	SUB 12, @910
	SUB @-127, 100
	SUB @127, 106
	CMP -205, <-100
	SUB 808, <-11
	SUB @121, 103
	DJN -1, @-20
	SUB 12, @10
	SPL 0, <402
	SUB @121, 103
	SLT 721, -0
	SUB #72, @200
	SUB #72, @40
	SUB #72, @40
	SUB @0, @2
	SUB 12, @10
	SUB 12, @10
	SUB -7, <-120
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <402
	SUB 30, 200
	SUB 0, 0
	ADD 911, 70
	SUB #72, @40
	SUB -557, <142
	JMN -1, #-20
	SUB 30, 200
	SUB @127, 106
	SUB @121, 103
	MOV -7, <-20
	ADD 210, 30
	SUB #72, @40
	DJN -1, @-20
	SUB 12, @10
	SUB 0, 0
	CMP -205, <-100
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	SUB -7, <-120
	MOV -7, <-20
	SUB #-72, <840
