##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFClk
		4.2::Critical Path Report for Debug_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. Debug_IntClock:R)
		5.2::Critical Path Report for (Debug_IntClock:R vs. Debug_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_intClock       | N/A                   | Target: 6.00 MHz   | 
Clock: ADC_intClock(FFB)  | N/A                   | Target: 6.00 MHz   | 
Clock: Clock_1            | N/A                   | Target: 0.00 MHz   | 
Clock: CyHFClk            | Frequency: 49.68 MHz  | Target: 48.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO              | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFClk            | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1          | N/A                   | Target: 48.00 MHz  | 
Clock: CySysClk           | N/A                   | Target: 48.00 MHz  | 
Clock: Debug_IntClock     | Frequency: 37.04 MHz  | Target: 0.46 MHz   | 
Clock: I2C_SCBCLK         | N/A                   | Target: 1.60 MHz   | 
Clock: I2C_SCBCLK(FFB)    | N/A                   | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFClk         Debug_IntClock  20833.3          706         N/A              N/A         N/A              N/A         N/A              N/A         
Debug_IntClock  Debug_IntClock  2.16667e+006     2139666     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name    Setup to Clk  Clock Name:Phase  
-----------  ------------  ----------------  
LIM1(0)_PAD  18612         Clock_1:R         
LIM2(0)_PAD  17862         Clock_1:R         
LIM3(0)_PAD  17152         Clock_1:R         
LIM4(0)_PAD  17671         Clock_1:R         
LIM5(0)_PAD  17128         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
UART_TX(0)_PAD  27461         Debug_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 49.68 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)/fb
Path End       : \Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 706p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14917
-------------------------------------   ----- 
End-of-path arrival time (ps)           14917
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
UART_RX(0)/in_clock                                   iocell5                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
UART_RX(0)/fb                            iocell5         4047   4047    706  RISE       1
\Debug:BUART:rx_postpoll\/main_1         macrocell6      5231   9278    706  RISE       1
\Debug:BUART:rx_postpoll\/q              macrocell6      3350  12628    706  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  14917    706  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Debug_IntClock
********************************************
Clock: Debug_IntClock
Frequency: 37.04 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2139666p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15480
-------------------------------------   ----- 
End-of-path arrival time (ps)           15480
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q                      macrocell12     1250   1250  2139666  RISE       1
\Debug:BUART:counter_load_not\/main_3           macrocell2      7271   8521  2139666  RISE       1
\Debug:BUART:counter_load_not\/q                macrocell2      3350  11871  2139666  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3609  15480  2139666  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. Debug_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)/fb
Path End       : \Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 706p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14917
-------------------------------------   ----- 
End-of-path arrival time (ps)           14917
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
UART_RX(0)/in_clock                                   iocell5                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
UART_RX(0)/fb                            iocell5         4047   4047    706  RISE       1
\Debug:BUART:rx_postpoll\/main_1         macrocell6      5231   9278    706  RISE       1
\Debug:BUART:rx_postpoll\/q              macrocell6      3350  12628    706  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  14917    706  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (Debug_IntClock:R vs. Debug_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2139666p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15480
-------------------------------------   ----- 
End-of-path arrival time (ps)           15480
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q                      macrocell12     1250   1250  2139666  RISE       1
\Debug:BUART:counter_load_not\/main_3           macrocell2      7271   8521  2139666  RISE       1
\Debug:BUART:counter_load_not\/q                macrocell2      3350  11871  2139666  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3609  15480  2139666  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)/fb
Path End       : \Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 706p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14917
-------------------------------------   ----- 
End-of-path arrival time (ps)           14917
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
UART_RX(0)/in_clock                                   iocell5                 0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
UART_RX(0)/fb                            iocell5         4047   4047    706  RISE       1
\Debug:BUART:rx_postpoll\/main_1         macrocell6      5231   9278    706  RISE       1
\Debug:BUART:rx_postpoll\/q              macrocell6      3350  12628    706  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  14917    706  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)/fb
Path End       : \Debug:BUART:pollcount_1\/main_3
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 7131p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10192
-------------------------------------   ----- 
End-of-path arrival time (ps)           10192
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
UART_RX(0)/in_clock                                   iocell5                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
UART_RX(0)/fb                     iocell5       4047   4047    706  RISE       1
\Debug:BUART:pollcount_1\/main_3  macrocell21   6145  10192   7131  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)/fb
Path End       : \Debug:BUART:rx_state_0\/main_9
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 7141p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10182
-------------------------------------   ----- 
End-of-path arrival time (ps)           10182
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
UART_RX(0)/in_clock                                   iocell5                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
UART_RX(0)/fb                    iocell5       4047   4047    706  RISE       1
\Debug:BUART:rx_state_0\/main_9  macrocell15   6135  10182   7141  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)/fb
Path End       : \Debug:BUART:rx_last\/main_0
Capture Clock  : \Debug:BUART:rx_last\/clock_0
Path slack     : 7170p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
UART_RX(0)/in_clock                                   iocell5                 0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
UART_RX(0)/fb                 iocell5       4047   4047    706  RISE       1
\Debug:BUART:rx_last\/main_0  macrocell24   6106  10153   7170  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_last\/clock_0                             macrocell24                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)/fb
Path End       : \Debug:BUART:pollcount_0\/main_2
Capture Clock  : \Debug:BUART:pollcount_0\/clock_0
Path slack     : 8045p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9278
-------------------------------------   ---- 
End-of-path arrival time (ps)           9278
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
UART_RX(0)/in_clock                                   iocell5                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
UART_RX(0)/fb                     iocell5       4047   4047    706  RISE       1
\Debug:BUART:pollcount_0\/main_2  macrocell22   5231   9278   8045  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)/fb
Path End       : \Debug:BUART:rx_state_2\/main_8
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 8049p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
UART_RX(0)/in_clock                                   iocell5                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
UART_RX(0)/fb                    iocell5       4047   4047    706  RISE       1
\Debug:BUART:rx_state_2\/main_8  macrocell18   5227   9274   8049  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)/fb
Path End       : \Debug:BUART:rx_status_3\/main_6
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 8049p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyHFClk:R#104 vs. Debug_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
UART_RX(0)/in_clock                                   iocell5                 0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
UART_RX(0)/fb                     iocell5       4047   4047    706  RISE       1
\Debug:BUART:rx_status_3\/main_6  macrocell23   5227   9274   8049  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2139666p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                  -11520
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15480
-------------------------------------   ----- 
End-of-path arrival time (ps)           15480
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q                      macrocell12     1250   1250  2139666  RISE       1
\Debug:BUART:counter_load_not\/main_3           macrocell2      7271   8521  2139666  RISE       1
\Debug:BUART:counter_load_not\/q                macrocell2      3350  11871  2139666  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3609  15480  2139666  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug:BUART:sTX:TxSts\/status_0
Capture Clock  : \Debug:BUART:sTX:TxSts\/clock
Path slack     : 2146198p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18898
-------------------------------------   ----- 
End-of-path arrival time (ps)           18898
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  2146198  RISE       1
\Debug:BUART:tx_status_0\/main_3                 macrocell3      4414   9694  2146198  RISE       1
\Debug:BUART:tx_status_0\/q                      macrocell3      3350  13044  2146198  RISE       1
\Debug:BUART:sTX:TxSts\/status_0                 statusicell1    5855  18898  2146198  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxSts\/clock                             statusicell1               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug:BUART:sRX:RxSts\/status_4
Capture Clock  : \Debug:BUART:sRX:RxSts\/clock
Path slack     : 2149591p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15506
-------------------------------------   ----- 
End-of-path arrival time (ps)           15506
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  2149591  RISE       1
\Debug:BUART:rx_status_4\/main_1                 macrocell7      2878   8158  2149591  RISE       1
\Debug:BUART:rx_status_4\/q                      macrocell7      3350  11508  2149591  RISE       1
\Debug:BUART:sRX:RxSts\/status_4                 statusicell2    3998  15506  2149591  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxSts\/clock                             statusicell2               0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Debug:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150256p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -4220
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12190
-------------------------------------   ----- 
End-of-path arrival time (ps)           12190
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q            macrocell18   1250   1250  2150256  RISE       1
\Debug:BUART:rx_counter_load\/main_3  macrocell5    5279   6529  2150256  RISE       1
\Debug:BUART:rx_counter_load\/q       macrocell5    3350   9879  2150256  RISE       1
\Debug:BUART:sRX:RxBitCounter\/load   count7cell    2311  12190  2150256  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151644p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  2139985  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7732   8732  2151644  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug:BUART:tx_state_0\/main_3
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 2153464p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9693
-------------------------------------   ---- 
End-of-path arrival time (ps)           9693
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  2146198  RISE       1
\Debug:BUART:tx_state_0\/main_3                  macrocell11     4413   9693  2153464  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153478p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  2152306  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5639   6889  2153478  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Debug:BUART:txn\/main_3
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2153636p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  2153636  RISE       1
\Debug:BUART:txn\/main_3                macrocell9      2240   9520  2153636  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug:BUART:rx_load_fifo\/main_6
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2153684p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2153684  RISE       1
\Debug:BUART:rx_load_fifo\/main_6       macrocell16   7363   9473  2153684  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug:BUART:rx_state_2\/main_6
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2153684p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2153684  RISE       1
\Debug:BUART:rx_state_2\/main_6         macrocell18   7363   9473  2153684  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153905p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_0\/q                macrocell11     1250   1250  2141313  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5221   6471  2153905  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_bitclk\/main_3
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 2154107p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9049
-------------------------------------   ---- 
End-of-path arrival time (ps)           9049
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q      macrocell12   1250   1250  2139666  RISE       1
\Debug:BUART:tx_bitclk\/main_3  macrocell13   7799   9049  2154107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154270p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q                macrocell15     1250   1250  2152343  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4846   6096  2154270  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug:BUART:rx_state_0\/main_6
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2154458p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2153684  RISE       1
\Debug:BUART:rx_state_0\/main_6         macrocell15   6588   8698  2154458  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug:BUART:rx_state_3\/main_6
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2154458p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2153684  RISE       1
\Debug:BUART:rx_state_3\/main_6         macrocell17   6588   8698  2154458  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_state_1\/main_3
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 2154635p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8521
-------------------------------------   ---- 
End-of-path arrival time (ps)           8521
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  2139666  RISE       1
\Debug:BUART:tx_state_1\/main_3  macrocell10   7271   8521  2154635  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_state_1\/main_2
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 2154954p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  2139985  RISE       1
\Debug:BUART:tx_state_1\/main_2               macrocell10     7203   8203  2154954  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:txn\/main_4
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2155020p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8137
-------------------------------------   ---- 
End-of-path arrival time (ps)           8137
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q  macrocell12   1250   1250  2139666  RISE       1
\Debug:BUART:txn\/main_4    macrocell9    6887   8137  2155020  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_0\/q
Path End       : \Debug:BUART:rx_state_0\/main_10
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2155279p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7877
-------------------------------------   ---- 
End-of-path arrival time (ps)           7877
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  2150906  RISE       1
\Debug:BUART:rx_state_0\/main_10  macrocell15   6627   7877  2155279  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_bitclk\/main_2
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 2155324p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  2139985  RISE       1
\Debug:BUART:tx_bitclk\/main_2                macrocell13     6833   7833  2155324  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155525p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -6290
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q                macrocell10     1250   1250  2143652  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3601   4851  2155525  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                      datapathcell1              0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155565p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -6300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  2155565  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3551   4801  2155565  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_state_0\/main_0
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 2155604p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  2143652  RISE       1
\Debug:BUART:tx_state_0\/main_0  macrocell11   6303   7553  2155604  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155705p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7452
-------------------------------------   ---- 
End-of-path arrival time (ps)           7452
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  2152306  RISE       1
\Debug:BUART:rx_state_stop1_reg\/main_0  macrocell20   6202   7452  2155705  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_bitclk\/main_1
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 2155755p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7402
-------------------------------------   ---- 
End-of-path arrival time (ps)           7402
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_0\/q      macrocell11   1250   1250  2141313  RISE       1
\Debug:BUART:tx_bitclk\/main_1  macrocell13   6152   7402  2155755  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_state_2\/main_3
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 2155792p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7364
-------------------------------------   ---- 
End-of-path arrival time (ps)           7364
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  2139666  RISE       1
\Debug:BUART:tx_state_2\/main_3  macrocell12   6114   7364  2155792  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155808p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7348
-------------------------------------   ---- 
End-of-path arrival time (ps)           7348
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q               macrocell18   1250   1250  2150256  RISE       1
\Debug:BUART:rx_state_stop1_reg\/main_3  macrocell20   6098   7348  2155808  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_4
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2155828p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q         macrocell18   1250   1250  2150256  RISE       1
\Debug:BUART:rx_load_fifo\/main_4  macrocell16   6079   7329  2155828  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_state_2\/main_4
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2155828p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  2150256  RISE       1
\Debug:BUART:rx_state_2\/main_4  macrocell18   6079   7329  2155828  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_status_3\/main_4
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2155828p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q        macrocell18   1250   1250  2150256  RISE       1
\Debug:BUART:rx_status_3\/main_4  macrocell23   6079   7329  2155828  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155870p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_3\/q               macrocell17   1250   1250  2152363  RISE       1
\Debug:BUART:rx_state_stop1_reg\/main_2  macrocell20   6037   7287  2155870  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_state_2\/main_2
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 2156157p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7000
-------------------------------------   ---- 
End-of-path arrival time (ps)           7000
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  2139985  RISE       1
\Debug:BUART:tx_state_2\/main_2               macrocell12     6000   7000  2156157  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_state_2\/main_0
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 2156165p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6991
-------------------------------------   ---- 
End-of-path arrival time (ps)           6991
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  2143652  RISE       1
\Debug:BUART:tx_state_2\/main_0  macrocell12   5741   6991  2156165  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:tx_state_0\/main_5
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 2156234p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  2156234  RISE       1
\Debug:BUART:tx_state_0\/main_5  macrocell11   5672   6922  2156234  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_state_1\/main_1
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 2156282p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6874
-------------------------------------   ---- 
End-of-path arrival time (ps)           6874
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  2141313  RISE       1
\Debug:BUART:tx_state_1\/main_1  macrocell10   5624   6874  2156282  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_3
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2156423p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_3\/q         macrocell17   1250   1250  2152363  RISE       1
\Debug:BUART:rx_load_fifo\/main_3  macrocell16   5484   6734  2156423  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_state_2\/main_3
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2156423p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  2152363  RISE       1
\Debug:BUART:rx_state_2\/main_3  macrocell18   5484   6734  2156423  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_status_3\/main_3
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2156423p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_3\/q        macrocell17   1250   1250  2152363  RISE       1
\Debug:BUART:rx_status_3\/main_3  macrocell23   5484   6734  2156423  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_state_0\/main_4
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2156627p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6529
-------------------------------------   ---- 
End-of-path arrival time (ps)           6529
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  2150256  RISE       1
\Debug:BUART:rx_state_0\/main_4  macrocell15   5279   6529  2156627  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_state_3\/main_4
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2156627p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6529
-------------------------------------   ---- 
End-of-path arrival time (ps)           6529
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  2150256  RISE       1
\Debug:BUART:rx_state_3\/main_4  macrocell17   5279   6529  2156627  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_0\/q
Path End       : \Debug:BUART:pollcount_1\/main_4
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 2156640p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  2150906  RISE       1
\Debug:BUART:pollcount_1\/main_4  macrocell21   5266   6516  2156640  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:txn\/main_2
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2156658p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_0\/q  macrocell11   1250   1250  2141313  RISE       1
\Debug:BUART:txn\/main_2    macrocell9    5249   6499  2156658  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_0
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2156660p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2152306  RISE       1
\Debug:BUART:rx_load_fifo\/main_0  macrocell16   5246   6496  2156660  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_state_2\/main_0
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2156660p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2152306  RISE       1
\Debug:BUART:rx_state_2\/main_0    macrocell18   5246   6496  2156660  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_status_3\/main_0
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2156660p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2152306  RISE       1
\Debug:BUART:rx_status_3\/main_0   macrocell23   5246   6496  2156660  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_1\/q
Path End       : \Debug:BUART:rx_status_3\/main_5
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2156704p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_1\/q       macrocell21   1250   1250  2149948  RISE       1
\Debug:BUART:rx_status_3\/main_5  macrocell23   5203   6453  2156704  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_state_0\/main_2
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2156753p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155565  RISE       1
\Debug:BUART:rx_state_0\/main_2   macrocell15   5153   6403  2156753  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_state_3\/main_2
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2156753p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155565  RISE       1
\Debug:BUART:rx_state_3\/main_2   macrocell17   5153   6403  2156753  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:tx_state_2\/main_5
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 2156798p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  2156234  RISE       1
\Debug:BUART:tx_state_2\/main_5  macrocell12   5108   6358  2156798  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \Debug:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2156913p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2156913  RISE       1
\Debug:BUART:rx_bitclk_enable\/main_0   macrocell19   4133   6243  2156913  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \Debug:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2156927p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6229
-------------------------------------   ---- 
End-of-path arrival time (ps)           6229
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2156927  RISE       1
\Debug:BUART:rx_bitclk_enable\/main_1   macrocell19   4119   6229  2156927  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_1
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2157036p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q         macrocell15   1250   1250  2152343  RISE       1
\Debug:BUART:rx_load_fifo\/main_1  macrocell16   4871   6121  2157036  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_state_2\/main_1
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2157036p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  2152343  RISE       1
\Debug:BUART:rx_state_2\/main_1  macrocell18   4871   6121  2157036  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_status_3\/main_1
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2157036p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q        macrocell15   1250   1250  2152343  RISE       1
\Debug:BUART:rx_status_3\/main_1  macrocell23   4871   6121  2157036  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157048p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q               macrocell15   1250   1250  2152343  RISE       1
\Debug:BUART:rx_state_stop1_reg\/main_1  macrocell20   4859   6109  2157048  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_stop1_reg\/clock_0                  macrocell20                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_0
Path End       : \Debug:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157382p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2157382  RISE       1
\Debug:BUART:rx_bitclk_enable\/main_2   macrocell19   3665   5775  2157382  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_0\/q
Path End       : \Debug:BUART:rx_status_3\/main_7
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2157690p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  2150906  RISE       1
\Debug:BUART:rx_status_3\/main_7  macrocell23   4217   5467  2157690  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug:BUART:rx_load_fifo\/main_5
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2157779p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157779  RISE       1
\Debug:BUART:rx_load_fifo\/main_5       macrocell16   3268   5378  2157779  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug:BUART:rx_state_2\/main_5
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2157779p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157779  RISE       1
\Debug:BUART:rx_state_2\/main_5         macrocell18   3268   5378  2157779  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug:BUART:rx_load_fifo\/main_7
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2157795p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157795  RISE       1
\Debug:BUART:rx_load_fifo\/main_7       macrocell16   3251   5361  2157795  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug:BUART:rx_state_2\/main_7
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2157795p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157795  RISE       1
\Debug:BUART:rx_state_2\/main_7         macrocell18   3251   5361  2157795  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \Debug:BUART:pollcount_0\/main_0
Capture Clock  : \Debug:BUART:pollcount_0\/clock_0
Path slack     : 2157807p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2156913  RISE       1
\Debug:BUART:pollcount_0\/main_0        macrocell22   3239   5349  2157807  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \Debug:BUART:pollcount_0\/main_1
Capture Clock  : \Debug:BUART:pollcount_0\/clock_0
Path slack     : 2157823p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2156927  RISE       1
\Debug:BUART:pollcount_0\/main_1        macrocell22   3224   5334  2157823  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug:BUART:txn\/main_5
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2158030p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  2158030  RISE       1
\Debug:BUART:txn\/main_5                      macrocell9      4127   5127  2158030  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug:BUART:tx_state_1\/main_4
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 2158035p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  2158030  RISE       1
\Debug:BUART:tx_state_1\/main_4               macrocell10     4122   5122  2158035  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_state_0\/main_4
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 2158124p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  2139666  RISE       1
\Debug:BUART:tx_state_0\/main_4  macrocell11   3783   5033  2158124  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_0\/q
Path End       : \Debug:BUART:pollcount_0\/main_3
Capture Clock  : \Debug:BUART:pollcount_0\/clock_0
Path slack     : 2158245p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  2150906  RISE       1
\Debug:BUART:pollcount_0\/main_3  macrocell22   3661   4911  2158245  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                         macrocell22                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_bitclk\/main_0
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 2158301p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q      macrocell10   1250   1250  2143652  RISE       1
\Debug:BUART:tx_bitclk\/main_0  macrocell13   3606   4856  2158301  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:txn\/main_1
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2158305p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q  macrocell10   1250   1250  2143652  RISE       1
\Debug:BUART:txn\/main_1    macrocell9    3602   4852  2158305  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_2
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2158408p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  2155565  RISE       1
\Debug:BUART:rx_load_fifo\/main_2  macrocell16   3499   4749  2158408  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_state_2\/main_2
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2158408p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155565  RISE       1
\Debug:BUART:rx_state_2\/main_2   macrocell18   3499   4749  2158408  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_status_3\/main_2
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 2158408p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                    macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155565  RISE       1
\Debug:BUART:rx_status_3\/main_2  macrocell23   3499   4749  2158408  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_state_0\/main_2
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 2158421p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  2139985  RISE       1
\Debug:BUART:tx_state_0\/main_2               macrocell11     3735   4735  2158421  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_state_1\/main_0
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 2158620p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  2143652  RISE       1
\Debug:BUART:tx_state_1\/main_0  macrocell10   3286   4536  2158620  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_state_0\/main_0
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158677p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2152306  RISE       1
\Debug:BUART:rx_state_0\/main_0    macrocell15   3229   4479  2158677  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_state_3\/main_0
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2158677p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14                0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2152306  RISE       1
\Debug:BUART:rx_state_3\/main_0    macrocell17   3229   4479  2158677  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug:BUART:rx_state_0\/main_5
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158707p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157779  RISE       1
\Debug:BUART:rx_state_0\/main_5         macrocell15   2340   4450  2158707  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug:BUART:rx_state_3\/main_5
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2158707p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157779  RISE       1
\Debug:BUART:rx_state_3\/main_5         macrocell17   2340   4450  2158707  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_state_0\/main_1
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158714p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  2152343  RISE       1
\Debug:BUART:rx_state_0\/main_1  macrocell15   3192   4442  2158714  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_state_3\/main_1
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2158714p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  2152343  RISE       1
\Debug:BUART:rx_state_3\/main_1  macrocell17   3192   4442  2158714  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug:BUART:rx_state_0\/main_7
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158720p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157795  RISE       1
\Debug:BUART:rx_state_0\/main_7         macrocell15   2327   4437  2158720  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug:BUART:rx_state_3\/main_7
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2158720p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157795  RISE       1
\Debug:BUART:rx_state_3\/main_7         macrocell17   2327   4437  2158720  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \Debug:BUART:pollcount_1\/main_0
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 2158725p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2156913  RISE       1
\Debug:BUART:pollcount_1\/main_0        macrocell21   2321   4431  2158725  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_state_0\/main_3
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158734p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  2152363  RISE       1
\Debug:BUART:rx_state_0\/main_3  macrocell15   3173   4423  2158734  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_state_3\/main_3
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 2158734p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  2152363  RISE       1
\Debug:BUART:rx_state_3\/main_3  macrocell17   3173   4423  2158734  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                          macrocell17                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \Debug:BUART:pollcount_1\/main_1
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 2158742p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                      count7cell                 0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2156927  RISE       1
\Debug:BUART:pollcount_1\/main_1        macrocell21   2304   4414  2158742  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_last\/q
Path End       : \Debug:BUART:rx_state_2\/main_9
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 2159061p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4095
-------------------------------------   ---- 
End-of-path arrival time (ps)           4095
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_last\/clock_0                             macrocell24                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:rx_last\/q          macrocell24   1250   1250  2159061  RISE       1
\Debug:BUART:rx_state_2\/main_9  macrocell18   2845   4095  2159061  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                          macrocell18                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_1\/q
Path End       : \Debug:BUART:pollcount_1\/main_2
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 2159117p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_1\/q       macrocell21   1250   1250  2149948  RISE       1
\Debug:BUART:pollcount_1\/main_2  macrocell21   2790   4040  2159117  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_state_2\/main_1
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  2141313  RISE       1
\Debug:BUART:tx_state_2\/main_1  macrocell12   2786   4036  2159121  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_1\/q
Path End       : \Debug:BUART:rx_state_0\/main_8
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 2159133p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                         macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:pollcount_1\/q      macrocell21   1250   1250  2149948  RISE       1
\Debug:BUART:rx_state_0\/main_8  macrocell15   2774   4024  2159133  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                          macrocell15                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_state_0\/main_1
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 2159133p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  2141313  RISE       1
\Debug:BUART:tx_state_0\/main_1  macrocell11   2773   4023  2159133  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                          macrocell11                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_load_fifo\/q
Path End       : \Debug:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159276p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -1930
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                        macrocell16                0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:rx_load_fifo\/q            macrocell16     1250   1250  2152437  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4211   5461  2159276  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                      datapathcell3              0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:tx_state_1\/main_5
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 2159370p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  2156234  RISE       1
\Debug:BUART:tx_state_1\/main_5  macrocell10   2537   3787  2159370  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                          macrocell10                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:txn\/main_6
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2159377p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                           macrocell13                0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:tx_bitclk\/q  macrocell13   1250   1250  2156234  RISE       1
\Debug:BUART:txn\/main_6   macrocell9    2530   3780  2159377  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:txn\/q
Path End       : \Debug:BUART:txn\/main_0
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 2159390p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\Debug:BUART:txn\/q       macrocell9    1250   1250  2159390  RISE       1
\Debug:BUART:txn\/main_0  macrocell9    2517   3767  2159390  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                 macrocell9                 0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug:BUART:tx_state_2\/main_4
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 2159841p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3316
-------------------------------------   ---- 
End-of-path arrival time (ps)           3316
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2              0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  2158030  RISE       1
\Debug:BUART:tx_state_2\/main_4               macrocell12     2316   3316  2159841  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                          macrocell12                0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_status_3\/q
Path End       : \Debug:BUART:sRX:RxSts\/status_3
Capture Clock  : \Debug:BUART:sRX:RxSts\/clock
Path slack     : 2160980p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   2166667
- Setup time                                                   -1570
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4116
-------------------------------------   ---- 
End-of-path arrival time (ps)           4116
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                         macrocell23                0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Debug:BUART:rx_status_3\/q       macrocell23    1250   1250  2160980  RISE       1
\Debug:BUART:sRX:RxSts\/status_3  statusicell2   2866   4116  2160980  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxSts\/clock                             statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

