# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1460 0.001024 512 6 470 15872 0.635968 0.453024 5.63584 13.2589 20.0951 20.1953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1460 0.001024 512 6 470 15552 0.638368 0.452384 6.47747 13.1401 20.8221 20.9168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1460 0.001024 512 6 470 15360 0.63216 0.449088 6.73229 13.0948 21.0202 21.1186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1460 0.001024 512 6 470 15360 0.631456 0.446208 6.23885 13.1059 20.5361 20.6371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1460 0.001024 512 6 470 15600 0.635104 0.450048 6.4016 13.0968 20.6949 20.7916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1460 0.001024 512 6 470 15680 0.632512 0.450304 6.59536 13.1478 20.9362 21.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1460 0.001024 512 6 470 15360 0.636928 0.448512 6.52589 13.1082 20.8315 20.9318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1460 0.001024 512 6 470 15360 0.630496 0.444416 6.35843 12.9568 20.4983 20.5963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1460 0.001024 512 6 470 15360 0.64 0.452032 6.32627 13.1701 20.6977 20.7988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1460 0.001024 512 6 470 15200 0.641248 0.449408 6.77523 13.1763 21.1528 21.2533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1460 0.001024 512 6 470 14336 0.623936 0.436224 7.16314 12.7001 21.0327 21.1313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1460 0.001024 512 6 465 15872 0.634048 0.450976 5.48461 13.2368 19.9157 20.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1460 0.001024 512 6 465 15840 0.635104 0.45056 5.58845 13.1603 19.949 20.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1460 0.001024 512 6 465 15744 0.632064 0.44864 5.57504 13.192 19.9579 20.0606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1460 0.001024 512 6 465 15680 0.634272 0.448512 5.60106 13.1245 19.9186 20.0192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1460 0.001024 512 6 465 15872 0.639744 0.452608 5.9545 13.2477 20.4068 20.5033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1460 0.001024 512 6 465 15552 0.637152 0.450496 6.53856 13.1408 20.8774 20.9757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1460 0.001024 512 6 465 15680 0.628544 0.44848 6.52733 13.0831 20.7975 20.8949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1460 0.001024 512 6 465 15360 0.636736 0.446496 6.79738 13.1042 21.0929 21.1909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1460 0.001024 512 6 465 15600 0.636896 0.448512 6.96627 13.1094 21.2754 21.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1460 0.001024 512 6 465 15680 0.63216 0.446816 6.91872 13.1446 21.2609 21.3562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1460 0.001024 512 6 465 15360 0.63904 0.448192 6.79571 13.1274 21.1259 21.2237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1460 0.001024 512 6 465 15360 0.628864 0.445696 6.45315 12.9557 20.5955 20.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1460 0.001024 512 6 465 15360 0.63904 0.448512 7.2184 13.1569 21.5704 21.6699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1460 0.001024 512 6 465 15200 0.639168 0.451136 7.4441 13.1742 21.8182 21.9162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1460 0.001024 512 6 465 14336 0.623456 0.434176 6.50771 12.6906 20.3648 20.4636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1460 0.001024 512 6 480 15744 0.636128 0.451904 5.32573 13.2271 19.7508 19.8509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1460 0.001024 512 6 480 15680 0.636896 0.452096 5.97645 13.1791 20.3555 20.4513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1460 0.001024 512 6 480 15744 0.63616 0.451648 5.68352 13.2016 20.0847 20.1821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1460 0.001024 512 6 480 15456 0.639264 0.450368 5.71059 13.1106 20.0206 20.1177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1460 0.001024 512 6 480 15616 0.639232 0.45472 5.79642 13.2499 20.2525 20.3509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1460 0.001024 512 6 480 15552 0.637568 0.453664 7.16218 13.1398 21.5027 21.6003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1460 0.001024 512 6 480 14976 0.631584 0.446688 4.96736 13.0162 19.1758 19.2739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1460 0.001024 512 6 480 15360 0.630624 0.448512 6.96595 13.0841 21.2412 21.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1460 0.001024 512 6 480 15360 0.637856 0.448512 5.02778 13.1373 19.3626 19.4586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1460 0.001024 512 6 480 15360 0.632896 0.447968 6.48614 13.0967 20.7767 20.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1460 0.001024 512 6 480 15360 0.638496 0.45056 4.78742 13.1568 19.1461 19.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1460 0.001024 512 6 480 15200 0.639904 0.448544 6.62592 13.094 20.9189 21.0203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1460 0.001024 512 6 480 15200 0.63792 0.448512 4.87264 13.1716 19.2443 19.3413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1460 0.001024 512 6 480 15232 0.634112 0.44672 8.27238 13.1476 22.612 22.7082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1460 0.001024 512 6 480 14336 0.635264 0.44032 5.27792 12.9364 19.4002 19.4981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1460 0.001024 512 6 480 15360 0.637504 0.446944 8.15709 13.1243 22.476 22.5743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1460 0.001024 512 6 480 15360 0.636672 0.448512 5.6729 13.1969 20.0629 20.1605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1460 0.001024 512 6 480 14848 0.632832 0.442016 7.62794 12.9437 21.7572 21.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1460 0.001024 512 6 480 14336 0.626976 0.432896 5.11789 12.7043 18.9924 19.0896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1460 0.001024 512 6 480 15360 0.634272 0.452448 7.20317 13.1684 21.572 21.6678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1460 0.001024 512 6 480 13824 0.636928 0.438272 4.67126 12.7736 18.6315 18.7323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1460 0.001024 512 6 480 15200 0.640896 0.447104 7.33072 13.1751 21.7043 21.8051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1460 0.001024 512 6 480 12800 0.6144 0.42 4.93984 12.2396 18.3255 18.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1460 0.001024 512 6 480 15616 0.63696 0.450624 5.3631 13.2287 19.7905 19.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1460 0.001024 512 6 480 15520 0.638784 0.451136 5.65475 13.1724 20.0321 20.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1460 0.001024 512 6 480 15552 0.638176 0.451424 5.64102 13.2005 20.0473 20.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1460 0.001024 512 6 480 15360 0.634176 0.448064 3.82704 13.0997 18.1201 18.2171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1460 0.001024 512 6 480 15456 0.63872 0.44688 6.43818 13.1228 20.7594 20.8591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1460 0.001024 512 6 480 15232 0.638944 0.448544 4.23888 13.1462 18.5872 18.6812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1460 0.001024 512 6 480 15616 0.641024 0.45056 6.24342 13.249 20.6908 20.7892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1460 0.001024 512 6 480 14848 0.63168 0.444096 4.14538 12.9421 18.2765 18.3715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1460 0.001024 512 6 480 15264 0.638368 0.450848 6.80973 13.1398 21.1548 21.2525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1460 0.001024 512 6 480 14976 0.632448 0.445056 4.93722 13.0084 19.1319 19.2294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1460 0.001024 512 6 480 15360 0.634688 0.449888 6.61914 13.0946 20.9081 21.0042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1460 0.001024 512 6 480 15360 0.635616 0.453344 4.83616 13.136 19.1753 19.2741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1460 0.001024 512 6 480 15360 0.633824 0.450944 8.19875 13.0936 22.4898 22.5915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1460 0.001024 512 6 480 15360 0.640032 0.451968 5.43002 13.1679 19.8032 19.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1460 0.001024 512 6 480 15200 0.643488 0.450688 8.10851 13.1087 22.4277 22.5253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1460 0.001024 512 6 480 15200 0.63904 0.454144 5.66314 13.1646 20.0325 20.1319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1460 0.001024 512 6 480 15232 0.636576 0.450656 7.66842 13.1576 22.0256 22.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1460 0.001024 512 6 480 14336 0.63504 0.438272 4.98029 12.9304 19.0957 19.1941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1460 0.001024 512 6 480 15360 0.638304 0.44832 7.4201 13.1223 21.7405 21.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1460 0.001024 512 6 480 15360 0.640608 0.44816 5.26029 13.1862 19.6506 19.7471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1460 0.001024 512 6 480 14848 0.633824 0.44336 7.04355 12.9461 21.18 21.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1460 0.001024 512 6 480 14336 0.624224 0.436608 5.0007 12.7005 18.874 18.9714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1460 0.001024 512 6 475 15744 0.638848 0.452608 5.91277 13.2372 20.3534 20.4542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1460 0.001024 512 6 475 15680 0.63808 0.451552 5.38522 13.176 19.7603 19.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1460 0.001024 512 6 475 15360 0.632544 0.44864 3.55859 13.0968 17.8471 17.9428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1460 0.001024 512 6 475 15744 0.633024 0.450304 5.76266 13.2035 20.1619 20.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1460 0.001024 512 6 475 15360 0.632832 0.449088 3.86016 13.1067 18.163 18.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1460 0.001024 512 6 475 15456 0.637312 0.448512 6.0663 13.1083 20.3693 20.4664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1460 0.001024 512 6 475 15232 0.635392 0.446464 3.9911 13.1479 18.3358 18.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1460 0.001024 512 6 475 15616 0.639776 0.4512 6.29942 13.2594 20.7623 20.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1460 0.001024 512 6 475 14848 0.635232 0.444416 4.15158 12.9614 18.3028 18.4074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1460 0.001024 512 6 475 15552 0.636864 0.45488 6.92269 13.1505 21.2793 21.3747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1460 0.001024 512 6 475 14976 0.634784 0.444896 4.90566 12.9971 19.0974 19.1974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1460 0.001024 512 6 475 15360 0.63232 0.448512 6.48819 13.0848 20.7624 20.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1460 0.001024 512 6 475 15360 0.636768 0.450048 4.71818 13.1508 19.0685 19.1669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1460 0.001024 512 6 475 15360 0.635424 0.450144 7.95507 13.0957 22.2487 22.3477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1460 0.001024 512 6 475 15360 0.641312 0.449696 5.49693 13.1708 19.8715 19.9682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1460 0.001024 512 6 475 15200 0.640096 0.450624 7.85805 13.1097 22.1686 22.2692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1460 0.001024 512 6 475 15200 0.642592 0.448512 5.52666 13.176 19.9049 20.0046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1460 0.001024 512 6 475 15232 0.636448 0.448192 7.2553 13.1453 21.5971 21.6945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1460 0.001024 512 6 475 14336 0.634816 0.440576 4.82474 12.9328 18.9439 19.0405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1460 0.001024 512 6 475 15360 0.63776 0.4496 7.22566 13.1232 21.5473 21.6433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1460 0.001024 512 6 475 15360 0.637696 0.44896 5.20314 13.1907 19.5926 19.6919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1460 0.001024 512 6 475 14848 0.633024 0.444416 6.9921 12.9432 21.1268 21.2255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1460 0.001024 512 6 475 14336 0.62624 0.437856 4.79008 12.691 18.6544 18.7518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1460 0.001024 512 6 480 15488 0.635552 0.452416 5.31283 13.2303 19.745 19.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1460 0.001024 512 6 480 15360 0.643712 0.454656 3.56275 13.2544 18.0253 18.1248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1460 0.001024 512 6 480 15360 0.643072 0.454112 5.4151 13.1761 19.8074 19.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1460 0.001024 512 6 480 15040 0.63552 0.448416 3.65318 13.0942 17.9434 18.0429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1460 0.001024 512 6 480 15360 0.635168 0.449248 6.0313 13.2057 20.4306 20.5263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1460 0.001024 512 6 480 14976 0.63712 0.447904 3.80835 13.1086 18.1135 18.2108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1460 0.001024 512 6 480 15232 0.638048 0.45056 5.66573 13.1238 19.9875 20.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1460 0.001024 512 6 480 15232 0.636928 0.447392 3.85395 13.1644 18.2134 18.3134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1460 0.001024 512 6 480 14784 0.636704 0.446464 3.21917 12.8868 17.2989 17.3959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1460 0.001024 512 6 480 15360 0.643712 0.456704 5.96752 13.2602 20.4402 20.5389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1460 0.001024 512 6 480 14848 0.632896 0.443456 4.05549 12.9572 18.2021 18.3004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1460 0.001024 512 6 480 14592 0.64672 0.448512 3.44528 13.1593 17.8143 17.9125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1460 0.001024 512 6 480 15264 0.642528 0.4528 8.12403 13.1487 22.4781 22.5755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1460 0.001024 512 6 480 14976 0.631008 0.445984 5.2632 13.0006 19.4524 19.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1460 0.001024 512 6 480 14688 0.643968 0.4448 4.51488 13.0572 18.7739 18.8739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1460 0.001024 512 6 480 15040 0.633088 0.448512 7.72218 13.0833 21.9955 22.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1460 0.001024 512 6 480 14720 0.642944 0.452512 5.42154 13.1386 19.7686 19.8664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1460 0.001024 512 6 480 14400 0.645536 0.448832 4.40045 13.199 18.8067 18.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1460 0.001024 512 6 480 14976 0.637376 0.4496 6.93619 13.1041 21.2364 21.3333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1460 0.001024 512 6 480 14592 0.646496 0.45232 4.92458 13.1713 19.3073 19.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1460 0.001024 512 6 480 13824 0.632576 0.438752 4.41462 12.7186 18.3147 18.4137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1460 0.001024 512 6 480 15200 0.639776 0.448096 7.37462 13.104 21.6754 21.7743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1460 0.001024 512 6 480 15200 0.641696 0.447936 5.28746 13.166 19.651 19.7431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1460 0.001024 512 6 480 14400 0.65536 0.454464 4.58205 13.239 19.0465 19.1466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1460 0.001024 512 6 480 15232 0.638496 0.450944 7.03571 13.1466 21.3831 21.4794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1460 0.001024 512 6 480 14336 0.63664 0.44224 4.91872 12.9356 19.0472 19.1488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1460 0.001024 512 6 480 14784 0.636704 0.446592 4.32458 12.9934 18.5176 18.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1460 0.001024 512 6 480 14880 0.64336 0.448608 7.09939 13.106 21.4096 21.5081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1460 0.001024 512 6 480 14400 0.646912 0.450496 5.07194 13.2011 19.4806 19.5809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1460 0.001024 512 6 480 14400 0.642272 0.447008 4.30438 12.9599 18.4631 18.5643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1460 0.001024 512 6 480 14848 0.634528 0.445184 6.80346 12.9436 20.9395 21.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1460 0.001024 512 6 480 14336 0.624192 0.438272 5.14109 12.6992 19.0124 19.1099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1460 0.001024 512 6 480 13824 0.63856 0.438272 4.20902 12.7826 18.1799 18.2803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1460 0.001024 512 6 480 15360 0.64144 0.454752 5.43021 13.2367 19.875 19.9704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1460 0.001024 512 6 480 15360 0.641952 0.452608 3.70474 13.2614 18.1705 18.2704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1460 0.001024 512 6 480 15200 0.639008 0.452608 6.00976 13.1684 20.38 20.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1460 0.001024 512 6 480 15040 0.636128 0.448512 4.05203 13.088 18.3343 18.4334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1460 0.001024 512 6 480 14880 0.643296 0.448512 3.47174 13.114 17.7881 17.8935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1460 0.001024 512 6 480 15360 0.64016 0.45072 5.78397 13.1982 20.1856 20.2793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1460 0.001024 512 6 480 14976 0.638752 0.445984 3.78752 13.0945 18.073 18.1576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1460 0.001024 512 6 480 14976 0.6336 0.444416 3.26704 13.0106 17.4686 17.5739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1460 0.001024 512 6 480 15232 0.639104 0.449728 7.60682 13.1131 21.9183 22.0157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1460 0.001024 512 6 480 15232 0.639072 0.448512 4.99459 13.1522 19.3427 19.4433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1460 0.001024 512 6 480 14784 0.63632 0.44592 4.36704 12.8978 18.458 18.5548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1460 0.001024 512 6 480 15360 0.642912 0.452384 7.42883 13.2592 21.8956 21.9955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1460 0.001024 512 6 480 14848 0.635712 0.444 4.93571 12.9457 19.0738 19.1705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1460 0.001024 512 6 480 14592 0.647072 0.451936 4.00627 13.1541 18.371 18.4709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1460 0.001024 512 6 480 15264 0.639968 0.45056 7.38416 13.1509 21.7356 21.8337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1460 0.001024 512 6 480 14976 0.631232 0.447136 5.1967 13.0078 19.3988 19.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1460 0.001024 512 6 480 14688 0.642528 0.45056 4.78653 13.051 19.0417 19.1389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1460 0.001024 512 6 480 13824 0.634144 0.436096 4.07843 12.71 17.9735 18.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1460 0.001024 512 6 480 15040 0.635872 0.449664 7.25424 13.0862 21.5365 21.6351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1460 0.001024 512 6 480 14720 0.639584 0.450624 5.15149 13.1388 19.4913 19.5908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1460 0.001024 512 6 480 14400 0.647872 0.45392 4.61792 13.1911 19.0219 19.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1460 0.001024 512 6 480 14080 0.65744 0.452672 4.10941 13.2493 18.5797 18.6798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1460 0.001024 512 6 480 14976 0.634848 0.447456 6.98941 13.0923 21.2823 21.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1460 0.001024 512 6 480 14592 0.648352 0.448512 4.9393 13.17 19.3153 19.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1460 0.001024 512 6 480 13824 0.629632 0.44032 4.20909 12.7233 18.1174 18.2147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1460 0.001024 512 6 480 13824 0.63536 0.43856 4.29325 12.7749 18.2539 18.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1460 0.001024 512 6 480 14800 0.645632 0.45056 7.0544 13.1111 21.3752 21.4723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1460 0.001024 512 6 480 14400 0.65072 0.4504 5.16749 13.1723 19.5496 19.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1460 0.001024 512 6 480 14400 0.652032 0.457792 4.53974 13.2473 19.0099 19.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1460 0.001024 512 6 480 12800 0.610272 0.42016 4.2151 12.2359 17.5901 17.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1460 0.001024 512 6 480 15360 0.639616 0.449184 5.96986 13.2327 20.4033 20.5015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1460 0.001024 512 6 480 15360 0.64336 0.452 3.93584 13.2619 18.403 18.5016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1460 0.001024 512 6 480 14976 0.63696 0.447936 3.22598 13.1008 17.5216 17.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1460 0.001024 512 6 480 15200 0.640992 0.453216 5.7127 13.1764 20.0944 20.1933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1460 0.001024 512 6 480 15040 0.635424 0.44704 3.78307 13.2071 18.1849 18.2821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1460 0.001024 512 6 480 14880 0.645824 0.446752 3.27149 13.1238 17.5958 17.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1460 0.001024 512 6 480 15168 0.639456 0.455552 7.46032 13.187 21.8567 21.9544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1460 0.001024 512 6 480 14976 0.636928 0.45056 4.79584 13.1079 19.1001 19.1976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1460 0.001024 512 6 480 14400 0.638496 0.446464 3.96298 12.9994 18.1575 18.2538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1460 0.001024 512 6 480 14592 0.647904 0.448896 3.75766 13.1739 18.1394 18.2374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1460 0.001024 512 6 480 15008 0.640224 0.446464 6.94733 13.1098 21.2552 21.3556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1460 0.001024 512 6 480 14784 0.6416 0.448128 4.67107 13.1474 19.0187 19.1144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1460 0.001024 512 6 480 14112 0.64016 0.444672 3.93802 12.8966 18.0317 18.1313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1460 0.001024 512 6 480 14336 0.637792 0.442368 3.5401 12.9297 17.6599 17.7585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1460 0.001024 512 6 480 15360 0.64752 0.452768 7.0112 13.2506 21.4735 21.5694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1460 0.001024 512 6 480 14848 0.634176 0.443168 4.76064 12.9556 18.9079 19.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1460 0.001024 512 6 480 14592 0.648352 0.44928 4.20579 13.1706 18.5826 18.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1460 0.001024 512 6 480 14336 0.624352 0.435712 3.73597 12.6976 17.6044 17.7026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1460 0.001024 512 6 480 14976 0.643072 0.450656 6.9856 13.1523 21.3428 21.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1460 0.001024 512 6 480 14400 0.641024 0.445728 4.77216 13.0067 18.9772 19.0775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1460 0.001024 512 6 480 14688 0.644384 0.4472 4.32493 13.049 18.5747 18.6741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1460 0.001024 512 6 480 13824 0.6304 0.436224 4.38147 12.7097 18.2758 18.3823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1460 0.001024 512 6 480 15040 0.635424 0.448512 7.0336 13.0852 21.3158 21.4117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1460 0.001024 512 6 480 14720 0.644608 0.450208 4.96554 13.1356 19.3088 19.4059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1460 0.001024 512 6 480 14400 0.651136 0.451552 4.28397 13.1982 18.6969 18.7941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1460 0.001024 512 6 480 14080 0.654624 0.450784 4.37661 13.2455 18.8405 18.9399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1460 0.001024 512 6 500 15232 0.641952 0.451744 6.19222 13.2311 20.6274 20.7237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1460 0.001024 512 6 500 15104 0.649664 0.451424 4.14992 13.2604 18.6212 18.7187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1460 0.001024 512 6 500 14976 0.635136 0.44976 3.57242 13.0952 17.864 17.9712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1460 0.001024 512 6 500 15040 0.643424 0.452096 5.86899 13.1786 20.2595 20.3589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1460 0.001024 512 6 500 14720 0.641248 0.446464 3.92848 13.0914 18.2188 18.3153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1460 0.001024 512 6 500 14880 0.650336 0.452608 3.41478 13.122 17.7527 17.8565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1460 0.001024 512 6 500 14720 0.643008 0.450368 3.03933 13.1482 17.3919 17.4899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1460 0.001024 512 6 500 15168 0.641728 0.454624 7.6568 13.19 22.0571 22.1586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1460 0.001024 512 6 500 14976 0.637472 0.449088 4.9072 13.0994 19.2049 19.3004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1460 0.001024 512 6 500 14400 0.638688 0.445312 3.99302 13.0012 18.1876 18.2869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1460 0.001024 512 6 500 14592 0.649888 0.45056 3.85517 13.1684 18.2354 18.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1460 0.001024 512 6 500 15008 0.6408 0.449888 7.08813 13.1086 21.4016 21.4982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1460 0.001024 512 6 500 14784 0.63888 0.447008 4.77856 13.1597 19.1372 19.2389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1460 0.001024 512 6 500 14112 0.638912 0.444672 4.01424 12.8866 18.0997 18.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1460 0.001024 512 6 500 14336 0.63904 0.440864 3.60301 12.937 17.728 17.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1460 0.001024 512 6 500 15104 0.642144 0.45072 6.96835 13.2575 21.4297 21.5265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1460 0.001024 512 6 500 14336 0.63872 0.443936 4.80608 12.9451 18.9475 19.0436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1460 0.001024 512 6 500 14592 0.64768 0.4544 4.49258 13.1681 18.8735 18.9706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1460 0.001024 512 6 500 13312 0.637216 0.439648 3.64778 12.6997 17.5341 17.6312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1460 0.001024 512 6 500 14976 0.642336 0.451136 7.6121 13.1554 21.9711 22.0711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1460 0.001024 512 6 500 14400 0.640448 0.447136 5.12013 13.0072 19.3266 19.4278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1460 0.001024 512 6 500 14688 0.645344 0.448512 4.65037 13.0496 18.9083 19.0059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1460 0.001024 512 6 500 13824 0.63088 0.436224 4.60826 12.7088 18.4985 18.5979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1460 0.001024 512 6 500 14400 0.641216 0.44304 4.51402 12.9632 18.6734 18.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1460 0.001024 512 6 500 14720 0.639136 0.45056 7.21882 13.083 21.5002 21.6003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1460 0.001024 512 6 500 14720 0.643168 0.449696 5.3648 13.1468 19.7141 19.8092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1460 0.001024 512 6 500 14400 0.648256 0.454592 4.46144 13.1893 18.8699 18.9645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1460 0.001024 512 6 500 14080 0.656288 0.452448 4.54493 13.2477 19.0145 19.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1460 0.001024 512 6 500 12800 0.615232 0.423264 3.82653 12.2354 17.209 17.3036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1460 0.001024 512 6 480 15360 0.642752 0.451392 5.6385 13.2335 20.0798 20.1849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1460 0.001024 512 6 480 15360 0.643328 0.4512 3.8616 13.2589 18.329 18.4282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1460 0.001024 512 6 480 14976 0.641056 0.449888 3.24838 13.0977 17.5502 17.6479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1460 0.001024 512 6 480 14848 0.634176 0.444416 2.8977 12.9572 17.0462 17.1432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1460 0.001024 512 6 480 15200 0.641408 0.450528 7.26586 13.1736 21.647 21.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1460 0.001024 512 6 480 15040 0.637408 0.446464 4.89171 13.0937 19.1805 19.2799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1460 0.001024 512 6 480 14880 0.64128 0.452416 4.00627 13.1216 18.3348 18.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1460 0.001024 512 6 480 14720 0.644576 0.44816 3.64198 13.1485 17.996 18.0948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1460 0.001024 512 6 480 15168 0.639264 0.454656 6.94659 13.1943 21.346 21.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1460 0.001024 512 6 480 14976 0.639232 0.446592 4.68246 13.1084 18.9889 19.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1460 0.001024 512 6 480 14400 0.640224 0.444416 3.83645 13.0113 18.0448 18.1471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1460 0.001024 512 6 480 14592 0.649408 0.446624 3.42454 13.173 17.8006 17.8982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1460 0.001024 512 6 480 14400 0.646848 0.450048 3.45914 13.1897 17.8602 17.9592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1460 0.001024 512 6 480 15008 0.641056 0.448512 6.44045 13.1083 20.7529 20.8538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1460 0.001024 512 6 480 14784 0.642432 0.447264 4.35658 13.1477 18.7067 18.8059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1460 0.001024 512 6 480 14112 0.642112 0.444928 3.57075 12.8985 17.6692 17.7679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1460 0.001024 512 6 480 14336 0.635456 0.439744 3.50986 12.9214 17.6166 17.7147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1460 0.001024 512 6 480 14560 0.649728 0.448512 3.55533 13.1214 17.886 17.9819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1460 0.001024 512 6 480 15360 0.64448 0.452384 6.64234 13.243 21.0961 21.1951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1460 0.001024 512 6 480 14848 0.6336 0.444256 4.55104 12.9448 18.6873 18.7916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1460 0.001024 512 6 480 14592 0.650496 0.453472 3.87741 13.1706 18.2616 18.3624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1460 0.001024 512 6 480 14336 0.626688 0.4376 3.78502 12.694 17.6552 17.7575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1460 0.001024 512 6 480 14080 0.655456 0.45056 3.46621 13.246 17.9293 18.0306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1460 0.001024 512 6 512 14976 0.644288 0.450592 5.78541 13.2372 20.2269 20.3302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1460 0.001024 512 6 512 14848 0.651328 0.451008 3.93251 13.2467 18.3934 18.4955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1460 0.001024 512 6 512 14592 0.641216 0.452608 3.27254 13.1005 17.5781 17.6799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1460 0.001024 512 6 512 14336 0.64128 0.442752 3.02109 12.9593 17.1739 17.2724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1460 0.001024 512 6 512 14880 0.64672 0.450656 7.37763 13.1635 21.7552 21.8514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1460 0.001024 512 6 512 14720 0.640832 0.446464 4.88288 13.0803 19.166 19.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1460 0.001024 512 6 512 14400 0.64768 0.45056 4.03478 13.1107 18.3541 18.4505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1460 0.001024 512 6 512 14720 0.646112 0.45024 3.75306 13.1387 18.1005 18.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1460 0.001024 512 6 512 14400 0.649216 0.45056 3.37078 13.1652 17.7473 17.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1460 0.001024 512 6 512 14976 0.644448 0.452608 7.0847 13.2032 21.4908 21.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1460 0.001024 512 6 512 14592 0.643072 0.448512 4.63165 13.0911 18.9279 19.0274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1460 0.001024 512 6 512 14400 0.642528 0.450272 3.94061 13.0023 18.1478 18.2476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1460 0.001024 512 6 512 14592 0.650368 0.448768 3.57293 13.1629 17.9454 18.0454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1460 0.001024 512 6 512 14400 0.646816 0.44784 3.49085 13.204 17.899 17.9959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1460 0.001024 512 6 512 14784 0.64352 0.446464 6.59008 13.123 20.9135 21.0091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1460 0.001024 512 6 512 14784 0.643072 0.448128 4.47427 13.1576 18.8333 18.9297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1460 0.001024 512 6 512 14112 0.644576 0.443776 3.65418 12.8955 17.753 17.8553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1460 0.001024 512 6 512 14336 0.63904 0.441696 3.5904 12.9361 17.7187 17.8209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1460 0.001024 512 6 512 14560 0.649216 0.449952 3.64291 13.1084 17.9672 18.0633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1460 0.001024 512 6 512 14848 0.648864 0.451264 6.80714 13.26 21.2808 21.3771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1460 0.001024 512 6 512 14336 0.641024 0.4424 4.71674 12.9525 18.8612 18.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1460 0.001024 512 6 512 14592 0.649216 0.448512 4.02147 13.1657 18.395 18.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1460 0.001024 512 6 512 13312 0.640032 0.436224 3.87632 12.6908 17.7529 17.8507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1460 0.001024 512 6 512 14080 0.655872 0.452608 3.68224 13.2588 18.1629 18.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1460 0.001024 512 6 512 13824 0.637088 0.442368 3.5959 12.7852 17.5693 17.6696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1460 0.001024 512 6 512 13888 0.651968 0.452128 8.07808 13.2125 22.5075 22.6052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1460 0.001024 512 6 512 13824 0.654816 0.45504 6.39347 13.2352 20.8501 20.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1460 0.001024 512 6 512 13824 0.659232 0.452608 4.45904 13.2586 18.9425 19.0388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1460 0.001024 512 6 512 13440 0.654016 0.448512 3.99008 13.1114 18.3136 18.4161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1460 0.001024 512 6 512 13312 0.649088 0.4424 3.62294 12.944 17.7747 17.8709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1460 0.001024 512 6 512 13440 0.65648 0.448512 3.30195 13.136 17.6585 17.7531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1460 0.001024 512 6 512 13056 0.663424 0.45504 2.82998 13.1709 17.2306 17.3281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1460 0.001024 512 6 512 12544 0.65536 0.442368 3.04906 12.9275 17.1824 17.2818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1460 0.001024 512 6 512 12288 0.643744 0.432704 2.76979 12.688 16.6495 16.7461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1460 0.001024 512 6 480 14336 0.633664 0.441536 7.28784 12.9334 21.4098 21.5097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1460 0.001024 512 6 512 14336 0.636928 0.442624 2.73763 12.9281 16.8559 16.9589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1460 0.001024 512 6 500 14560 0.646592 0.447648 7.96877 13.112 22.286 22.3846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1460 0.001024 512 6 480 14560 0.647168 0.446464 7.64266 13.1097 21.9599 22.0646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1460 0.001024 512 6 480 14848 0.634432 0.442368 7.32979 12.9606 21.4805 21.5792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1460 0.001024 512 6 480 11520 0.614016 0.412672 3.64886 12.075 16.8615 16.9651
