Running: /media/sda6/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/r/git/acPEPE/tb_instructionMemory_isim_beh.exe -prj /home/r/git/acPEPE/tb_instructionMemory_beh.prj work.tb_instructionMemory 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/r/git/acPEPE/instructionMemory.vhd" into library work
Parsing VHDL file "/home/r/git/acPEPE/tb_instructionMemory.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83516 KB
Fuse CPU Usage: 1160 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity instructionMemory [instructionmemory_default]
Compiling architecture behavior of entity tb_instructionmemory
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/r/git/acPEPE/tb_instructionMemory_isim_beh.exe
Fuse Memory Usage: 649328 KB
Fuse CPU Usage: 1190 ms
GCC CPU Usage: 280 ms
