<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="hedep5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="w_component_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544357125" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1544357125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544493291" xil_pn:in_ck="5477600801809650493" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1544493291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PCflopr.v"/>
      <outfile xil_pn:name="add.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="comparator.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="d_component.v"/>
      <outfile xil_pn:name="de_register.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="e_component.v"/>
      <outfile xil_pn:name="em_register.v"/>
      <outfile xil_pn:name="extender.v"/>
      <outfile xil_pn:name="fd_register.v"/>
      <outfile xil_pn:name="hazard_unit.v"/>
      <outfile xil_pn:name="if_component.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="m_component.v"/>
      <outfile xil_pn:name="main.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="mux2_32.v"/>
      <outfile xil_pn:name="mux4_32.v"/>
      <outfile xil_pn:name="mux4_5.v"/>
      <outfile xil_pn:name="mw_register.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="w_component.v"/>
    </transform>
    <transform xil_pn:end_ts="1544427154" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6247470219262508485" xil_pn:start_ts="1544427154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544427154" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8289498905230068715" xil_pn:start_ts="1544427154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544357127" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1544357127">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544493291" xil_pn:in_ck="5477600801809650493" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1544493291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PCflopr.v"/>
      <outfile xil_pn:name="add.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="comparator.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="d_component.v"/>
      <outfile xil_pn:name="de_register.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="e_component.v"/>
      <outfile xil_pn:name="em_register.v"/>
      <outfile xil_pn:name="extender.v"/>
      <outfile xil_pn:name="fd_register.v"/>
      <outfile xil_pn:name="hazard_unit.v"/>
      <outfile xil_pn:name="if_component.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="m_component.v"/>
      <outfile xil_pn:name="main.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="mux2_32.v"/>
      <outfile xil_pn:name="mux4_32.v"/>
      <outfile xil_pn:name="mux4_5.v"/>
      <outfile xil_pn:name="mw_register.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="w_component.v"/>
    </transform>
    <transform xil_pn:end_ts="1544493305" xil_pn:in_ck="5477600801809650493" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8963673831229316327" xil_pn:start_ts="1544493291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1544493389" xil_pn:in_ck="6539534605580987909" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8660747513008705078" xil_pn:start_ts="1544493389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
