use pgl_defs, pgl_floorplan_funcs, pgl35es_defs;

floorplan
structure fp_struct place_logic_resource of device PGL35ES
{
    unsigned int tx, ty;
    
    foreach tx ( L_CLMA_TILES_X )
    {
        foreach ty ( L_CLM_TILES_Y )
        {
          if(!(((tx>=CCS_TILE_X) && (tx<=CCS_TILE_X+NUM_GRID_CCS_X/NUM_GRID_X) && (ty>=CCS_TILE_Y))))
          {
              if((tx==PLL_TILE_X) && (((ty>=PLL_TILE0_Y) && (ty<=PLL_TILE0_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE1_Y) && (ty<=PLL_TILE1_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE2_Y) && (ty<=PLL_TILE2_Y + NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE3_Y)&&(ty<=PLL_TILE3_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE4_Y)&&(ty<=PLL_TILE4_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE5_Y)&&(ty<=PLL_TILE5_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)))) 
              {      
              }  
              else if((tx==USCM_TILE_X)&&(((ty>=USCM_TILE0_Y)&&(ty<=USCM_TILE0_Y+NUM_GRID_USCM_Y/NUM_GRID_Y-1))||((ty>=USCM_TILE1_Y)&&(ty<=USCM_TILE1_Y+NUM_GRID_USCM_Y/NUM_GRID_Y-1))))
              {
              }
              else if(!((tx==RLYBUFS_TILE_X)&&(ty==RLYBUFS_TILE_Y)))
              {
                place_clm_tile_fp(tx,ty,1);
              }
          } 
   
        }
    }
        
    foreach tx ( L_CLMS_TILES_X )
    {
        foreach ty ( L_CLM_TILES_Y )
        {
          if(!((tx>=CCS_TILE_X) && (tx<=CCS_TILE_X+NUM_GRID_CCS_X/NUM_GRID_X) && (ty>=CCS_TILE_Y)))
          {
              if((tx==PLL_TILE_X) && (((ty>=PLL_TILE0_Y) && (ty<=PLL_TILE0_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)) || ((ty>=PLL_TILE1_Y) &&(ty<=PLL_TILE1_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE2_Y)&&(ty<=PLL_TILE2_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE3_Y)&&(ty<=PLL_TILE3_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)) ||((ty>=PLL_TILE4_Y)&&(ty<=PLL_TILE4_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1))||((ty>=PLL_TILE5_Y) && (ty<=PLL_TILE5_Y+NUM_GRID_PLL_Y/NUM_GRID_Y-1)))) 
              {      
              }  
              else if((tx == USCM_TILE_X) && (((ty >= USCM_TILE0_Y) && (ty <= USCM_TILE0_Y + NUM_GRID_USCM_Y/NUM_GRID_Y - 1)) || ((ty >= USCM_TILE1_Y) && (ty <= USCM_TILE1_Y + NUM_GRID_USCM_Y/NUM_GRID_Y - 1))))
              {
              }
              else if(!((tx==RLYBUFS_TILE_X)&&(ty==RLYBUFS_TILE_Y)))
              {
                place_clm_tile_fp( tx, ty, 0 );
              }
          }
        }
    }
    
    place_ccs_tile_fp(CCS_TILE_X, CCS_TILE_Y);
    
    foreach tx ( L_DRM_TILES_X )
    {
        foreach ty ( L_DRM_TILES_Y )
        {
          if(!((tx>=CCS_TILE_X) && (tx<=CCS_TILE_X+NUM_GRID_CCS_X/NUM_GRID_X) && (ty>=CCS_TILE_Y)))
          {
            place_drm_tile_fp( tx, ty );
          }
        }
    }
    
    foreach tx ( L_APM_TILES_X )
    {
        foreach ty ( L_APM_TILES_Y )
        {
            place_apm_tile_fp( tx, ty);
        }
    } 
    
    unsigned int L_PLL_TILES_X[] = {PLL_TILE_X};
    unsigned int L_PLL_B_TILES_Y[] = {PLL_TILE0_Y,PLL_TILE2_Y,PLL_TILE4_Y};
    unsigned int L_PLL_T_TILES_Y[] = {PLL_TILE1_Y,PLL_TILE3_Y,PLL_TILE5_Y};
    
    foreach tx ( L_PLL_TILES_X )
    {
        foreach ty ( L_PLL_B_TILES_Y )
        {
            place_pll_tile_fp( tx, ty, 0);
        }  
        foreach ty ( L_PLL_T_TILES_Y )
        {
            place_pll_tile_fp( tx, ty, 1);
        } 
    }
    
    
    unsigned int L_USCM_TILES_X[] = {USCM_LOC_X};
    unsigned int L_USCM_TILES_Y[] = {USCM0_LOC_Y, USCM1_LOC_Y};
    
    foreach tx ( L_USCM_TILES_X )
    {
        foreach ty ( L_USCM_TILES_Y )
        {
            place_uscm_tile_fp( tx, ty);
        }      
    }
    
    // draw IOL and DQSL
    foreach tx ( L_IOL_TILES_X )
    {
        foreach ty ( L_IOL_TILES_Y )
        {
            place_iol_tile_fp( tx, ty);
        }  
        foreach ty ( L_DQSL_TILES_Y )
        {
            place_dqsl_tile_fp( tx, ty, 0);
        }
        //foreach ty ( L_IOCKGATEDLL_TILES_Y )
        //{
        //    place_iockgatedll_tile_fp( tx, ty);
        //} 
        //foreach ty ( L_CRAMSL2_TILES_Y )
        //{
        //    place_cramsl2_tile_fp( tx, ty);
        //} 
        //foreach ty ( L_RLYBUFS5_TILES_Y )
        //{
        //    place_rlybufs5_tile_f( tx, ty);
        //} 
    }
    
    // iob
    
    foreach tx({L_IOB_TILES_X})
    {
        foreach ty ({ L_IOB_TILES_Y} )
        {
            place_iob_tile_fp( tx, ty);
        }
    } 
    
    foreach ty ( L_WLSR_TILES_Y )
    {
        foreach tx ( L_IOCKGATEDLL_TILES_X )
        {
            place_iockgatedll_tile_fp( tx, ty-1);
        }
        foreach tx ( L_RCKB_TILES_X )
        {
            place_rckb_tile_fp( tx, ty-1 );
        }        
    }
    
    tx = SOC_TILE_X;
    ty = SOC_TILE_Y;
           
    place_soc_tile_fp( tx, ty);
    

} // end of structure floorplan place_logic_resource of device PGL35ES
