# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: /home/romulo/docs/mlp-ee/quartus/decoder/decoder.csv
# Generated on: Tue Jul 19 19:03:34 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
decoder_out[0],Output,PIN_AF10,8,B8_N0,PIN_C8,,,,
decoder_out[1],Output,PIN_AB12,8,B8_N0,PIN_D9,,,,
decoder_out[2],Output,PIN_AC12,8,B8_N0,PIN_F10,,,,
decoder_out[3],Output,PIN_AD11,8,B8_N0,PIN_C9,,,,
decoder_out[4],Output,PIN_AE11,8,B8_N0,PIN_C7,,,,
decoder_out[5],Output,PIN_V14,8,B8_N0,PIN_H11,,,,
decoder_out[6],Output,PIN_V13,8,B8_N0,PIN_A8,,,,
