// Seed: 978537759
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6,
    input supply0 id_7,
    output wor id_8,
    input uwire id_9,
    input uwire id_10,
    output wire id_11,
    output uwire id_12,
    input tri0 id_13,
    output tri0 id_14,
    input supply0 id_15,
    input supply0 id_16,
    input supply0 id_17,
    input wand id_18,
    input uwire id_19
);
  assign id_11 = id_6;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    output wand id_6,
    input wor id_7,
    output wand id_8,
    output tri id_9,
    inout wor id_10,
    output tri0 id_11,
    output supply1 id_12,
    input wor id_13,
    input wor id_14,
    output supply1 id_15,
    output wire id_16,
    output tri1 id_17,
    input tri1 id_18
);
  logic id_20;
  ;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_13,
      id_13,
      id_18,
      id_10,
      id_13,
      id_7,
      id_15,
      id_3,
      id_14,
      id_5,
      id_10,
      id_18,
      id_16,
      id_0,
      id_1,
      id_7,
      id_10,
      id_14
  );
  assign modCall_1.id_9 = 0;
  wire id_21;
  ;
endmodule
