<?xml version="1.0" encoding="UTF-8"?>
<module id="VIC" HW_revision="" XML_version="1" description="The VIC port provides single-bit interpolated VCXO control with resolution from 9 bits to up to 16 bits.">
     <register id="VICCTL" acronym="VICCTL" offset="0x0000" width="32" description="VIC Control Register">
<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="PRECISION" width="3" begin="3" end="1" resetval="0" description="Precision bits determine the resolution of the interpolation. The PRECISION bits can only be written when the GO bit is cleared to 0. If the GO bit is set to 1, a write to the PRECISION bits does not change the bits." range="0-7h" rwaccess="RW">
<bitenum id="16BITS" value="0" token="16BITS" description="16 Bits " />
<bitenum id="15BITS" value="1" token="15BITS" description="15 Bits" />
<bitenum id="14BITS" value="2" token="14BITS" description="14 Bits " />
<bitenum id="13BITS" value="3" token="13BITS" description="13 Bits " />
<bitenum id="12BITS" value="4" token="12BITS" description="12 Bits " />
<bitenum id="11BITS" value="5" token="11BITS" description="11 Bits " />
<bitenum id="10BITS" value="6" token="10BITS" description="10 Bits " />
<bitenum id="9BITS" value="7" token="9BITS" description="9 Bits " />
</bitfield>
<bitfield id="GO" width="1" begin="0" end="0" resetval="0" description="The GO bit can be written to at any time." range="" rwaccess="RW"></bitfield>
</register>
     <register id="VICIN" acronym="VICIN" offset="0x0004" width="32" description="VIC Input Register">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VICINBITS" width="16" begin="15" end="0" resetval="0" description="The DSP writes the input bits for VCXO interpolated control to the VIC input bits." range="" rwaccess="RW"></bitfield>
</register>
     <register id="VICDIV" acronym="VICDIV" offset="0x0008" width="32" description="VIC Clock Divider Register">
<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="VICCLKDIV" width="16" begin="15" end="0" resetval="0" description="The VIC clock divider bits define the clock divider for the VIC interpolation frequency." range="" rwaccess="RW"></bitfield>
</register>
</module>
