Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 21 10:35:25 2021
| Host         : LAPTOP-GOHVDH8E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_top_timing_summary_routed.rpt -pb calculator_top_timing_summary_routed.pb -rpx calculator_top_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: button (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_key_filter/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.257        0.000                      0                  209        0.293        0.000                      0                  209        3.000        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_div  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_div  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_div       92.257        0.000                      0                  170        0.293        0.000                      0                  170       49.500        0.000                       0                   108  
  clkfbout_clk_div                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_div   clk_out1_clk_div        96.775        0.000                      0                   39        0.530        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       92.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.257ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_hex/flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 1.443ns (19.254%)  route 6.051ns (80.746%))
  Logic Levels:           5  (BUFG=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 98.519 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -0.862    u_key_filter/CLK
    SLICE_X54Y91         FDCE                                         r  u_key_filter/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.384 f  u_key_filter/cnt_reg[28]/Q
                         net (fo=2, routed)           1.025     0.641    u_key_filter/cnt_reg_n_0_[28]
    SLICE_X54Y87         LUT4 (Prop_lut4_I2_O)        0.301     0.942 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     1.738    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.862 f  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.395     2.257    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.124     2.381 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          0.486     2.867    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X52Y87         LUT3 (Prop_lut3_I0_O)        0.118     2.985 r  u_key_filter/button_f_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.070     4.054    button_f
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     4.352 r  button_f_BUFG_inst/O
                         net (fo=33, routed)          2.280     6.633    u_calculator_hex/E[0]
    SLICE_X54Y75         FDCE                                         r  u_calculator_hex/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.484    98.519    u_calculator_hex/CLK
    SLICE_X54Y75         FDCE                                         r  u_calculator_hex/flag_reg/C
                         clock pessimism              0.578    99.097    
                         clock uncertainty           -0.149    98.948    
    SLICE_X54Y75         FDCE (Setup_fdce_C_D)       -0.058    98.890    u_calculator_hex/flag_reg
  -------------------------------------------------------------------
                         required time                         98.890    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                 92.257    

Slack (MET) :             94.311ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.151ns (21.684%)  route 4.157ns (78.316%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 98.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -0.862    u_key_filter/CLK
    SLICE_X54Y91         FDCE                                         r  u_key_filter/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.384 f  u_key_filter/cnt_reg[28]/Q
                         net (fo=2, routed)           1.025     0.641    u_key_filter/cnt_reg_n_0_[28]
    SLICE_X54Y87         LUT4 (Prop_lut4_I2_O)        0.301     0.942 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     1.738    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.862 f  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.395     2.257    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.124     2.381 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          0.808     3.188    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X54Y87         LUT2 (Prop_lut2_I0_O)        0.124     3.312 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          1.134     4.446    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X53Y89         FDCE                                         r  u_key_filter/cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.499    98.534    u_key_filter/CLK
    SLICE_X53Y89         FDCE                                         r  u_key_filter/cnt_reg[18]/C
                         clock pessimism              0.578    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X53Y89         FDCE (Setup_fdce_C_CE)      -0.205    98.758    u_key_filter/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         98.758    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                 94.311    

Slack (MET) :             94.311ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.151ns (21.684%)  route 4.157ns (78.316%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 98.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -0.862    u_key_filter/CLK
    SLICE_X54Y91         FDCE                                         r  u_key_filter/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.384 f  u_key_filter/cnt_reg[28]/Q
                         net (fo=2, routed)           1.025     0.641    u_key_filter/cnt_reg_n_0_[28]
    SLICE_X54Y87         LUT4 (Prop_lut4_I2_O)        0.301     0.942 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     1.738    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.862 f  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.395     2.257    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.124     2.381 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          0.808     3.188    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X54Y87         LUT2 (Prop_lut2_I0_O)        0.124     3.312 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          1.134     4.446    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X53Y89         FDCE                                         r  u_key_filter/cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.499    98.534    u_key_filter/CLK
    SLICE_X53Y89         FDCE                                         r  u_key_filter/cnt_reg[21]/C
                         clock pessimism              0.578    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X53Y89         FDCE (Setup_fdce_C_CE)      -0.205    98.758    u_key_filter/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         98.758    
                         arrival time                          -4.446    
  -------------------------------------------------------------------
                         slack                                 94.311    

Slack (MET) :             94.495ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.151ns (22.310%)  route 4.008ns (77.690%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 98.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -0.862    u_key_filter/CLK
    SLICE_X54Y91         FDCE                                         r  u_key_filter/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.384 f  u_key_filter/cnt_reg[28]/Q
                         net (fo=2, routed)           1.025     0.641    u_key_filter/cnt_reg_n_0_[28]
    SLICE_X54Y87         LUT4 (Prop_lut4_I2_O)        0.301     0.942 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     1.738    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.862 f  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.395     2.257    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.124     2.381 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          0.808     3.188    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X54Y87         LUT2 (Prop_lut2_I0_O)        0.124     3.312 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          0.985     4.297    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X54Y88         FDCE                                         r  u_key_filter/cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.498    98.533    u_key_filter/CLK
    SLICE_X54Y88         FDCE                                         r  u_key_filter/cnt_reg[10]/C
                         clock pessimism              0.578    99.111    
                         clock uncertainty           -0.149    98.962    
    SLICE_X54Y88         FDCE (Setup_fdce_C_CE)      -0.169    98.793    u_key_filter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         98.793    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 94.495    

Slack (MET) :             94.495ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.151ns (22.310%)  route 4.008ns (77.690%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 98.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -0.862    u_key_filter/CLK
    SLICE_X54Y91         FDCE                                         r  u_key_filter/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.384 f  u_key_filter/cnt_reg[28]/Q
                         net (fo=2, routed)           1.025     0.641    u_key_filter/cnt_reg_n_0_[28]
    SLICE_X54Y87         LUT4 (Prop_lut4_I2_O)        0.301     0.942 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     1.738    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.862 f  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.395     2.257    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.124     2.381 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          0.808     3.188    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X54Y87         LUT2 (Prop_lut2_I0_O)        0.124     3.312 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          0.985     4.297    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X54Y88         FDCE                                         r  u_key_filter/cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.498    98.533    u_key_filter/CLK
    SLICE_X54Y88         FDCE                                         r  u_key_filter/cnt_reg[13]/C
                         clock pessimism              0.578    99.111    
                         clock uncertainty           -0.149    98.962    
    SLICE_X54Y88         FDCE (Setup_fdce_C_CE)      -0.169    98.793    u_key_filter/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         98.793    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 94.495    

Slack (MET) :             94.495ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.151ns (22.310%)  route 4.008ns (77.690%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 98.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -0.862    u_key_filter/CLK
    SLICE_X54Y91         FDCE                                         r  u_key_filter/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.384 f  u_key_filter/cnt_reg[28]/Q
                         net (fo=2, routed)           1.025     0.641    u_key_filter/cnt_reg_n_0_[28]
    SLICE_X54Y87         LUT4 (Prop_lut4_I2_O)        0.301     0.942 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     1.738    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.862 f  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.395     2.257    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.124     2.381 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          0.808     3.188    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X54Y87         LUT2 (Prop_lut2_I0_O)        0.124     3.312 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          0.985     4.297    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X54Y88         FDCE                                         r  u_key_filter/cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.498    98.533    u_key_filter/CLK
    SLICE_X54Y88         FDCE                                         r  u_key_filter/cnt_reg[14]/C
                         clock pessimism              0.578    99.111    
                         clock uncertainty           -0.149    98.962    
    SLICE_X54Y88         FDCE (Setup_fdce_C_CE)      -0.169    98.793    u_key_filter/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         98.793    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 94.495    

Slack (MET) :             94.495ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 1.151ns (22.310%)  route 4.008ns (77.690%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 98.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -0.862    u_key_filter/CLK
    SLICE_X54Y91         FDCE                                         r  u_key_filter/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.384 f  u_key_filter/cnt_reg[28]/Q
                         net (fo=2, routed)           1.025     0.641    u_key_filter/cnt_reg_n_0_[28]
    SLICE_X54Y87         LUT4 (Prop_lut4_I2_O)        0.301     0.942 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     1.738    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.862 f  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.395     2.257    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.124     2.381 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          0.808     3.188    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X54Y87         LUT2 (Prop_lut2_I0_O)        0.124     3.312 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          0.985     4.297    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X54Y88         FDCE                                         r  u_key_filter/cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.498    98.533    u_key_filter/CLK
    SLICE_X54Y88         FDCE                                         r  u_key_filter/cnt_reg[17]/C
                         clock pessimism              0.578    99.111    
                         clock uncertainty           -0.149    98.962    
    SLICE_X54Y88         FDCE (Setup_fdce_C_CE)      -0.169    98.793    u_key_filter/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         98.793    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                 94.495    

Slack (MET) :             94.677ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 1.151ns (23.117%)  route 3.828ns (76.883%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 98.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -0.862    u_key_filter/CLK
    SLICE_X54Y91         FDCE                                         r  u_key_filter/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.384 f  u_key_filter/cnt_reg[28]/Q
                         net (fo=2, routed)           1.025     0.641    u_key_filter/cnt_reg_n_0_[28]
    SLICE_X54Y87         LUT4 (Prop_lut4_I2_O)        0.301     0.942 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     1.738    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.862 f  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.395     2.257    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.124     2.381 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          0.808     3.188    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X54Y87         LUT2 (Prop_lut2_I0_O)        0.124     3.312 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          0.805     4.117    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  u_key_filter/cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.499    98.534    u_key_filter/CLK
    SLICE_X54Y90         FDCE                                         r  u_key_filter/cnt_reg[22]/C
                         clock pessimism              0.578    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X54Y90         FDCE (Setup_fdce_C_CE)      -0.169    98.794    u_key_filter/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         98.794    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                 94.677    

Slack (MET) :             94.677ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 1.151ns (23.117%)  route 3.828ns (76.883%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 98.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -0.862    u_key_filter/CLK
    SLICE_X54Y91         FDCE                                         r  u_key_filter/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.384 f  u_key_filter/cnt_reg[28]/Q
                         net (fo=2, routed)           1.025     0.641    u_key_filter/cnt_reg_n_0_[28]
    SLICE_X54Y87         LUT4 (Prop_lut4_I2_O)        0.301     0.942 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     1.738    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.862 f  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.395     2.257    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.124     2.381 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          0.808     3.188    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X54Y87         LUT2 (Prop_lut2_I0_O)        0.124     3.312 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          0.805     4.117    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  u_key_filter/cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.499    98.534    u_key_filter/CLK
    SLICE_X54Y90         FDCE                                         r  u_key_filter/cnt_reg[23]/C
                         clock pessimism              0.578    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X54Y90         FDCE (Setup_fdce_C_CE)      -0.169    98.794    u_key_filter/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         98.794    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                 94.677    

Slack (MET) :             94.677ns  (required time - arrival time)
  Source:                 u_key_filter/cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_key_filter/cnt_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 1.151ns (23.117%)  route 3.828ns (76.883%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 98.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.622    -0.862    u_key_filter/CLK
    SLICE_X54Y91         FDCE                                         r  u_key_filter/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.478    -0.384 f  u_key_filter/cnt_reg[28]/Q
                         net (fo=2, routed)           1.025     0.641    u_key_filter/cnt_reg_n_0_[28]
    SLICE_X54Y87         LUT4 (Prop_lut4_I2_O)        0.301     0.942 f  u_key_filter/cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     1.738    u_key_filter/cnt[31]_i_9_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124     1.862 f  u_key_filter/cnt[31]_i_5/O
                         net (fo=1, routed)           0.395     2.257    u_key_filter/cnt[31]_i_5_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I0_O)        0.124     2.381 r  u_key_filter/cnt[31]_i_3/O
                         net (fo=36, routed)          0.808     3.188    u_key_filter/cnt[31]_i_3_n_0
    SLICE_X54Y87         LUT2 (Prop_lut2_I0_O)        0.124     3.312 r  u_key_filter/cnt[31]_i_1/O
                         net (fo=32, routed)          0.805     4.117    u_key_filter/cnt[31]_i_1_n_0
    SLICE_X54Y90         FDCE                                         r  u_key_filter/cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.499    98.534    u_key_filter/CLK
    SLICE_X54Y90         FDCE                                         r  u_key_filter/cnt_reg[24]/C
                         clock pessimism              0.578    99.112    
                         clock uncertainty           -0.149    98.963    
    SLICE_X54Y90         FDCE (Setup_fdce_C_CE)      -0.169    98.794    u_key_filter/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         98.794    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                 94.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.233ns (53.313%)  route 0.204ns (46.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.128    -0.415 f  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.204    -0.211    u_calculator_display/scan_pos[0]
    SLICE_X47Y87         LUT3 (Prop_lut3_I0_O)        0.105    -0.106 r  u_calculator_display/led_en[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    u_calculator_display/led_en[5]_i_1_n_0
    SLICE_X47Y87         FDPE                                         r  u_calculator_display/led_en_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X47Y87         FDPE                                         r  u_calculator_display/led_en_reg[5]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X47Y87         FDPE (Hold_fdpe_C_D)         0.107    -0.399    u_calculator_display/led_en_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.231ns (57.046%)  route 0.174ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.128    -0.415 r  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.174    -0.241    u_calculator_display/scan_pos[0]
    SLICE_X51Y87         LUT5 (Prop_lut5_I2_O)        0.103    -0.138 r  u_calculator_display/scan_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    u_calculator_display/scan_pos[2]_i_1_n_0
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[2]/C
                         clock pessimism              0.241    -0.543    
    SLICE_X51Y87         FDCE (Hold_fdce_C_D)         0.107    -0.436    u_calculator_display/scan_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.227ns (52.663%)  route 0.204ns (47.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.128    -0.415 r  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.204    -0.211    u_calculator_display/scan_pos[0]
    SLICE_X47Y87         LUT3 (Prop_lut3_I2_O)        0.099    -0.112 r  u_calculator_display/led_en[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    u_calculator_display/led_en[2]_i_1_n_0
    SLICE_X47Y87         FDPE                                         r  u_calculator_display/led_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X47Y87         FDPE                                         r  u_calculator_display/led_en_reg[2]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X47Y87         FDPE (Hold_fdpe_C_D)         0.092    -0.414    u_calculator_display/led_en_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.227ns (56.618%)  route 0.174ns (43.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.128    -0.415 r  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.174    -0.241    u_calculator_display/scan_pos[0]
    SLICE_X51Y87         LUT4 (Prop_lut4_I1_O)        0.099    -0.142 r  u_calculator_display/scan_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    u_calculator_display/scan_pos[1]_i_1_n_0
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[1]/C
                         clock pessimism              0.241    -0.543    
    SLICE_X51Y87         FDCE (Hold_fdce_C_D)         0.092    -0.451    u_calculator_display/scan_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.248%)  route 0.234ns (55.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.561    -0.542    u_calculator_display/clk_out1
    SLICE_X48Y87         FDCE                                         r  u_calculator_display/scan_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.401 f  u_calculator_display/scan_cnt_reg[0]/Q
                         net (fo=3, routed)           0.234    -0.166    u_calculator_display/scan_cnt[0]
    SLICE_X48Y87         LUT2 (Prop_lut2_I0_O)        0.045    -0.121 r  u_calculator_display/scan_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    u_calculator_display/scan_cnt_0[0]
    SLICE_X48Y87         FDCE                                         r  u_calculator_display/scan_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X48Y87         FDCE                                         r  u_calculator_display/scan_cnt_reg[0]/C
                         clock pessimism              0.240    -0.542    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.091    -0.451    u_calculator_display/scan_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.594%)  route 0.259ns (53.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.128    -0.415 r  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.259    -0.156    u_calculator_display/scan_pos[0]
    SLICE_X47Y87         LUT3 (Prop_lut3_I0_O)        0.098    -0.058 r  u_calculator_display/led_en[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    u_calculator_display/led_en[4]_i_1_n_0
    SLICE_X47Y87         FDPE                                         r  u_calculator_display/led_en_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X47Y87         FDPE                                         r  u_calculator_display/led_en_reg[4]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X47Y87         FDPE (Hold_fdpe_C_D)         0.107    -0.399    u_calculator_display/led_en_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/on_button_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.865%)  route 0.248ns (57.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.558    -0.545    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.248    -0.156    u_key_filter/on_button
    SLICE_X52Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.111 r  u_key_filter/on_button_i_1/O
                         net (fo=1, routed)           0.000    -0.111    u_calculator_display/on_button_reg_0
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.827    -0.785    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
                         clock pessimism              0.241    -0.545    
    SLICE_X52Y85         FDCE (Hold_fdce_C_D)         0.092    -0.453    u_calculator_display/on_button_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.227ns (46.704%)  route 0.259ns (53.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.128    -0.415 f  u_calculator_display/scan_pos_reg[0]/Q
                         net (fo=19, routed)          0.259    -0.156    u_calculator_display/scan_pos[0]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.099    -0.057 r  u_calculator_display/led_en[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    u_calculator_display/led_en[3]_i_1_n_0
    SLICE_X47Y87         FDPE                                         r  u_calculator_display/led_en_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X47Y87         FDPE                                         r  u_calculator_display/led_en_reg[3]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X47Y87         FDPE (Hold_fdpe_C_D)         0.092    -0.414    u_calculator_display/led_en_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.184ns (35.496%)  route 0.334ns (64.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  u_calculator_display/scan_pos_reg[1]/Q
                         net (fo=18, routed)          0.334    -0.067    u_calculator_display/scan_pos[1]
    SLICE_X47Y87         LUT3 (Prop_lut3_I0_O)        0.043    -0.024 r  u_calculator_display/led_en[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    u_calculator_display/led_en[6]_i_1_n_0
    SLICE_X47Y87         FDPE                                         r  u_calculator_display/led_en_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X47Y87         FDPE                                         r  u_calculator_display/led_en_reg[6]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X47Y87         FDPE (Hold_fdpe_C_D)         0.107    -0.399    u_calculator_display/led_en_reg[6]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 u_calculator_display/scan_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/led_en_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.185ns (35.620%)  route 0.334ns (64.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.560    -0.543    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.402 f  u_calculator_display/scan_pos_reg[1]/Q
                         net (fo=18, routed)          0.334    -0.067    u_calculator_display/scan_pos[1]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.044    -0.023 r  u_calculator_display/led_en[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    u_calculator_display/led_en[7]_i_1_n_0
    SLICE_X47Y87         FDPE                                         r  u_calculator_display/led_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.831    -0.781    u_calculator_display/clk_out1
    SLICE_X47Y87         FDPE                                         r  u_calculator_display/led_en_reg[7]/C
                         clock pessimism              0.276    -0.506    
    SLICE_X47Y87         FDPE (Hold_fdpe_C_D)         0.107    -0.399    u_calculator_display/led_en_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    u_clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X52Y78     u_calculator_display/cur_code_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X52Y78     u_calculator_display/cur_code_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X52Y78     u_calculator_display/cur_code_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X52Y78     u_calculator_display/cur_code_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X52Y78     u_calculator_display/cur_code_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X52Y78     u_calculator_display/cur_code_reg[5]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X52Y78     u_calculator_display/cur_code_reg[6]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X47Y87     u_calculator_display/led_en_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X47Y87     u_calculator_display/led_en_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X47Y87     u_calculator_display/led_en_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X47Y87     u_calculator_display/led_en_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X47Y87     u_calculator_display/led_en_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X47Y87     u_calculator_display/led_en_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X47Y87     u_calculator_display/led_en_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X47Y87     u_calculator_display/led_en_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X47Y87     u_calculator_display/led_en_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X48Y87     u_calculator_display/scan_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X48Y87     u_calculator_display/scan_cnt_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X52Y78     u_calculator_display/cur_code_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X52Y78     u_calculator_display/cur_code_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X52Y78     u_calculator_display/cur_code_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X52Y78     u_calculator_display/cur_code_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X52Y78     u_calculator_display/cur_code_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X52Y78     u_calculator_display/cur_code_reg[5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X52Y78     u_calculator_display/cur_code_reg[6]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X47Y87     u_calculator_display/led_en_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X47Y87     u_calculator_display/led_en_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X47Y87     u_calculator_display/led_en_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    u_clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  u_clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack       96.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.775ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.580ns (21.602%)  route 2.105ns (78.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.618    -0.866    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.410 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.865     0.455    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.579 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.240     1.819    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X52Y78         FDPE                                         f  u_calculator_display/cur_code_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.489    98.524    u_calculator_display/clk_out1
    SLICE_X52Y78         FDPE                                         r  u_calculator_display/cur_code_reg[0]/C
                         clock pessimism              0.578    99.102    
                         clock uncertainty           -0.149    98.953    
    SLICE_X52Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    98.594    u_calculator_display/cur_code_reg[0]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 96.775    

Slack (MET) :             96.775ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.580ns (21.602%)  route 2.105ns (78.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.618    -0.866    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.410 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.865     0.455    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.579 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.240     1.819    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X52Y78         FDPE                                         f  u_calculator_display/cur_code_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.489    98.524    u_calculator_display/clk_out1
    SLICE_X52Y78         FDPE                                         r  u_calculator_display/cur_code_reg[1]/C
                         clock pessimism              0.578    99.102    
                         clock uncertainty           -0.149    98.953    
    SLICE_X52Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    98.594    u_calculator_display/cur_code_reg[1]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 96.775    

Slack (MET) :             96.775ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.580ns (21.602%)  route 2.105ns (78.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.618    -0.866    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.410 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.865     0.455    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.579 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.240     1.819    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X52Y78         FDPE                                         f  u_calculator_display/cur_code_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.489    98.524    u_calculator_display/clk_out1
    SLICE_X52Y78         FDPE                                         r  u_calculator_display/cur_code_reg[2]/C
                         clock pessimism              0.578    99.102    
                         clock uncertainty           -0.149    98.953    
    SLICE_X52Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    98.594    u_calculator_display/cur_code_reg[2]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 96.775    

Slack (MET) :             96.775ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.580ns (21.602%)  route 2.105ns (78.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.618    -0.866    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.410 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.865     0.455    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.579 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.240     1.819    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X52Y78         FDPE                                         f  u_calculator_display/cur_code_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.489    98.524    u_calculator_display/clk_out1
    SLICE_X52Y78         FDPE                                         r  u_calculator_display/cur_code_reg[3]/C
                         clock pessimism              0.578    99.102    
                         clock uncertainty           -0.149    98.953    
    SLICE_X52Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    98.594    u_calculator_display/cur_code_reg[3]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 96.775    

Slack (MET) :             96.775ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.580ns (21.602%)  route 2.105ns (78.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.618    -0.866    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.410 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.865     0.455    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.579 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.240     1.819    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X52Y78         FDPE                                         f  u_calculator_display/cur_code_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.489    98.524    u_calculator_display/clk_out1
    SLICE_X52Y78         FDPE                                         r  u_calculator_display/cur_code_reg[4]/C
                         clock pessimism              0.578    99.102    
                         clock uncertainty           -0.149    98.953    
    SLICE_X52Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    98.594    u_calculator_display/cur_code_reg[4]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 96.775    

Slack (MET) :             96.775ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.580ns (21.602%)  route 2.105ns (78.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.618    -0.866    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.410 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.865     0.455    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.579 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.240     1.819    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X52Y78         FDPE                                         f  u_calculator_display/cur_code_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.489    98.524    u_calculator_display/clk_out1
    SLICE_X52Y78         FDPE                                         r  u_calculator_display/cur_code_reg[5]/C
                         clock pessimism              0.578    99.102    
                         clock uncertainty           -0.149    98.953    
    SLICE_X52Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    98.594    u_calculator_display/cur_code_reg[5]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 96.775    

Slack (MET) :             96.775ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/cur_code_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.580ns (21.602%)  route 2.105ns (78.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 98.524 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.618    -0.866    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.410 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.865     0.455    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.579 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          1.240     1.819    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X52Y78         FDPE                                         f  u_calculator_display/cur_code_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.489    98.524    u_calculator_display/clk_out1
    SLICE_X52Y78         FDPE                                         r  u_calculator_display/cur_code_reg[6]/C
                         clock pessimism              0.578    99.102    
                         clock uncertainty           -0.149    98.953    
    SLICE_X52Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    98.594    u_calculator_display/cur_code_reg[6]
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                 96.775    

Slack (MET) :             97.046ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.580ns (25.263%)  route 1.716ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 98.541 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.618    -0.866    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.410 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.865     0.455    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.579 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.851     1.430    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X48Y87         FDCE                                         f  u_calculator_display/scan_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.506    98.541    u_calculator_display/clk_out1
    SLICE_X48Y87         FDCE                                         r  u_calculator_display/scan_cnt_reg[0]/C
                         clock pessimism              0.489    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    98.476    u_calculator_display/scan_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         98.476    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                 97.046    

Slack (MET) :             97.046ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.580ns (25.263%)  route 1.716ns (74.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 98.541 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.618    -0.866    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.410 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.865     0.455    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.579 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.851     1.430    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X48Y87         FDCE                                         f  u_calculator_display/scan_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.506    98.541    u_calculator_display/clk_out1
    SLICE_X48Y87         FDCE                                         r  u_calculator_display/scan_cnt_reg[11]/C
                         clock pessimism              0.489    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X48Y87         FDCE (Recov_fdce_C_CLR)     -0.405    98.476    u_calculator_display/scan_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         98.476    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                 97.046    

Slack (MET) :             97.088ns  (required time - arrival time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_div rise@100.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.580ns (25.724%)  route 1.675ns (74.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 98.542 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.618    -0.866    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.456    -0.410 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.865     0.455    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.124     0.579 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.809     1.389    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X48Y88         FDCE                                         f  u_calculator_display/scan_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    95.313 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    96.943    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.034 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         1.507    98.542    u_calculator_display/clk_out1
    SLICE_X48Y88         FDCE                                         r  u_calculator_display/scan_cnt_reg[14]/C
                         clock pessimism              0.489    99.031    
                         clock uncertainty           -0.149    98.882    
    SLICE_X48Y88         FDCE (Recov_fdce_C_CLR)     -0.405    98.477    u_calculator_display/scan_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         98.477    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 97.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.525%)  route 0.543ns (74.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.558    -0.545    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.336    -0.067    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.022 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.206     0.184    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X50Y87         FDCE                                         f  u_calculator_display/scan_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X50Y87         FDCE                                         r  u_calculator_display/scan_cnt_reg[10]/C
                         clock pessimism              0.505    -0.279    
    SLICE_X50Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    u_calculator_display/scan_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.525%)  route 0.543ns (74.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.558    -0.545    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.336    -0.067    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.022 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.206     0.184    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X50Y87         FDCE                                         f  u_calculator_display/scan_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X50Y87         FDCE                                         r  u_calculator_display/scan_cnt_reg[12]/C
                         clock pessimism              0.505    -0.279    
    SLICE_X50Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    u_calculator_display/scan_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.525%)  route 0.543ns (74.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.558    -0.545    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.336    -0.067    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.022 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.206     0.184    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X50Y87         FDCE                                         f  u_calculator_display/scan_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X50Y87         FDCE                                         r  u_calculator_display/scan_cnt_reg[13]/C
                         clock pessimism              0.505    -0.279    
    SLICE_X50Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    u_calculator_display/scan_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.525%)  route 0.543ns (74.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.558    -0.545    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.336    -0.067    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.022 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.206     0.184    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X50Y87         FDCE                                         f  u_calculator_display/scan_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X50Y87         FDCE                                         r  u_calculator_display/scan_cnt_reg[1]/C
                         clock pessimism              0.505    -0.279    
    SLICE_X50Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.346    u_calculator_display/scan_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.525%)  route 0.543ns (74.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.558    -0.545    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.336    -0.067    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.022 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.206     0.184    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X51Y87         FDCE                                         f  u_calculator_display/scan_cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_cnt_reg[18]/C
                         clock pessimism              0.505    -0.279    
    SLICE_X51Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    u_calculator_display/scan_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.525%)  route 0.543ns (74.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.558    -0.545    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.336    -0.067    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.022 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.206     0.184    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X51Y87         FDCE                                         f  u_calculator_display/scan_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[0]/C
                         clock pessimism              0.505    -0.279    
    SLICE_X51Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    u_calculator_display/scan_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.525%)  route 0.543ns (74.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.558    -0.545    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.336    -0.067    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.022 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.206     0.184    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X51Y87         FDCE                                         f  u_calculator_display/scan_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[1]/C
                         clock pessimism              0.505    -0.279    
    SLICE_X51Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    u_calculator_display/scan_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.525%)  route 0.543ns (74.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.558    -0.545    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.336    -0.067    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.022 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.206     0.184    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X51Y87         FDCE                                         f  u_calculator_display/scan_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.829    -0.783    u_calculator_display/clk_out1
    SLICE_X51Y87         FDCE                                         r  u_calculator_display/scan_pos_reg[2]/C
                         clock pessimism              0.505    -0.279    
    SLICE_X51Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.371    u_calculator_display/scan_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.809%)  route 0.595ns (76.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.558    -0.545    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.336    -0.067    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.022 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.259     0.237    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X48Y86         FDCE                                         f  u_calculator_display/scan_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/scan_cnt_reg[2]/C
                         clock pessimism              0.505    -0.278    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    u_calculator_display/scan_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 u_calculator_display/on_button_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_calculator_display/scan_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.809%)  route 0.595ns (76.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.558    -0.545    u_calculator_display/clk_out1
    SLICE_X52Y85         FDCE                                         r  u_calculator_display/on_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_calculator_display/on_button_reg/Q
                         net (fo=9, routed)           0.336    -0.067    u_calculator_display/on_button
    SLICE_X51Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.022 f  u_calculator_display/scan_cnt[20]_i_2/O
                         net (fo=39, routed)          0.259     0.237    u_calculator_display/scan_cnt[20]_i_2_n_0
    SLICE_X48Y86         FDCE                                         f  u_calculator_display/scan_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_div/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    u_clk_div/inst/clk_in1_clk_div
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  u_clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    u_clk_div/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  u_clk_div/inst/clkout1_buf/O
                         net (fo=106, routed)         0.830    -0.782    u_calculator_display/clk_out1
    SLICE_X48Y86         FDCE                                         r  u_calculator_display/scan_cnt_reg[3]/C
                         clock pessimism              0.505    -0.278    
    SLICE_X48Y86         FDCE (Remov_fdce_C_CLR)     -0.092    -0.370    u_calculator_display/scan_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.606    





