# yml2hdl v0.3
# This file was auto-generated.
# Modifications might be lost.
config:
  basic_functions : False
  packages:
    - ieee: [std_logic_1164, numeric_std, math_real]
    - shared_lib: [common_ieee_pkg]

types:

- MEM_TEST_BUILD_DATE_MON_t:
  - DAY : { type: logic, range : [ 8 - 1 , 0 ] }
  - MONTH : { type: logic, range : [ 8 - 1 , 0 ] }
  - YEAR : { type: logic, range : [ 16 - 1 , 0 ] }


- MEM_TEST_BUILD_TIME_MON_t:
  - SEC : { type: logic, range : [ 8 - 1 , 0 ] }
  - MIN : { type: logic, range : [ 8 - 1 , 0 ] }
  - HOUR : { type: logic, range : [ 8 - 1 , 0 ] }


- MEM_TEST_FPGA_MON_t:
  - WORD_00 : { type: logic, range : [ 32 - 1 , 0 ] }
  - WORD_01 : { type: logic, range : [ 32 - 1 , 0 ] }
  - WORD_02 : { type: logic, range : [ 32 - 1 , 0 ] }
  - WORD_03 : { type: logic, range : [ 32 - 1 , 0 ] }
  - WORD_04 : { type: logic, range : [ 32 - 1 , 0 ] }
  - WORD_05 : { type: logic, range : [ 32 - 1 , 0 ] }
  - WORD_06 : { type: logic, range : [ 32 - 1 , 0 ] }
  - WORD_07 : { type: logic, range : [ 32 - 1 , 0 ] }
  - WORD_08 : { type: logic, range : [ 32 - 1 , 0 ] }


- MEM_TEST_MEM1_MOSI_t:
  - clk       : { type: logic }
  - enable    : { type: logic }
  - wr_enable : { type: logic }
  - address   : { type : logic, range : [ 8 -1 , 0] }
  - wr_data   : { type : logic, range : [ 13 -1 , 0] }

- MEM_TEST_MEM1_MISO_t:
  - rd_data       : { type : logic, range : [ 13 -1 , 0] }
  - rd_data_valid : { type : logic }

- MEM_TEST_LEVEL_TEST_MEM_MOSI_t:
  - clk       : { type: logic }
  - enable    : { type: logic }
  - wr_enable : { type: logic }
  - address   : { type : logic, range : [ 8 -1 , 0] }
  - wr_data   : { type : logic, range : [ 13 -1 , 0] }

- MEM_TEST_LEVEL_TEST_MEM_MISO_t:
  - rd_data       : { type : logic, range : [ 13 -1 , 0] }
  - rd_data_valid : { type : logic }

- MEM_TEST_LEVEL_TEST_MON_t:
  - MEM : { type: MEM_TEST_LEVEL_TEST_MEM_MISO_t }


- MEM_TEST_LEVEL_TEST_CTRL_t:
  - THING : { type: logic, range : [ 32 - 1 , 0 ] }
  - MEM : { type: MEM_TEST_LEVEL_TEST_MEM_MOSI_t }


- MEM_TEST_MON_t:
  - GIT_VALID : { type: logic }
  - GIT_HASH_1 : { type: logic, range : [ 32 - 1 , 0 ] }
  - GIT_HASH_2 : { type: logic, range : [ 32 - 1 , 0 ] }
  - GIT_HASH_3 : { type: logic, range : [ 32 - 1 , 0 ] }
  - GIT_HASH_4 : { type: logic, range : [ 32 - 1 , 0 ] }
  - GIT_HASH_5 : { type: logic, range : [ 32 - 1 , 0 ] }
  - BUILD_DATE : { type: MEM_TEST_BUILD_DATE_MON_t }
  - BUILD_TIME : { type: MEM_TEST_BUILD_TIME_MON_t }
  - FPGA : { type: MEM_TEST_FPGA_MON_t }
  - MEM1 : { type: MEM_TEST_MEM1_MISO_t }
  - LEVEL_TEST : { type: MEM_TEST_LEVEL_TEST_MON_t }


- MEM_TEST_CTRL_t:
  - THING : { type: logic, range : [ 32 - 1 , 0 ] }
  - MEM1 : { type: MEM_TEST_MEM1_MOSI_t }
  - LEVEL_TEST : { type: MEM_TEST_LEVEL_TEST_CTRL_t }


