
---------- Begin Simulation Statistics ----------
final_tick                               3853395269500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84421                       # Simulator instruction rate (inst/s)
host_mem_usage                                8540280                       # Number of bytes of host memory used
host_op_rate                                    84421                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1184.54                       # Real time elapsed on the host
host_tick_rate                              164286618                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000020                       # Number of instructions simulated
sim_ops                                     100000020                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.194605                       # Number of seconds simulated
sim_ticks                                194604873000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                                 6                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data        72185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        72185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        92500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data        72095                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        72095                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      8415000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8415000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.001247                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001247                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           90                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           90                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      8325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.001247                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001247                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           90                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     37766432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37766433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62647.131586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62647.119680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67027.790380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67027.790380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     32504761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32504761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 329628595500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 329628595500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.139321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.139321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5261671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5261672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1168510                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1168510                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 274355537500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 274355537500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.108381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.108381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4093161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4093161                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data        72146                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        72146                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data        72146                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        72146                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4775846                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4775846                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 68229.671303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68229.671303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76106.597584                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76106.597584                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4297919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4297919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  32608802117                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32608802117                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.100072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.100072                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       477927                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       477927                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       401444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       401444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5820860903                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5820860903                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        76483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76483                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.650013                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   117.935754                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs            383543                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             716                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     17508743                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        84442                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     42542278                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     42542279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63111.980598                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63111.969602                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67194.321243                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67194.321243                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data     36802680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36802680                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 362237397617                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 362237397617                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.134915                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.134915                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5739598                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5739599                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1569954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1569954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 280176398403                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 280176398403                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.098012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.098012                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      4169644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4169644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42542278                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42542279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63111.980598                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63111.969602                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67194.321243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67194.321243                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data     36802680                       # number of overall hits
system.cpu.dcache.overall_hits::total        36802680                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 362237397617                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 362237397617                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.134915                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.134915                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5739598                       # number of overall misses
system.cpu.dcache.overall_misses::total       5739599                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1569954                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1569954                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 280176398403                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 280176398403                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.098012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.098012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      4169644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4169644                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                4169223                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              9.860736                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        345662615                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000560                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.850886                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           4169735                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         345662615                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           511.851446                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41116656                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      3658790403000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       269914                       # number of writebacks
system.cpu.dcache.writebacks::total            269914                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11215883                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11215903                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 26960.068879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26959.764881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 26018.269430                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26018.269430                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11038515                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11038533                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   4781853497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4781853497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.015814                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015814                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       177368                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        177370                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        23614                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        23614                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   4000412998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4000412998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.013709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       153754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       153754                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.170732                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs               164                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         5440                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11215883                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11215903                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 26960.068879                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26959.764881                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 26018.269430                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26018.269430                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11038515                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11038533                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   4781853497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4781853497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.015814                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015814                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       177368                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         177370                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        23614                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        23614                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   4000412998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4000412998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.013709                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013709                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       153754                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       153754                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11215883                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11215903                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 26960.068879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26959.764881                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 26018.269430                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26018.269430                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11038515                       # number of overall hits
system.cpu.icache.overall_hits::total        11038533                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   4781853497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4781853497                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.015814                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015814                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       177368                       # number of overall misses
system.cpu.icache.overall_misses::total        177370                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        23614                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        23614                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   4000412998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4000412998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.013709                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013709                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       153754                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       153754                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 153244                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             72.792535                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         89880980                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.009402                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   511.513911                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999051                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            153756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          89880980                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           511.523313                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11192289                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      3658790397000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       153244                       # number of writebacks
system.cpu.icache.writebacks::total            153244                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      20                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          20                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            5                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  24                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_mem_refs                             1                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        19     95.00%     95.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     95.00% # Class of executed instruction
system.cpu.op_class::MemRead                        1      5.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   194604863000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.InvalidateReq_accesses::.switch_cpus.data         1034                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1034                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 19210.435780                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19210.435780                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data          162                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               162                       # number of InvalidateReq hits
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.843327                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.843327                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_misses::.switch_cpus.data          872                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             872                       # number of InvalidateReq misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data     16751500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     16751500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.843327                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.843327                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data          872                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          872                       # number of InvalidateReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       153754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         153756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 95893.016760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95885.364297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85893.016760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85893.016760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       128694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             128694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   2403079000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2403079000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.162988                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.162999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst        25060                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            25062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   2152479000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2152479000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.162988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.162986                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        25060                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        25060                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.switch_cpus.data        75463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86934.289034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86934.289034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76934.281199                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76934.281199                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        11775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11775                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5536671000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5536671000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.843963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.843963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.switch_cpus.data        63688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63688                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4899790501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4899790501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.843963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.843963                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        63688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63688                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      4093237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4093238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103621.007462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103620.964618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93621.007462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93621.007462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1674725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1674725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 250608650000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 250608650000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.590856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.590856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      2418512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2418513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 226423530000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 226423530000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.590856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.590855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2418512                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2418512                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       153244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       153244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       153244                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           153244                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       269914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       269914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       269914                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           269914                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       153754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      4168700                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4322457                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 95893.016760                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 103192.861574                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103119.776426                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85893.016760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93192.861373                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93119.899612                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.inst       128694                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1686500                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1815194                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.switch_cpus.inst   2403079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 256145321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     258548400000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.162988                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.595437                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.580055                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst        25060                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2482200                       # number of demand (read+write) misses
system.l2.demand_misses::total                2507263                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   2152479000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 231323320501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 233475799501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.162988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.595437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.580054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst        25060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2482200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2507260                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       153754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      4168700                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4322457                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst 95893.016760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 103192.861574                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103119.776426                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85893.016760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93192.861373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93119.899612                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.inst       128694                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1686500                       # number of overall hits
system.l2.overall_hits::total                 1815194                       # number of overall hits
system.l2.overall_miss_latency::.switch_cpus.inst   2403079000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 256145321000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    258548400000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.162988                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.595437                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.580055                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst        25060                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2482200                       # number of overall misses
system.l2.overall_misses::total               2507263                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   2152479000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 231323320501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 233475799501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.162988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.595437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.580054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst        25060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2482200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2507260                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        2493951                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18227                       # Occupied blocks per task id
system.l2.tags.avg_refs                      3.421248                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                140862209                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     268.390861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.007904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.008451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   526.814536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 31655.629243                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.016077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.966053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990352                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   2526881                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 140862209                       # Number of tag accesses
system.l2.tags.tagsinuse                 32451.850995                       # Cycle average of tags in use
system.l2.tags.total_refs                     8645086                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              3658790397000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks               67884                       # number of writebacks
system.l2.writebacks::total                     67884                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      75570.36                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                51732.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     67825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     25060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2479284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     32982.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       823.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    824.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        22.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         6.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst          658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      8241520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8242178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst               658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      8241520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    816324882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             824567389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22325114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      8241520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    816324882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            846892503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22325114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22325114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      1363438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.735916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.326810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.495191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       593771     43.55%     43.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       696791     51.11%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58091      4.26%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6411      0.47%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2750      0.20%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1134      0.08%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          743      0.05%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          559      0.04%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3188      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1363438                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              160278016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               160464640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  186624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4338880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              4344576                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1603840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1603968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      1603840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    158860800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          160464832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4344576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4344576                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        25060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2482200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     44716.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51742.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1603840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    158674176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 8241520.241890344769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 815365892.713282585144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   1120603000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 128435607500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        67884                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  64243865.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      4338880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 22295844.565002232790                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 4361130568000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                    59                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         4178                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             4457614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              63749                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         4178                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        25060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2482200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2507263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        67884                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67884                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    46.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            147796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            163533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            171373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            168988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            161373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            157247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            166799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            157604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            158967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            152289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           149539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           156258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           139796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           146250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3991                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.066682277750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         4178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     568.916707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    184.590534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4011.310667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191         4141     99.11%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383           26      0.62%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.10%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            1      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-57343            2      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-90111            2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            2      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 1344515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  803426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  295106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   61241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   2507260                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2507260                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     2507260                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 46.58                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  1166493                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   2916                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                12521720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  194604563000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            129556210500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  82599760500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         4178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.226663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.214838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.640271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3686     88.22%     88.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               72      1.72%     89.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              385      9.21%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      0.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    67884                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                67884                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      67884                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                62.22                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   42199                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          20478148320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               4985497860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     63106871130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            613.807715                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    199520500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6339580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4666182250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5748446250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   39254890750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 138396243250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            341238240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               2649824595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2207558400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              9244250820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14986767120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1280189400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           119449972365                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         148810666000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              169331580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          19440378960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               4749513720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     64076349930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            610.705967                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    214105000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6389760000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3157436000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7384565250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   36945709500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 140513287250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            348617760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               2524422615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2836148160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              8636765340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         15105392640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        942922560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           118846357215                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         151055245000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              184558320                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7490353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7490353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    164809408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164809408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          5921398000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13499297500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2508135                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2508135    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2508135                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2474955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4983090                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            2443575                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        67884                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2407071                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63688                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63688                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2443575                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           872                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     96.612977                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        40141803                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     41549080                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect        23068                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       559510                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    164281170                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         1580                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       117843                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       116263                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       167760517                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          942029                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        77715                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       587404                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           31640404                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7013689                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls       144308                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    266348074                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    102494558                       # Number of instructions committed
system.switch_cpus.commit.committedOps      102494558                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    352288415                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.290939                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.281368                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    322187296     91.46%     91.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     14781492      4.20%     95.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2171154      0.62%     96.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2576872      0.73%     97.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1072740      0.30%     97.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       903647      0.26%     97.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       349240      0.10%     97.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1232285      0.35%     98.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7013689      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    352288415                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              90173                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       691903                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          98652266                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              14095712                       # Number of loads committed
system.switch_cpus.commit.membars               72146                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2494564      2.43%      2.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     80959664     78.99%     81.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         4024      0.00%     81.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     81.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        16142      0.02%     81.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp          217      0.00%     81.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         3612      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult          482      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            3      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     14140309     13.80%     95.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4805824      4.69%     99.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        27549      0.03%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        42168      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    102494558                       # Class of committed instruction
system.switch_cpus.commit.refs               18943704                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.892097                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.892097                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     302523576                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred         29121                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     34523509                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      411441552                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         19783803                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          49148797                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        2065738                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts         82798                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      12824934                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         66467066                       # DTB accesses
system.switch_cpus.dtb.data_acv                  6345                       # DTB access violations
system.switch_cpus.dtb.data_hits             43489339                       # DTB hits
system.switch_cpus.dtb.data_misses           22977727                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         61208272                       # DTB read accesses
system.switch_cpus.dtb.read_acv                  6341                       # DTB read access violations
system.switch_cpus.dtb.read_hits             38244017                       # DTB read hits
system.switch_cpus.dtb.read_misses           22964255                       # DTB read misses
system.switch_cpus.dtb.write_accesses         5258794                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    4                       # DTB write access violations
system.switch_cpus.dtb.write_hits             5245322                       # DTB write hits
system.switch_cpus.dtb.write_misses             13472                       # DTB write misses
system.switch_cpus.fetch.Branches           167760517                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          11215883                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             368733402                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        252928                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          299                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              476416825                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles        56333                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       558676                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         4187054                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                515                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.431029                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     14904097                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     41085412                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.224062                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    386346849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.233132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.575641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        300470635     77.77%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3886269      1.01%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          4431353      1.15%     79.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         20741087      5.37%     85.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2440357      0.63%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         10812462      2.80%     88.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          4076462      1.06%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2743713      0.71%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         36744511      9.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    386346849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            101425                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            65046                       # number of floating regfile writes
system.switch_cpus.idleCycles                 2862877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       670535                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        111756334                       # Number of branches executed
system.switch_cpus.iew.exec_nop               2900257                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.875251                       # Inst execution rate
system.switch_cpus.iew.exec_refs             69506302                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            5258888                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        46309802                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      63041673                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        78593                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        76449                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      5548780                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    396131889                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      64247414                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1592328                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     340656326                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         241860                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10746132                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        2065738                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10613118                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       372603                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       395423                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         5524                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2165                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         8064                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     48945933                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       700788                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         2165                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       491961                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       178574                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         256495383                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             313143227                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.658001                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         168774173                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.804562                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              336374566                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        425467231                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       197017954                       # number of integer regfile writes
system.switch_cpus.ipc                       0.256931                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.256931                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        64564      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     272239961     79.54%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         4151      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        26624      0.01%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp         2014      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         3878      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          485      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            3      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     64542012     18.86%     98.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5278799      1.54%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        38345      0.01%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        47818      0.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      342248654                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          133821                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       253026                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       114391                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       169925                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1757957                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005136                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          600293     34.15%     34.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     34.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          1542      0.09%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         897924     51.08%     85.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        245086     13.94%     99.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         2488      0.14%     99.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        10624      0.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      343808226                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1072392421                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    313028836                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    686295218                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          393074843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         342248654                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       156789                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    293231450                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        43333                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        12481                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    103653029                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    386346849                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.885859                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.822875                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    290220344     75.12%     75.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     19227059      4.98%     80.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12635345      3.27%     83.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     16933711      4.38%     87.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17601592      4.56%     92.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     14454766      3.74%     96.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      6550710      1.70%     97.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4821262      1.25%     98.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      3902060      1.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    386346849                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.879343                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        11283833                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            11215883                       # ITB hits
system.switch_cpus.itb.fetch_misses             67950                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads       237905                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       661157                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     63041673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      5548780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          197056                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         144295                       # number of misc regfile writes
system.switch_cpus.numCycles                389209726                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF 194604873000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles       136196250                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64159587                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        8240918                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         24981954                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      145370176                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents     107016204                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     508476453                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      400683610                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    251990179                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          54602187                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        2373476                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        2065738                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     162986997                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        187830474                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       112803                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    508310889                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles      5513722                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts       144623                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          68912942                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        79034                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            694922962                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           771756410                       # The number of ROB writes
system.switch_cpus.timesIdled                   31409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       460756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12508693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12969449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     19648000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    284071360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              303719360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3853395269500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4746135500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         230649463                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6253592948                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   4344576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6817442                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002786                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052713                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6798446     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18996      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6817442                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4322467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18996                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8645958                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18996                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         2493951                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           4246994                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       337798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       153244                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6325376                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75463                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        153756                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4093238                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1034                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1034                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
