Classic Timing Analyzer report for FPGACONTROL
Tue Aug 05 14:02:03 2014
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'PLL80M:inst6|altpll:altpll_component|_clk1'
  8. Clock Setup: 'PLL80M:inst6|altpll:altpll_component|_clk2'
  9. Clock Setup: 'NWE'
 10. Clock Hold: 'PLL80M:inst6|altpll:altpll_component|_clk1'
 11. Clock Hold: 'PLL80M:inst6|altpll:altpll_component|_clk2'
 12. Clock Hold: 'NWE'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------+------------------------------------------+-----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack                                    ; Required Time                     ; Actual Time                      ; From                                                                                                          ; To                                                                                                             ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+------------------------------------------+-----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A                                      ; None                              ; 9.074 ns                         ; AD[15]                                                                                                        ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                                   ; --                                         ; NADV                                       ; 0            ;
; Worst-case tco                                            ; N/A                                      ; None                              ; 17.904 ns                        ; FREW:inst1|74273:inst|17                                                                                      ; AD[2]                                                                                                          ; NADV                                       ; --                                         ; 0            ;
; Worst-case tpd                                            ; N/A                                      ; None                              ; 13.441 ns                        ; NOE                                                                                                           ; AD[2]                                                                                                          ; --                                         ; --                                         ; 0            ;
; Worst-case th                                             ; N/A                                      ; None                              ; 1.911 ns                         ; NOE                                                                                                           ; LATCH_DATA:inst30|DATA[0]_102                                                                                  ; --                                         ; NOE                                        ; 0            ;
; Clock Setup: 'PLL80M:inst6|altpll:altpll_component|_clk2' ; 0.015 ns                                 ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; phase_acc:inst27|acc[30]                                                                                      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0            ;
; Clock Setup: 'PLL80M:inst6|altpll:altpll_component|_clk1' ; 4.969 ns                                 ; 100.00 MHz ( period = 10.000 ns ) ; 198.77 MHz ( period = 5.031 ns ) ; phase_acc:inst27|acc[1]                                                                                       ; phase_acc:inst27|acc[31]                                                                                       ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'NWE'                                        ; N/A                                      ; None                              ; 62.63 MHz ( period = 15.968 ns ) ; LATCH_DATA:inst30|DATA[0]_102                                                                                 ; TEMP:inst7|DOUT[0]                                                                                             ; NWE                                        ; NWE                                        ; 0            ;
; Clock Hold: 'PLL80M:inst6|altpll:altpll_component|_clk1'  ; 1.155 ns                                 ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; phase_acc:inst27|acc[17]                                                                                      ; phase_acc:inst27|acc[17]                                                                                       ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'PLL80M:inst6|altpll:altpll_component|_clk2'  ; 2.943 ns                                 ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0            ;
; Clock Hold: 'NWE'                                         ; Not operational: Clock Skew > Data Delay ; None                              ; N/A                              ; TEMP:inst7|DOUT[11]                                                                                           ; FREW:inst1|74273:inst9|16                                                                                      ; NWE                                        ; NWE                                        ; 32           ;
; Total number of failed paths                              ;                                          ;                                   ;                                  ;                                                                                                               ;                                                                                                                ;                                            ;                                            ; 32           ;
+-----------------------------------------------------------+------------------------------------------+-----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; PLL80M:inst6|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK25M   ; 4                     ; 1                   ; -2.243 ns ;              ;
; PLL80M:inst6|altpll:altpll_component|_clk2 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK25M   ; 4                     ; 1                   ; 0.257 ns  ;              ;
; CLK25M                                     ;                    ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; NWE                                        ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; NADV                                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; NOE                                        ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL80M:inst6|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+--------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                     ; To                       ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+--------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 4.969 ns                                ; 198.77 MHz ( period = 5.031 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.778 ns                ;
; 5.055 ns                                ; 202.22 MHz ( period = 4.945 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.692 ns                ;
; 5.141 ns                                ; 205.80 MHz ( period = 4.859 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.606 ns                ;
; 5.227 ns                                ; 209.51 MHz ( period = 4.773 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.520 ns                ;
; 5.231 ns                                ; 209.69 MHz ( period = 4.769 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.516 ns                ;
; 5.313 ns                                ; 213.36 MHz ( period = 4.687 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.434 ns                ;
; 5.317 ns                                ; 213.54 MHz ( period = 4.683 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.430 ns                ;
; 5.393 ns                                ; 217.06 MHz ( period = 4.607 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.354 ns                ;
; 5.399 ns                                ; 217.34 MHz ( period = 4.601 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.348 ns                ;
; 5.403 ns                                ; 217.53 MHz ( period = 4.597 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.344 ns                ;
; 5.429 ns                                ; 218.77 MHz ( period = 4.571 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.318 ns                ;
; 5.479 ns                                ; 221.19 MHz ( period = 4.521 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.268 ns                ;
; 5.485 ns                                ; 221.48 MHz ( period = 4.515 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.262 ns                ;
; 5.489 ns                                ; 221.68 MHz ( period = 4.511 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.258 ns                ;
; 5.515 ns                                ; 222.97 MHz ( period = 4.485 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.232 ns                ;
; 5.564 ns                                ; 225.43 MHz ( period = 4.436 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.183 ns                ;
; 5.565 ns                                ; 225.48 MHz ( period = 4.435 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.182 ns                ;
; 5.571 ns                                ; 225.78 MHz ( period = 4.429 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.176 ns                ;
; 5.575 ns                                ; 225.99 MHz ( period = 4.425 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.172 ns                ;
; 5.600 ns                                ; 227.27 MHz ( period = 4.400 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.147 ns                ;
; 5.601 ns                                ; 227.32 MHz ( period = 4.399 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.146 ns                ;
; 5.650 ns                                ; 229.89 MHz ( period = 4.350 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.097 ns                ;
; 5.651 ns                                ; 229.94 MHz ( period = 4.349 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.096 ns                ;
; 5.661 ns                                ; 230.47 MHz ( period = 4.339 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.086 ns                ;
; 5.686 ns                                ; 231.80 MHz ( period = 4.314 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.061 ns                ;
; 5.686 ns                                ; 231.80 MHz ( period = 4.314 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.061 ns                ;
; 5.687 ns                                ; 231.86 MHz ( period = 4.313 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.060 ns                ;
; 5.736 ns                                ; 234.52 MHz ( period = 4.264 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.011 ns                ;
; 5.737 ns                                ; 234.58 MHz ( period = 4.263 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.010 ns                ;
; 5.747 ns                                ; 235.13 MHz ( period = 4.253 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 4.000 ns                ;
; 5.761 ns                                ; 235.90 MHz ( period = 4.239 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.986 ns                ;
; 5.772 ns                                ; 236.52 MHz ( period = 4.228 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.975 ns                ;
; 5.772 ns                                ; 236.52 MHz ( period = 4.228 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.975 ns                ;
; 5.773 ns                                ; 236.57 MHz ( period = 4.227 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.974 ns                ;
; 5.816 ns                                ; 239.01 MHz ( period = 4.184 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.931 ns                ;
; 5.822 ns                                ; 239.35 MHz ( period = 4.178 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.925 ns                ;
; 5.823 ns                                ; 239.41 MHz ( period = 4.177 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.924 ns                ;
; 5.833 ns                                ; 239.98 MHz ( period = 4.167 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.914 ns                ;
; 5.847 ns                                ; 240.79 MHz ( period = 4.153 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.900 ns                ;
; 5.858 ns                                ; 241.43 MHz ( period = 4.142 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.889 ns                ;
; 5.858 ns                                ; 241.43 MHz ( period = 4.142 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.889 ns                ;
; 5.859 ns                                ; 241.49 MHz ( period = 4.141 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.888 ns                ;
; 5.902 ns                                ; 244.02 MHz ( period = 4.098 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.845 ns                ;
; 5.908 ns                                ; 244.38 MHz ( period = 4.092 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.839 ns                ;
; 5.909 ns                                ; 244.44 MHz ( period = 4.091 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.838 ns                ;
; 5.933 ns                                ; 245.88 MHz ( period = 4.067 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.814 ns                ;
; 5.944 ns                                ; 246.55 MHz ( period = 4.056 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.803 ns                ;
; 5.944 ns                                ; 246.55 MHz ( period = 4.056 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.803 ns                ;
; 5.945 ns                                ; 246.61 MHz ( period = 4.055 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.802 ns                ;
; 5.963 ns                                ; 247.71 MHz ( period = 4.037 ns )                    ; phase_acc:inst27|acc[8]  ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.784 ns                ;
; 5.988 ns                                ; 249.25 MHz ( period = 4.012 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.759 ns                ;
; 5.994 ns                                ; 249.63 MHz ( period = 4.006 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.753 ns                ;
; 5.995 ns                                ; 249.69 MHz ( period = 4.005 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.752 ns                ;
; 6.019 ns                                ; 251.19 MHz ( period = 3.981 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.728 ns                ;
; 6.023 ns                                ; 251.45 MHz ( period = 3.977 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.724 ns                ;
; 6.030 ns                                ; 251.89 MHz ( period = 3.970 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.717 ns                ;
; 6.030 ns                                ; 251.89 MHz ( period = 3.970 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.717 ns                ;
; 6.031 ns                                ; 251.95 MHz ( period = 3.969 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.716 ns                ;
; 6.049 ns                                ; 253.10 MHz ( period = 3.951 ns )                    ; phase_acc:inst27|acc[8]  ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.698 ns                ;
; 6.074 ns                                ; 254.71 MHz ( period = 3.926 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.673 ns                ;
; 6.080 ns                                ; 255.10 MHz ( period = 3.920 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.667 ns                ;
; 6.103 ns                                ; 256.61 MHz ( period = 3.897 ns )                    ; phase_acc:inst27|acc[9]  ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.644 ns                ;
; 6.105 ns                                ; 256.74 MHz ( period = 3.895 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.642 ns                ;
; 6.109 ns                                ; 257.00 MHz ( period = 3.891 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.638 ns                ;
; 6.116 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.631 ns                ;
; 6.116 ns                                ; 257.47 MHz ( period = 3.884 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.631 ns                ;
; 6.135 ns                                ; 258.73 MHz ( period = 3.865 ns )                    ; phase_acc:inst27|acc[10] ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.612 ns                ;
; 6.135 ns                                ; 258.73 MHz ( period = 3.865 ns )                    ; phase_acc:inst27|acc[8]  ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.612 ns                ;
; 6.160 ns                                ; 260.42 MHz ( period = 3.840 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.587 ns                ;
; 6.166 ns                                ; 260.82 MHz ( period = 3.834 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.581 ns                ;
; 6.185 ns                                ; 262.12 MHz ( period = 3.815 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.562 ns                ;
; 6.189 ns                                ; 262.40 MHz ( period = 3.811 ns )                    ; phase_acc:inst27|acc[9]  ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.558 ns                ;
; 6.191 ns                                ; 262.54 MHz ( period = 3.809 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.556 ns                ;
; 6.195 ns                                ; 262.81 MHz ( period = 3.805 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.552 ns                ;
; 6.202 ns                                ; 263.30 MHz ( period = 3.798 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.545 ns                ;
; 6.202 ns                                ; 263.30 MHz ( period = 3.798 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.545 ns                ;
; 6.221 ns                                ; 264.62 MHz ( period = 3.779 ns )                    ; phase_acc:inst27|acc[10] ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.526 ns                ;
; 6.221 ns                                ; 264.62 MHz ( period = 3.779 ns )                    ; phase_acc:inst27|acc[8]  ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.526 ns                ;
; 6.221 ns                                ; 264.62 MHz ( period = 3.779 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.526 ns                ;
; 6.246 ns                                ; 266.38 MHz ( period = 3.754 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.501 ns                ;
; 6.271 ns                                ; 268.17 MHz ( period = 3.729 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.476 ns                ;
; 6.275 ns                                ; 268.46 MHz ( period = 3.725 ns )                    ; phase_acc:inst27|acc[11] ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.472 ns                ;
; 6.275 ns                                ; 268.46 MHz ( period = 3.725 ns )                    ; phase_acc:inst27|acc[9]  ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.472 ns                ;
; 6.277 ns                                ; 268.60 MHz ( period = 3.723 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.470 ns                ;
; 6.281 ns                                ; 268.89 MHz ( period = 3.719 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.466 ns                ;
; 6.288 ns                                ; 269.40 MHz ( period = 3.712 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.459 ns                ;
; 6.306 ns                                ; 270.71 MHz ( period = 3.694 ns )                    ; phase_acc:inst27|acc[12] ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.441 ns                ;
; 6.307 ns                                ; 270.78 MHz ( period = 3.693 ns )                    ; phase_acc:inst27|acc[10] ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.440 ns                ;
; 6.307 ns                                ; 270.78 MHz ( period = 3.693 ns )                    ; phase_acc:inst27|acc[8]  ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.440 ns                ;
; 6.307 ns                                ; 270.78 MHz ( period = 3.693 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.440 ns                ;
; 6.332 ns                                ; 272.63 MHz ( period = 3.668 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.415 ns                ;
; 6.356 ns                                ; 274.42 MHz ( period = 3.644 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.391 ns                ;
; 6.357 ns                                ; 274.50 MHz ( period = 3.643 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.390 ns                ;
; 6.361 ns                                ; 274.80 MHz ( period = 3.639 ns )                    ; phase_acc:inst27|acc[11] ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.386 ns                ;
; 6.361 ns                                ; 274.80 MHz ( period = 3.639 ns )                    ; phase_acc:inst27|acc[9]  ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.386 ns                ;
; 6.363 ns                                ; 274.95 MHz ( period = 3.637 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[16] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.384 ns                ;
; 6.367 ns                                ; 275.25 MHz ( period = 3.633 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.380 ns                ;
; 6.392 ns                                ; 277.16 MHz ( period = 3.608 ns )                    ; phase_acc:inst27|acc[12] ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.355 ns                ;
; 6.392 ns                                ; 277.16 MHz ( period = 3.608 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.355 ns                ;
; 6.393 ns                                ; 277.24 MHz ( period = 3.607 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.354 ns                ;
; 6.393 ns                                ; 277.24 MHz ( period = 3.607 ns )                    ; phase_acc:inst27|acc[10] ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.354 ns                ;
; 6.393 ns                                ; 277.24 MHz ( period = 3.607 ns )                    ; phase_acc:inst27|acc[8]  ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.354 ns                ;
; 6.418 ns                                ; 279.17 MHz ( period = 3.582 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.329 ns                ;
; 6.442 ns                                ; 281.06 MHz ( period = 3.558 ns )                    ; phase_acc:inst27|acc[13] ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.305 ns                ;
; 6.442 ns                                ; 281.06 MHz ( period = 3.558 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.305 ns                ;
; 6.443 ns                                ; 281.14 MHz ( period = 3.557 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.304 ns                ;
; 6.447 ns                                ; 281.45 MHz ( period = 3.553 ns )                    ; phase_acc:inst27|acc[11] ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.300 ns                ;
; 6.447 ns                                ; 281.45 MHz ( period = 3.553 ns )                    ; phase_acc:inst27|acc[9]  ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.300 ns                ;
; 6.453 ns                                ; 281.93 MHz ( period = 3.547 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.294 ns                ;
; 6.478 ns                                ; 283.93 MHz ( period = 3.522 ns )                    ; phase_acc:inst27|acc[12] ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.269 ns                ;
; 6.478 ns                                ; 283.93 MHz ( period = 3.522 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.269 ns                ;
; 6.478 ns                                ; 283.93 MHz ( period = 3.522 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.269 ns                ;
; 6.479 ns                                ; 284.01 MHz ( period = 3.521 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.268 ns                ;
; 6.479 ns                                ; 284.01 MHz ( period = 3.521 ns )                    ; phase_acc:inst27|acc[10] ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.268 ns                ;
; 6.479 ns                                ; 284.01 MHz ( period = 3.521 ns )                    ; phase_acc:inst27|acc[8]  ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.268 ns                ;
; 6.527 ns                                ; 287.94 MHz ( period = 3.473 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[15] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 3.209 ns                ;
; 6.528 ns                                ; 288.02 MHz ( period = 3.472 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.219 ns                ;
; 6.528 ns                                ; 288.02 MHz ( period = 3.472 ns )                    ; phase_acc:inst27|acc[14] ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.219 ns                ;
; 6.528 ns                                ; 288.02 MHz ( period = 3.472 ns )                    ; phase_acc:inst27|acc[13] ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.219 ns                ;
; 6.529 ns                                ; 288.10 MHz ( period = 3.471 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.218 ns                ;
; 6.533 ns                                ; 288.43 MHz ( period = 3.467 ns )                    ; phase_acc:inst27|acc[11] ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.214 ns                ;
; 6.533 ns                                ; 288.43 MHz ( period = 3.467 ns )                    ; phase_acc:inst27|acc[9]  ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.214 ns                ;
; 6.539 ns                                ; 288.93 MHz ( period = 3.461 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.208 ns                ;
; 6.564 ns                                ; 291.04 MHz ( period = 3.436 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.183 ns                ;
; 6.564 ns                                ; 291.04 MHz ( period = 3.436 ns )                    ; phase_acc:inst27|acc[12] ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.183 ns                ;
; 6.564 ns                                ; 291.04 MHz ( period = 3.436 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.183 ns                ;
; 6.565 ns                                ; 291.12 MHz ( period = 3.435 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.182 ns                ;
; 6.565 ns                                ; 291.12 MHz ( period = 3.435 ns )                    ; phase_acc:inst27|acc[10] ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.182 ns                ;
; 6.565 ns                                ; 291.12 MHz ( period = 3.435 ns )                    ; phase_acc:inst27|acc[8]  ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.182 ns                ;
; 6.594 ns                                ; 293.60 MHz ( period = 3.406 ns )                    ; phase_acc:inst27|acc[15] ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.153 ns                ;
; 6.608 ns                                ; 294.81 MHz ( period = 3.392 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.139 ns                ;
; 6.613 ns                                ; 295.25 MHz ( period = 3.387 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[14] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 3.123 ns                ;
; 6.614 ns                                ; 295.33 MHz ( period = 3.386 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.133 ns                ;
; 6.614 ns                                ; 295.33 MHz ( period = 3.386 ns )                    ; phase_acc:inst27|acc[14] ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.133 ns                ;
; 6.614 ns                                ; 295.33 MHz ( period = 3.386 ns )                    ; phase_acc:inst27|acc[13] ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.133 ns                ;
; 6.615 ns                                ; 295.42 MHz ( period = 3.385 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.132 ns                ;
; 6.619 ns                                ; 295.77 MHz ( period = 3.381 ns )                    ; phase_acc:inst27|acc[11] ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.128 ns                ;
; 6.619 ns                                ; 295.77 MHz ( period = 3.381 ns )                    ; phase_acc:inst27|acc[9]  ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.128 ns                ;
; 6.625 ns                                ; 296.30 MHz ( period = 3.375 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[16] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.122 ns                ;
; 6.650 ns                                ; 298.51 MHz ( period = 3.350 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.097 ns                ;
; 6.650 ns                                ; 298.51 MHz ( period = 3.350 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.097 ns                ;
; 6.650 ns                                ; 298.51 MHz ( period = 3.350 ns )                    ; phase_acc:inst27|acc[12] ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.097 ns                ;
; 6.651 ns                                ; 298.60 MHz ( period = 3.349 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.096 ns                ;
; 6.651 ns                                ; 298.60 MHz ( period = 3.349 ns )                    ; phase_acc:inst27|acc[10] ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.096 ns                ;
; 6.680 ns                                ; 301.20 MHz ( period = 3.320 ns )                    ; phase_acc:inst27|acc[15] ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.067 ns                ;
; 6.694 ns                                ; 302.48 MHz ( period = 3.306 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.053 ns                ;
; 6.699 ns                                ; 302.94 MHz ( period = 3.301 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[13] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 3.037 ns                ;
; 6.700 ns                                ; 303.03 MHz ( period = 3.300 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.047 ns                ;
; 6.700 ns                                ; 303.03 MHz ( period = 3.300 ns )                    ; phase_acc:inst27|acc[14] ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.047 ns                ;
; 6.700 ns                                ; 303.03 MHz ( period = 3.300 ns )                    ; phase_acc:inst27|acc[13] ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.047 ns                ;
; 6.701 ns                                ; 303.12 MHz ( period = 3.299 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.046 ns                ;
; 6.705 ns                                ; 303.49 MHz ( period = 3.295 ns )                    ; phase_acc:inst27|acc[11] ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.042 ns                ;
; 6.705 ns                                ; 303.49 MHz ( period = 3.295 ns )                    ; phase_acc:inst27|acc[9]  ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.042 ns                ;
; 6.736 ns                                ; 306.37 MHz ( period = 3.264 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.011 ns                ;
; 6.736 ns                                ; 306.37 MHz ( period = 3.264 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.011 ns                ;
; 6.736 ns                                ; 306.37 MHz ( period = 3.264 ns )                    ; phase_acc:inst27|acc[12] ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.011 ns                ;
; 6.737 ns                                ; 306.47 MHz ( period = 3.263 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.010 ns                ;
; 6.737 ns                                ; 306.47 MHz ( period = 3.263 ns )                    ; phase_acc:inst27|acc[10] ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 3.010 ns                ;
; 6.755 ns                                ; 308.17 MHz ( period = 3.245 ns )                    ; phase_acc:inst27|acc[8]  ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.992 ns                ;
; 6.766 ns                                ; 309.21 MHz ( period = 3.234 ns )                    ; phase_acc:inst27|acc[15] ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.981 ns                ;
; 6.780 ns                                ; 310.56 MHz ( period = 3.220 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.967 ns                ;
; 6.784 ns                                ; 310.95 MHz ( period = 3.216 ns )                    ; phase_acc:inst27|acc[16] ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 2.952 ns                ;
; 6.785 ns                                ; 311.04 MHz ( period = 3.215 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[12] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 2.951 ns                ;
; 6.786 ns                                ; 311.14 MHz ( period = 3.214 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.961 ns                ;
; 6.786 ns                                ; 311.14 MHz ( period = 3.214 ns )                    ; phase_acc:inst27|acc[14] ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.961 ns                ;
; 6.786 ns                                ; 311.14 MHz ( period = 3.214 ns )                    ; phase_acc:inst27|acc[13] ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.961 ns                ;
; 6.787 ns                                ; 311.24 MHz ( period = 3.213 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[16] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.960 ns                ;
; 6.789 ns                                ; 311.43 MHz ( period = 3.211 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[15] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 2.947 ns                ;
; 6.791 ns                                ; 311.62 MHz ( period = 3.209 ns )                    ; phase_acc:inst27|acc[11] ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.956 ns                ;
; 6.822 ns                                ; 314.66 MHz ( period = 3.178 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.925 ns                ;
; 6.822 ns                                ; 314.66 MHz ( period = 3.178 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.925 ns                ;
; 6.822 ns                                ; 314.66 MHz ( period = 3.178 ns )                    ; phase_acc:inst27|acc[12] ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.925 ns                ;
; 6.823 ns                                ; 314.76 MHz ( period = 3.177 ns )                    ; phase_acc:inst27|acc[3]  ; phase_acc:inst27|acc[16] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.924 ns                ;
; 6.841 ns                                ; 316.56 MHz ( period = 3.159 ns )                    ; phase_acc:inst27|acc[8]  ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.906 ns                ;
; 6.852 ns                                ; 317.66 MHz ( period = 3.148 ns )                    ; phase_acc:inst27|acc[15] ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.895 ns                ;
; 6.866 ns                                ; 319.08 MHz ( period = 3.134 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.881 ns                ;
; 6.870 ns                                ; 319.49 MHz ( period = 3.130 ns )                    ; phase_acc:inst27|acc[17] ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 2.866 ns                ;
; 6.870 ns                                ; 319.49 MHz ( period = 3.130 ns )                    ; phase_acc:inst27|acc[16] ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 2.866 ns                ;
; 6.871 ns                                ; 319.59 MHz ( period = 3.129 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[11] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 2.865 ns                ;
; 6.872 ns                                ; 319.69 MHz ( period = 3.128 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.875 ns                ;
; 6.872 ns                                ; 319.69 MHz ( period = 3.128 ns )                    ; phase_acc:inst27|acc[14] ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.875 ns                ;
; 6.872 ns                                ; 319.69 MHz ( period = 3.128 ns )                    ; phase_acc:inst27|acc[13] ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.875 ns                ;
; 6.875 ns                                ; 320.00 MHz ( period = 3.125 ns )                    ; phase_acc:inst27|acc[0]  ; phase_acc:inst27|acc[14] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 2.861 ns                ;
; 6.877 ns                                ; 320.20 MHz ( period = 3.123 ns )                    ; phase_acc:inst27|acc[11] ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.870 ns                ;
; 6.895 ns                                ; 322.06 MHz ( period = 3.105 ns )                    ; phase_acc:inst27|acc[9]  ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.852 ns                ;
; 6.908 ns                                ; 323.42 MHz ( period = 3.092 ns )                    ; phase_acc:inst27|acc[5]  ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.839 ns                ;
; 6.908 ns                                ; 323.42 MHz ( period = 3.092 ns )                    ; phase_acc:inst27|acc[6]  ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.839 ns                ;
; 6.908 ns                                ; 323.42 MHz ( period = 3.092 ns )                    ; phase_acc:inst27|acc[12] ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.839 ns                ;
; 6.927 ns                                ; 325.41 MHz ( period = 3.073 ns )                    ; phase_acc:inst27|acc[8]  ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.820 ns                ;
; 6.927 ns                                ; 325.41 MHz ( period = 3.073 ns )                    ; phase_acc:inst27|acc[10] ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.820 ns                ;
; 6.938 ns                                ; 326.58 MHz ( period = 3.062 ns )                    ; phase_acc:inst27|acc[15] ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.809 ns                ;
; 6.951 ns                                ; 327.98 MHz ( period = 3.049 ns )                    ; phase_acc:inst27|acc[2]  ; phase_acc:inst27|acc[15] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 2.785 ns                ;
; 6.951 ns                                ; 327.98 MHz ( period = 3.049 ns )                    ; phase_acc:inst27|acc[18] ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 2.785 ns                ;
; 6.952 ns                                ; 328.08 MHz ( period = 3.048 ns )                    ; phase_acc:inst27|acc[7]  ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.795 ns                ;
; 6.956 ns                                ; 328.52 MHz ( period = 3.044 ns )                    ; phase_acc:inst27|acc[17] ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 2.780 ns                ;
; 6.956 ns                                ; 328.52 MHz ( period = 3.044 ns )                    ; phase_acc:inst27|acc[16] ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 2.780 ns                ;
; 6.957 ns                                ; 328.62 MHz ( period = 3.043 ns )                    ; phase_acc:inst27|acc[1]  ; phase_acc:inst27|acc[10] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.736 ns                  ; 2.779 ns                ;
; 6.958 ns                                ; 328.73 MHz ( period = 3.042 ns )                    ; phase_acc:inst27|acc[4]  ; phase_acc:inst27|acc[16] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.789 ns                ;
; 6.958 ns                                ; 328.73 MHz ( period = 3.042 ns )                    ; phase_acc:inst27|acc[14] ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.789 ns                ;
; 6.958 ns                                ; 328.73 MHz ( period = 3.042 ns )                    ; phase_acc:inst27|acc[13] ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.747 ns                  ; 2.789 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                          ;                          ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+--------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL80M:inst6|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack    ; Actual fmax (period)                          ; From                                                                                                           ; To                                                                                                             ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+----------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.015 ns ; None                                          ; phase_acc:inst27|acc[30]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.293 ns                  ; 2.278 ns                ;
; 0.124 ns ; None                                          ; phase_acc:inst27|acc[29]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg7 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.293 ns                  ; 2.169 ns                ;
; 0.357 ns ; None                                          ; phase_acc:inst27|acc[30]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg8 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.300 ns                  ; 1.943 ns                ;
; 0.371 ns ; None                                          ; phase_acc:inst27|acc[27]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg5 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.300 ns                  ; 1.929 ns                ;
; 0.383 ns ; None                                          ; phase_acc:inst27|acc[31]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg9 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.300 ns                  ; 1.917 ns                ;
; 0.393 ns ; None                                          ; phase_acc:inst27|acc[26]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg4 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.300 ns                  ; 1.907 ns                ;
; 0.398 ns ; None                                          ; phase_acc:inst27|acc[28]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg6 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.300 ns                  ; 1.902 ns                ;
; 0.401 ns ; None                                          ; phase_acc:inst27|acc[29]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg7 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.300 ns                  ; 1.899 ns                ;
; 0.415 ns ; None                                          ; phase_acc:inst27|acc[25]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg3 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.300 ns                  ; 1.885 ns                ;
; 0.415 ns ; None                                          ; phase_acc:inst27|acc[22]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.300 ns                  ; 1.885 ns                ;
; 0.471 ns ; None                                          ; phase_acc:inst27|acc[27]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg5 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.293 ns                  ; 1.822 ns                ;
; 0.767 ns ; None                                          ; phase_acc:inst27|acc[31]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg9 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.293 ns                  ; 1.526 ns                ;
; 0.797 ns ; None                                          ; phase_acc:inst27|acc[23]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.300 ns                  ; 1.503 ns                ;
; 0.797 ns ; None                                          ; phase_acc:inst27|acc[28]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg6 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.293 ns                  ; 1.496 ns                ;
; 0.801 ns ; None                                          ; phase_acc:inst27|acc[24]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg2 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.300 ns                  ; 1.499 ns                ;
; 0.801 ns ; None                                          ; phase_acc:inst27|acc[26]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg4 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.293 ns                  ; 1.492 ns                ;
; 0.802 ns ; None                                          ; phase_acc:inst27|acc[24]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg2 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.293 ns                  ; 1.491 ns                ;
; 0.810 ns ; None                                          ; phase_acc:inst27|acc[25]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg3 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.293 ns                  ; 1.483 ns                ;
; 1.209 ns ; None                                          ; phase_acc:inst27|acc[22]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg0 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.293 ns                  ; 1.084 ns                ;
; 1.212 ns ; None                                          ; phase_acc:inst27|acc[23]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 2.500 ns                    ; 2.293 ns                  ; 1.081 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 5.998 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.637 ns                  ; 3.639 ns                ;
; 6.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.675 ns                  ; 2.931 ns                ;
; 6.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a2~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.675 ns                  ; 2.931 ns                ;
; 6.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a1~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.675 ns                  ; 2.931 ns                ;
; 6.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.675 ns                  ; 2.931 ns                ;
; 6.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~porta_datain_reg3  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a7~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.675 ns                  ; 2.931 ns                ;
; 6.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~porta_datain_reg2  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a6~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.675 ns                  ; 2.931 ns                ;
; 6.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~porta_datain_reg1  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a5~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.675 ns                  ; 2.931 ns                ;
; 6.744 ns ; Restricted to 163.03 MHz ( period = 6.13 ns ) ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~porta_datain_reg0  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.675 ns                  ; 2.931 ns                ;
+----------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'NWE'                                                                                                                                                                                            ;
+-------+----------------------------------+----------------------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                             ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------------------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 62.63 MHz ( period = 15.968 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[0]  ; NWE        ; NWE      ; None                        ; None                      ; 3.856 ns                ;
; N/A   ; 63.00 MHz ( period = 15.872 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst8|DOUT[2]  ; NWE        ; NWE      ; None                        ; None                      ; 3.811 ns                ;
; N/A   ; 63.08 MHz ( period = 15.852 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst8|DOUT[1]  ; NWE        ; NWE      ; None                        ; None                      ; 3.801 ns                ;
; N/A   ; 63.20 MHz ( period = 15.822 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst8|DOUT[3]  ; NWE        ; NWE      ; None                        ; None                      ; 3.786 ns                ;
; N/A   ; 63.46 MHz ( period = 15.758 ns ) ; LATCH_DATA:inst30|DATA[5]$latch  ; TEMP:inst8|DOUT[5]  ; NWE        ; NWE      ; None                        ; None                      ; 3.754 ns                ;
; N/A   ; 66.90 MHz ( period = 14.948 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst8|DOUT[5]  ; NWE        ; NWE      ; None                        ; None                      ; 3.349 ns                ;
; N/A   ; 67.57 MHz ( period = 14.800 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst8|DOUT[0]  ; NWE        ; NWE      ; None                        ; None                      ; 3.272 ns                ;
; N/A   ; 67.89 MHz ( period = 14.730 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[2]  ; NWE        ; NWE      ; None                        ; None                      ; 3.240 ns                ;
; N/A   ; 67.97 MHz ( period = 14.712 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[1]  ; NWE        ; NWE      ; None                        ; None                      ; 3.231 ns                ;
; N/A   ; 68.00 MHz ( period = 14.706 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[3]  ; NWE        ; NWE      ; None                        ; None                      ; 3.228 ns                ;
; N/A   ; 72.33 MHz ( period = 13.826 ns ) ; LATCH_DATA:inst30|DATA[4]$latch  ; TEMP:inst8|DOUT[4]  ; NWE        ; NWE      ; None                        ; None                      ; 2.819 ns                ;
; N/A   ; 72.76 MHz ( period = 13.744 ns ) ; LATCH_DATA:inst30|DATA[6]$latch  ; TEMP:inst7|DOUT[6]  ; NWE        ; NWE      ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 73.11 MHz ( period = 13.678 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst8|DOUT[4]  ; NWE        ; NWE      ; None                        ; None                      ; 2.718 ns                ;
; N/A   ; 73.86 MHz ( period = 13.540 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[9]  ; NWE        ; NWE      ; None                        ; None                      ; 2.639 ns                ;
; N/A   ; 73.87 MHz ( period = 13.538 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[8]  ; NWE        ; NWE      ; None                        ; None                      ; 2.638 ns                ;
; N/A   ; 75.70 MHz ( period = 13.210 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[7]  ; NWE        ; NWE      ; None                        ; None                      ; 2.484 ns                ;
; N/A   ; 76.64 MHz ( period = 13.048 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[11] ; NWE        ; NWE      ; None                        ; None                      ; 2.393 ns                ;
; N/A   ; 76.68 MHz ( period = 13.042 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[10] ; NWE        ; NWE      ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; 76.73 MHz ( period = 13.032 ns ) ; LATCH_DATA:inst30|DATA[2]$latch  ; TEMP:inst8|DOUT[2]  ; NWE        ; NWE      ; None                        ; None                      ; 2.396 ns                ;
; N/A   ; 77.57 MHz ( period = 12.892 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[12] ; NWE        ; NWE      ; None                        ; None                      ; 2.318 ns                ;
; N/A   ; 77.60 MHz ( period = 12.886 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[6]  ; NWE        ; NWE      ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; 77.91 MHz ( period = 12.836 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[14] ; NWE        ; NWE      ; None                        ; None                      ; 2.290 ns                ;
; N/A   ; 77.97 MHz ( period = 12.826 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[13] ; NWE        ; NWE      ; None                        ; None                      ; 2.285 ns                ;
; N/A   ; 78.05 MHz ( period = 12.812 ns ) ; LATCH_DATA:inst30|DATA[7]$latch  ; TEMP:inst7|DOUT[7]  ; NWE        ; NWE      ; None                        ; None                      ; 2.284 ns                ;
; N/A   ; 78.09 MHz ( period = 12.806 ns ) ; LATCH_DATA:inst30|DATA[0]$latch  ; TEMP:inst7|DOUT[0]  ; NWE        ; NWE      ; None                        ; None                      ; 2.265 ns                ;
; N/A   ; 78.88 MHz ( period = 12.678 ns ) ; LATCH_DATA:inst30|DATA[4]$latch  ; TEMP:inst7|DOUT[4]  ; NWE        ; NWE      ; None                        ; None                      ; 2.245 ns                ;
; N/A   ; 79.28 MHz ( period = 12.614 ns ) ; LATCH_DATA:inst30|DATA[6]$latch  ; TEMP:inst8|DOUT[6]  ; NWE        ; NWE      ; None                        ; None                      ; 2.187 ns                ;
; N/A   ; 79.57 MHz ( period = 12.568 ns ) ; LATCH_DATA:inst30|DATA[5]$latch  ; TEMP:inst7|DOUT[5]  ; NWE        ; NWE      ; None                        ; None                      ; 2.163 ns                ;
; N/A   ; 79.81 MHz ( period = 12.530 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[4]  ; NWE        ; NWE      ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; 79.92 MHz ( period = 12.512 ns ) ; LATCH_DATA:inst30|DATA[1]$latch  ; TEMP:inst8|DOUT[1]  ; NWE        ; NWE      ; None                        ; None                      ; 2.137 ns                ;
; N/A   ; 81.55 MHz ( period = 12.262 ns ) ; LATCH_DATA:inst30|DATA[3]$latch  ; TEMP:inst8|DOUT[3]  ; NWE        ; NWE      ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; 83.71 MHz ( period = 11.946 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[15] ; NWE        ; NWE      ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; 84.10 MHz ( period = 11.890 ns ) ; LATCH_DATA:inst30|DATA[2]$latch  ; TEMP:inst7|DOUT[2]  ; NWE        ; NWE      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; 85.05 MHz ( period = 11.758 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst8|DOUT[7]  ; NWE        ; NWE      ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; 85.05 MHz ( period = 11.758 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst7|DOUT[5]  ; NWE        ; NWE      ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; 85.06 MHz ( period = 11.756 ns ) ; LATCH_DATA:inst30|DATA[0]_102    ; TEMP:inst8|DOUT[6]  ; NWE        ; NWE      ; None                        ; None                      ; 1.757 ns                ;
; N/A   ; 85.93 MHz ( period = 11.638 ns ) ; LATCH_DATA:inst30|DATA[0]$latch  ; TEMP:inst8|DOUT[0]  ; NWE        ; NWE      ; None                        ; None                      ; 1.681 ns                ;
; N/A   ; 87.94 MHz ( period = 11.372 ns ) ; LATCH_DATA:inst30|DATA[1]$latch  ; TEMP:inst7|DOUT[1]  ; NWE        ; NWE      ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; 88.03 MHz ( period = 11.360 ns ) ; LATCH_DATA:inst30|DATA[7]$latch  ; TEMP:inst8|DOUT[7]  ; NWE        ; NWE      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; 89.72 MHz ( period = 11.146 ns ) ; LATCH_DATA:inst30|DATA[3]$latch  ; TEMP:inst7|DOUT[3]  ; NWE        ; NWE      ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; 94.45 MHz ( period = 10.588 ns ) ; LATCH_DATA:inst30|DATA[15]$latch ; TEMP:inst7|DOUT[15] ; NWE        ; NWE      ; None                        ; None                      ; 1.155 ns                ;
; N/A   ; 95.40 MHz ( period = 10.482 ns ) ; LATCH_DATA:inst30|DATA[12]$latch ; TEMP:inst7|DOUT[12] ; NWE        ; NWE      ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; 95.69 MHz ( period = 10.450 ns ) ; LATCH_DATA:inst30|DATA[10]$latch ; TEMP:inst7|DOUT[10] ; NWE        ; NWE      ; None                        ; None                      ; 1.101 ns                ;
; N/A   ; 95.79 MHz ( period = 10.440 ns ) ; LATCH_DATA:inst30|DATA[11]$latch ; TEMP:inst7|DOUT[11] ; NWE        ; NWE      ; None                        ; None                      ; 1.098 ns                ;
; N/A   ; 100.38 MHz ( period = 9.962 ns ) ; LATCH_DATA:inst30|DATA[8]$latch  ; TEMP:inst7|DOUT[8]  ; NWE        ; NWE      ; None                        ; None                      ; 0.857 ns                ;
; N/A   ; 100.38 MHz ( period = 9.962 ns ) ; LATCH_DATA:inst30|DATA[9]$latch  ; TEMP:inst7|DOUT[9]  ; NWE        ; NWE      ; None                        ; None                      ; 0.860 ns                ;
; N/A   ; 102.97 MHz ( period = 9.712 ns ) ; FREW:inst1|74273:inst|14         ; TEMP:inst8|DOUT[5]  ; NWE        ; NWE      ; None                        ; None                      ; 5.253 ns                ;
; N/A   ; 103.56 MHz ( period = 9.656 ns ) ; LATCH_DATA:inst30|DATA[13]$latch ; TEMP:inst7|DOUT[13] ; NWE        ; NWE      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; 103.82 MHz ( period = 9.632 ns ) ; LATCH_DATA:inst30|DATA[14]$latch ; TEMP:inst7|DOUT[14] ; NWE        ; NWE      ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; 109.16 MHz ( period = 9.161 ns ) ; FREW:inst1|74273:inst|16         ; TEMP:inst8|DOUT[3]  ; NWE        ; NWE      ; None                        ; None                      ; 4.702 ns                ;
; N/A   ; 110.19 MHz ( period = 9.075 ns ) ; FREW:inst1|74273:inst|17         ; TEMP:inst8|DOUT[2]  ; NWE        ; NWE      ; None                        ; None                      ; 4.616 ns                ;
; N/A   ; 110.39 MHz ( period = 9.059 ns ) ; FREW:inst1|74273:inst7|18        ; TEMP:inst8|DOUT[1]  ; NWE        ; NWE      ; None                        ; None                      ; 4.186 ns                ;
; N/A   ; 113.01 MHz ( period = 8.849 ns ) ; FREW:inst1|74273:inst7|16        ; TEMP:inst8|DOUT[3]  ; NWE        ; NWE      ; None                        ; None                      ; 3.976 ns                ;
; N/A   ; 113.52 MHz ( period = 8.809 ns ) ; FREW:inst1|74273:inst7|17        ; TEMP:inst8|DOUT[2]  ; NWE        ; NWE      ; None                        ; None                      ; 3.936 ns                ;
; N/A   ; 113.73 MHz ( period = 8.793 ns ) ; FREW:inst1|74273:inst7|14        ; TEMP:inst8|DOUT[5]  ; NWE        ; NWE      ; None                        ; None                      ; 3.920 ns                ;
; N/A   ; 116.24 MHz ( period = 8.603 ns ) ; FREW:inst1|74273:inst|16         ; TEMP:inst7|DOUT[3]  ; NWE        ; NWE      ; None                        ; None                      ; 4.144 ns                ;
; N/A   ; 117.59 MHz ( period = 8.504 ns ) ; FREW:inst1|74273:inst|17         ; TEMP:inst7|DOUT[2]  ; NWE        ; NWE      ; None                        ; None                      ; 4.045 ns                ;
; N/A   ; 117.80 MHz ( period = 8.489 ns ) ; FREW:inst1|74273:inst7|18        ; TEMP:inst7|DOUT[1]  ; NWE        ; NWE      ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 118.44 MHz ( period = 8.443 ns ) ; FREW:inst1|74273:inst|12         ; TEMP:inst7|DOUT[7]  ; NWE        ; NWE      ; None                        ; None                      ; 3.988 ns                ;
; N/A   ; 119.36 MHz ( period = 8.378 ns ) ; FREW:inst1|74273:inst|15         ; TEMP:inst8|DOUT[4]  ; NWE        ; NWE      ; None                        ; None                      ; 3.923 ns                ;
; N/A   ; 120.61 MHz ( period = 8.291 ns ) ; FREW:inst1|74273:inst7|16        ; TEMP:inst7|DOUT[3]  ; NWE        ; NWE      ; None                        ; None                      ; 3.418 ns                ;
; N/A   ; 121.39 MHz ( period = 8.238 ns ) ; FREW:inst1|74273:inst7|17        ; TEMP:inst7|DOUT[2]  ; NWE        ; NWE      ; None                        ; None                      ; 3.365 ns                ;
; N/A   ; 122.25 MHz ( period = 8.180 ns ) ; FREW:inst1|74273:inst7|12        ; TEMP:inst7|DOUT[7]  ; NWE        ; NWE      ; None                        ; None                      ; 3.311 ns                ;
; N/A   ; 123.20 MHz ( period = 8.117 ns ) ; FREW:inst1|74273:inst|14         ; TEMP:inst7|DOUT[5]  ; NWE        ; NWE      ; None                        ; None                      ; 3.662 ns                ;
; N/A   ; 123.30 MHz ( period = 8.110 ns ) ; FREW:inst1|74273:inst7|15        ; TEMP:inst8|DOUT[4]  ; NWE        ; NWE      ; None                        ; None                      ; 3.241 ns                ;
; N/A   ; 123.56 MHz ( period = 8.093 ns ) ; FREW:inst1|74273:inst7|19        ; TEMP:inst7|DOUT[0]  ; NWE        ; NWE      ; None                        ; None                      ; 3.217 ns                ;
; N/A   ; 123.79 MHz ( period = 8.078 ns ) ; FREW:inst1|74273:inst|13         ; TEMP:inst7|DOUT[6]  ; NWE        ; NWE      ; None                        ; None                      ; 3.623 ns                ;
; N/A   ; 125.52 MHz ( period = 7.967 ns ) ; FREW:inst1|74273:inst|18         ; TEMP:inst8|DOUT[1]  ; NWE        ; NWE      ; None                        ; None                      ; 3.508 ns                ;
; N/A   ; 128.01 MHz ( period = 7.812 ns ) ; FREW:inst1|74273:inst7|13        ; TEMP:inst7|DOUT[6]  ; NWE        ; NWE      ; None                        ; None                      ; 2.943 ns                ;
; N/A   ; 128.14 MHz ( period = 7.804 ns ) ; FREW:inst1|74273:inst|15         ; TEMP:inst7|DOUT[4]  ; NWE        ; NWE      ; None                        ; None                      ; 3.349 ns                ;
; N/A   ; 129.58 MHz ( period = 7.717 ns ) ; FREW:inst1|74273:inst|12         ; TEMP:inst8|DOUT[7]  ; NWE        ; NWE      ; None                        ; None                      ; 3.262 ns                ;
; N/A   ; 132.70 MHz ( period = 7.536 ns ) ; FREW:inst1|74273:inst7|15        ; TEMP:inst7|DOUT[4]  ; NWE        ; NWE      ; None                        ; None                      ; 2.667 ns                ;
; N/A   ; 133.10 MHz ( period = 7.513 ns ) ; FREW:inst1|74273:inst|13         ; TEMP:inst8|DOUT[6]  ; NWE        ; NWE      ; None                        ; None                      ; 3.058 ns                ;
; N/A   ; 133.17 MHz ( period = 7.509 ns ) ; FREW:inst1|74273:inst7|19        ; TEMP:inst8|DOUT[0]  ; NWE        ; NWE      ; None                        ; None                      ; 2.633 ns                ;
; N/A   ; 134.16 MHz ( period = 7.454 ns ) ; FREW:inst1|74273:inst7|12        ; TEMP:inst8|DOUT[7]  ; NWE        ; NWE      ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; 135.19 MHz ( period = 7.397 ns ) ; FREW:inst1|74273:inst|18         ; TEMP:inst7|DOUT[1]  ; NWE        ; NWE      ; None                        ; None                      ; 2.938 ns                ;
; N/A   ; 135.28 MHz ( period = 7.392 ns ) ; FREW:inst1|74273:inst9|12        ; TEMP:inst7|DOUT[15] ; NWE        ; NWE      ; None                        ; None                      ; 2.513 ns                ;
; N/A   ; 135.52 MHz ( period = 7.379 ns ) ; FREW:inst1|74273:inst9|13        ; TEMP:inst7|DOUT[14] ; NWE        ; NWE      ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 135.74 MHz ( period = 7.367 ns ) ; FREW:inst1|74273:inst9|14        ; TEMP:inst7|DOUT[13] ; NWE        ; NWE      ; None                        ; None                      ; 2.488 ns                ;
; N/A   ; 136.24 MHz ( period = 7.340 ns ) ; FREW:inst1|74273:inst9|15        ; TEMP:inst7|DOUT[12] ; NWE        ; NWE      ; None                        ; None                      ; 2.461 ns                ;
; N/A   ; 137.99 MHz ( period = 7.247 ns ) ; FREW:inst1|74273:inst7|13        ; TEMP:inst8|DOUT[6]  ; NWE        ; NWE      ; None                        ; None                      ; 2.378 ns                ;
; N/A   ; 138.93 MHz ( period = 7.198 ns ) ; FREW:inst1|74273:inst7|14        ; TEMP:inst7|DOUT[5]  ; NWE        ; NWE      ; None                        ; None                      ; 2.329 ns                ;
; N/A   ; 142.61 MHz ( period = 7.012 ns ) ; FREW:inst1|74273:inst|19         ; TEMP:inst7|DOUT[0]  ; NWE        ; NWE      ; None                        ; None                      ; 2.550 ns                ;
; N/A   ; 153.56 MHz ( period = 6.512 ns ) ; FREW:inst1|74273:inst9|18        ; TEMP:inst7|DOUT[9]  ; NWE        ; NWE      ; None                        ; None                      ; 1.631 ns                ;
; N/A   ; 153.59 MHz ( period = 6.511 ns ) ; FREW:inst1|74273:inst9|17        ; TEMP:inst7|DOUT[10] ; NWE        ; NWE      ; None                        ; None                      ; 1.630 ns                ;
; N/A   ; 154.08 MHz ( period = 6.490 ns ) ; FREW:inst1|74273:inst9|16        ; TEMP:inst7|DOUT[11] ; NWE        ; NWE      ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; 155.57 MHz ( period = 6.428 ns ) ; FREW:inst1|74273:inst|19         ; TEMP:inst8|DOUT[0]  ; NWE        ; NWE      ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 155.98 MHz ( period = 6.411 ns ) ; FREW:inst1|74273:inst9|19        ; TEMP:inst7|DOUT[8]  ; NWE        ; NWE      ; None                        ; None                      ; 1.530 ns                ;
; N/A   ; 158.68 MHz ( period = 6.302 ns ) ; FREW:inst1|74273:inst5|12        ; TEMP:inst7|DOUT[15] ; NWE        ; NWE      ; None                        ; None                      ; 1.837 ns                ;
; N/A   ; 158.91 MHz ( period = 6.293 ns ) ; FREW:inst1|74273:inst5|13        ; TEMP:inst7|DOUT[14] ; NWE        ; NWE      ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; 159.29 MHz ( period = 6.278 ns ) ; FREW:inst1|74273:inst5|14        ; TEMP:inst7|DOUT[13] ; NWE        ; NWE      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; 159.80 MHz ( period = 6.258 ns ) ; FREW:inst1|74273:inst5|15        ; TEMP:inst7|DOUT[12] ; NWE        ; NWE      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; 180.60 MHz ( period = 5.537 ns ) ; FREW:inst1|74273:inst5|17        ; TEMP:inst7|DOUT[10] ; NWE        ; NWE      ; None                        ; None                      ; 1.072 ns                ;
; N/A   ; 180.67 MHz ( period = 5.535 ns ) ; FREW:inst1|74273:inst5|18        ; TEMP:inst7|DOUT[9]  ; NWE        ; NWE      ; None                        ; None                      ; 1.070 ns                ;
; N/A   ; 180.80 MHz ( period = 5.531 ns ) ; FREW:inst1|74273:inst5|19        ; TEMP:inst7|DOUT[8]  ; NWE        ; NWE      ; None                        ; None                      ; 1.066 ns                ;
; N/A   ; 180.80 MHz ( period = 5.531 ns ) ; FREW:inst1|74273:inst5|16        ; TEMP:inst7|DOUT[11] ; NWE        ; NWE      ; None                        ; None                      ; 1.066 ns                ;
+-------+----------------------------------+----------------------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL80M:inst6|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                       ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 1.155 ns                                ; phase_acc:inst27|acc[17]                            ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.156 ns                                ; phase_acc:inst27|acc[9]                             ; phase_acc:inst27|acc[9]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; phase_acc:inst27|acc[11]                            ; phase_acc:inst27|acc[11] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.159 ns                                ; phase_acc:inst27|acc[0]                             ; phase_acc:inst27|acc[0]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.161 ns                                ; phase_acc:inst27|acc[7]                             ; phase_acc:inst27|acc[7]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; phase_acc:inst27|acc[13]                            ; phase_acc:inst27|acc[13] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; phase_acc:inst27|acc[15]                            ; phase_acc:inst27|acc[15] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.164 ns                                ; phase_acc:inst27|acc[16]                            ; phase_acc:inst27|acc[16] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.169 ns                                ; phase_acc:inst27|acc[2]                             ; phase_acc:inst27|acc[2]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_acc:inst27|acc[18]                            ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; phase_acc:inst27|acc[23]                            ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; phase_acc:inst27|acc[4]                             ; phase_acc:inst27|acc[4]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; phase_acc:inst27|acc[14]                            ; phase_acc:inst27|acc[14] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; phase_acc:inst27|acc[20]                            ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.173 ns                                ; phase_acc:inst27|acc[27]                            ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.181 ns                                ; phase_acc:inst27|acc[31]                            ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; phase_acc:inst27|acc[30]                            ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.217 ns                                ; phase_acc:inst27|acc[3]                             ; phase_acc:inst27|acc[3]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; phase_acc:inst27|acc[19]                            ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; phase_acc:inst27|acc[5]                             ; phase_acc:inst27|acc[5]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; phase_acc:inst27|acc[21]                            ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.220 ns                                ; phase_acc:inst27|acc[8]                             ; phase_acc:inst27|acc[8]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; phase_acc:inst27|acc[10]                            ; phase_acc:inst27|acc[10] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; phase_acc:inst27|acc[6]                             ; phase_acc:inst27|acc[6]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; phase_acc:inst27|acc[12]                            ; phase_acc:inst27|acc[12] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.228 ns                                ; phase_acc:inst27|acc[26]                            ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; phase_acc:inst27|acc[24]                            ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.238 ns                                ; phase_acc:inst27|acc[28]                            ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; phase_acc:inst27|acc[22]                            ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.505 ns                                ; phase_acc:inst27|acc[1]                             ; phase_acc:inst27|acc[1]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.526 ns                                ; phase_acc:inst27|acc[29]                            ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.528 ns                 ;
; 1.526 ns                                ; phase_acc:inst27|acc[25]                            ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.528 ns                 ;
; 1.637 ns                                ; phase_acc:inst27|acc[0]                             ; phase_acc:inst27|acc[1]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.642 ns                                ; phase_acc:inst27|acc[16]                            ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.642 ns                                ; phase_acc:inst27|acc[17]                            ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.643 ns                                ; phase_acc:inst27|acc[9]                             ; phase_acc:inst27|acc[10] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; phase_acc:inst27|acc[11]                            ; phase_acc:inst27|acc[12] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.647 ns                                ; phase_acc:inst27|acc[2]                             ; phase_acc:inst27|acc[3]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; phase_acc:inst27|acc[18]                            ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; phase_acc:inst27|acc[4]                             ; phase_acc:inst27|acc[5]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; phase_acc:inst27|acc[13]                            ; phase_acc:inst27|acc[14] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; phase_acc:inst27|acc[14]                            ; phase_acc:inst27|acc[15] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; phase_acc:inst27|acc[20]                            ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.660 ns                                ; phase_acc:inst27|acc[30]                            ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.662 ns                 ;
; 1.660 ns                                ; phase_acc:inst27|acc[27]                            ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.662 ns                 ;
; 1.697 ns                                ; phase_acc:inst27|acc[3]                             ; phase_acc:inst27|acc[4]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; phase_acc:inst27|acc[8]                             ; phase_acc:inst27|acc[9]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; phase_acc:inst27|acc[10]                            ; phase_acc:inst27|acc[11] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; phase_acc:inst27|acc[19]                            ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.698 ns                                ; phase_acc:inst27|acc[5]                             ; phase_acc:inst27|acc[6]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; phase_acc:inst27|acc[6]                             ; phase_acc:inst27|acc[7]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; phase_acc:inst27|acc[12]                            ; phase_acc:inst27|acc[13] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; phase_acc:inst27|acc[21]                            ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.705 ns                                ; phase_acc:inst27|acc[26]                            ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.705 ns                                ; phase_acc:inst27|acc[24]                            ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.707 ns                 ;
; 1.715 ns                                ; phase_acc:inst27|acc[28]                            ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.717 ns                 ;
; 1.715 ns                                ; phase_acc:inst27|acc[22]                            ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.717 ns                 ;
; 1.723 ns                                ; phase_acc:inst27|acc[0]                             ; phase_acc:inst27|acc[2]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.728 ns                                ; phase_acc:inst27|acc[16]                            ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.728 ns                                ; phase_acc:inst27|acc[17]                            ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.729 ns                                ; phase_acc:inst27|acc[9]                             ; phase_acc:inst27|acc[11] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.729 ns                                ; phase_acc:inst27|acc[11]                            ; phase_acc:inst27|acc[13] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.733 ns                                ; phase_acc:inst27|acc[2]                             ; phase_acc:inst27|acc[4]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.733 ns                                ; phase_acc:inst27|acc[18]                            ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.734 ns                                ; phase_acc:inst27|acc[4]                             ; phase_acc:inst27|acc[6]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.734 ns                                ; phase_acc:inst27|acc[13]                            ; phase_acc:inst27|acc[15] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.734 ns                                ; phase_acc:inst27|acc[20]                            ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.746 ns                                ; phase_acc:inst27|acc[15]                            ; phase_acc:inst27|acc[16] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.759 ns                 ;
; 1.746 ns                                ; phase_acc:inst27|acc[27]                            ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.748 ns                 ;
; 1.758 ns                                ; phase_acc:inst27|acc[7]                             ; phase_acc:inst27|acc[8]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.760 ns                 ;
; 1.766 ns                                ; phase_acc:inst27|acc[23]                            ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.768 ns                 ;
; 1.783 ns                                ; phase_acc:inst27|acc[3]                             ; phase_acc:inst27|acc[5]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.783 ns                                ; phase_acc:inst27|acc[8]                             ; phase_acc:inst27|acc[10] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.783 ns                                ; phase_acc:inst27|acc[10]                            ; phase_acc:inst27|acc[12] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.783 ns                                ; phase_acc:inst27|acc[19]                            ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.784 ns                                ; phase_acc:inst27|acc[5]                             ; phase_acc:inst27|acc[7]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.786 ns                 ;
; 1.784 ns                                ; phase_acc:inst27|acc[12]                            ; phase_acc:inst27|acc[14] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.786 ns                 ;
; 1.784 ns                                ; phase_acc:inst27|acc[21]                            ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.786 ns                 ;
; 1.791 ns                                ; phase_acc:inst27|acc[26]                            ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.791 ns                                ; phase_acc:inst27|acc[24]                            ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.793 ns                 ;
; 1.801 ns                                ; phase_acc:inst27|acc[28]                            ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.803 ns                 ;
; 1.809 ns                                ; phase_acc:inst27|acc[0]                             ; phase_acc:inst27|acc[3]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.811 ns                 ;
; 1.812 ns                                ; phase_acc:inst27|acc[14]                            ; phase_acc:inst27|acc[16] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.825 ns                 ;
; 1.814 ns                                ; phase_acc:inst27|acc[16]                            ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.816 ns                 ;
; 1.814 ns                                ; phase_acc:inst27|acc[17]                            ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.816 ns                 ;
; 1.815 ns                                ; phase_acc:inst27|acc[9]                             ; phase_acc:inst27|acc[12] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.817 ns                 ;
; 1.815 ns                                ; phase_acc:inst27|acc[11]                            ; phase_acc:inst27|acc[14] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.817 ns                 ;
; 1.819 ns                                ; phase_acc:inst27|acc[2]                             ; phase_acc:inst27|acc[5]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.821 ns                 ;
; 1.819 ns                                ; phase_acc:inst27|acc[18]                            ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.821 ns                 ;
; 1.820 ns                                ; phase_acc:inst27|acc[4]                             ; phase_acc:inst27|acc[7]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.822 ns                 ;
; 1.820 ns                                ; phase_acc:inst27|acc[20]                            ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.822 ns                 ;
; 1.832 ns                                ; phase_acc:inst27|acc[15]                            ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.845 ns                 ;
; 1.832 ns                                ; phase_acc:inst27|acc[27]                            ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.834 ns                 ;
; 1.844 ns                                ; phase_acc:inst27|acc[7]                             ; phase_acc:inst27|acc[9]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.846 ns                 ;
; 1.852 ns                                ; phase_acc:inst27|acc[23]                            ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.854 ns                 ;
; 1.869 ns                                ; phase_acc:inst27|acc[3]                             ; phase_acc:inst27|acc[6]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.869 ns                                ; phase_acc:inst27|acc[8]                             ; phase_acc:inst27|acc[11] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.869 ns                                ; phase_acc:inst27|acc[10]                            ; phase_acc:inst27|acc[13] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.869 ns                                ; phase_acc:inst27|acc[19]                            ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.870 ns                                ; phase_acc:inst27|acc[12]                            ; phase_acc:inst27|acc[15] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.872 ns                 ;
; 1.877 ns                                ; phase_acc:inst27|acc[26]                            ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.877 ns                                ; phase_acc:inst27|acc[24]                            ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.879 ns                 ;
; 1.887 ns                                ; phase_acc:inst27|acc[28]                            ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.889 ns                 ;
; 1.888 ns                                ; phase_acc:inst27|acc[6]                             ; phase_acc:inst27|acc[8]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.890 ns                 ;
; 1.895 ns                                ; phase_acc:inst27|acc[0]                             ; phase_acc:inst27|acc[4]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.897 ns                 ;
; 1.898 ns                                ; phase_acc:inst27|acc[13]                            ; phase_acc:inst27|acc[16] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.911 ns                 ;
; 1.898 ns                                ; phase_acc:inst27|acc[14]                            ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.911 ns                 ;
; 1.900 ns                                ; phase_acc:inst27|acc[16]                            ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.902 ns                 ;
; 1.900 ns                                ; phase_acc:inst27|acc[17]                            ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.902 ns                 ;
; 1.901 ns                                ; phase_acc:inst27|acc[9]                             ; phase_acc:inst27|acc[13] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.903 ns                 ;
; 1.901 ns                                ; phase_acc:inst27|acc[11]                            ; phase_acc:inst27|acc[15] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.903 ns                 ;
; 1.905 ns                                ; phase_acc:inst27|acc[2]                             ; phase_acc:inst27|acc[6]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.907 ns                 ;
; 1.905 ns                                ; phase_acc:inst27|acc[22]                            ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.907 ns                 ;
; 1.905 ns                                ; phase_acc:inst27|acc[18]                            ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.907 ns                 ;
; 1.918 ns                                ; phase_acc:inst27|acc[15]                            ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.931 ns                 ;
; 1.918 ns                                ; phase_acc:inst27|acc[27]                            ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.920 ns                 ;
; 1.930 ns                                ; phase_acc:inst27|acc[7]                             ; phase_acc:inst27|acc[10] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.932 ns                 ;
; 1.938 ns                                ; phase_acc:inst27|acc[23]                            ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.940 ns                 ;
; 1.955 ns                                ; phase_acc:inst27|acc[3]                             ; phase_acc:inst27|acc[7]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.955 ns                                ; phase_acc:inst27|acc[8]                             ; phase_acc:inst27|acc[12] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.955 ns                                ; phase_acc:inst27|acc[10]                            ; phase_acc:inst27|acc[14] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.955 ns                                ; phase_acc:inst27|acc[19]                            ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.963 ns                                ; phase_acc:inst27|acc[26]                            ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.963 ns                                ; phase_acc:inst27|acc[24]                            ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 1.974 ns                                ; phase_acc:inst27|acc[5]                             ; phase_acc:inst27|acc[8]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.976 ns                 ;
; 1.974 ns                                ; phase_acc:inst27|acc[6]                             ; phase_acc:inst27|acc[9]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.976 ns                 ;
; 1.974 ns                                ; phase_acc:inst27|acc[21]                            ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.976 ns                 ;
; 1.981 ns                                ; phase_acc:inst27|acc[0]                             ; phase_acc:inst27|acc[5]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.983 ns                 ;
; 1.984 ns                                ; phase_acc:inst27|acc[13]                            ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.997 ns                 ;
; 1.984 ns                                ; phase_acc:inst27|acc[14]                            ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 1.997 ns                 ;
; 1.985 ns                                ; phase_acc:inst27|acc[1]                             ; phase_acc:inst27|acc[2]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.987 ns                 ;
; 1.986 ns                                ; phase_acc:inst27|acc[16]                            ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.988 ns                 ;
; 1.986 ns                                ; phase_acc:inst27|acc[17]                            ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.988 ns                 ;
; 1.987 ns                                ; phase_acc:inst27|acc[9]                             ; phase_acc:inst27|acc[14] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.989 ns                 ;
; 1.991 ns                                ; phase_acc:inst27|acc[2]                             ; phase_acc:inst27|acc[7]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.993 ns                 ;
; 1.991 ns                                ; phase_acc:inst27|acc[22]                            ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.993 ns                 ;
; 1.991 ns                                ; phase_acc:inst27|acc[18]                            ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 1.993 ns                 ;
; 2.004 ns                                ; phase_acc:inst27|acc[15]                            ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.017 ns                 ;
; 2.006 ns                                ; phase_acc:inst27|acc[29]                            ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.008 ns                 ;
; 2.006 ns                                ; phase_acc:inst27|acc[25]                            ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.008 ns                 ;
; 2.010 ns                                ; phase_acc:inst27|acc[4]                             ; phase_acc:inst27|acc[8]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.012 ns                 ;
; 2.010 ns                                ; phase_acc:inst27|acc[20]                            ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.012 ns                 ;
; 2.016 ns                                ; phase_acc:inst27|acc[7]                             ; phase_acc:inst27|acc[11] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.018 ns                 ;
; 2.024 ns                                ; phase_acc:inst27|acc[23]                            ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.026 ns                 ;
; 2.034 ns                                ; phase_acc:inst27|acc[12]                            ; phase_acc:inst27|acc[16] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.047 ns                 ;
; 2.041 ns                                ; phase_acc:inst27|acc[8]                             ; phase_acc:inst27|acc[13] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.041 ns                                ; phase_acc:inst27|acc[10]                            ; phase_acc:inst27|acc[15] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.049 ns                                ; phase_acc:inst27|acc[26]                            ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.051 ns                 ;
; 2.049 ns                                ; phase_acc:inst27|acc[24]                            ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.051 ns                 ;
; 2.060 ns                                ; phase_acc:inst27|acc[5]                             ; phase_acc:inst27|acc[9]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.062 ns                 ;
; 2.060 ns                                ; phase_acc:inst27|acc[6]                             ; phase_acc:inst27|acc[10] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.062 ns                 ;
; 2.060 ns                                ; phase_acc:inst27|acc[21]                            ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.062 ns                 ;
; 2.065 ns                                ; phase_acc:inst27|acc[11]                            ; phase_acc:inst27|acc[16] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.078 ns                 ;
; 2.067 ns                                ; phase_acc:inst27|acc[0]                             ; phase_acc:inst27|acc[6]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.069 ns                 ;
; 2.070 ns                                ; phase_acc:inst27|acc[13]                            ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.083 ns                 ;
; 2.070 ns                                ; phase_acc:inst27|acc[14]                            ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.083 ns                 ;
; 2.071 ns                                ; phase_acc:inst27|acc[1]                             ; phase_acc:inst27|acc[3]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.073 ns                 ;
; 2.072 ns                                ; phase_acc:inst27|acc[17]                            ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.074 ns                 ;
; 2.072 ns                                ; phase_acc:inst27|acc[16]                            ; phase_acc:inst27|acc[22] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.074 ns                 ;
; 2.073 ns                                ; phase_acc:inst27|acc[9]                             ; phase_acc:inst27|acc[15] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.075 ns                 ;
; 2.077 ns                                ; phase_acc:inst27|acc[22]                            ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.079 ns                 ;
; 2.090 ns                                ; phase_acc:inst27|acc[15]                            ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.103 ns                 ;
; 2.092 ns                                ; phase_acc:inst27|acc[29]                            ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.094 ns                 ;
; 2.092 ns                                ; phase_acc:inst27|acc[25]                            ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.094 ns                 ;
; 2.096 ns                                ; phase_acc:inst27|acc[4]                             ; phase_acc:inst27|acc[9]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.098 ns                 ;
; 2.096 ns                                ; phase_acc:inst27|acc[20]                            ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.098 ns                 ;
; 2.102 ns                                ; phase_acc:inst27|acc[7]                             ; phase_acc:inst27|acc[12] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.104 ns                 ;
; 2.110 ns                                ; phase_acc:inst27|acc[23]                            ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.112 ns                 ;
; 2.120 ns                                ; phase_acc:inst27|acc[12]                            ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.133 ns                 ;
; 2.127 ns                                ; phase_acc:inst27|acc[8]                             ; phase_acc:inst27|acc[14] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.129 ns                 ;
; 2.135 ns                                ; phase_acc:inst27|acc[24]                            ; phase_acc:inst27|acc[30] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.137 ns                 ;
; 2.145 ns                                ; phase_acc:inst27|acc[3]                             ; phase_acc:inst27|acc[8]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.147 ns                 ;
; 2.145 ns                                ; phase_acc:inst27|acc[19]                            ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.147 ns                 ;
; 2.146 ns                                ; phase_acc:inst27|acc[5]                             ; phase_acc:inst27|acc[10] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.148 ns                 ;
; 2.146 ns                                ; phase_acc:inst27|acc[6]                             ; phase_acc:inst27|acc[11] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.148 ns                 ;
; 2.146 ns                                ; phase_acc:inst27|acc[21]                            ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.148 ns                 ;
; 2.151 ns                                ; phase_acc:inst27|acc[11]                            ; phase_acc:inst27|acc[17] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.164 ns                 ;
; 2.153 ns                                ; phase_acc:inst27|acc[0]                             ; phase_acc:inst27|acc[7]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.156 ns                                ; phase_acc:inst27|acc[13]                            ; phase_acc:inst27|acc[19] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.169 ns                 ;
; 2.156 ns                                ; phase_acc:inst27|acc[14]                            ; phase_acc:inst27|acc[20] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.169 ns                 ;
; 2.157 ns                                ; phase_acc:inst27|acc[1]                             ; phase_acc:inst27|acc[4]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.159 ns                 ;
; 2.158 ns                                ; phase_acc:inst27|acc[16]                            ; phase_acc:inst27|acc[23] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.160 ns                 ;
; 2.163 ns                                ; phase_acc:inst27|acc[22]                            ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.165 ns                 ;
; 2.176 ns                                ; phase_acc:inst27|acc[15]                            ; phase_acc:inst27|acc[21] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.189 ns                 ;
; 2.178 ns                                ; phase_acc:inst27|acc[25]                            ; phase_acc:inst27|acc[28] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.180 ns                 ;
; 2.181 ns                                ; phase_acc:inst27|acc[2]                             ; phase_acc:inst27|acc[8]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.183 ns                 ;
; 2.181 ns                                ; phase_acc:inst27|acc[18]                            ; phase_acc:inst27|acc[24] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.183 ns                 ;
; 2.182 ns                                ; phase_acc:inst27|acc[4]                             ; phase_acc:inst27|acc[10] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.184 ns                 ;
; 2.182 ns                                ; phase_acc:inst27|acc[20]                            ; phase_acc:inst27|acc[26] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.184 ns                 ;
; 2.188 ns                                ; phase_acc:inst27|acc[7]                             ; phase_acc:inst27|acc[13] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.190 ns                 ;
; 2.196 ns                                ; phase_acc:inst27|acc[23]                            ; phase_acc:inst27|acc[29] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.198 ns                 ;
; 2.205 ns                                ; phase_acc:inst27|acc[10]                            ; phase_acc:inst27|acc[16] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.218 ns                 ;
; 2.206 ns                                ; phase_acc:inst27|acc[12]                            ; phase_acc:inst27|acc[18] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.013 ns                   ; 2.219 ns                 ;
; 2.213 ns                                ; phase_acc:inst27|acc[8]                             ; phase_acc:inst27|acc[15] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.215 ns                 ;
; 2.221 ns                                ; phase_acc:inst27|acc[24]                            ; phase_acc:inst27|acc[31] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.223 ns                 ;
; 2.231 ns                                ; phase_acc:inst27|acc[3]                             ; phase_acc:inst27|acc[9]  ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.233 ns                 ;
; 2.231 ns                                ; phase_acc:inst27|acc[19]                            ; phase_acc:inst27|acc[25] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.233 ns                 ;
; 2.232 ns                                ; phase_acc:inst27|acc[5]                             ; phase_acc:inst27|acc[11] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.234 ns                 ;
; 2.232 ns                                ; phase_acc:inst27|acc[6]                             ; phase_acc:inst27|acc[12] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.234 ns                 ;
; 2.232 ns                                ; phase_acc:inst27|acc[21]                            ; phase_acc:inst27|acc[27] ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.002 ns                   ; 2.234 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                          ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL80M:inst6|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                                                           ; To                                                                                                             ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 2.943 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a2~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a1~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~porta_datain_reg3  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a7~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~porta_datain_reg2  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a6~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~porta_datain_reg1  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a5~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 2.943 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~porta_datain_reg0  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~porta_memory_reg0  ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.012 ns                  ; 2.931 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[1]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[0]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[7]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[5]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg9 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg7 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg6 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg5 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg4 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg3 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg2 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg1 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 3.689 ns      ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg0 ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[4]                          ; PLL80M:inst6|altpll:altpll_component|_clk2 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.050 ns                  ; 3.639 ns                 ;
; 8.475 ns      ; phase_acc:inst27|acc[23]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.394 ns                  ; 1.081 ns                 ;
; 8.478 ns      ; phase_acc:inst27|acc[22]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg0 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.394 ns                  ; 1.084 ns                 ;
; 8.877 ns      ; phase_acc:inst27|acc[25]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg3 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.394 ns                  ; 1.483 ns                 ;
; 8.885 ns      ; phase_acc:inst27|acc[24]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg2 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.394 ns                  ; 1.491 ns                 ;
; 8.886 ns      ; phase_acc:inst27|acc[24]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg2 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.387 ns                  ; 1.499 ns                 ;
; 8.886 ns      ; phase_acc:inst27|acc[26]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg4 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.394 ns                  ; 1.492 ns                 ;
; 8.890 ns      ; phase_acc:inst27|acc[23]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg1 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.387 ns                  ; 1.503 ns                 ;
; 8.890 ns      ; phase_acc:inst27|acc[28]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg6 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.394 ns                  ; 1.496 ns                 ;
; 8.920 ns      ; phase_acc:inst27|acc[31]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg9 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.394 ns                  ; 1.526 ns                 ;
; 9.216 ns      ; phase_acc:inst27|acc[27]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg5 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.394 ns                  ; 1.822 ns                 ;
; 9.272 ns      ; phase_acc:inst27|acc[25]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg3 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.387 ns                  ; 1.885 ns                 ;
; 9.272 ns      ; phase_acc:inst27|acc[22]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.387 ns                  ; 1.885 ns                 ;
; 9.286 ns      ; phase_acc:inst27|acc[29]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg7 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.387 ns                  ; 1.899 ns                 ;
; 9.289 ns      ; phase_acc:inst27|acc[28]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg6 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.387 ns                  ; 1.902 ns                 ;
; 9.294 ns      ; phase_acc:inst27|acc[26]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg4 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.387 ns                  ; 1.907 ns                 ;
; 9.304 ns      ; phase_acc:inst27|acc[31]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg9 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.387 ns                  ; 1.917 ns                 ;
; 9.316 ns      ; phase_acc:inst27|acc[27]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg5 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.387 ns                  ; 1.929 ns                 ;
; 9.330 ns      ; phase_acc:inst27|acc[30]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg8 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.387 ns                  ; 1.943 ns                 ;
; 9.563 ns      ; phase_acc:inst27|acc[29]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg7 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.394 ns                  ; 2.169 ns                 ;
; 9.672 ns      ; phase_acc:inst27|acc[30]                                                                                       ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 ; PLL80M:inst6|altpll:altpll_component|_clk1 ; PLL80M:inst6|altpll:altpll_component|_clk2 ; -7.500 ns                  ; -7.394 ns                  ; 2.278 ns                 ;
+---------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'NWE'                                                                                                                                                                                       ;
+------------------------------------------+---------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[11] ; FREW:inst1|74273:inst9|16 ; NWE        ; NWE      ; None                       ; None                       ; 0.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[9]  ; FREW:inst1|74273:inst9|18 ; NWE        ; NWE      ; None                       ; None                       ; 1.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[10] ; FREW:inst1|74273:inst9|17 ; NWE        ; NWE      ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[8]  ; FREW:inst1|74273:inst9|19 ; NWE        ; NWE      ; None                       ; None                       ; 1.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[15] ; FREW:inst1|74273:inst9|12 ; NWE        ; NWE      ; None                       ; None                       ; 1.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[10] ; FREW:inst1|74273:inst5|17 ; NWE        ; NWE      ; None                       ; None                       ; 0.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[11] ; FREW:inst1|74273:inst5|16 ; NWE        ; NWE      ; None                       ; None                       ; 0.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[8]  ; FREW:inst1|74273:inst5|19 ; NWE        ; NWE      ; None                       ; None                       ; 0.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[9]  ; FREW:inst1|74273:inst5|18 ; NWE        ; NWE      ; None                       ; None                       ; 0.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[12] ; FREW:inst1|74273:inst9|15 ; NWE        ; NWE      ; None                       ; None                       ; 1.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[13] ; FREW:inst1|74273:inst9|14 ; NWE        ; NWE      ; None                       ; None                       ; 1.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[14] ; FREW:inst1|74273:inst9|13 ; NWE        ; NWE      ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[0]  ; FREW:inst1|74273:inst7|19 ; NWE        ; NWE      ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[15] ; FREW:inst1|74273:inst5|12 ; NWE        ; NWE      ; None                       ; None                       ; 1.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[12] ; FREW:inst1|74273:inst5|15 ; NWE        ; NWE      ; None                       ; None                       ; 1.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[13] ; FREW:inst1|74273:inst5|14 ; NWE        ; NWE      ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[14] ; FREW:inst1|74273:inst5|13 ; NWE        ; NWE      ; None                       ; None                       ; 1.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[0]  ; FREW:inst1|74273:inst|19  ; NWE        ; NWE      ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[4]  ; FREW:inst1|74273:inst7|15 ; NWE        ; NWE      ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[5]  ; FREW:inst1|74273:inst7|14 ; NWE        ; NWE      ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[7]  ; FREW:inst1|74273:inst7|12 ; NWE        ; NWE      ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[6]  ; FREW:inst1|74273:inst7|13 ; NWE        ; NWE      ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[4]  ; FREW:inst1|74273:inst|15  ; NWE        ; NWE      ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[7]  ; FREW:inst1|74273:inst|12  ; NWE        ; NWE      ; None                       ; None                       ; 1.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[5]  ; FREW:inst1|74273:inst|14  ; NWE        ; NWE      ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[1]  ; FREW:inst1|74273:inst7|18 ; NWE        ; NWE      ; None                       ; None                       ; 2.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[6]  ; FREW:inst1|74273:inst|13  ; NWE        ; NWE      ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[3]  ; FREW:inst1|74273:inst7|16 ; NWE        ; NWE      ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[2]  ; FREW:inst1|74273:inst|17  ; NWE        ; NWE      ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[3]  ; FREW:inst1|74273:inst|16  ; NWE        ; NWE      ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[2]  ; FREW:inst1|74273:inst7|17 ; NWE        ; NWE      ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; TEMP:inst7|DOUT[1]  ; FREW:inst1|74273:inst|18  ; NWE        ; NWE      ; None                       ; None                       ; 2.417 ns                 ;
+------------------------------------------+---------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+----------------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                                                                                       ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+----------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 9.074 ns   ; AD[15] ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 9.045 ns   ; AD[15] ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 8.977 ns   ; AD[12] ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.948 ns   ; AD[12] ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 8.880 ns   ; AD[13] ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.851 ns   ; AD[13] ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 8.800 ns   ; AD[15] ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.704 ns   ; AD[15] ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.703 ns   ; AD[12] ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.669 ns   ; AD[14] ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.662 ns   ; AD[5]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.646 ns   ; AD[2]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.640 ns   ; AD[14] ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 8.633 ns   ; AD[5]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 8.607 ns   ; AD[12] ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.606 ns   ; AD[13] ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.550 ns   ; AD[2]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.528 ns   ; AD[10] ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.510 ns   ; AD[13] ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.499 ns   ; AD[10] ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 8.494 ns   ; AD[15] ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.463 ns   ; AD[6]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.449 ns   ; AD[3]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.434 ns   ; AD[6]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 8.405 ns   ; AD[8]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.403 ns   ; AD[11] ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.397 ns   ; AD[12] ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.397 ns   ; AD[5]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.395 ns   ; AD[14] ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.376 ns   ; AD[8]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 8.374 ns   ; AD[11] ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 8.353 ns   ; AD[3]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.340 ns   ; AD[2]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.335 ns   ; AD[7]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.306 ns   ; AD[7]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 8.301 ns   ; AD[5]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.300 ns   ; AD[13] ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.299 ns   ; AD[14] ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.294 ns   ; AD[2]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.280 ns   ; AD[4]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.251 ns   ; AD[4]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 8.200 ns   ; AD[9]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.198 ns   ; AD[6]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.171 ns   ; AD[9]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 8.143 ns   ; AD[3]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.102 ns   ; AD[6]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.097 ns   ; AD[3]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.091 ns   ; AD[5]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.089 ns   ; AD[14] ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.070 ns   ; AD[7]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 8.015 ns   ; AD[4]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.997 ns   ; AD[10] ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.974 ns   ; AD[7]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.919 ns   ; AD[4]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.901 ns   ; AD[10] ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.892 ns   ; AD[6]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.874 ns   ; AD[8]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.872 ns   ; AD[11] ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.778 ns   ; AD[8]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.776 ns   ; AD[11] ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.764 ns   ; AD[7]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.709 ns   ; AD[4]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.691 ns   ; AD[10] ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.669 ns   ; AD[9]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.573 ns   ; AD[9]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.568 ns   ; AD[8]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.566 ns   ; AD[11] ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.363 ns   ; AD[9]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 7.018 ns   ; AD[3]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 6.751 ns   ; AD[12] ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 6.742 ns   ; AD[15] ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 6.502 ns   ; AD[13] ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 6.285 ns   ; AD[14] ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 6.198 ns   ; AD[0]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 5.886 ns   ; AD[1]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 5.770 ns   ; AD[0]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 5.747 ns   ; AD[11] ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 5.733 ns   ; AD[2]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 5.732 ns   ; AD[10] ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 5.681 ns   ; NOE    ; TEMP:inst8|DOUT[2]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 5.672 ns   ; NOE    ; TEMP:inst8|DOUT[5]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 5.615 ns   ; A16    ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 5.558 ns   ; NOE    ; TEMP:inst8|DOUT[3]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 5.551 ns   ; NWE    ; TEMP:inst8|DOUT[1]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 5.536 ns   ; NWE    ; TEMP:inst8|DOUT[3]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 5.458 ns   ; AD[1]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 5.392 ns   ; NWE    ; TEMP:inst8|DOUT[2]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 5.384 ns   ; NWE    ; TEMP:inst8|DOUT[5]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 5.372 ns   ; NOE    ; TEMP:inst8|DOUT[1]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 5.296 ns   ; AD[0]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 5.260 ns   ; NWE    ; TEMP:inst7|DOUT[0]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 5.200 ns   ; AD[0]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 5.187 ns   ; A16    ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 5.110 ns   ; NOE    ; TEMP:inst7|DOUT[2]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 5.088 ns   ; A16    ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 5.081 ns   ; NOE    ; TEMP:inst7|DOUT[0]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 5.060 ns   ; NOE    ; TEMP:inst7|DOUT[7]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 5.041 ns   ; AD[6]  ; LATCH_ADDR:inst|ADDR_RAM[6]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 5.035 ns   ; AD[1]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 5.000 ns   ; NOE    ; TEMP:inst7|DOUT[3]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.987 ns   ; AD[0]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 4.981 ns   ; NWE    ; TEMP:inst7|DOUT[1]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.979 ns   ; NOE    ; TEMP:inst8|DOUT[4]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.978 ns   ; NWE    ; TEMP:inst7|DOUT[3]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.924 ns   ; AD[5]  ; LATCH_ADDR:inst|ADDR_RAM[5]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 4.915 ns   ; AD[1]  ; LATCH_ADDR:inst|ADDR_RAM[1]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 4.888 ns   ; AD[1]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 4.882 ns   ; AD[4]  ; LATCH_ADDR:inst|ADDR_RAM[4]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 4.821 ns   ; NWE    ; TEMP:inst7|DOUT[2]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.802 ns   ; NOE    ; TEMP:inst7|DOUT[1]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.772 ns   ; NWE    ; TEMP:inst7|DOUT[7]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.722 ns   ; AD[0]  ; LATCH_ADDR:inst|ADDR_RAM[0]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 4.721 ns   ; AD[9]  ; LATCH_ADDR:inst|ADDR_RAM[9]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 4.716 ns   ; A16    ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 4.691 ns   ; NOE    ; TEMP:inst7|DOUT[6]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.690 ns   ; NWE    ; TEMP:inst8|DOUT[4]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.677 ns   ; AD[1]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 4.676 ns   ; NWE    ; TEMP:inst8|DOUT[0]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.619 ns   ; A16    ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 4.613 ns   ; A16    ; LATCH_ADDR:inst|nCS                                                                                      ; NADV     ;
; N/A                                     ; None                                                ; 4.583 ns   ; AD[8]  ; LATCH_ADDR:inst|ADDR_RAM[8]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 4.568 ns   ; AD[3]  ; LATCH_ADDR:inst|ADDR_RAM[3]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 4.565 ns   ; AD[7]  ; LATCH_ADDR:inst|ADDR_RAM[7]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 4.497 ns   ; NOE    ; TEMP:inst8|DOUT[0]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.446 ns   ; AD[2]  ; LATCH_ADDR:inst|ADDR_RAM[2]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 4.410 ns   ; A16    ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 4.405 ns   ; NOE    ; TEMP:inst7|DOUT[4]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.403 ns   ; NWE    ; TEMP:inst7|DOUT[6]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.334 ns   ; NOE    ; TEMP:inst8|DOUT[7]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.126 ns   ; NOE    ; TEMP:inst8|DOUT[6]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.116 ns   ; NWE    ; TEMP:inst7|DOUT[4]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.077 ns   ; NOE    ; TEMP:inst7|DOUT[5]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 4.046 ns   ; NWE    ; TEMP:inst8|DOUT[7]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 3.838 ns   ; NWE    ; TEMP:inst8|DOUT[6]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 3.789 ns   ; NWE    ; TEMP:inst7|DOUT[5]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 3.127 ns   ; NOE    ; TEMP:inst7|DOUT[10]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; 3.125 ns   ; NOE    ; TEMP:inst7|DOUT[9]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 3.120 ns   ; NOE    ; TEMP:inst7|DOUT[11]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; 3.118 ns   ; NOE    ; TEMP:inst7|DOUT[8]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 3.087 ns   ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[2]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 3.087 ns   ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[3]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 3.087 ns   ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[4]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 3.087 ns   ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[5]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 3.087 ns   ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[6]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 3.087 ns   ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[7]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 3.087 ns   ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[8]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 3.087 ns   ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[9]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 3.071 ns   ; NWE    ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~porta_we_reg ; CLK25M   ;
; N/A                                     ; None                                                ; 3.061 ns   ; NWE    ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_we_reg ; CLK25M   ;
; N/A                                     ; None                                                ; 2.973 ns   ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[2]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.973 ns   ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[3]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.973 ns   ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[4]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.973 ns   ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[5]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.973 ns   ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[6]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.973 ns   ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[7]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.973 ns   ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[8]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.973 ns   ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[9]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.896 ns   ; NWE    ; TEMP:inst7|DOUT[9]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 2.895 ns   ; NWE    ; TEMP:inst7|DOUT[8]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; 2.893 ns   ; NWE    ; TEMP:inst7|DOUT[11]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; 2.888 ns   ; NWE    ; TEMP:inst7|DOUT[10]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; 2.802 ns   ; AD[10] ; LATCH_DATA:inst30|DATA[10]$latch                                                                         ; NWE      ;
; N/A                                     ; None                                                ; 2.768 ns   ; AD[6]  ; LATCH_DATA:inst30|DATA[6]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; 2.764 ns   ; AD[11] ; LATCH_DATA:inst30|DATA[11]$latch                                                                         ; NWE      ;
; N/A                                     ; None                                                ; 2.761 ns   ; AD[5]  ; LATCH_DATA:inst30|DATA[5]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; 2.759 ns   ; AD[10] ; LATCH_DATA:inst30|DATA[10]$latch                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.725 ns   ; AD[6]  ; LATCH_DATA:inst30|DATA[6]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; 2.721 ns   ; AD[11] ; LATCH_DATA:inst30|DATA[11]$latch                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.718 ns   ; AD[5]  ; LATCH_DATA:inst30|DATA[5]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; 2.688 ns   ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[0]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.688 ns   ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[1]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.688 ns   ; NWE    ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 2.688 ns   ; NWE    ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 2.688 ns   ; NWE    ; LATCH_ADDR:inst|nCS                                                                                      ; NADV     ;
; N/A                                     ; None                                                ; 2.688 ns   ; NWE    ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 2.688 ns   ; NWE    ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 2.619 ns   ; AD[10] ; LATCH_DATA:inst30|DATA[10]$latch                                                                         ; NOE      ;
; N/A                                     ; None                                                ; 2.585 ns   ; AD[6]  ; LATCH_DATA:inst30|DATA[6]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; 2.581 ns   ; AD[11] ; LATCH_DATA:inst30|DATA[11]$latch                                                                         ; NOE      ;
; N/A                                     ; None                                                ; 2.578 ns   ; AD[5]  ; LATCH_DATA:inst30|DATA[5]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; 2.574 ns   ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[0]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.574 ns   ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[1]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; 2.574 ns   ; NOE    ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 2.574 ns   ; NOE    ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; 2.574 ns   ; NOE    ; LATCH_ADDR:inst|nCS                                                                                      ; NADV     ;
; N/A                                     ; None                                                ; 2.574 ns   ; NOE    ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 2.574 ns   ; NOE    ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; 2.530 ns   ; AD[9]  ; LATCH_DATA:inst30|DATA[9]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; 2.529 ns   ; NOE    ; TEMP:inst7|DOUT[15]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; 2.520 ns   ; NOE    ; TEMP:inst7|DOUT[14]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; 2.520 ns   ; AD[8]  ; LATCH_DATA:inst30|DATA[8]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; 2.504 ns   ; NOE    ; TEMP:inst7|DOUT[13]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; 2.487 ns   ; AD[9]  ; LATCH_DATA:inst30|DATA[9]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; 2.485 ns   ; NOE    ; TEMP:inst7|DOUT[12]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; 2.477 ns   ; AD[8]  ; LATCH_DATA:inst30|DATA[8]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; 2.361 ns   ; AD[4]  ; LATCH_DATA:inst30|DATA[4]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; 2.347 ns   ; AD[9]  ; LATCH_DATA:inst30|DATA[9]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; 2.337 ns   ; AD[8]  ; LATCH_DATA:inst30|DATA[8]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; 2.318 ns   ; AD[4]  ; LATCH_DATA:inst30|DATA[4]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; 2.178 ns   ; AD[4]  ; LATCH_DATA:inst30|DATA[4]$latch                                                                          ; NOE      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                                                                                          ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+----------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                  ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 17.904 ns  ; FREW:inst1|74273:inst|17                                                              ; AD[2]  ; NADV       ;
; N/A                                     ; None                                                ; 17.762 ns  ; FREW:inst1|74273:inst|16                                                              ; AD[3]  ; NADV       ;
; N/A                                     ; None                                                ; 17.641 ns  ; FREW:inst1|74273:inst7|17                                                             ; AD[2]  ; NADV       ;
; N/A                                     ; None                                                ; 17.453 ns  ; FREW:inst1|74273:inst7|16                                                             ; AD[3]  ; NADV       ;
; N/A                                     ; None                                                ; 17.377 ns  ; FREW:inst1|74273:inst7|18                                                             ; AD[1]  ; NADV       ;
; N/A                                     ; None                                                ; 17.104 ns  ; FREW:inst1|74273:inst|13                                                              ; AD[6]  ; NADV       ;
; N/A                                     ; None                                                ; 16.841 ns  ; FREW:inst1|74273:inst7|13                                                             ; AD[6]  ; NADV       ;
; N/A                                     ; None                                                ; 16.835 ns  ; FREW:inst1|74273:inst|17                                                              ; AD[2]  ; NWE        ;
; N/A                                     ; None                                                ; 16.800 ns  ; FREW:inst1|74273:inst|15                                                              ; AD[4]  ; NADV       ;
; N/A                                     ; None                                                ; 16.693 ns  ; FREW:inst1|74273:inst|16                                                              ; AD[3]  ; NWE        ;
; N/A                                     ; None                                                ; 16.650 ns  ; FREW:inst1|74273:inst|14                                                              ; AD[5]  ; NADV       ;
; N/A                                     ; None                                                ; 16.569 ns  ; FREW:inst1|74273:inst7|17                                                             ; AD[2]  ; NWE        ;
; N/A                                     ; None                                                ; 16.535 ns  ; FREW:inst1|74273:inst7|15                                                             ; AD[4]  ; NADV       ;
; N/A                                     ; None                                                ; 16.381 ns  ; FREW:inst1|74273:inst7|16                                                             ; AD[3]  ; NWE        ;
; N/A                                     ; None                                                ; 16.305 ns  ; FREW:inst1|74273:inst7|18                                                             ; AD[1]  ; NWE        ;
; N/A                                     ; None                                                ; 16.282 ns  ; FREW:inst1|74273:inst|18                                                              ; AD[1]  ; NADV       ;
; N/A                                     ; None                                                ; 16.043 ns  ; FREW:inst1|74273:inst7|19                                                             ; AD[0]  ; NADV       ;
; N/A                                     ; None                                                ; 16.035 ns  ; FREW:inst1|74273:inst|13                                                              ; AD[6]  ; NWE        ;
; N/A                                     ; None                                                ; 16.001 ns  ; FREW:inst1|74273:inst|12                                                              ; AD[7]  ; NADV       ;
; N/A                                     ; None                                                ; 15.857 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[0]  ; NOE        ;
; N/A                                     ; None                                                ; 15.769 ns  ; FREW:inst1|74273:inst7|13                                                             ; AD[6]  ; NWE        ;
; N/A                                     ; None                                                ; 15.741 ns  ; FREW:inst1|74273:inst7|12                                                             ; AD[7]  ; NADV       ;
; N/A                                     ; None                                                ; 15.734 ns  ; FREW:inst1|74273:inst7|14                                                             ; AD[5]  ; NADV       ;
; N/A                                     ; None                                                ; 15.731 ns  ; FREW:inst1|74273:inst|15                                                              ; AD[4]  ; NWE        ;
; N/A                                     ; None                                                ; 15.717 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[0]  ; NADV       ;
; N/A                                     ; None                                                ; 15.698 ns  ; FREW:inst1|74273:inst9|12                                                             ; AD[15] ; NADV       ;
; N/A                                     ; None                                                ; 15.685 ns  ; FREW:inst1|74273:inst9|13                                                             ; AD[14] ; NADV       ;
; N/A                                     ; None                                                ; 15.684 ns  ; FREW:inst1|74273:inst9|14                                                             ; AD[13] ; NADV       ;
; N/A                                     ; None                                                ; 15.674 ns  ; FREW:inst1|74273:inst9|15                                                             ; AD[12] ; NADV       ;
; N/A                                     ; None                                                ; 15.674 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[0]  ; NWE        ;
; N/A                                     ; None                                                ; 15.655 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[2]  ; NADV       ;
; N/A                                     ; None                                                ; 15.590 ns  ; FREW:inst1|74273:inst9|16                                                             ; AD[11] ; NADV       ;
; N/A                                     ; None                                                ; 15.581 ns  ; FREW:inst1|74273:inst|14                                                              ; AD[5]  ; NWE        ;
; N/A                                     ; None                                                ; 15.551 ns  ; FREW:inst1|74273:inst9|17                                                             ; AD[10] ; NADV       ;
; N/A                                     ; None                                                ; 15.548 ns  ; FREW:inst1|74273:inst9|18                                                             ; AD[9]  ; NADV       ;
; N/A                                     ; None                                                ; 15.463 ns  ; FREW:inst1|74273:inst7|15                                                             ; AD[4]  ; NWE        ;
; N/A                                     ; None                                                ; 15.453 ns  ; FREW:inst1|74273:inst9|19                                                             ; AD[8]  ; NADV       ;
; N/A                                     ; None                                                ; 15.442 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[1]  ; NOE        ;
; N/A                                     ; None                                                ; 15.432 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[2]  ; NOE        ;
; N/A                                     ; None                                                ; 15.432 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[3]  ; NOE        ;
; N/A                                     ; None                                                ; 15.329 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                          ; AD[2]  ; NADV       ;
; N/A                                     ; None                                                ; 15.304 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[3]  ; NADV       ;
; N/A                                     ; None                                                ; 15.302 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[1]  ; NADV       ;
; N/A                                     ; None                                                ; 15.292 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[2]  ; NADV       ;
; N/A                                     ; None                                                ; 15.292 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[3]  ; NADV       ;
; N/A                                     ; None                                                ; 15.259 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[1]  ; NWE        ;
; N/A                                     ; None                                                ; 15.249 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[2]  ; NWE        ;
; N/A                                     ; None                                                ; 15.249 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[3]  ; NWE        ;
; N/A                                     ; None                                                ; 15.213 ns  ; FREW:inst1|74273:inst|18                                                              ; AD[1]  ; NWE        ;
; N/A                                     ; None                                                ; 15.209 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[7]  ; NOE        ;
; N/A                                     ; None                                                ; 15.209 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[5]  ; NOE        ;
; N/A                                     ; None                                                ; 15.209 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[6]  ; NOE        ;
; N/A                                     ; None                                                ; 15.188 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[4]  ; NOE        ;
; N/A                                     ; None                                                ; 15.138 ns  ; LATCH_DATA:inst30|DATA[6]$latch                                                       ; AD[6]  ; NOE        ;
; N/A                                     ; None                                                ; 15.069 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[7]  ; NADV       ;
; N/A                                     ; None                                                ; 15.069 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[5]  ; NADV       ;
; N/A                                     ; None                                                ; 15.069 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[6]  ; NADV       ;
; N/A                                     ; None                                                ; 15.048 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[4]  ; NADV       ;
; N/A                                     ; None                                                ; 15.026 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[7]  ; NWE        ;
; N/A                                     ; None                                                ; 15.026 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[5]  ; NWE        ;
; N/A                                     ; None                                                ; 15.026 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[6]  ; NWE        ;
; N/A                                     ; None                                                ; 15.005 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[4]  ; NWE        ;
; N/A                                     ; None                                                ; 14.998 ns  ; LATCH_DATA:inst30|DATA[6]$latch                                                       ; AD[6]  ; NADV       ;
; N/A                                     ; None                                                ; 14.978 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                          ; AD[3]  ; NADV       ;
; N/A                                     ; None                                                ; 14.971 ns  ; FREW:inst1|74273:inst7|19                                                             ; AD[0]  ; NWE        ;
; N/A                                     ; None                                                ; 14.959 ns  ; FREW:inst1|74273:inst|19                                                              ; AD[0]  ; NADV       ;
; N/A                                     ; None                                                ; 14.955 ns  ; LATCH_DATA:inst30|DATA[6]$latch                                                       ; AD[6]  ; NWE        ;
; N/A                                     ; None                                                ; 14.932 ns  ; FREW:inst1|74273:inst|12                                                              ; AD[7]  ; NWE        ;
; N/A                                     ; None                                                ; 14.922 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[8]  ; NOE        ;
; N/A                                     ; None                                                ; 14.917 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[9]  ; NOE        ;
; N/A                                     ; None                                                ; 14.868 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[10] ; NOE        ;
; N/A                                     ; None                                                ; 14.862 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[6]  ; NADV       ;
; N/A                                     ; None                                                ; 14.858 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[11] ; NOE        ;
; N/A                                     ; None                                                ; 14.854 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[12] ; NOE        ;
; N/A                                     ; None                                                ; 14.782 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[8]  ; NADV       ;
; N/A                                     ; None                                                ; 14.777 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[9]  ; NADV       ;
; N/A                                     ; None                                                ; 14.739 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[8]  ; NWE        ;
; N/A                                     ; None                                                ; 14.734 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[9]  ; NWE        ;
; N/A                                     ; None                                                ; 14.728 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[10] ; NADV       ;
; N/A                                     ; None                                                ; 14.721 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[1]  ; NADV       ;
; N/A                                     ; None                                                ; 14.718 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[11] ; NADV       ;
; N/A                                     ; None                                                ; 14.714 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[12] ; NADV       ;
; N/A                                     ; None                                                ; 14.685 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[10] ; NWE        ;
; N/A                                     ; None                                                ; 14.675 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[11] ; NWE        ;
; N/A                                     ; None                                                ; 14.671 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[12] ; NWE        ;
; N/A                                     ; None                                                ; 14.669 ns  ; FREW:inst1|74273:inst7|12                                                             ; AD[7]  ; NWE        ;
; N/A                                     ; None                                                ; 14.662 ns  ; FREW:inst1|74273:inst7|14                                                             ; AD[5]  ; NWE        ;
; N/A                                     ; None                                                ; 14.628 ns  ; FREW:inst1|74273:inst5|16                                                             ; AD[11] ; NADV       ;
; N/A                                     ; None                                                ; 14.626 ns  ; FREW:inst1|74273:inst9|12                                                             ; AD[15] ; NWE        ;
; N/A                                     ; None                                                ; 14.613 ns  ; FREW:inst1|74273:inst9|13                                                             ; AD[14] ; NWE        ;
; N/A                                     ; None                                                ; 14.612 ns  ; FREW:inst1|74273:inst9|14                                                             ; AD[13] ; NWE        ;
; N/A                                     ; None                                                ; 14.605 ns  ; FREW:inst1|74273:inst5|12                                                             ; AD[15] ; NADV       ;
; N/A                                     ; None                                                ; 14.602 ns  ; FREW:inst1|74273:inst9|15                                                             ; AD[12] ; NWE        ;
; N/A                                     ; None                                                ; 14.596 ns  ; FREW:inst1|74273:inst5|13                                                             ; AD[14] ; NADV       ;
; N/A                                     ; None                                                ; 14.592 ns  ; FREW:inst1|74273:inst5|14                                                             ; AD[13] ; NADV       ;
; N/A                                     ; None                                                ; 14.589 ns  ; FREW:inst1|74273:inst5|15                                                             ; AD[12] ; NADV       ;
; N/A                                     ; None                                                ; 14.574 ns  ; FREW:inst1|74273:inst5|17                                                             ; AD[10] ; NADV       ;
; N/A                                     ; None                                                ; 14.570 ns  ; FREW:inst1|74273:inst5|19                                                             ; AD[8]  ; NADV       ;
; N/A                                     ; None                                                ; 14.568 ns  ; FREW:inst1|74273:inst5|18                                                             ; AD[9]  ; NADV       ;
; N/A                                     ; None                                                ; 14.546 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[4]  ; NADV       ;
; N/A                                     ; None                                                ; 14.536 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                          ; AD[6]  ; NADV       ;
; N/A                                     ; None                                                ; 14.529 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[13] ; NOE        ;
; N/A                                     ; None                                                ; 14.518 ns  ; FREW:inst1|74273:inst9|16                                                             ; AD[11] ; NWE        ;
; N/A                                     ; None                                                ; 14.512 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[14] ; NOE        ;
; N/A                                     ; None                                                ; 14.492 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[15] ; NOE        ;
; N/A                                     ; None                                                ; 14.479 ns  ; FREW:inst1|74273:inst9|17                                                             ; AD[10] ; NWE        ;
; N/A                                     ; None                                                ; 14.476 ns  ; FREW:inst1|74273:inst9|18                                                             ; AD[9]  ; NWE        ;
; N/A                                     ; None                                                ; 14.395 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                          ; AD[1]  ; NADV       ;
; N/A                                     ; None                                                ; 14.389 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[13] ; NADV       ;
; N/A                                     ; None                                                ; 14.381 ns  ; FREW:inst1|74273:inst9|19                                                             ; AD[8]  ; NWE        ;
; N/A                                     ; None                                                ; 14.372 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[14] ; NADV       ;
; N/A                                     ; None                                                ; 14.352 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[15] ; NADV       ;
; N/A                                     ; None                                                ; 14.346 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[13] ; NWE        ;
; N/A                                     ; None                                                ; 14.329 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[14] ; NWE        ;
; N/A                                     ; None                                                ; 14.309 ns  ; LATCH_DATA:inst30|DATA[0]_102                                                         ; AD[15] ; NWE        ;
; N/A                                     ; None                                                ; 14.294 ns  ; LATCH_DATA:inst30|DATA[7]$latch                                                       ; AD[7]  ; NOE        ;
; N/A                                     ; None                                                ; 14.220 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                          ; AD[4]  ; NADV       ;
; N/A                                     ; None                                                ; 14.154 ns  ; LATCH_DATA:inst30|DATA[7]$latch                                                       ; AD[7]  ; NADV       ;
; N/A                                     ; None                                                ; 14.111 ns  ; LATCH_DATA:inst30|DATA[7]$latch                                                       ; AD[7]  ; NWE        ;
; N/A                                     ; None                                                ; 13.890 ns  ; FREW:inst1|74273:inst|19                                                              ; AD[0]  ; NWE        ;
; N/A                                     ; None                                                ; 13.766 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[0]  ; NADV       ;
; N/A                                     ; None                                                ; 13.763 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[7]  ; NADV       ;
; N/A                                     ; None                                                ; 13.755 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[5]  ; NADV       ;
; N/A                                     ; None                                                ; 13.717 ns  ; LATCH_DATA:inst30|DATA[3]$latch                                                       ; AD[3]  ; NOE        ;
; N/A                                     ; None                                                ; 13.599 ns  ; LATCH_DATA:inst30|DATA[5]$latch                                                       ; AD[5]  ; NOE        ;
; N/A                                     ; None                                                ; 13.577 ns  ; LATCH_DATA:inst30|DATA[3]$latch                                                       ; AD[3]  ; NADV       ;
; N/A                                     ; None                                                ; 13.559 ns  ; FREW:inst1|74273:inst5|16                                                             ; AD[11] ; NWE        ;
; N/A                                     ; None                                                ; 13.545 ns  ; LATCH_DATA:inst30|DATA[2]$latch                                                       ; AD[2]  ; NOE        ;
; N/A                                     ; None                                                ; 13.536 ns  ; FREW:inst1|74273:inst5|12                                                             ; AD[15] ; NWE        ;
; N/A                                     ; None                                                ; 13.534 ns  ; LATCH_DATA:inst30|DATA[3]$latch                                                       ; AD[3]  ; NWE        ;
; N/A                                     ; None                                                ; 13.527 ns  ; FREW:inst1|74273:inst5|13                                                             ; AD[14] ; NWE        ;
; N/A                                     ; None                                                ; 13.523 ns  ; FREW:inst1|74273:inst5|14                                                             ; AD[13] ; NWE        ;
; N/A                                     ; None                                                ; 13.520 ns  ; FREW:inst1|74273:inst5|15                                                             ; AD[12] ; NWE        ;
; N/A                                     ; None                                                ; 13.505 ns  ; FREW:inst1|74273:inst5|17                                                             ; AD[10] ; NWE        ;
; N/A                                     ; None                                                ; 13.501 ns  ; FREW:inst1|74273:inst5|19                                                             ; AD[8]  ; NWE        ;
; N/A                                     ; None                                                ; 13.499 ns  ; FREW:inst1|74273:inst5|18                                                             ; AD[9]  ; NWE        ;
; N/A                                     ; None                                                ; 13.459 ns  ; LATCH_DATA:inst30|DATA[5]$latch                                                       ; AD[5]  ; NADV       ;
; N/A                                     ; None                                                ; 13.437 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                          ; AD[7]  ; NADV       ;
; N/A                                     ; None                                                ; 13.431 ns  ; LATCH_DATA:inst30|DATA[11]$latch                                                      ; AD[11] ; NOE        ;
; N/A                                     ; None                                                ; 13.429 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                          ; AD[5]  ; NADV       ;
; N/A                                     ; None                                                ; 13.416 ns  ; LATCH_DATA:inst30|DATA[5]$latch                                                       ; AD[5]  ; NWE        ;
; N/A                                     ; None                                                ; 13.405 ns  ; LATCH_DATA:inst30|DATA[2]$latch                                                       ; AD[2]  ; NADV       ;
; N/A                                     ; None                                                ; 13.392 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[0]  ; NADV       ;
; N/A                                     ; None                                                ; 13.376 ns  ; LATCH_DATA:inst30|DATA[10]$latch                                                      ; AD[10] ; NOE        ;
; N/A                                     ; None                                                ; 13.362 ns  ; LATCH_DATA:inst30|DATA[2]$latch                                                       ; AD[2]  ; NWE        ;
; N/A                                     ; None                                                ; 13.351 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[1]  ; NADV       ;
; N/A                                     ; None                                                ; 13.341 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[2]  ; NADV       ;
; N/A                                     ; None                                                ; 13.341 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[3]  ; NADV       ;
; N/A                                     ; None                                                ; 13.291 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[11] ; NADV       ;
; N/A                                     ; None                                                ; 13.291 ns  ; LATCH_DATA:inst30|DATA[11]$latch                                                      ; AD[11] ; NADV       ;
; N/A                                     ; None                                                ; 13.248 ns  ; LATCH_DATA:inst30|DATA[11]$latch                                                      ; AD[11] ; NWE        ;
; N/A                                     ; None                                                ; 13.238 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[10] ; NADV       ;
; N/A                                     ; None                                                ; 13.236 ns  ; LATCH_DATA:inst30|DATA[10]$latch                                                      ; AD[10] ; NADV       ;
; N/A                                     ; None                                                ; 13.232 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[9]  ; NADV       ;
; N/A                                     ; None                                                ; 13.231 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[8]  ; NADV       ;
; N/A                                     ; None                                                ; 13.193 ns  ; LATCH_DATA:inst30|DATA[10]$latch                                                      ; AD[10] ; NWE        ;
; N/A                                     ; None                                                ; 13.134 ns  ; LATCH_DATA:inst30|DATA[8]$latch                                                       ; AD[8]  ; NOE        ;
; N/A                                     ; None                                                ; 13.128 ns  ; LATCH_DATA:inst30|DATA[9]$latch                                                       ; AD[9]  ; NOE        ;
; N/A                                     ; None                                                ; 13.118 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[7]  ; NADV       ;
; N/A                                     ; None                                                ; 13.118 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[5]  ; NADV       ;
; N/A                                     ; None                                                ; 13.118 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[6]  ; NADV       ;
; N/A                                     ; None                                                ; 13.097 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[4]  ; NADV       ;
; N/A                                     ; None                                                ; 13.072 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                          ; AD[0]  ; NADV       ;
; N/A                                     ; None                                                ; 13.052 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                          ; AD[11] ; NADV       ;
; N/A                                     ; None                                                ; 12.999 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                          ; AD[10] ; NADV       ;
; N/A                                     ; None                                                ; 12.994 ns  ; LATCH_DATA:inst30|DATA[8]$latch                                                       ; AD[8]  ; NADV       ;
; N/A                                     ; None                                                ; 12.993 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                          ; AD[9]  ; NADV       ;
; N/A                                     ; None                                                ; 12.992 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                          ; AD[8]  ; NADV       ;
; N/A                                     ; None                                                ; 12.988 ns  ; LATCH_DATA:inst30|DATA[9]$latch                                                       ; AD[9]  ; NADV       ;
; N/A                                     ; None                                                ; 12.966 ns  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[6] ; AD[6]  ; CLK25M     ;
; N/A                                     ; None                                                ; 12.951 ns  ; LATCH_DATA:inst30|DATA[8]$latch                                                       ; AD[8]  ; NWE        ;
; N/A                                     ; None                                                ; 12.945 ns  ; LATCH_DATA:inst30|DATA[9]$latch                                                       ; AD[9]  ; NWE        ;
; N/A                                     ; None                                                ; 12.905 ns  ; LATCH_DATA:inst30|DATA[4]$latch                                                       ; AD[4]  ; NOE        ;
; N/A                                     ; None                                                ; 12.870 ns  ; LATCH_DATA:inst30|DATA[0]$latch                                                       ; AD[0]  ; NOE        ;
; N/A                                     ; None                                                ; 12.777 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[10] ; NADV       ;
; N/A                                     ; None                                                ; 12.775 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[8]  ; NADV       ;
; N/A                                     ; None                                                ; 12.775 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[9]  ; NADV       ;
; N/A                                     ; None                                                ; 12.767 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[11] ; NADV       ;
; N/A                                     ; None                                                ; 12.765 ns  ; LATCH_DATA:inst30|DATA[4]$latch                                                       ; AD[4]  ; NADV       ;
; N/A                                     ; None                                                ; 12.763 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[12] ; NADV       ;
; N/A                                     ; None                                                ; 12.730 ns  ; LATCH_DATA:inst30|DATA[0]$latch                                                       ; AD[0]  ; NADV       ;
; N/A                                     ; None                                                ; 12.722 ns  ; LATCH_DATA:inst30|DATA[4]$latch                                                       ; AD[4]  ; NWE        ;
; N/A                                     ; None                                                ; 12.711 ns  ; LATCH_DATA:inst30|DATA[15]$latch                                                      ; AD[15] ; NOE        ;
; N/A                                     ; None                                                ; 12.687 ns  ; LATCH_DATA:inst30|DATA[0]$latch                                                       ; AD[0]  ; NWE        ;
; N/A                                     ; None                                                ; 12.686 ns  ; LATCH_DATA:inst30|DATA[12]$latch                                                      ; AD[12] ; NOE        ;
; N/A                                     ; None                                                ; 12.571 ns  ; LATCH_DATA:inst30|DATA[15]$latch                                                      ; AD[15] ; NADV       ;
; N/A                                     ; None                                                ; 12.564 ns  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[2] ; AD[2]  ; CLK25M     ;
; N/A                                     ; None                                                ; 12.557 ns  ; LATCH_DATA:inst30|DATA[1]$latch                                                       ; AD[1]  ; NOE        ;
; N/A                                     ; None                                                ; 12.546 ns  ; LATCH_DATA:inst30|DATA[12]$latch                                                      ; AD[12] ; NADV       ;
; N/A                                     ; None                                                ; 12.528 ns  ; LATCH_DATA:inst30|DATA[15]$latch                                                      ; AD[15] ; NWE        ;
; N/A                                     ; None                                                ; 12.526 ns  ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|q_b[3] ; AD[3]  ; CLK25M     ;
; N/A                                     ; None                                                ; 12.524 ns  ; LATCH_ADDR:inst|CS_RAM_RD                                                             ; AD[0]  ; NADV       ;
; N/A                                     ; None                                                ; 12.503 ns  ; LATCH_DATA:inst30|DATA[12]$latch                                                      ; AD[12] ; NWE        ;
; N/A                                     ; None                                                ; 12.438 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[13] ; NADV       ;
; N/A                                     ; None                                                ; 12.421 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[14] ; NADV       ;
; N/A                                     ; None                                                ; 12.417 ns  ; LATCH_DATA:inst30|DATA[1]$latch                                                       ; AD[1]  ; NADV       ;
; N/A                                     ; None                                                ; 12.401 ns  ; LATCH_ADDR:inst|nCS                                                                   ; AD[15] ; NADV       ;
; N/A                                     ; None                                                ; 12.395 ns  ; LATCH_ADDR:inst|CS_RAM_RD                                                             ; AD[6]  ; NADV       ;
; N/A                                     ; None                                                ; 12.381 ns  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                          ; AD[12] ; NADV       ;
; N/A                                     ; None                                                ; 12.374 ns  ; LATCH_DATA:inst30|DATA[1]$latch                                                       ; AD[1]  ; NWE        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                       ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 13.441 ns       ; NOE  ; AD[2]  ;
; N/A   ; None              ; 13.152 ns       ; NWE  ; AD[2]  ;
; N/A   ; None              ; 13.090 ns       ; NOE  ; AD[3]  ;
; N/A   ; None              ; 12.961 ns       ; NWE  ; AD[3]  ;
; N/A   ; None              ; 12.648 ns       ; NOE  ; AD[6]  ;
; N/A   ; None              ; 12.507 ns       ; NOE  ; AD[1]  ;
; N/A   ; None              ; 12.360 ns       ; NWE  ; AD[6]  ;
; N/A   ; None              ; 12.332 ns       ; NOE  ; AD[4]  ;
; N/A   ; None              ; 12.219 ns       ; NWE  ; AD[1]  ;
; N/A   ; None              ; 12.043 ns       ; NWE  ; AD[4]  ;
; N/A   ; None              ; 11.973 ns       ; NADV ; AD[0]  ;
; N/A   ; None              ; 11.719 ns       ; NOE  ; AD[0]  ;
; N/A   ; None              ; 11.558 ns       ; NADV ; AD[1]  ;
; N/A   ; None              ; 11.549 ns       ; NOE  ; AD[7]  ;
; N/A   ; None              ; 11.548 ns       ; NADV ; AD[2]  ;
; N/A   ; None              ; 11.548 ns       ; NADV ; AD[3]  ;
; N/A   ; None              ; 11.541 ns       ; NOE  ; AD[5]  ;
; N/A   ; None              ; 11.532 ns       ; NWE  ; AD[0]  ;
; N/A   ; None              ; 11.325 ns       ; NADV ; AD[7]  ;
; N/A   ; None              ; 11.325 ns       ; NADV ; AD[5]  ;
; N/A   ; None              ; 11.325 ns       ; NADV ; AD[6]  ;
; N/A   ; None              ; 11.304 ns       ; NADV ; AD[4]  ;
; N/A   ; None              ; 11.261 ns       ; NWE  ; AD[7]  ;
; N/A   ; None              ; 11.253 ns       ; NWE  ; AD[5]  ;
; N/A   ; None              ; 11.148 ns       ; NOE  ; AD[11] ;
; N/A   ; None              ; 11.095 ns       ; NOE  ; AD[10] ;
; N/A   ; None              ; 11.089 ns       ; NOE  ; AD[9]  ;
; N/A   ; None              ; 11.088 ns       ; NOE  ; AD[8]  ;
; N/A   ; None              ; 10.984 ns       ; NADV ; AD[10] ;
; N/A   ; None              ; 10.982 ns       ; NADV ; AD[8]  ;
; N/A   ; None              ; 10.982 ns       ; NADV ; AD[9]  ;
; N/A   ; None              ; 10.974 ns       ; NADV ; AD[11] ;
; N/A   ; None              ; 10.970 ns       ; NADV ; AD[12] ;
; N/A   ; None              ; 10.921 ns       ; NWE  ; AD[11] ;
; N/A   ; None              ; 10.865 ns       ; NWE  ; AD[8]  ;
; N/A   ; None              ; 10.860 ns       ; NWE  ; AD[9]  ;
; N/A   ; None              ; 10.856 ns       ; NWE  ; AD[10] ;
; N/A   ; None              ; 10.716 ns       ; NOE  ; AD[12] ;
; N/A   ; None              ; 10.645 ns       ; NADV ; AD[13] ;
; N/A   ; None              ; 10.628 ns       ; NADV ; AD[14] ;
; N/A   ; None              ; 10.608 ns       ; NADV ; AD[15] ;
; N/A   ; None              ; 10.529 ns       ; NWE  ; AD[12] ;
; N/A   ; None              ; 10.391 ns       ; NOE  ; AD[13] ;
; N/A   ; None              ; 10.374 ns       ; NOE  ; AD[14] ;
; N/A   ; None              ; 10.354 ns       ; NOE  ; AD[15] ;
; N/A   ; None              ; 10.204 ns       ; NWE  ; AD[13] ;
; N/A   ; None              ; 10.187 ns       ; NWE  ; AD[14] ;
; N/A   ; None              ; 10.167 ns       ; NWE  ; AD[15] ;
+-------+-------------------+-----------------+------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                                                                                       ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 1.911 ns  ; NOE    ; LATCH_DATA:inst30|DATA[0]_102                                                                            ; NOE      ;
; N/A                                     ; None                                                ; 1.771 ns  ; NOE    ; LATCH_DATA:inst30|DATA[0]_102                                                                            ; NADV     ;
; N/A                                     ; None                                                ; 1.728 ns  ; NOE    ; LATCH_DATA:inst30|DATA[0]_102                                                                            ; NWE      ;
; N/A                                     ; None                                                ; 1.720 ns  ; NWE    ; LATCH_DATA:inst30|DATA[0]_102                                                                            ; NOE      ;
; N/A                                     ; None                                                ; 1.580 ns  ; NWE    ; LATCH_DATA:inst30|DATA[0]_102                                                                            ; NADV     ;
; N/A                                     ; None                                                ; 1.537 ns  ; NWE    ; LATCH_DATA:inst30|DATA[0]_102                                                                            ; NWE      ;
; N/A                                     ; None                                                ; 1.337 ns  ; NADV   ; LATCH_DATA:inst30|DATA[0]_102                                                                            ; NOE      ;
; N/A                                     ; None                                                ; 1.197 ns  ; NADV   ; LATCH_DATA:inst30|DATA[0]_102                                                                            ; NADV     ;
; N/A                                     ; None                                                ; 1.154 ns  ; NADV   ; LATCH_DATA:inst30|DATA[0]_102                                                                            ; NWE      ;
; N/A                                     ; None                                                ; -0.393 ns ; AD[13] ; LATCH_DATA:inst30|DATA[13]$latch                                                                         ; NOE      ;
; N/A                                     ; None                                                ; -0.436 ns ; AD[3]  ; LATCH_DATA:inst30|DATA[3]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; -0.533 ns ; AD[13] ; LATCH_DATA:inst30|DATA[13]$latch                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -0.576 ns ; AD[13] ; LATCH_DATA:inst30|DATA[13]$latch                                                                         ; NWE      ;
; N/A                                     ; None                                                ; -0.576 ns ; AD[3]  ; LATCH_DATA:inst30|DATA[3]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; -0.581 ns ; AD[12] ; LATCH_DATA:inst30|DATA[12]$latch                                                                         ; NOE      ;
; N/A                                     ; None                                                ; -0.607 ns ; AD[14] ; LATCH_DATA:inst30|DATA[14]$latch                                                                         ; NOE      ;
; N/A                                     ; None                                                ; -0.619 ns ; AD[3]  ; LATCH_DATA:inst30|DATA[3]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; -0.627 ns ; AD[15] ; LATCH_DATA:inst30|DATA[15]$latch                                                                         ; NOE      ;
; N/A                                     ; None                                                ; -0.679 ns ; AD[0]  ; LATCH_DATA:inst30|DATA[0]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; -0.721 ns ; AD[12] ; LATCH_DATA:inst30|DATA[12]$latch                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -0.747 ns ; AD[14] ; LATCH_DATA:inst30|DATA[14]$latch                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -0.764 ns ; AD[12] ; LATCH_DATA:inst30|DATA[12]$latch                                                                         ; NWE      ;
; N/A                                     ; None                                                ; -0.767 ns ; AD[15] ; LATCH_DATA:inst30|DATA[15]$latch                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -0.788 ns ; AD[1]  ; LATCH_DATA:inst30|DATA[1]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; -0.790 ns ; AD[14] ; LATCH_DATA:inst30|DATA[14]$latch                                                                         ; NWE      ;
; N/A                                     ; None                                                ; -0.810 ns ; AD[15] ; LATCH_DATA:inst30|DATA[15]$latch                                                                         ; NWE      ;
; N/A                                     ; None                                                ; -0.815 ns ; AD[2]  ; LATCH_DATA:inst30|DATA[2]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; -0.819 ns ; AD[0]  ; LATCH_DATA:inst30|DATA[0]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; -0.862 ns ; AD[0]  ; LATCH_DATA:inst30|DATA[0]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; -0.914 ns ; AD[4]  ; LATCH_DATA:inst30|DATA[4]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; -0.920 ns ; AD[7]  ; LATCH_DATA:inst30|DATA[7]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; -0.928 ns ; AD[1]  ; LATCH_DATA:inst30|DATA[1]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; -0.955 ns ; AD[2]  ; LATCH_DATA:inst30|DATA[2]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; -0.971 ns ; AD[1]  ; LATCH_DATA:inst30|DATA[1]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; -0.982 ns ; NOE    ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -0.982 ns ; NOE    ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -0.998 ns ; AD[2]  ; LATCH_DATA:inst30|DATA[2]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; -1.054 ns ; AD[4]  ; LATCH_DATA:inst30|DATA[4]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; -1.060 ns ; AD[7]  ; LATCH_DATA:inst30|DATA[7]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; -1.096 ns ; NWE    ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -1.096 ns ; NWE    ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -1.097 ns ; AD[4]  ; LATCH_DATA:inst30|DATA[4]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; -1.103 ns ; AD[7]  ; LATCH_DATA:inst30|DATA[7]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; -1.313 ns ; AD[6]  ; LATCH_DATA:inst30|DATA[6]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; -1.315 ns ; AD[5]  ; LATCH_DATA:inst30|DATA[5]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; -1.379 ns ; AD[8]  ; LATCH_DATA:inst30|DATA[8]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; -1.380 ns ; NOE    ; TEMP:inst8|DOUT[0]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -1.387 ns ; AD[11] ; LATCH_DATA:inst30|DATA[11]$latch                                                                         ; NOE      ;
; N/A                                     ; None                                                ; -1.390 ns ; AD[9]  ; LATCH_DATA:inst30|DATA[9]$latch                                                                          ; NOE      ;
; N/A                                     ; None                                                ; -1.424 ns ; AD[10] ; LATCH_DATA:inst30|DATA[10]$latch                                                                         ; NOE      ;
; N/A                                     ; None                                                ; -1.453 ns ; AD[6]  ; LATCH_DATA:inst30|DATA[6]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; -1.455 ns ; AD[5]  ; LATCH_DATA:inst30|DATA[5]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; -1.496 ns ; AD[6]  ; LATCH_DATA:inst30|DATA[6]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; -1.498 ns ; AD[5]  ; LATCH_DATA:inst30|DATA[5]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; -1.519 ns ; AD[8]  ; LATCH_DATA:inst30|DATA[8]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; -1.527 ns ; AD[11] ; LATCH_DATA:inst30|DATA[11]$latch                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -1.530 ns ; AD[9]  ; LATCH_DATA:inst30|DATA[9]$latch                                                                          ; NADV     ;
; N/A                                     ; None                                                ; -1.562 ns ; AD[8]  ; LATCH_DATA:inst30|DATA[8]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; -1.564 ns ; AD[10] ; LATCH_DATA:inst30|DATA[10]$latch                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -1.570 ns ; AD[11] ; LATCH_DATA:inst30|DATA[11]$latch                                                                         ; NWE      ;
; N/A                                     ; None                                                ; -1.573 ns ; AD[9]  ; LATCH_DATA:inst30|DATA[9]$latch                                                                          ; NWE      ;
; N/A                                     ; None                                                ; -1.604 ns ; NOE    ; TEMP:inst7|DOUT[13]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; -1.606 ns ; NOE    ; TEMP:inst7|DOUT[15]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; -1.607 ns ; AD[10] ; LATCH_DATA:inst30|DATA[10]$latch                                                                         ; NWE      ;
; N/A                                     ; None                                                ; -1.609 ns ; NOE    ; TEMP:inst7|DOUT[12]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; -1.613 ns ; NOE    ; TEMP:inst7|DOUT[14]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; -1.755 ns ; NOE    ; TEMP:inst7|DOUT[2]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -1.779 ns ; NOE    ; TEMP:inst7|DOUT[3]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -1.783 ns ; NWE    ; TEMP:inst7|DOUT[13]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; -1.785 ns ; NWE    ; TEMP:inst7|DOUT[15]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; -1.788 ns ; NWE    ; TEMP:inst7|DOUT[12]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; -1.792 ns ; NWE    ; TEMP:inst7|DOUT[14]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; -1.807 ns ; NOE    ; TEMP:inst7|DOUT[4]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -1.822 ns ; NWE    ; TEMP:inst8|DOUT[0]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -1.964 ns ; NOE    ; TEMP:inst7|DOUT[0]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.193 ns ; NWE    ; TEMP:inst7|DOUT[2]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.201 ns ; NWE    ; TEMP:inst7|DOUT[3]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.213 ns ; NOE    ; TEMP:inst7|DOUT[1]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.224 ns ; NWE    ; TEMP:inst7|DOUT[4]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.261 ns ; NOE    ; TEMP:inst8|DOUT[7]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.262 ns ; NOE    ; TEMP:inst7|DOUT[5]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.271 ns ; NOE    ; TEMP:inst8|DOUT[6]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.308 ns ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[0]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.308 ns ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[1]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.308 ns ; NOE    ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -2.308 ns ; NOE    ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -2.308 ns ; NOE    ; LATCH_ADDR:inst|nCS                                                                                      ; NADV     ;
; N/A                                     ; None                                                ; -2.308 ns ; NOE    ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -2.308 ns ; NOE    ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -2.326 ns ; NOE    ; TEMP:inst8|DOUT[2]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.337 ns ; NOE    ; TEMP:inst8|DOUT[3]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.381 ns ; NOE    ; TEMP:inst8|DOUT[4]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.406 ns ; NWE    ; TEMP:inst7|DOUT[0]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.422 ns ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[0]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.422 ns ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[1]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.422 ns ; NWE    ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -2.422 ns ; NWE    ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -2.422 ns ; NWE    ; LATCH_ADDR:inst|nCS                                                                                      ; NADV     ;
; N/A                                     ; None                                                ; -2.422 ns ; NWE    ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -2.422 ns ; NWE    ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -2.443 ns ; NOE    ; TEMP:inst7|DOUT[10]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; -2.448 ns ; NOE    ; TEMP:inst7|DOUT[11]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; -2.450 ns ; NOE    ; TEMP:inst7|DOUT[8]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.451 ns ; NOE    ; TEMP:inst7|DOUT[9]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.563 ns ; NWE    ; TEMP:inst8|DOUT[6]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.564 ns ; NWE    ; TEMP:inst8|DOUT[7]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.564 ns ; NWE    ; TEMP:inst7|DOUT[5]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.622 ns ; NWE    ; TEMP:inst7|DOUT[10]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; -2.627 ns ; NWE    ; TEMP:inst7|DOUT[11]                                                                                      ; NWE      ;
; N/A                                     ; None                                                ; -2.629 ns ; NWE    ; TEMP:inst7|DOUT[8]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.630 ns ; NWE    ; TEMP:inst7|DOUT[9]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.641 ns ; NWE    ; TEMP:inst7|DOUT[1]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.707 ns ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[2]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.707 ns ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[3]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.707 ns ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[4]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.707 ns ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[5]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.707 ns ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[6]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.707 ns ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[7]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.707 ns ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[8]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.707 ns ; NOE    ; LATCH_ADDR:inst|ADDR_RAM[9]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.748 ns ; NWE    ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_we_reg ; CLK25M   ;
; N/A                                     ; None                                                ; -2.758 ns ; NWE    ; RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~porta_we_reg ; CLK25M   ;
; N/A                                     ; None                                                ; -2.759 ns ; NWE    ; TEMP:inst8|DOUT[3]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.764 ns ; NWE    ; TEMP:inst8|DOUT[2]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.783 ns ; NOE    ; TEMP:inst8|DOUT[1]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.798 ns ; NWE    ; TEMP:inst8|DOUT[4]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.821 ns ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[2]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.821 ns ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[3]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.821 ns ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[4]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.821 ns ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[5]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.821 ns ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[6]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.821 ns ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[7]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.821 ns ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[8]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.821 ns ; NWE    ; LATCH_ADDR:inst|ADDR_RAM[9]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -2.836 ns ; NOE    ; TEMP:inst7|DOUT[6]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -2.987 ns ; NOE    ; TEMP:inst7|DOUT[7]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -3.128 ns ; NWE    ; TEMP:inst7|DOUT[6]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -3.211 ns ; NWE    ; TEMP:inst8|DOUT[1]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -3.290 ns ; NWE    ; TEMP:inst7|DOUT[7]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -3.857 ns ; NOE    ; TEMP:inst8|DOUT[5]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -4.144 ns ; A16    ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -4.159 ns ; NWE    ; TEMP:inst8|DOUT[5]                                                                                       ; NWE      ;
; N/A                                     ; None                                                ; -4.180 ns ; AD[2]  ; LATCH_ADDR:inst|ADDR_RAM[2]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -4.299 ns ; AD[7]  ; LATCH_ADDR:inst|ADDR_RAM[7]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -4.302 ns ; AD[3]  ; LATCH_ADDR:inst|ADDR_RAM[3]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -4.317 ns ; AD[8]  ; LATCH_ADDR:inst|ADDR_RAM[8]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -4.347 ns ; A16    ; LATCH_ADDR:inst|nCS                                                                                      ; NADV     ;
; N/A                                     ; None                                                ; -4.353 ns ; A16    ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -4.411 ns ; AD[1]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -4.450 ns ; A16    ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -4.455 ns ; AD[9]  ; LATCH_ADDR:inst|ADDR_RAM[9]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -4.456 ns ; AD[0]  ; LATCH_ADDR:inst|ADDR_RAM[0]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -4.616 ns ; AD[4]  ; LATCH_ADDR:inst|ADDR_RAM[4]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -4.622 ns ; AD[1]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -4.649 ns ; AD[1]  ; LATCH_ADDR:inst|ADDR_RAM[1]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -4.658 ns ; AD[5]  ; LATCH_ADDR:inst|ADDR_RAM[5]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -4.721 ns ; AD[0]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -4.769 ns ; AD[1]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -4.775 ns ; AD[6]  ; LATCH_ADDR:inst|ADDR_RAM[6]~reg0                                                                         ; NADV     ;
; N/A                                     ; None                                                ; -4.822 ns ; A16    ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -4.921 ns ; A16    ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -4.934 ns ; AD[0]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -5.030 ns ; AD[0]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -5.192 ns ; AD[1]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -5.226 ns ; A16    ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -5.466 ns ; AD[10] ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -5.467 ns ; AD[2]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -5.481 ns ; AD[11] ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -5.504 ns ; AD[0]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -5.546 ns ; AD[1]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -5.807 ns ; AD[0]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -5.895 ns ; AD[2]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -6.019 ns ; AD[14] ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -6.236 ns ; AD[13] ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -6.476 ns ; AD[15] ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -6.485 ns ; AD[12] ; LATCH_ADDR:inst|CS_RAM_WR                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -6.752 ns ; AD[3]  ; LATCH_ADDR:inst|CS_RAM_RD                                                                                ; NADV     ;
; N/A                                     ; None                                                ; -6.781 ns ; AD[3]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.051 ns ; AD[9]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.097 ns ; AD[9]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.254 ns ; AD[11] ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.256 ns ; AD[8]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.300 ns ; AD[11] ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.302 ns ; AD[8]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.307 ns ; AD[9]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.379 ns ; AD[10] ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.397 ns ; AD[4]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.403 ns ; AD[9]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.425 ns ; AD[10] ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.443 ns ; AD[4]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.452 ns ; AD[7]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.498 ns ; AD[7]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.510 ns ; AD[11] ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.512 ns ; AD[8]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.580 ns ; AD[6]  ; LATCH_ADDR:inst|CS_FREQ_RD_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.606 ns ; AD[11] ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.608 ns ; AD[8]  ; LATCH_ADDR:inst|CS_FREQ_WR_H                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.626 ns ; AD[6]  ; LATCH_ADDR:inst|CS_FREQ_WR_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.635 ns ; AD[10] ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; N/A                                     ; None                                                ; -7.653 ns ; AD[4]  ; LATCH_ADDR:inst|CS_FREQ_RD_L                                                                             ; NADV     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                                                                                          ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Aug 05 14:02:03 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "LATCH_DATA:inst30|DATA[0]_102" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[1]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[3]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[6]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[9]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[7]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[4]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[0]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[2]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[5]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[8]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[10]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[11]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[12]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[13]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[14]$latch" is a latch
    Warning: Node "LATCH_DATA:inst30|DATA[15]$latch" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "NWE" is an undefined clock
    Info: Assuming node "NADV" is an undefined clock
    Info: Assuming node "NOE" is a latch enable. Will not compute fmax for this pin.
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst19" as buffer
    Info: Detected ripple clock "LATCH_ADDR:inst|CS_FREQ_WR_L" as buffer
    Info: Detected ripple clock "LATCH_ADDR:inst|CS_FREQ_WR_H" as buffer
    Info: Detected gated clock "LATCH_DATA:inst30|DATA[0]~0" as buffer
    Info: Detected gated clock "inst20" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 4.969 ns for clock "PLL80M:inst6|altpll:altpll_component|_clk1" between source register "phase_acc:inst27|acc[1]" and destination register "phase_acc:inst27|acc[31]"
    Info: Fmax is 198.77 MHz (period= 5.031 ns)
    Info: + Largest register to register requirement is 9.747 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.757 ns
                Info: Clock period of Destination clock "PLL80M:inst6|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.243 ns
                Info: Clock period of Source clock "PLL80M:inst6|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.011 ns
            Info: + Shortest clock path from clock "PLL80M:inst6|altpll:altpll_component|_clk1" to destination register is 2.334 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.334 ns; Loc. = LCFF_X10_Y5_N31; Fanout = 4; REG Node = 'phase_acc:inst27|acc[31]'
                Info: Total cell delay = 0.666 ns ( 28.53 % )
                Info: Total interconnect delay = 1.668 ns ( 71.47 % )
            Info: - Longest clock path from clock "PLL80M:inst6|altpll:altpll_component|_clk1" to source register is 2.323 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.323 ns; Loc. = LCFF_X10_Y6_N3; Fanout = 2; REG Node = 'phase_acc:inst27|acc[1]'
                Info: Total cell delay = 0.666 ns ( 28.67 % )
                Info: Total interconnect delay = 1.657 ns ( 71.33 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.778 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N3; Fanout = 2; REG Node = 'phase_acc:inst27|acc[1]'
        Info: 2: + IC(0.752 ns) + CELL(0.621 ns) = 1.373 ns; Loc. = LCCOMB_X10_Y6_N2; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[1]~35'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.459 ns; Loc. = LCCOMB_X10_Y6_N4; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[2]~37'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.545 ns; Loc. = LCCOMB_X10_Y6_N6; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[3]~39'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.631 ns; Loc. = LCCOMB_X10_Y6_N8; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[4]~41'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.717 ns; Loc. = LCCOMB_X10_Y6_N10; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[5]~43'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.803 ns; Loc. = LCCOMB_X10_Y6_N12; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[6]~45'
        Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 1.993 ns; Loc. = LCCOMB_X10_Y6_N14; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[7]~47'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.079 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[8]~49'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.165 ns; Loc. = LCCOMB_X10_Y6_N18; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[9]~51'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.251 ns; Loc. = LCCOMB_X10_Y6_N20; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[10]~53'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.337 ns; Loc. = LCCOMB_X10_Y6_N22; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[11]~55'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.423 ns; Loc. = LCCOMB_X10_Y6_N24; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[12]~57'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.509 ns; Loc. = LCCOMB_X10_Y6_N26; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[13]~59'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.595 ns; Loc. = LCCOMB_X10_Y6_N28; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[14]~61'
        Info: 16: + IC(0.000 ns) + CELL(0.175 ns) = 2.770 ns; Loc. = LCCOMB_X10_Y6_N30; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[15]~63'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.856 ns; Loc. = LCCOMB_X10_Y5_N0; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[16]~65'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.942 ns; Loc. = LCCOMB_X10_Y5_N2; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[17]~67'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.028 ns; Loc. = LCCOMB_X10_Y5_N4; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[18]~69'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.114 ns; Loc. = LCCOMB_X10_Y5_N6; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[19]~71'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.200 ns; Loc. = LCCOMB_X10_Y5_N8; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[20]~73'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.286 ns; Loc. = LCCOMB_X10_Y5_N10; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[21]~75'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.372 ns; Loc. = LCCOMB_X10_Y5_N12; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[22]~77'
        Info: 24: + IC(0.000 ns) + CELL(0.190 ns) = 3.562 ns; Loc. = LCCOMB_X10_Y5_N14; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[23]~79'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 3.648 ns; Loc. = LCCOMB_X10_Y5_N16; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[24]~81'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.734 ns; Loc. = LCCOMB_X10_Y5_N18; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[25]~83'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.820 ns; Loc. = LCCOMB_X10_Y5_N20; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[26]~85'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.906 ns; Loc. = LCCOMB_X10_Y5_N22; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[27]~87'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.992 ns; Loc. = LCCOMB_X10_Y5_N24; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[28]~89'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.078 ns; Loc. = LCCOMB_X10_Y5_N26; Fanout = 2; COMB Node = 'phase_acc:inst27|acc[29]~91'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.164 ns; Loc. = LCCOMB_X10_Y5_N28; Fanout = 1; COMB Node = 'phase_acc:inst27|acc[30]~93'
        Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 4.670 ns; Loc. = LCCOMB_X10_Y5_N30; Fanout = 1; COMB Node = 'phase_acc:inst27|acc[31]~94'
        Info: 33: + IC(0.000 ns) + CELL(0.108 ns) = 4.778 ns; Loc. = LCFF_X10_Y5_N31; Fanout = 4; REG Node = 'phase_acc:inst27|acc[31]'
        Info: Total cell delay = 4.026 ns ( 84.26 % )
        Info: Total interconnect delay = 0.752 ns ( 15.74 % )
Info: Slack time is 15 ps for clock "PLL80M:inst6|altpll:altpll_component|_clk2" between source register "phase_acc:inst27|acc[30]" and destination memory "RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8"
    Info: + Largest register to memory requirement is 2.293 ns
        Info: + Setup relationship between source and destination is 2.500 ns
            Info: + Latch edge is 10.257 ns
                Info: Clock period of Destination clock "PLL80M:inst6|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.257 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.757 ns
                Info: Clock period of Source clock "PLL80M:inst6|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.143 ns
            Info: + Shortest clock path from clock "PLL80M:inst6|altpll:altpll_component|_clk2" to destination memory is 2.477 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6|altpll:altpll_component|_clk2'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.762 ns) + CELL(0.878 ns) = 2.477 ns; Loc. = M4K_X11_Y5; Fanout = 4; MEM Node = 'RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8'
                Info: Total cell delay = 0.878 ns ( 35.45 % )
                Info: Total interconnect delay = 1.599 ns ( 64.55 % )
            Info: - Longest clock path from clock "PLL80M:inst6|altpll:altpll_component|_clk1" to source register is 2.334 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.334 ns; Loc. = LCFF_X10_Y5_N29; Fanout = 4; REG Node = 'phase_acc:inst27|acc[30]'
                Info: Total cell delay = 0.666 ns ( 28.53 % )
                Info: Total interconnect delay = 1.668 ns ( 71.47 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 2.278 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y5_N29; Fanout = 4; REG Node = 'phase_acc:inst27|acc[30]'
        Info: 2: + IC(2.102 ns) + CELL(0.176 ns) = 2.278 ns; Loc. = M4K_X11_Y5; Fanout = 4; MEM Node = 'RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8'
        Info: Total cell delay = 0.176 ns ( 7.73 % )
        Info: Total interconnect delay = 2.102 ns ( 92.27 % )
Info: No valid register-to-register data paths exist for clock "CLK25M"
Info: Clock "NWE" has Internal fmax of 62.63 MHz between source register "LATCH_DATA:inst30|DATA[0]_102" and destination register "TEMP:inst7|DOUT[0]" (period= 15.968 ns)
    Info: + Longest register to register delay is 3.856 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y2_N18; Fanout = 27; REG Node = 'LATCH_DATA:inst30|DATA[0]_102'
        Info: 2: + IC(1.563 ns) + CELL(0.615 ns) = 2.178 ns; Loc. = LCCOMB_X12_Y4_N4; Fanout = 1; COMB Node = 'choose1:inst9|DOUT[0]~39'
        Info: 3: + IC(0.370 ns) + CELL(0.616 ns) = 3.164 ns; Loc. = LCCOMB_X12_Y4_N0; Fanout = 2; COMB Node = 'choose1:inst9|DOUT[0]~41'
        Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.748 ns; Loc. = LCCOMB_X12_Y4_N22; Fanout = 1; COMB Node = 'TEMP:inst7|DOUT[0]~feeder'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.856 ns; Loc. = LCFF_X12_Y4_N23; Fanout = 2; REG Node = 'TEMP:inst7|DOUT[0]'
        Info: Total cell delay = 1.545 ns ( 40.07 % )
        Info: Total interconnect delay = 2.311 ns ( 59.93 % )
    Info: - Smallest clock skew is -4.168 ns
        Info: + Shortest clock path from clock "NWE" to destination register is 2.759 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'NWE~clkctrl'
            Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X12_Y4_N23; Fanout = 2; REG Node = 'TEMP:inst7|DOUT[0]'
            Info: Total cell delay = 1.776 ns ( 64.37 % )
            Info: Total interconnect delay = 0.983 ns ( 35.63 % )
        Info: - Longest clock path from clock "NWE" to source register is 6.927 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'
            Info: 2: + IC(1.940 ns) + CELL(0.206 ns) = 3.256 ns; Loc. = LCCOMB_X14_Y4_N24; Fanout = 1; COMB Node = 'LATCH_DATA:inst30|DATA[0]~0'
            Info: 3: + IC(2.092 ns) + CELL(0.000 ns) = 5.348 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_DATA:inst30|DATA[0]~0clkctrl'
            Info: 4: + IC(1.373 ns) + CELL(0.206 ns) = 6.927 ns; Loc. = LCCOMB_X12_Y2_N18; Fanout = 27; REG Node = 'LATCH_DATA:inst30|DATA[0]_102'
            Info: Total cell delay = 1.522 ns ( 21.97 % )
            Info: Total interconnect delay = 5.405 ns ( 78.03 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Minimum slack time is 1.155 ns for clock "PLL80M:inst6|altpll:altpll_component|_clk1" between source register "phase_acc:inst27|acc[17]" and destination register "phase_acc:inst27|acc[17]"
    Info: + Shortest register to register delay is 1.157 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y5_N3; Fanout = 2; REG Node = 'phase_acc:inst27|acc[17]'
        Info: 2: + IC(0.434 ns) + CELL(0.615 ns) = 1.049 ns; Loc. = LCCOMB_X10_Y5_N2; Fanout = 1; COMB Node = 'phase_acc:inst27|acc[17]~66'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.157 ns; Loc. = LCFF_X10_Y5_N3; Fanout = 2; REG Node = 'phase_acc:inst27|acc[17]'
        Info: Total cell delay = 0.723 ns ( 62.49 % )
        Info: Total interconnect delay = 0.434 ns ( 37.51 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.243 ns
                Info: Clock period of Destination clock "PLL80M:inst6|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.243 ns
                Info: Clock period of Source clock "PLL80M:inst6|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.243 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL80M:inst6|altpll:altpll_component|_clk1" to destination register is 2.334 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.334 ns; Loc. = LCFF_X10_Y5_N3; Fanout = 2; REG Node = 'phase_acc:inst27|acc[17]'
                Info: Total cell delay = 0.666 ns ( 28.53 % )
                Info: Total interconnect delay = 1.668 ns ( 71.47 % )
            Info: - Shortest clock path from clock "PLL80M:inst6|altpll:altpll_component|_clk1" to source register is 2.334 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6|altpll:altpll_component|_clk1'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.334 ns; Loc. = LCFF_X10_Y5_N3; Fanout = 2; REG Node = 'phase_acc:inst27|acc[17]'
                Info: Total cell delay = 0.666 ns ( 28.53 % )
                Info: Total interconnect delay = 1.668 ns ( 71.47 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 2.943 ns for clock "PLL80M:inst6|altpll:altpll_component|_clk2" between source memory "RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3" and destination memory "RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0"
    Info: + Shortest memory to memory delay is 2.931 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = 'RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = 'RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0'
        Info: Total cell delay = 2.931 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is -0.012 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.257 ns
                Info: Clock period of Destination clock "PLL80M:inst6|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.257 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.257 ns
                Info: Clock period of Source clock "PLL80M:inst6|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.257 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is -0.019 ns
            Info: + Longest clock path from clock "PLL80M:inst6|altpll:altpll_component|_clk2" to destination memory is 2.421 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6|altpll:altpll_component|_clk2'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.769 ns) + CELL(0.815 ns) = 2.421 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = 'RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0'
                Info: Total cell delay = 0.815 ns ( 33.66 % )
                Info: Total interconnect delay = 1.606 ns ( 66.34 % )
            Info: - Shortest clock path from clock "PLL80M:inst6|altpll:altpll_component|_clk2" to source memory is 2.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6|altpll:altpll_component|_clk2'
                Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(0.769 ns) + CELL(0.834 ns) = 2.440 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = 'RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3'
                Info: Total cell delay = 0.834 ns ( 34.18 % )
                Info: Total interconnect delay = 1.606 ns ( 65.82 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: + Micro hold delay of destination is 0.267 ns
Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock "NWE" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "TEMP:inst7|DOUT[11]" and destination pin or register "FREW:inst1|74273:inst9|16" for clock "NWE" (Hold time is 3.657 ns)
    Info: + Largest clock skew is 4.617 ns
        Info: + Longest clock path from clock "NWE" to destination register is 7.373 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'
            Info: 2: + IC(1.998 ns) + CELL(0.206 ns) = 3.314 ns; Loc. = LCCOMB_X15_Y1_N30; Fanout = 1; COMB Node = 'inst20'
            Info: 3: + IC(2.555 ns) + CELL(0.000 ns) = 5.869 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'inst20~clkctrl'
            Info: 4: + IC(0.838 ns) + CELL(0.666 ns) = 7.373 ns; Loc. = LCFF_X18_Y3_N25; Fanout = 3; REG Node = 'FREW:inst1|74273:inst9|16'
            Info: Total cell delay = 1.982 ns ( 26.88 % )
            Info: Total interconnect delay = 5.391 ns ( 73.12 % )
        Info: - Shortest clock path from clock "NWE" to source register is 2.756 ns
            Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'NWE~clkctrl'
            Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.756 ns; Loc. = LCFF_X17_Y3_N15; Fanout = 2; REG Node = 'TEMP:inst7|DOUT[11]'
            Info: Total cell delay = 1.776 ns ( 64.44 % )
            Info: Total interconnect delay = 0.980 ns ( 35.56 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.962 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N15; Fanout = 2; REG Node = 'TEMP:inst7|DOUT[11]'
        Info: 2: + IC(0.648 ns) + CELL(0.206 ns) = 0.854 ns; Loc. = LCCOMB_X18_Y3_N24; Fanout = 1; COMB Node = 'FREW:inst1|74273:inst9|16~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.962 ns; Loc. = LCFF_X18_Y3_N25; Fanout = 3; REG Node = 'FREW:inst1|74273:inst9|16'
        Info: Total cell delay = 0.314 ns ( 32.64 % )
        Info: Total interconnect delay = 0.648 ns ( 67.36 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "LATCH_ADDR:inst|CS_FREQ_RD_H" (data pin = "AD[15]", clock pin = "NADV") is 9.074 ns
    Info: + Longest pin to register delay is 11.874 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'AD[15]'
        Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOC_X9_Y0_N0; Fanout = 3; COMB Node = 'AD~0'
        Info: 3: + IC(6.203 ns) + CELL(0.580 ns) = 7.707 ns; Loc. = LCCOMB_X12_Y4_N8; Fanout = 2; COMB Node = 'LATCH_ADDR:inst|Equal0~0'
        Info: 4: + IC(1.399 ns) + CELL(0.206 ns) = 9.312 ns; Loc. = LCCOMB_X8_Y2_N28; Fanout = 2; COMB Node = 'LATCH_ADDR:inst|Equal0~3'
        Info: 5: + IC(1.808 ns) + CELL(0.646 ns) = 11.766 ns; Loc. = LCCOMB_X15_Y1_N2; Fanout = 1; COMB Node = 'LATCH_ADDR:inst|CS_FREQ_RD_H~1'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 11.874 ns; Loc. = LCFF_X15_Y1_N3; Fanout = 3; REG Node = 'LATCH_ADDR:inst|CS_FREQ_RD_H'
        Info: Total cell delay = 2.464 ns ( 20.75 % )
        Info: Total interconnect delay = 9.410 ns ( 79.25 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "NADV" to destination register is 2.760 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'NADV'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G4; Fanout = 15; COMB Node = 'NADV~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.760 ns; Loc. = LCFF_X15_Y1_N3; Fanout = 3; REG Node = 'LATCH_ADDR:inst|CS_FREQ_RD_H'
        Info: Total cell delay = 1.776 ns ( 64.35 % )
        Info: Total interconnect delay = 0.984 ns ( 35.65 % )
Info: tco from clock "NADV" to destination pin "AD[2]" through register "FREW:inst1|74273:inst|17" is 17.904 ns
    Info: + Longest clock path from clock "NADV" to source register is 8.026 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'NADV'
        Info: 2: + IC(1.913 ns) + CELL(0.970 ns) = 3.993 ns; Loc. = LCFF_X15_Y1_N5; Fanout = 2; REG Node = 'LATCH_ADDR:inst|CS_FREQ_WR_L'
        Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 4.386 ns; Loc. = LCCOMB_X15_Y1_N4; Fanout = 1; COMB Node = 'inst19'
        Info: 4: + IC(2.133 ns) + CELL(0.000 ns) = 6.519 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'inst19~clkctrl'
        Info: 5: + IC(0.841 ns) + CELL(0.666 ns) = 8.026 ns; Loc. = LCFF_X10_Y4_N3; Fanout = 3; REG Node = 'FREW:inst1|74273:inst|17'
        Info: Total cell delay = 3.139 ns ( 39.11 % )
        Info: Total interconnect delay = 4.887 ns ( 60.89 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.574 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N3; Fanout = 3; REG Node = 'FREW:inst1|74273:inst|17'
        Info: 2: + IC(0.449 ns) + CELL(0.624 ns) = 1.073 ns; Loc. = LCCOMB_X10_Y4_N10; Fanout = 2; COMB Node = 'choose:inst13|DOUT[2]~22'
        Info: 3: + IC(2.216 ns) + CELL(0.615 ns) = 3.904 ns; Loc. = LCCOMB_X18_Y2_N6; Fanout = 1; COMB Node = 'choose1:inst9|DOUT[2]~49'
        Info: 4: + IC(2.440 ns) + CELL(3.230 ns) = 9.574 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'AD[2]'
        Info: Total cell delay = 4.469 ns ( 46.68 % )
        Info: Total interconnect delay = 5.105 ns ( 53.32 % )
Info: Longest tpd from source pin "NOE" to destination pin "AD[2]" is 13.441 ns
    Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 16; CLK Node = 'NOE'
    Info: 2: + IC(1.712 ns) + CELL(0.206 ns) = 3.028 ns; Loc. = LCCOMB_X14_Y4_N2; Fanout = 8; COMB Node = 'choose:inst13|process_0~0'
    Info: 3: + IC(1.261 ns) + CELL(0.651 ns) = 4.940 ns; Loc. = LCCOMB_X10_Y4_N10; Fanout = 2; COMB Node = 'choose:inst13|DOUT[2]~22'
    Info: 4: + IC(2.216 ns) + CELL(0.615 ns) = 7.771 ns; Loc. = LCCOMB_X18_Y2_N6; Fanout = 1; COMB Node = 'choose1:inst9|DOUT[2]~49'
    Info: 5: + IC(2.440 ns) + CELL(3.230 ns) = 13.441 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'AD[2]'
    Info: Total cell delay = 5.812 ns ( 43.24 % )
    Info: Total interconnect delay = 7.629 ns ( 56.76 % )
Info: th for register "LATCH_DATA:inst30|DATA[0]_102" (data pin = "NOE", clock pin = "NOE") is 1.911 ns
    Info: + Longest clock path from clock "NOE" to destination register is 7.110 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 16; CLK Node = 'NOE'
        Info: 2: + IC(1.705 ns) + CELL(0.624 ns) = 3.439 ns; Loc. = LCCOMB_X14_Y4_N24; Fanout = 1; COMB Node = 'LATCH_DATA:inst30|DATA[0]~0'
        Info: 3: + IC(2.092 ns) + CELL(0.000 ns) = 5.531 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_DATA:inst30|DATA[0]~0clkctrl'
        Info: 4: + IC(1.373 ns) + CELL(0.206 ns) = 7.110 ns; Loc. = LCCOMB_X12_Y2_N18; Fanout = 27; REG Node = 'LATCH_DATA:inst30|DATA[0]_102'
        Info: Total cell delay = 1.940 ns ( 27.29 % )
        Info: Total interconnect delay = 5.170 ns ( 72.71 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.199 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 16; CLK Node = 'NOE'
        Info: 2: + IC(1.698 ns) + CELL(0.206 ns) = 3.014 ns; Loc. = LCCOMB_X14_Y4_N22; Fanout = 1; COMB Node = 'LATCH_DATA:inst30|process_0~0'
        Info: 3: + IC(1.539 ns) + CELL(0.646 ns) = 5.199 ns; Loc. = LCCOMB_X12_Y2_N18; Fanout = 27; REG Node = 'LATCH_DATA:inst30|DATA[0]_102'
        Info: Total cell delay = 1.962 ns ( 37.74 % )
        Info: Total interconnect delay = 3.237 ns ( 62.26 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Tue Aug 05 14:02:03 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:02


