<stg><name>L_drain_IO_L3_out</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="10" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="11" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(float* %L, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* %L_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3  %L_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %L_offset)

]]></Node>
<StgValue><ssdm name="L_offset_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4  %tmp = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %L_offset_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="63" op_0_bw="62">
<![CDATA[
entry:5  %zext_ln548_cast_i = zext i62 %tmp to i63

]]></Node>
<StgValue><ssdm name="zext_ln548_cast_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(float* %L, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:8  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln555"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %p_094_0_i = phi i4 [ 0, %entry ], [ %c0_V, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="p_094_0_i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln555 = icmp eq i4 %p_094_0_i, -5

]]></Node>
<StgValue><ssdm name="icmp_ln555"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %c0_V = add i4 %p_094_0_i, 1

]]></Node>
<StgValue><ssdm name="c0_V"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln555, label %.exit, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln555"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.i:0  %zext_ln555 = zext i4 %p_094_0_i to i5

]]></Node>
<StgValue><ssdm name="zext_ln555"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.i:1  %shl_ln_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_094_0_i, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln_i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:2  %zext_ln1352 = zext i8 %shl_ln_i to i9

]]></Node>
<StgValue><ssdm name="zext_ln1352"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.preheader.i:3  %shl_ln1352_1_i = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %p_094_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1352_1_i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="6">
<![CDATA[
.preheader.preheader.i:4  %zext_ln1352_1 = zext i6 %shl_ln1352_1_i to i9

]]></Node>
<StgValue><ssdm name="zext_ln1352_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.i:5  %ret_V = sub i9 %zext_ln1352, %zext_ln1352_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="37" op_0_bw="9">
<![CDATA[
.preheader.preheader.i:6  %sext_ln1352 = sext i9 %ret_V to i37

]]></Node>
<StgValue><ssdm name="sext_ln1352"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="38" op_0_bw="37">
<![CDATA[
.preheader.preheader.i:7  %lhs_V = zext i37 %sext_ln1352 to i38

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:8  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln555" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln777"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i:0  %p_065_0_in_i = phi i5 [ %c1_V, %hls_label_1 ], [ %zext_ln555, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="p_065_0_in_i"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:1  %icmp_ln557 = icmp eq i5 %p_065_0_in_i, 11

]]></Node>
<StgValue><ssdm name="icmp_ln557"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_526 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 11, i64 0)

]]></Node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:3  br i1 %icmp_ln557, label %.loopexit.loopexit, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_1:0  %c1_V = add i5 %p_065_0_in_i, 1

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="38" op_0_bw="5">
<![CDATA[
hls_label_1:4  %rhs_V = zext i5 %c1_V to i38

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
hls_label_1:5  %ret_V_1 = add nsw i38 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="63" op_0_bw="38">
<![CDATA[
hls_label_1:6  %zext_ln565 = zext i38 %ret_V_1 to i63

]]></Node>
<StgValue><ssdm name="zext_ln565"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
hls_label_1:7  %add_ln565 = add i63 %zext_ln548_cast_i, %zext_ln565

]]></Node>
<StgValue><ssdm name="add_ln565"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="63">
<![CDATA[
hls_label_1:8  %zext_ln565_1 = zext i63 %add_ln565 to i64

]]></Node>
<StgValue><ssdm name="zext_ln565_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_1:9  %L_addr = getelementptr float* %L, i64 %zext_ln565_1

]]></Node>
<StgValue><ssdm name="L_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:3  %tmp_1063 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_L_drain_local_in_V)

]]></Node>
<StgValue><ssdm name="tmp_1063"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:10  %L_addr_i_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %L_addr, i32 1)

]]></Node>
<StgValue><ssdm name="L_addr_i_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
hls_label_1:11  call void @_ssdm_op_Write.m_axi.floatP(float* %L_addr, float %tmp_1063, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln565"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_1:12  %L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)

]]></Node>
<StgValue><ssdm name="L_addr_i_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_1:12  %L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)

]]></Node>
<StgValue><ssdm name="L_addr_i_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="52" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_1:12  %L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)

]]></Node>
<StgValue><ssdm name="L_addr_i_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="53" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_1:12  %L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)

]]></Node>
<StgValue><ssdm name="L_addr_i_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="54" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="55" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln558"/></StgValue>
</operation>

<operation id="56" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_1:12  %L_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %L_addr)

]]></Node>
<StgValue><ssdm name="L_addr_i_resp"/></StgValue>
</operation>

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:13  %empty_527 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln557" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:14  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln557"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
