`timescale 1ns/100ps

module tb_proyecto2 ();

	reg Mclk;
	reg nReset;
	reg Data_Available;
	reg [7:0] BUS_IN;
	reg Read_RQ;
	reg SPI_MISO;
	reg [7:0] Address;
	reg rdreq;
	reg wrreq;
	
	wire [120:0] BUS_OUT;
	wire SPI_clk;
	wire SPI_CS;
	wire SPI_MOSI;
	wire [7:0] q;
	wire empty;
	wire almost_full;

	proyecto2 U0 (.Mclk(Mclk),.nReset(nReset),.Data_Available(Data_Available),.BUS_IN(BUS_IN),.Read_RQ(Read_RQ),.BUS_OUT(BUS_OUT),.SPI_clk(SPI_clk),.SPI_CS(SPI_CS),.SPI_MOSI(SPI_MOSI),.SPI_MISO(SPI_MISO),.Address(Address),.rdreq(rdreq),.wrreq(wrreq),.q(q),.empty(empty),.almost_full(almost_full));

	initial begin
		nReset = 0;
		Data_Available = 0;
		BUS_IN = 8'h00;
		Read_RQ = 0;
		SPI_MISO = 0;
		Address = 8'h0;
		rdreq = 0;
		wrreq = 0;		
	end
	
	
endmodule
