{
  "Top": "FIR_HLS",
  "RtlTop": "FIR_HLS",
  "RtlPrefix": "",
  "RtlSubPrefix": "FIR_HLS_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<short, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<short, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "FIR_HLS"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "795",
    "Latency": "794"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FIR_HLS",
    "Version": "1.0",
    "DisplayName": "Fir_hls",
    "Revision": "2114310635",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_FIR_HLS_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_normal_DSP.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_DSP_normal.dat",
      "..\/..\/..\/..\/Matlab\/TS_DSP_normal.res"
    ],
    "Vhdl": [
      "impl\/vhdl\/FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_28_1.vhd",
      "impl\/vhdl\/FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_28_1_b_FIR_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_32_2.vhd",
      "impl\/vhdl\/FIR_HLS_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/FIR_HLS_mac_muladd_16s_14s_32s_32_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_regslice_both.vhd",
      "impl\/vhdl\/FIR_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_28_1.v",
      "impl\/verilog\/FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_28_1_b_FIR_ROM_AUTO_1R.dat",
      "impl\/verilog\/FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_28_1_b_FIR_ROM_AUTO_1R.v",
      "impl\/verilog\/FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_32_2.v",
      "impl\/verilog\/FIR_HLS_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.v",
      "impl\/verilog\/FIR_HLS_mac_muladd_16s_14s_32s_32_4_1.v",
      "impl\/verilog\/FIR_HLS_regslice_both.v",
      "impl\/verilog\/FIR_HLS.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/FIR_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FIR_HLS",
      "BindInstances": "H_filter_FIR_U",
      "Instances": [
        {
          "ModuleName": "FIR_HLS_Pipeline_VITIS_LOOP_28_1",
          "InstanceName": "grp_FIR_HLS_Pipeline_VITIS_LOOP_28_1_fu_72",
          "BindInstances": "icmp_ln28_fu_90_p2 add_ln28_fu_96_p2 sub_ln29_fu_107_p2 mac_muladd_16s_14s_32s_32_4_1_U1 mac_muladd_16s_14s_32s_32_4_1_U1 mac_muladd_16s_14s_32s_32_4_1_U1 b_FIR_U"
        },
        {
          "ModuleName": "FIR_HLS_Pipeline_VITIS_LOOP_32_2",
          "InstanceName": "grp_FIR_HLS_Pipeline_VITIS_LOOP_32_2_fu_81",
          "BindInstances": "icmp_ln32_fu_66_p2 add_ln33_fu_88_p2 add_ln32_fu_77_p2"
        }
      ]
    },
    "Info": {
      "FIR_HLS_Pipeline_VITIS_LOOP_28_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_HLS_Pipeline_VITIS_LOOP_32_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_HLS_Pipeline_VITIS_LOOP_28_1": {
        "Latency": {
          "LatencyBest": "397",
          "LatencyAvg": "397",
          "LatencyWorst": "397",
          "PipelineII": "393",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.440"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_28_1",
            "TripCount": "392",
            "Latency": "395",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "115",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "136",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_HLS_Pipeline_VITIS_LOOP_32_2": {
        "Latency": {
          "LatencyBest": "393",
          "LatencyAvg": "393",
          "LatencyWorst": "393",
          "PipelineII": "392",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_32_2",
            "TripCount": "391",
            "Latency": "391",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "86",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_HLS": {
        "Latency": {
          "LatencyBest": "794",
          "LatencyAvg": "794",
          "LatencyWorst": "794",
          "PipelineII": "795",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.474"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "174",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "330",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-19 17:35:10 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
