#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x646d74f5cd60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x646d74f19b80 .enum4 (1)
   "SRC1_REG1" 1'b0,
   "SRC1_PC" 1'b1
 ;
enum0x646d74f1a4e0 .enum4 (1)
   "SRC2_REG2" 1'b0,
   "SRC2_IMM" 1'b1
 ;
enum0x646d74f4e340 .enum4 (2)
   "WRSRC_ALURES" 2'b00,
   "WRSRC_MEMREAD" 2'b01,
   "WRSRC_PC4" 2'b10
 ;
enum0x646d74f4e990 .enum4 (4)
   "ALU_NOP" 4'b0000,
   "ALU_ADD" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_XOR" 4'b0011,
   "ALU_OR" 4'b0100,
   "ALU_AND" 4'b0101,
   "ALU_SL" 4'b0110,
   "ALU_SRL" 4'b0111,
   "ALU_SRA" 4'b1000,
   "ALU_LT" 4'b1001,
   "ALU_LTU" 4'b1010,
   "ALU_LUI" 4'b1011
 ;
enum0x646d74f4fa10 .enum4 (3)
   "BR_NOP" 3'b000,
   "BR_EQ" 3'b001,
   "BR_NE" 3'b010,
   "BR_LT" 3'b011,
   "BR_GE" 3'b100,
   "BR_LTU" 3'b101,
   "BR_GEU" 3'b110
 ;
enum0x646d74f50500 .enum4 (4)
   "MEM_NOP" 4'b0000,
   "MEM_SB" 4'b0001,
   "MEM_SH" 4'b0010,
   "MEM_SW" 4'b0011,
   "MEM_LB" 4'b0100,
   "MEM_LH" 4'b0101,
   "MEM_LW" 4'b0110,
   "MEM_LBU" 4'b0111,
   "MEM_LHU" 4'b1000
 ;
enum0x646d74f64850 .enum4 (2)
   "FWD_SRC_ID" 2'b00,
   "FWD_SRC_MEM" 2'b01,
   "FWD_SRC_WB" 2'b10
 ;
S_0x646d74f5b3e0 .scope module, "ex_mem_register_tb" "ex_mem_register_tb" 3 3;
 .timescale -9 -12;
P_0x646d74f5b820 .param/l "CLK_PERIOD" 1 3 6, +C4<00000000000000000000000000001010>;
enum0x646d74f64f20 .enum4 (2)
   "WRSRC_ALURES" 2'b00,
   "WRSRC_MEMREAD" 2'b01,
   "WRSRC_PC4" 2'b10
 ;
enum0x646d74f65530 .enum4 (1)
   "SRC1_REG1" 1'b0,
   "SRC1_PC" 1'b1
 ;
enum0x646d74f65a20 .enum4 (1)
   "SRC2_REG2" 1'b0,
   "SRC2_IMM" 1'b1
 ;
enum0x646d74f65f30 .enum4 (4)
   "ALU_NOP" 4'b0000,
   "ALU_ADD" 4'b0001,
   "ALU_SUB" 4'b0010,
   "ALU_XOR" 4'b0011,
   "ALU_OR" 4'b0100,
   "ALU_AND" 4'b0101,
   "ALU_SL" 4'b0110,
   "ALU_SRL" 4'b0111,
   "ALU_SRA" 4'b1000,
   "ALU_LT" 4'b1001,
   "ALU_LTU" 4'b1010,
   "ALU_LUI" 4'b1011
 ;
enum0x646d74f66fa0 .enum4 (3)
   "BR_NOP" 3'b000,
   "BR_EQ" 3'b001,
   "BR_NE" 3'b010,
   "BR_LT" 3'b011,
   "BR_GE" 3'b100,
   "BR_LTU" 3'b101,
   "BR_GEU" 3'b110
 ;
enum0x646d74f67a90 .enum4 (4)
   "MEM_NOP" 4'b0000,
   "MEM_SB" 4'b0001,
   "MEM_SH" 4'b0010,
   "MEM_SW" 4'b0011,
   "MEM_LB" 4'b0100,
   "MEM_LH" 4'b0101,
   "MEM_LW" 4'b0110,
   "MEM_LBU" 4'b0111,
   "MEM_LHU" 4'b1000
 ;
enum0x646d74f687e0 .enum4 (2)
   "FWD_SRC_ID" 2'b00,
   "FWD_SRC_MEM" 2'b01,
   "FWD_SRC_WB" 2'b10
 ;
v0x646d74f5b980_0 .var "alu_result_ex", 31 0;
v0x646d74f96740_0 .net "alu_result_mem", 31 0, v0x646d74f74630_0;  1 drivers
v0x646d74f967e0_0 .var "clear", 0 0;
v0x646d74f96880_0 .var "clk", 0 0;
v0x646d74f96950_0 .var "enable", 0 0;
v0x646d74f969f0_0 .var "mem_ctrl_ex", 3 0;
v0x646d74f96ac0_0 .net "mem_ctrl_mem", 3 0, v0x646d74f95920_0;  1 drivers
v0x646d74f96b90_0 .var "mem_data_in_ex", 31 0;
v0x646d74f96c60_0 .net "mem_data_in_mem", 31 0, v0x646d74f95ae0_0;  1 drivers
v0x646d74f96d30_0 .var "mem_do_write_ctrl_ex", 0 0;
v0x646d74f96e00_0 .net "mem_do_write_ctrl_mem", 0 0, v0x646d74f95c80_0;  1 drivers
v0x646d74f96ed0_0 .var "pc_plus4_ex", 31 0;
v0x646d74f96fa0_0 .net "pc_plus4_mem", 31 0, v0x646d74f95e20_0;  1 drivers
v0x646d74f97070_0 .var "reg_do_write_ctrl_ex", 0 0;
v0x646d74f97140_0 .net "reg_do_write_ctrl_mem", 0 0, v0x646d74f95fc0_0;  1 drivers
v0x646d74f97210_0 .var "reg_wr_src_ctrl_ex", 1 0;
v0x646d74f972e0_0 .net "reg_wr_src_ctrl_mem", 1 0, v0x646d74f96160_0;  1 drivers
v0x646d74f973b0_0 .var "wr_reg_idx_ex", 4 0;
v0x646d74f97480_0 .net "wr_reg_idx_mem", 4 0, v0x646d74f96320_0;  1 drivers
S_0x646d74f5ae80 .scope module, "dut" "ex_mem_register" 3 23, 4 3 0, S_0x646d74f5b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "reg_do_write_ctrl_ex";
    .port_info 4 /INPUT 2 "reg_wr_src_ctrl_ex";
    .port_info 5 /INPUT 1 "mem_do_write_ctrl_ex";
    .port_info 6 /INPUT 4 "mem_ctrl_ex";
    .port_info 7 /INPUT 32 "pc_plus4_ex";
    .port_info 8 /INPUT 32 "alu_result_ex";
    .port_info 9 /INPUT 32 "mem_data_in_ex";
    .port_info 10 /INPUT 5 "wr_reg_idx_ex";
    .port_info 11 /OUTPUT 1 "reg_do_write_ctrl_mem";
    .port_info 12 /OUTPUT 2 "reg_wr_src_ctrl_mem";
    .port_info 13 /OUTPUT 1 "mem_do_write_ctrl_mem";
    .port_info 14 /OUTPUT 4 "mem_ctrl_mem";
    .port_info 15 /OUTPUT 32 "pc_plus4_mem";
    .port_info 16 /OUTPUT 32 "alu_result_mem";
    .port_info 17 /OUTPUT 32 "mem_data_in_mem";
    .port_info 18 /OUTPUT 5 "wr_reg_idx_mem";
v0x646d74f1aba0_0 .net "alu_result_ex", 31 0, v0x646d74f5b980_0;  1 drivers
v0x646d74f74630_0 .var "alu_result_mem", 31 0;
v0x646d74f75480_0 .net "clear", 0 0, v0x646d74f967e0_0;  1 drivers
v0x646d74f1a350_0 .net "clk", 0 0, v0x646d74f96880_0;  1 drivers
v0x646d74f95730_0 .net "enable", 0 0, v0x646d74f96950_0;  1 drivers
v0x646d74f95840_0 .net "mem_ctrl_ex", 3 0, v0x646d74f969f0_0;  1 drivers
v0x646d74f95920_0 .var "mem_ctrl_mem", 3 0;
v0x646d74f95a00_0 .net "mem_data_in_ex", 31 0, v0x646d74f96b90_0;  1 drivers
v0x646d74f95ae0_0 .var "mem_data_in_mem", 31 0;
v0x646d74f95bc0_0 .net "mem_do_write_ctrl_ex", 0 0, v0x646d74f96d30_0;  1 drivers
v0x646d74f95c80_0 .var "mem_do_write_ctrl_mem", 0 0;
v0x646d74f95d40_0 .net "pc_plus4_ex", 31 0, v0x646d74f96ed0_0;  1 drivers
v0x646d74f95e20_0 .var "pc_plus4_mem", 31 0;
v0x646d74f95f00_0 .net "reg_do_write_ctrl_ex", 0 0, v0x646d74f97070_0;  1 drivers
v0x646d74f95fc0_0 .var "reg_do_write_ctrl_mem", 0 0;
v0x646d74f96080_0 .net "reg_wr_src_ctrl_ex", 1 0, v0x646d74f97210_0;  1 drivers
v0x646d74f96160_0 .var "reg_wr_src_ctrl_mem", 1 0;
v0x646d74f96240_0 .net "wr_reg_idx_ex", 4 0, v0x646d74f973b0_0;  1 drivers
v0x646d74f96320_0 .var "wr_reg_idx_mem", 4 0;
E_0x646d74f54760 .event posedge, v0x646d74f1a350_0;
    .scope S_0x646d74f5ae80;
T_0 ;
    %wait E_0x646d74f54760;
    %load/vec4 v0x646d74f75480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x646d74f95fc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x646d74f96160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x646d74f95c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x646d74f95920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x646d74f95e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x646d74f74630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x646d74f95ae0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x646d74f96320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x646d74f95730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x646d74f95f00_0;
    %assign/vec4 v0x646d74f95fc0_0, 0;
    %load/vec4 v0x646d74f96080_0;
    %assign/vec4 v0x646d74f96160_0, 0;
    %load/vec4 v0x646d74f95bc0_0;
    %assign/vec4 v0x646d74f95c80_0, 0;
    %load/vec4 v0x646d74f95840_0;
    %assign/vec4 v0x646d74f95920_0, 0;
    %load/vec4 v0x646d74f95d40_0;
    %assign/vec4 v0x646d74f95e20_0, 0;
    %load/vec4 v0x646d74f1aba0_0;
    %assign/vec4 v0x646d74f74630_0, 0;
    %load/vec4 v0x646d74f95a00_0;
    %assign/vec4 v0x646d74f95ae0_0, 0;
    %load/vec4 v0x646d74f96240_0;
    %assign/vec4 v0x646d74f96320_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x646d74f5b3e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646d74f96880_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x646d74f96880_0;
    %inv;
    %store/vec4 v0x646d74f96880_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x646d74f5b3e0;
T_2 ;
    %vpi_call/w 3 33 "$display", "--- Starting EX/MEM Register Test ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x646d74f967e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x646d74f96950_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x646d74f96ed0_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x646d74f96fa0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call/w 3 40 "$display", "PASS: Clear asserted, outputs are zeroed." {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call/w 3 42 "$error", "FAIL: Clear failed." {0 0 0};
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646d74f967e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x646d74f97070_0, 0, 1;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0x646d74f5b980_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x646d74f973b0_0, 0, 5;
    %vpi_call/w 3 49 "$display", "\012--- Testing Normal Latching (Enable=1) ---" {0 0 0};
    %wait E_0x646d74f54760;
    %delay 1000, 0;
    %load/vec4 v0x646d74f96740_0;
    %pushi/vec4 2863311530, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x646d74f97480_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call/w 3 53 "$display", "PASS: Data latched correctly." {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 3 55 "$error", "FAIL: Data did not latch correctly." {0 0 0};
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646d74f96950_0, 0, 1;
    %pushi/vec4 3149642683, 0, 32;
    %store/vec4 v0x646d74f5b980_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x646d74f973b0_0, 0, 5;
    %vpi_call/w 3 61 "$display", "\012--- Testing Stall (Enable=0) ---" {0 0 0};
    %wait E_0x646d74f54760;
    %delay 1000, 0;
    %load/vec4 v0x646d74f96740_0;
    %pushi/vec4 2863311530, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x646d74f97480_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call/w 3 65 "$display", "PASS: Register correctly held its value during stall." {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call/w 3 67 "$error", "FAIL: Register changed value during stall." {0 0 0};
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x646d74f96950_0, 0, 1;
    %vpi_call/w 3 71 "$display", "\012--- Testing Resume (Enable=1) ---" {0 0 0};
    %wait E_0x646d74f54760;
    %delay 1000, 0;
    %load/vec4 v0x646d74f96740_0;
    %pushi/vec4 3149642683, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x646d74f97480_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %vpi_call/w 3 75 "$display", "PASS: Register resumed latching new data." {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call/w 3 77 "$error", "FAIL: Register did not resume correctly." {0 0 0};
T_2.7 ;
    %vpi_call/w 3 79 "$display", "\012--- Test Finished ---" {0 0 0};
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verif/src/ex_mem_register_tb.sv";
    "design/rtl/ex_mem_register.sv";
