============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  12:28:11 am
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (24 ps) Setup Check with Pin DATA_PATH_Last_s_reg[31]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_8_s_reg[23]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_Last_s_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     670            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     770          100     
                                              
             Setup:-      16                  
       Uncertainty:-      50                  
     Required Time:=     704                  
      Launch Clock:-     100                  
         Data Path:-     580                  
             Slack:=      24                  

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_8_s_reg[23]/CK                   -       -     R     (arrival)    393     -     0     0     100    (-,-) 
  DATA_PATH_SF_8_s_reg[23]/Q                    -       CK->Q R     DFFRHQX1       5  10.3    59    71     171    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g812/Y       -       A->Y  F     INVX1          2   5.3    39    31     202    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g776__7410/Y -       B->Y  R     NOR2X1         2   5.4    64    44     247    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g750__5107/Y -       B->Y  F     NOR2X1         2   5.4    41    33     280    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g722__6260/Y -       B0->Y R     AOI221X1       1   3.4    71    55     335    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g712__9315/Y -       B0->Y F     OAI21X1        1   3.4    50    44     379    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g710__4733/Y -       B1->Y R     AOI221X1       1   3.2    72    52     432    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g708__5115/Y -       B0->Y R     OA21X1         1   3.4    22    40     472    (-,-) 
  g8772__7410/Y                                 -       B->Y  F     NAND2BX1       1   3.8    42    30     502    (-,-) 
  g8109__4319/Y                                 -       C->Y  F     AND3X6        64 131.3   138    94     596    (-,-) 
  g8101__1666/Y                                 -       S0->Y R     MX2X1          2   5.0    31    48     644    (-,-) 
  g7996__8246/Y                                 -       B->Y  R     MX2X1          1   3.3    22    36     680    (-,-) 
  DATA_PATH_Last_s_reg[31]/D                    <<<     -     R     DFFRHQX1       1     -     -     0     680    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

