{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 12:54:35 2019 " "Info: Processing started: Tue May 14 12:54:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Info: Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mult.v(27) " "Warning (10268): Verilog HDL information at mult.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "mult.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mult.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mult.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Info: Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/sign_extend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2inputs.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_2inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs " "Info: Found entity 1: mux_2inputs" {  } { { "mux_2inputs.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_2inputs.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_f_h_or_b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_f_h_or_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f_h_or_b " "Info: Found entity 1: mux_f_h_or_b" {  } { { "mux_f_h_or_b.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_f_h_or_b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_alusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aluSrcA " "Info: Found entity 1: mux_aluSrcA" {  } { { "mux_aluSrcA.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_aluSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_alusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aluSrcB " "Info: Found entity 1: mux_aluSrcB" {  } { { "mux_aluSrcB.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_aluSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iOrD " "Info: Found entity 1: mux_iOrD" {  } { { "mux_iOrD.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_iOrD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_regDst " "Info: Found entity 1: mux_regDst" {  } { { "mux_regDst.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_regDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_memtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_memtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_memToReg " "Info: Found entity 1: mux_memToReg" {  } { { "mux_memToReg.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_memToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pcsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_pcsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pcSrc " "Info: Found entity 1: mux_pcSrc" {  } { { "mux_pcSrc.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_pcSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shif_left2 " "Info: Found entity 1: shif_left2" {  } { { "shift_left2.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/shift_left2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeprocessamento.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadeprocessamento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeProcessamento " "Info: Found entity 1: UnidadeProcessamento" {  } { { "UnidadeProcessamento.bdf" "" { Schematic "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeProcessamento.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left16.v" { { "Info" "ISGN_ENTITY_NAME" "1 shif_left16 " "Info: Found entity 1: shif_left16" {  } { { "shift_left16.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/shift_left16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_leftjump.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_leftjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_leftJump " "Info: Found entity 1: shift_leftJump" {  } { { "shift_leftJump.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/shift_leftJump.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat_25_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file concat_25_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_25_0 " "Info: Found entity 1: concat_25_0" {  } { { "concat_25_0.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/concat_25_0.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend26_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend26_32 " "Info: Found entity 1: sign_extend26_32" {  } { { "sign_extend26_32.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/sign_extend26_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dr2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_dr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dr2 " "Info: Found entity 1: mux_dr2" {  } { { "mux_dr2.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_dr2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_store_f_h_or_b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_store_f_h_or_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_store_f_h_or_b " "Info: Found entity 1: mux_store_f_h_or_b" {  } { { "mux_store_f_h_or_b.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/mux_store_f_h_or_b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset UnidadeControle.v(5) " "Info (10281): Verilog HDL Declaration information at UnidadeControle.v(5): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Info: Found entity 1: UnidadeControle" {  } { { "UnidadeControle.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file proc_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proc_Control " "Info: Found entity 1: Proc_Control" {  } { { "Proc_Control.bdf" "" { Schematic "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Proc_Control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcpu.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file vcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VCPU " "Info: Found entity 1: VCPU" {  } { { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\"Memoria.vhd\";  expecting \".\", or an identifier CPU.v(1) " "Error (10170): Verilog HDL syntax error at CPU.v(1) near text \"\"Memoria.vhd\";  expecting \".\", or an identifier" {  } { { "CPU.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/CPU.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects CPU.v(1) " "Error (10839): Verilog HDL error at CPU.v(1): declaring global objects is a SystemVerilog feature" {  } { { "CPU.v" "" { Text "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/CPU.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file cpu.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Proj_Hardware.map.smsg " "Info: Generated suppressed messages file C:/Users/insbs/Desktop/infrahardware/ProjetoVerilog/Proj_Hardware.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "296 " "Error: Peak virtual memory: 296 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 14 12:54:37 2019 " "Error: Processing ended: Tue May 14 12:54:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
