// Seed: 652836572
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output wor id_2,
    input wor id_3
);
  supply0 id_5;
  id_6(
      .id_0(id_5), .id_1(1), .id_2(1), .id_3(id_0), .id_4(1)
  );
  assign id_5 = 1;
  wire id_7;
endmodule
module module_1 (
    output tri  id_0,
    output wor  id_1,
    input  tri0 id_2
    , id_4
);
  buf (id_0, id_2);
  tri0 id_5;
  module_0(
      id_2, id_0, id_0, id_2
  );
  assign id_5 = 1 & 1;
endmodule
