
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90391                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489112                       # Number of bytes of host memory used
host_op_rate                                   103128                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 44184.95                       # Real time elapsed on the host
host_tick_rate                               23686567                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3993904283                       # Number of instructions simulated
sim_ops                                    4556692848                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046590                       # Number of seconds simulated
sim_ticks                                1046589666011                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5461658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10923080                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     37.385820                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       120623317                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    322644569                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      6641221                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    308980260                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     15761901                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     15766570                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4669                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       391824166                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        23028058                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          160                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         564986634                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        554943207                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      6640332                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          343836274                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     139350962                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     21197775                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    238465433                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   1993904282                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2270542406                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2476039745                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.917006                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.088174                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1797111944     72.58%     72.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    294820866     11.91%     84.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     90839599      3.67%     88.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     56809312      2.29%     90.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     34972555      1.41%     91.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22521663      0.91%     92.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     20981733      0.85%     93.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     18631111      0.75%     94.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    139350962      5.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2476039745                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     21278569                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1885334262                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             446409518                       # Number of loads committed
system.switch_cpus.commit.membars            25907853                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1246122682     54.88%     54.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     42511028      1.87%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     39169618      1.73%     58.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     25908492      1.14%     59.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10662888      0.47%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     35329469      1.56%     61.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     42516858      1.87%     63.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      5949701      0.26%     63.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     36887477      1.62%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2355196      0.10%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    446409518     19.66%     85.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    336719479     14.83%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2270542406                       # Class of committed instruction
system.switch_cpus.commit.refs              783128997                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         349788026                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          1993904282                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2270542406                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.258740                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.258740                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1997740477                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           906                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    119584415                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2582064219                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        134796599                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         277962886                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        6674820                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4237                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      92630476                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           391824166                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         290121388                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2207510504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       1136483                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2418158053                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        13351418                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.156117                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    295618900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    159413276                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.963484                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2509805259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.091337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.497170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2006784773     79.96%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         67660463      2.70%     82.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         40411260      1.61%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         43113354      1.72%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         49773934      1.98%     87.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24762605      0.99%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         30644922      1.22%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         18788764      0.75%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        227865184      9.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2509805259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      7334221                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        355596900                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     9                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.979275                       # Inst execution rate
system.switch_cpus.iew.exec_refs            876236089                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          359596896                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       152318437                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     487415128                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     21199940                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16240                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    381922448                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2508850181                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     516639193                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     21845304                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2457792231                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1546591                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     231535115                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        6674820                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     233243465                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          798                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     35000104                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1359                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        61122                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     38444886                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     41005601                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     45202962                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        61122                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      5784534                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1549687                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2384718349                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2411428205                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.603018                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1438028681                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.960802                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2411756887                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2513512829                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1509504030                       # number of integer regfile writes
system.switch_cpus.ipc                       0.794445                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.794445                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          170      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1337172478     53.93%     53.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     42537300      1.72%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     41542747      1.68%     57.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     25909304      1.04%     58.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11639066      0.47%     58.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     36472015      1.47%     60.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     42516870      1.71%     62.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      7121534      0.29%     62.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     45615672      1.84%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2355196      0.09%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    519130801     20.94%     85.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    367624381     14.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2479637535                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            61093628                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024638                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6308288     10.33%     10.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           4038      0.01%     10.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            89      0.00%     10.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4579670      7.50%     17.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3032238      4.96%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            20      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      2007653      3.29%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       26049293     42.64%     68.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      19112339     31.28%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2103948056                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6675091274                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2032980017                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2237176734                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2487650231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2479637535                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     21199941                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    238307728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        22687                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2165                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    302943713                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2509805259                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.987980                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.809392                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1657232051     66.03%     66.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    293396585     11.69%     77.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    165928199      6.61%     84.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    107456028      4.28%     88.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    104323354      4.16%     92.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     68202102      2.72%     95.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     52751754      2.10%     97.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     26919470      1.07%     98.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     33595716      1.34%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2509805259                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.987979                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      436782937                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    855105370                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    378448188                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    510041934                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     33131552                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     34796307                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    487415128                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    381922448                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3832238430                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      244327554                       # number of misc regfile writes
system.switch_cpus.numCycles               2509807352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       506850967                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2424476180                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       29158314                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        171573480                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       77438984                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        198125                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4802331726                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2550405969                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2686038577                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         331789341                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       38729553                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        6674820                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     193879999                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        261562364                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2585668078                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1299036650                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     31192979                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         427213375                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     21200084                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    550583080                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4845694750                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5051785278                       # The number of ROB writes
system.switch_cpus.timesIdled                      24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        447310673                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       282407268                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        15109                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        11109                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6253668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2676039                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12507340                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2687148                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5460511                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1302031                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4159385                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1148                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1148                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5460512                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      8174473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      8210266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     16384739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16384739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    432435328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    433316992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    865752320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               865752320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5461664                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5461664    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5461664                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13138693331                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         13138988428                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        51570057294                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6244942                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2797414                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           59                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9444517                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8727                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6244881                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     18760830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18761007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        14720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    991870720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              991885440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5988330                       # Total snoops (count)
system.tol2bus.snoopTraffic                 166660736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12241998                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.221644                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.417532                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9539739     77.93%     77.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2691150     21.98%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  11109      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12241998                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7709958036                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13038772263                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            129270                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    348782976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         348785792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     83649536                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       83649536                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2724867                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2724889                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       653512                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            653512                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    333256660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            333259350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      79925819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            79925819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      79925819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    333256660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           413185169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1306955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5401272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000317602582                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        74291                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        74291                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8932141                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1233689                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2724889                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    653512                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5449778                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1307024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 48462                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   69                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           255144                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           192801                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           165807                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           175152                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           236480                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           191743                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           567372                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1058717                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           160638                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           341771                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          339025                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          747432                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          323177                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          234984                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          212703                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          198370                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            68512                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            36566                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            35825                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            41391                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            43584                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            43573                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            48289                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            40286                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            59493                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           259418                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          223212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          133921                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           94216                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           64056                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           43172                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           71422                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.14                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.30                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                115306054862                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               27006580000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           216580729862                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21347.77                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40097.77                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3449334                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 843977                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.86                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               64.58                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5449778                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1307024                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2475295                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2473963                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 226295                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 225677                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     36                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 54605                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 57191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 73023                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 73970                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 74343                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 74397                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 74405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 74447                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 74641                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 74706                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 74923                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 75118                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 74897                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 74997                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 74798                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 74321                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 74292                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 74291                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3549                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    26                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2414939                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   177.780007                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   155.146186                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   123.955642                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        77183      3.20%      3.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1810603     74.98%     78.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       302794     12.54%     90.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       114416      4.74%     95.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        55245      2.29%     97.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        28662      1.19%     98.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        14286      0.59%     99.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         6932      0.29%     99.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         4818      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2414939                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        74291                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     72.704419                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    69.031169                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.982950                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            11      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          174      0.23%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          906      1.22%      1.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         2738      3.69%      5.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         5378      7.24%     12.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         8003     10.77%     23.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         9957     13.40%     36.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        10428     14.04%     50.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         9841     13.25%     63.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         8285     11.15%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         6449      8.68%     83.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         4592      6.18%     89.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         3072      4.14%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         1912      2.57%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         1168      1.57%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135          677      0.91%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          353      0.48%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          161      0.22%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          102      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167           40      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175           21      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183           12      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        74291                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        74291                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.592117                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.566026                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.947642                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           16775     22.58%     22.58% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2563      3.45%     26.03% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           50815     68.40%     94.43% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2573      3.46%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1476      1.99%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              70      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              19      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        74291                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             345684224                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                3101568                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               83643904                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              348785792                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            83649536                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      330.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       79.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   333.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    79.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.20                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.58                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1046589321342                       # Total gap between requests
system.mem_ctrls0.avgGap                    309788.36                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    345681408                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     83643904                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2690.643803825217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 330293159.990332663059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 79920437.509002581239                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5449734                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1307024                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1717476                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 216579012386                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24406462421056                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     39033.55                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39741.21                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  18673308.54                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   64.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9147489540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4862002200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        18264834000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4953310200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    425852554650                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     43277713920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      588974740110                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       562.756120                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 108896203537                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 902745562474                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8095189200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4302691305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        20300562240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1868895720                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    442691629740                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     29097431040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      588973234845                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       562.754682                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  71972564785                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 939669201226                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    350302336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         350306560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     83010432                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       83010432                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2736737                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2736770                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       648519                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            648519                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         4036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    334708384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            334712420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         4036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            4036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      79315165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            79315165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      79315165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         4036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    334708384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           414027585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1296952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   5430861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000329060060                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        73796                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        73796                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8968683                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1224188                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2736771                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    648519                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  5473542                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1297038                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 42615                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                   86                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           226623                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           179943                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           190418                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           189773                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           233762                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           254134                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           579245                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           985823                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           138336                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           335815                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          362641                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          769035                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          311917                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          255728                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          180435                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          237299                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            69817                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            37818                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            34998                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            40096                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            44515                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            45213                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            48607                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            40508                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            38024                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           264147                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          223415                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          134514                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           95233                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           65266                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           44566                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           70188                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.14                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.30                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                116968880968                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               27154635000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           218798762218                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21537.55                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40287.55                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3447811                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 841589                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                63.48                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.89                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              5473542                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1297038                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2483704                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2482537                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 232567                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 231976                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     72                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     60                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 53624                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 56172                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 72498                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 73444                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 73839                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 73918                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 73932                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 73979                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 74158                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 74211                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 74441                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 74619                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 74355                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 74473                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 74306                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 73828                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 73797                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 73796                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3523                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2438451                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   176.580296                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   154.804826                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   120.458624                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        74934      3.07%      3.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1833032     75.17%     78.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       310103     12.72%     90.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       115024      4.72%     95.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        54754      2.25%     97.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        27410      1.12%     99.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        13362      0.55%     99.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         6018      0.25%     99.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         3814      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2438451                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        73796                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     73.593189                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    69.884488                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    23.276996                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            10      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          140      0.19%      0.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          853      1.16%      1.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         2543      3.45%      4.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         5042      6.83%     11.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         7791     10.56%     22.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         9574     12.97%     35.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        10407     14.10%     49.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         9765     13.23%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         8462     11.47%     73.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         6468      8.76%     82.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         4631      6.28%     89.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         3166      4.29%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         2138      2.90%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         1210      1.64%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          757      1.03%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143          390      0.53%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          233      0.32%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          107      0.14%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167           54      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175           33      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        73796                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        73796                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.574462                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.547831                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.957402                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           17286     23.42%     23.42% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2542      3.44%     26.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           49912     67.64%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2525      3.42%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1431      1.94%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              77      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              22      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        73796                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             347579328                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                2727360                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               83003200                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              350306688                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            83010432                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      332.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       79.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   334.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    79.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.21                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.59                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1046589614910                       # Total gap between requests
system.mem_ctrls1.avgGap                    309158.04                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    347575104                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     83003200                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 4035.965705737825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 332102556.797409594059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 79308254.892636805773                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      5473476                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1297038                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      3162346                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 218795599872                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24412974571194                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     47914.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39973.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  18822096.63                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   63.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          9205537740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4892859345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        18501210840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4882542660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    426956121390                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     42348426240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      589403533815                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       563.165826                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 106462288650                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 905179477361                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8205009540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4361062200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        20275607940                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1887405840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    82616835600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    441876225360                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     29784118560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      589006265040                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       562.786242                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  73768088739                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34947900000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 937873677272                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       792003                       # number of demand (read+write) hits
system.l2.demand_hits::total                   792004                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       792003                       # number of overall hits
system.l2.overall_hits::total                  792004                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      5461605                       # number of demand (read+write) misses
system.l2.demand_misses::total                5461660                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      5461605                       # number of overall misses
system.l2.overall_misses::total               5461660                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5271297                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 496972530216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     496977801513                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5271297                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 496972530216                       # number of overall miss cycles
system.l2.overall_miss_latency::total    496977801513                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6253608                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6253664                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6253608                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6253664                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.982143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.873353                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.873354                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.982143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.873353                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.873354                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 95841.763636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90993.861734                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90993.910553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 95841.763636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90993.861734                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90993.910553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1302031                       # number of writebacks
system.l2.writebacks::total                   1302031                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      5461605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5461660                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5461605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5461660                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4801726                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 450295134910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 450299936636                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4801726                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 450295134910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 450299936636                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.982143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.873353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.873354                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.982143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.873353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.873354                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 87304.109091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82447.400519                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82447.449427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 87304.109091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82447.400519                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82447.449427                       # average overall mshr miss latency
system.l2.replacements                        5988324                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1495383                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1495383                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1495383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1495383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           59                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               59                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           59                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           59                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2156766                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2156766                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data        52959                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        52959                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data 13239.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13239.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        72056                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        72056                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        18014                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18014                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         7579                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7579                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1148                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1148                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     99889431                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      99889431                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         8727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.131546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.131546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87011.699477                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87011.699477                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     90086510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     90086510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.131546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.131546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78472.569686                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78472.569686                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5271297                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5271297                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.982143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 95841.763636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95841.763636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4801726                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4801726                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.982143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 87304.109091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87304.109091                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       784424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            784424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5460457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5460457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 496872640785                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 496872640785                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6244881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6244881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.874389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.874389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90994.698939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90994.698939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5460457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5460457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 450205048400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 450205048400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.874389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.874389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82448.236182                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82448.236182                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                    10350711                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5988580                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.728408                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.534629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.005049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   238.458854                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.068495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.931480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 206101588                       # Number of tag accesses
system.l2.tags.data_accesses                206101588                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    953410333989                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1046589666011                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    290121307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2290325695                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204388                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    290121307                       # number of overall hits
system.cpu.icache.overall_hits::total      2290325695                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          889                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           80                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            969                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          889                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           80                       # number of overall misses
system.cpu.icache.overall_misses::total           969                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6674918                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6674918                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6674918                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6674918                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    290121387                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2290326664                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    290121387                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2290326664                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83436.475000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6888.460268                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83436.475000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6888.460268                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          327                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          324                       # number of writebacks
system.cpu.icache.writebacks::total               324                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           62                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           62                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5369292                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5369292                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5369292                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5369292                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86601.483871                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86601.483871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86601.483871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86601.483871                       # average overall mshr miss latency
system.cpu.icache.replacements                    324                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    290121307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2290325695                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          889                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           80                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           969                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6674918                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6674918                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    290121387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2290326664                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83436.475000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6888.460268                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           62                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5369292                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5369292                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86601.483871                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86601.483871                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           621.781050                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2290326646                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               951                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2408335.064143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   593.403038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    28.378012                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.950966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.045478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          620                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          620                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.993590                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       89322740847                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      89322740847                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    748690511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    726456634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1475147145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    748690511                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    726456634                       # number of overall hits
system.cpu.dcache.overall_hits::total      1475147145                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6966858                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     16093078                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       23059936                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6966858                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     16093078                       # number of overall misses
system.cpu.dcache.overall_misses::total      23059936                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1169988930753                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1169988930753                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1169988930753                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1169988930753                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    755657369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    742549712                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1498207081                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    755657369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    742549712                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1498207081                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.021673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015392                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.021673                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015392                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72701.376999                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50736.868079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72701.376999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50736.868079                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        89428                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4725                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1022                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              44                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    87.502935                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   107.386364                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3731138                       # number of writebacks
system.cpu.dcache.writebacks::total           3731138                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      9839699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9839699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      9839699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9839699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6253379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6253379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6253379                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6253379                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 511873834230                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 511873834230                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 511873834230                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 511873834230                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008421                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004174                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008421                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004174                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81855.559087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81855.559087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81855.559087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81855.559087                       # average overall mshr miss latency
system.cpu.dcache.replacements               13222290                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    426303863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    411004257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       837308120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6293800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     16023607                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      22317407                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1168456211088                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1168456211088                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    432597663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    427027864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    859625527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025962                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 72920.922929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52356.271098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      9778953                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9778953                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6244654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6244654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 511673090430                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 511673090430                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007264                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81937.780769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81937.780769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322386648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    315452377                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      637839025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       673058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        69471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       742529                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1532719665                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1532719665                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    323059706                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    315521848                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    638581554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002083                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22062.726389                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2064.188288                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        60746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8725                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8725                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    200743800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    200743800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 23007.885387                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23007.885387                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20260987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     21197887                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     41458874                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2081                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          233                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2314                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     20522238                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     20522238                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20263068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     21198120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     41461188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000103                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000056                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 88078.274678                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8868.728608                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          233                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          233                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     20327916                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     20327916                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 87244.274678                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 87244.274678                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20263068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     21197631                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     41460699                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20263068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     21197631                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     41460699                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1571289277                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13222546                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            118.834094                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.718074                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   108.281245                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.577024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.422974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       50609349522                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      50609349522                       # Number of data accesses

---------- End Simulation Statistics   ----------
