#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sat Sep 19 16:55:13 2020
# Process ID: 21060
# Current directory: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9536 D:\Computer_Programming\Logic_Designer\LogicDesignLAB\lab1\AQ1_8bit_cascaded_MUX\AQ1_8bit_cascaded_MUX.xpr
# Log file: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/vivado.log
# Journal file: D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:2]
INFO: [VRFC 10-311] analyzing module Mux_8bits
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a' is not allowed [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:5]
ERROR: [VRFC 10-2865] module 'Mux_8bits' ignored due to previous errors [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:2]
INFO: [VRFC 10-311] analyzing module Mux_8bits
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a' is not allowed [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:5]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sel1' is not allowed [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:6]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'f' is not allowed [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:8]
ERROR: [VRFC 10-2865] module 'Mux_8bits' ignored due to previous errors [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:2]
INFO: [VRFC 10-311] analyzing module Mux_8bits
ERROR: [VRFC 10-2865] module 'Mux_8bits' ignored due to previous errors [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v:23]
INFO: [VRFC 10-311] analyzing module Mux_8bits_t
ERROR: [VRFC 10-2865] module 'Mux_8bits_t' ignored due to previous errors [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_88s_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_88s_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_88s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_88s_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xelab -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_88s_t_behav xil_defaultlib.Mux_88s_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_88s_t_behav xil_defaultlib.Mux_88s_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:16]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:17]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:18]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:19]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:21]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:22]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:24]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:25]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_88s_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_88s_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_88s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_88s_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xelab -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_88s_t_behav xil_defaultlib.Mux_88s_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_88s_t_behav xil_defaultlib.Mux_88s_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:16]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:17]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:18]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:19]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:21]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:22]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:24]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:25]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xelab -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Mux_8bitss> not found while processing module instance <M8> [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xelab -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Mux_8bitss> not found while processing module instance <M8> [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xelab -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:16]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:17]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:18]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:19]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:21]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:22]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:24]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:25]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xelab -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_8bits
Compiling module xil_defaultlib.Mux_8bits_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mux_8bits_t_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xsim.dir/Mux_8bits_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/xsim.dir/Mux_8bits_t_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Sep 19 17:45:36 2020. For additional details about this file, please refer to the WebTalk help file at D:/Program_Files/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 19 17:45:36 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2017.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mux_8bits_t_behav -key {Behavioral:sim_1:Functional:Mux_8bits_t} -tclbatch {Mux_8bits_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source Mux_8bits_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mux_8bits_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2017.523 ; gain = 0.000
add_bp {D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v} 26
remove_bps -file {D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v} -line 26
save_wave_config {D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/Mux_8bits_t_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2017.523 ; gain = 0.000
close_project
create_project AQ4_8bit_RCA D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2020.1/data/ip'.
add_files -norecurse D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v
update_compile_order -fileset sources_1
file mkdir D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.srcs/sources_1/new
close [ open D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v w ]
add_files D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v
update_compile_order -fileset sources_1
close_project
open_project D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Computer_Programming\Logic_Designer\LogicDesignLAB\lab1\lab1_Advance_Q_templates\Lab1_TeamX_RippleCarryAdder_t.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Computer_Programming\Logic_Designer\LogicDesignLAB\lab1\lab1_Advance_Q_templates\Lab1_TeamX_RippleCarryAdder.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_TeamX_RippleCarryAdder_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_TeamX_RippleCarryAdder_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module Mux_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_TeamX_RippleCarryAdder_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xelab -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_TeamX_RippleCarryAdder_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_TeamX_RippleCarryAdder_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a' is not allowed [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:9]
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module Mux_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_TeamX_RippleCarryAdder_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xelab -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_TeamX_RippleCarryAdder_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_TeamX_RippleCarryAdder_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
ERROR: [VRFC 10-2989] 'c' is not declared [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:14]
ERROR: [VRFC 10-2989] 'c' is not declared [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:15]
ERROR: [VRFC 10-2989] 'c' is not declared [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:16]
ERROR: [VRFC 10-2989] 'c' is not declared [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:17]
ERROR: [VRFC 10-2989] 'c' is not declared [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:18]
ERROR: [VRFC 10-2989] 'c' is not declared [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:19]
ERROR: [VRFC 10-2989] 'c' is not declared [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:20]
ERROR: [VRFC 10-2989] 'c' is not declared [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:21]
ERROR: [VRFC 10-2865] module 'RippleCarryAdder' ignored due to previous errors [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:3]
INFO: [VRFC 10-311] analyzing module FullAdder
ERROR: [VRFC 10-2865] module 'FullAdder' ignored due to previous errors [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:25]
INFO: [VRFC 10-311] analyzing module XNOR
ERROR: [VRFC 10-2865] module 'XNOR' ignored due to previous errors [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:37]
INFO: [VRFC 10-311] analyzing module Mux_1bit
ERROR: [VRFC 10-2865] module 'Mux_1bit' ignored due to previous errors [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v:48]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_TeamX_RippleCarryAdder_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_TeamX_RippleCarryAdder_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module Mux_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_TeamX_RippleCarryAdder_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xelab -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_TeamX_RippleCarryAdder_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_TeamX_RippleCarryAdder_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module Mux_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_TeamX_RippleCarryAdder_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xelab -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XNOR
Compiling module xil_defaultlib.Mux_1bit
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder
Compiling module xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_TeamX_RippleCarryAdder_t_behav

****** Webtalk v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim/xsim.dir/Lab1_TeamX_RippleCarryAdder_t_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim/xsim.dir/Lab1_TeamX_RippleCarryAdder_t_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Sep 20 00:56:05 2020. For additional details about this file, please refer to the WebTalk help file at D:/Program_Files/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 20 00:56:05 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2017.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_TeamX_RippleCarryAdder_t_behav -key {Behavioral:sim_1:Functional:Lab1_TeamX_RippleCarryAdder_t} -tclbatch {Lab1_TeamX_RippleCarryAdder_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source Lab1_TeamX_RippleCarryAdder_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2017.523 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_TeamX_RippleCarryAdder_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2017.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_TeamX_RippleCarryAdder_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_TeamX_RippleCarryAdder_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module Mux_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_TeamX_RippleCarryAdder_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xelab -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XNOR
Compiling module xil_defaultlib.Mux_1bit
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder
Compiling module xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_TeamX_RippleCarryAdder_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_TeamX_RippleCarryAdder_t_behav -key {Behavioral:sim_1:Functional:Lab1_TeamX_RippleCarryAdder_t} -tclbatch {Lab1_TeamX_RippleCarryAdder_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source Lab1_TeamX_RippleCarryAdder_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_TeamX_RippleCarryAdder_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2017.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_TeamX_RippleCarryAdder_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_TeamX_RippleCarryAdder_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module Mux_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_TeamX_RippleCarryAdder_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xelab -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XNOR
Compiling module xil_defaultlib.Mux_1bit
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder
Compiling module xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_TeamX_RippleCarryAdder_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_TeamX_RippleCarryAdder_t_behav -key {Behavioral:sim_1:Functional:Lab1_TeamX_RippleCarryAdder_t} -tclbatch {Lab1_TeamX_RippleCarryAdder_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source Lab1_TeamX_RippleCarryAdder_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v" Line 36
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2017.523 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_TeamX_RippleCarryAdder_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2017.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_TeamX_RippleCarryAdder_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_TeamX_RippleCarryAdder_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module Mux_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_TeamX_RippleCarryAdder_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xelab -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XNOR
Compiling module xil_defaultlib.Mux_1bit
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder
Compiling module xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_TeamX_RippleCarryAdder_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_TeamX_RippleCarryAdder_t_behav -key {Behavioral:sim_1:Functional:Lab1_TeamX_RippleCarryAdder_t} -tclbatch {Lab1_TeamX_RippleCarryAdder_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source Lab1_TeamX_RippleCarryAdder_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_TeamX_RippleCarryAdder_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2017.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab1_TeamX_RippleCarryAdder_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab1_TeamX_RippleCarryAdder_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module XNOR
INFO: [VRFC 10-311] analyzing module Mux_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_RippleCarryAdder_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_TeamX_RippleCarryAdder_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
"xelab -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 22268f67e79545609a6be7570915ed12 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_TeamX_RippleCarryAdder_t_behav xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XNOR
Compiling module xil_defaultlib.Mux_1bit
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder
Compiling module xil_defaultlib.Lab1_TeamX_RippleCarryAdder_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_TeamX_RippleCarryAdder_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/AQ4_8bit_RCA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab1_TeamX_RippleCarryAdder_t_behav -key {Behavioral:sim_1:Functional:Lab1_TeamX_RippleCarryAdder_t} -tclbatch {Lab1_TeamX_RippleCarryAdder_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source Lab1_TeamX_RippleCarryAdder_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2017.523 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab1_TeamX_RippleCarryAdder_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2017.523 ; gain = 0.000
save_wave_config {D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ4_8bit_RCA/Lab1_TeamX_RippleCarryAdder_t_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xelab -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xelab -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Mux_8bits_t' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Mux_8bits_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/lab1_Advance_Q_templates/Lab1_TeamX_Mux_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.srcs/sources_1/new/Lab1_TeamX_Mux_8bits_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8bits_t
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
"xelab -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 358922b473d04863869daf4bcdea8e9a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Mux_8bits_t_behav xil_defaultlib.Mux_8bits_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux_8bits
Compiling module xil_defaultlib.Mux_8bits_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mux_8bits_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/AQ1_8bit_cascaded_MUX.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Mux_8bits_t_behav -key {Behavioral:sim_1:Functional:Mux_8bits_t} -tclbatch {Mux_8bits_t.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1.1
Time resolution is 1 ps
source Mux_8bits_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Mux_8bits_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2017.523 ; gain = 0.000
save_wave_config {D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab1/AQ1_8bit_cascaded_MUX/Mux_8bits_t_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2017.523 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 21 12:11:29 2020...
