flow Main(start any) (stop any) {
	adder ReducePort<int> { Add<int> }
	println Println<int> 

	---

	:start -> [
		(1 -> adder:port[0]),
		(2 -> adder:port[1])
	]
	adder:res -> println:data
	println:sig -> :stop
}
