<project source="Logisim" version="2.7.1"><circuit name="main"><comp lib="0" name="Adder" bits="4" label="Somador" /><comp lib="0" name="Comparator" bits="4" label="Comp_PE_4" /><comp lib="0" name="Comparator" bits="4" label="Comp_TL_TP_5" /><comp lib="0" name="Comparator" bits="4" label="Comp_R_10" /><comp lib="0" name="OR Gate" inputs="3" label="OR_Reprovado" /></circuit></project>