--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1188 paths analyzed, 195 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.333ns.
--------------------------------------------------------------------------------
Slack:                  14.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.180ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.687 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y45.SR      net (fanout=25)       4.280   M_reset_cond_out
    SLICE_X12Y45.CLK     Tsrck                 0.470   mystate/M_autoab_value[15]
                                                       mystate/autoab/M_ctr_q_39
    -------------------------------------------------  ---------------------------
    Total                                      5.180ns (0.900ns logic, 4.280ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  14.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.171ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.687 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y45.SR      net (fanout=25)       4.280   M_reset_cond_out
    SLICE_X12Y45.CLK     Tsrck                 0.461   mystate/M_autoab_value[15]
                                                       mystate/autoab/M_ctr_q_38
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (0.891ns logic, 4.280ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  14.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.160ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.687 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y45.SR      net (fanout=25)       4.280   M_reset_cond_out
    SLICE_X12Y45.CLK     Tsrck                 0.450   mystate/M_autoab_value[15]
                                                       mystate/autoab/M_ctr_q_37
    -------------------------------------------------  ---------------------------
    Total                                      5.160ns (0.880ns logic, 4.280ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  14.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.138ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (0.687 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y45.SR      net (fanout=25)       4.280   M_reset_cond_out
    SLICE_X12Y45.CLK     Tsrck                 0.428   mystate/M_autoab_value[15]
                                                       mystate/autoab/M_ctr_q_36
    -------------------------------------------------  ---------------------------
    Total                                      5.138ns (0.858ns logic, 4.280ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  14.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.997ns (Levels of Logic = 0)
  Clock Path Skew:      -0.120ns (0.685 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y44.SR      net (fanout=25)       4.097   M_reset_cond_out
    SLICE_X12Y44.CLK     Tsrck                 0.470   mystate/M_autoab_value[11]
                                                       mystate/autoab/M_ctr_q_35
    -------------------------------------------------  ---------------------------
    Total                                      4.997ns (0.900ns logic, 4.097ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  14.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.988ns (Levels of Logic = 0)
  Clock Path Skew:      -0.120ns (0.685 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y44.SR      net (fanout=25)       4.097   M_reset_cond_out
    SLICE_X12Y44.CLK     Tsrck                 0.461   mystate/M_autoab_value[11]
                                                       mystate/autoab/M_ctr_q_34
    -------------------------------------------------  ---------------------------
    Total                                      4.988ns (0.891ns logic, 4.097ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  14.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.977ns (Levels of Logic = 0)
  Clock Path Skew:      -0.120ns (0.685 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y44.SR      net (fanout=25)       4.097   M_reset_cond_out
    SLICE_X12Y44.CLK     Tsrck                 0.450   mystate/M_autoab_value[11]
                                                       mystate/autoab/M_ctr_q_33
    -------------------------------------------------  ---------------------------
    Total                                      4.977ns (0.880ns logic, 4.097ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  14.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.961ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.683 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y43.SR      net (fanout=25)       4.061   M_reset_cond_out
    SLICE_X12Y43.CLK     Tsrck                 0.470   mystate/M_autoab_value[7]
                                                       mystate/autoab/M_ctr_q_31
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (0.900ns logic, 4.061ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  14.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.955ns (Levels of Logic = 0)
  Clock Path Skew:      -0.120ns (0.685 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y44.SR      net (fanout=25)       4.097   M_reset_cond_out
    SLICE_X12Y44.CLK     Tsrck                 0.428   mystate/M_autoab_value[11]
                                                       mystate/autoab/M_ctr_q_32
    -------------------------------------------------  ---------------------------
    Total                                      4.955ns (0.858ns logic, 4.097ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  14.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.952ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.683 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y43.SR      net (fanout=25)       4.061   M_reset_cond_out
    SLICE_X12Y43.CLK     Tsrck                 0.461   mystate/M_autoab_value[7]
                                                       mystate/autoab/M_ctr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      4.952ns (0.891ns logic, 4.061ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  14.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.941ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.683 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y43.SR      net (fanout=25)       4.061   M_reset_cond_out
    SLICE_X12Y43.CLK     Tsrck                 0.450   mystate/M_autoab_value[7]
                                                       mystate/autoab/M_ctr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      4.941ns (0.880ns logic, 4.061ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  14.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.919ns (Levels of Logic = 0)
  Clock Path Skew:      -0.122ns (0.683 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y43.SR      net (fanout=25)       4.061   M_reset_cond_out
    SLICE_X12Y43.CLK     Tsrck                 0.428   mystate/M_autoab_value[7]
                                                       mystate/autoab/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (0.858ns logic, 4.061ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  15.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.806ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.678 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y41.SR      net (fanout=25)       3.906   M_reset_cond_out
    SLICE_X12Y41.CLK     Tsrck                 0.470   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.806ns (0.900ns logic, 3.906ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  15.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.678 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y41.SR      net (fanout=25)       3.906   M_reset_cond_out
    SLICE_X12Y41.CLK     Tsrck                 0.461   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (0.891ns logic, 3.906ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  15.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.678 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y41.SR      net (fanout=25)       3.906   M_reset_cond_out
    SLICE_X12Y41.CLK     Tsrck                 0.450   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (0.880ns logic, 3.906ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  15.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.777ns (Levels of Logic = 0)
  Clock Path Skew:      -0.125ns (0.680 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y42.SR      net (fanout=25)       3.877   M_reset_cond_out
    SLICE_X12Y42.CLK     Tsrck                 0.470   mystate/M_autoab_value[3]
                                                       mystate/autoab/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.777ns (0.900ns logic, 3.877ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  15.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.768ns (Levels of Logic = 0)
  Clock Path Skew:      -0.125ns (0.680 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y42.SR      net (fanout=25)       3.877   M_reset_cond_out
    SLICE_X12Y42.CLK     Tsrck                 0.461   mystate/M_autoab_value[3]
                                                       mystate/autoab/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.768ns (0.891ns logic, 3.877ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  15.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.764ns (Levels of Logic = 0)
  Clock Path Skew:      -0.127ns (0.678 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y41.SR      net (fanout=25)       3.906   M_reset_cond_out
    SLICE_X12Y41.CLK     Tsrck                 0.428   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.764ns (0.858ns logic, 3.906ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  15.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 0)
  Clock Path Skew:      -0.125ns (0.680 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y42.SR      net (fanout=25)       3.877   M_reset_cond_out
    SLICE_X12Y42.CLK     Tsrck                 0.450   mystate/M_autoab_value[3]
                                                       mystate/autoab/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.880ns logic, 3.877ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  15.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 0)
  Clock Path Skew:      -0.125ns (0.680 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y42.SR      net (fanout=25)       3.877   M_reset_cond_out
    SLICE_X12Y42.CLK     Tsrck                 0.428   mystate/M_autoab_value[3]
                                                       mystate/autoab/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (0.858ns logic, 3.877ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  15.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.549ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.676 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y40.SR      net (fanout=25)       3.649   M_reset_cond_out
    SLICE_X12Y40.CLK     Tsrck                 0.470   mystate/autoab/M_ctr_q[19]
                                                       mystate/autoab/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (0.900ns logic, 3.649ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  15.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mystate/autoab/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.540ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.676 - 0.805)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mystate/autoab/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y40.SR      net (fanout=25)       3.649   M_reset_cond_out
    SLICE_X12Y40.CLK     Tsrck                 0.461   mystate/autoab/M_ctr_q[19]
                                                       mystate/autoab/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.540ns (0.891ns logic, 3.649ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  15.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          mystate/autoab/M_ctr_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.179ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.687 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to mystate/autoab/M_ctr_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.CQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_9
    SLICE_X12Y38.B5      net (fanout=3)        2.295   M_ctr_q_9
    SLICE_X12Y38.COUT    Topcyb                0.483   mystate/autoab/Mcount_M_ctr_q_cy[11]
                                                       M_ctr_q_9_rt.1
                                                       mystate/autoab/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y39.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[15]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   mystate/autoab/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y40.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[19]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y41.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y42.COUT    Tbyp                  0.093   mystate/M_autoab_value[3]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y43.COUT    Tbyp                  0.093   mystate/M_autoab_value[7]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<31>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[31]
    SLICE_X12Y44.COUT    Tbyp                  0.093   mystate/M_autoab_value[11]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<35>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[35]
    SLICE_X12Y45.CLK     Tcinck                0.313   mystate/M_autoab_value[15]
                                                       mystate/autoab/Mcount_M_ctr_q_xor<39>
                                                       mystate/autoab/M_ctr_q_39
    -------------------------------------------------  ---------------------------
    Total                                      4.179ns (1.784ns logic, 2.395ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  15.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          mystate/autoab/M_ctr_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.169ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.687 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to mystate/autoab/M_ctr_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.CQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_9
    SLICE_X12Y38.B5      net (fanout=3)        2.295   M_ctr_q_9
    SLICE_X12Y38.COUT    Topcyb                0.483   mystate/autoab/Mcount_M_ctr_q_cy[11]
                                                       M_ctr_q_9_rt.1
                                                       mystate/autoab/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y39.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[15]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   mystate/autoab/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y40.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[19]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y41.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y42.COUT    Tbyp                  0.093   mystate/M_autoab_value[3]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y43.COUT    Tbyp                  0.093   mystate/M_autoab_value[7]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<31>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[31]
    SLICE_X12Y44.COUT    Tbyp                  0.093   mystate/M_autoab_value[11]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<35>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[35]
    SLICE_X12Y45.CLK     Tcinck                0.303   mystate/M_autoab_value[15]
                                                       mystate/autoab/Mcount_M_ctr_q_xor<39>
                                                       mystate/autoab/M_ctr_q_37
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (1.774ns logic, 2.395ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  15.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          mystate/autoab/M_ctr_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 10)
  Clock Path Skew:      -0.050ns (0.687 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to mystate/autoab/M_ctr_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X12Y36.A2      net (fanout=3)        2.093   M_ctr_q_0
    SLICE_X12Y36.COUT    Topcya                0.474   mystate/autoab/Mcount_M_ctr_q_cy[3]
                                                       mystate/autoab/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mystate/autoab/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y37.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[7]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y38.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[11]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y39.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[15]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   mystate/autoab/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y40.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[19]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y41.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y42.COUT    Tbyp                  0.093   mystate/M_autoab_value[3]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y43.COUT    Tbyp                  0.093   mystate/M_autoab_value[7]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<31>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[31]
    SLICE_X12Y44.COUT    Tbyp                  0.093   mystate/M_autoab_value[11]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<35>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[35]
    SLICE_X12Y45.CLK     Tcinck                0.313   mystate/M_autoab_value[15]
                                                       mystate/autoab/Mcount_M_ctr_q_xor<39>
                                                       mystate/autoab/M_ctr_q_39
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (1.961ns logic, 2.199ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  15.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          mystate/autoab/M_ctr_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 10)
  Clock Path Skew:      -0.050ns (0.687 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to mystate/autoab/M_ctr_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X12Y36.A2      net (fanout=3)        2.093   M_ctr_q_0
    SLICE_X12Y36.COUT    Topcya                0.474   mystate/autoab/Mcount_M_ctr_q_cy[3]
                                                       mystate/autoab/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mystate/autoab/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y37.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[7]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y38.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[11]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y39.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[15]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   mystate/autoab/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y40.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[19]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y41.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y42.COUT    Tbyp                  0.093   mystate/M_autoab_value[3]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y43.COUT    Tbyp                  0.093   mystate/M_autoab_value[7]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<31>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[31]
    SLICE_X12Y44.COUT    Tbyp                  0.093   mystate/M_autoab_value[11]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<35>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[35]
    SLICE_X12Y45.CLK     Tcinck                0.303   mystate/M_autoab_value[15]
                                                       mystate/autoab/Mcount_M_ctr_q_xor<39>
                                                       mystate/autoab/M_ctr_q_37
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (1.951ns logic, 2.199ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  15.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          mystate/autoab/M_ctr_q_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.687 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to mystate/autoab/M_ctr_q_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.CQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_9
    SLICE_X12Y38.B5      net (fanout=3)        2.295   M_ctr_q_9
    SLICE_X12Y38.COUT    Topcyb                0.483   mystate/autoab/Mcount_M_ctr_q_cy[11]
                                                       M_ctr_q_9_rt.1
                                                       mystate/autoab/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y39.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[15]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   mystate/autoab/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y40.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[19]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y41.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y42.COUT    Tbyp                  0.093   mystate/M_autoab_value[3]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y43.COUT    Tbyp                  0.093   mystate/M_autoab_value[7]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<31>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[31]
    SLICE_X12Y44.COUT    Tbyp                  0.093   mystate/M_autoab_value[11]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<35>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[35]
    SLICE_X12Y45.CLK     Tcinck                0.272   mystate/M_autoab_value[15]
                                                       mystate/autoab/Mcount_M_ctr_q_xor<39>
                                                       mystate/autoab/M_ctr_q_38
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (1.743ns logic, 2.395ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  15.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          mystate/autoab/M_ctr_q_38 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.119ns (Levels of Logic = 10)
  Clock Path Skew:      -0.050ns (0.687 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to mystate/autoab/M_ctr_q_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y21.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X12Y36.A2      net (fanout=3)        2.093   M_ctr_q_0
    SLICE_X12Y36.COUT    Topcya                0.474   mystate/autoab/Mcount_M_ctr_q_cy[3]
                                                       mystate/autoab/Mcount_M_ctr_q_lut<0>_INV_0
                                                       mystate/autoab/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y37.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[7]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y38.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[11]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y39.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[15]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   mystate/autoab/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y40.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[19]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y41.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y42.COUT    Tbyp                  0.093   mystate/M_autoab_value[3]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y43.COUT    Tbyp                  0.093   mystate/M_autoab_value[7]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<31>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[31]
    SLICE_X12Y44.COUT    Tbyp                  0.093   mystate/M_autoab_value[11]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<35>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[35]
    SLICE_X12Y45.CLK     Tcinck                0.272   mystate/M_autoab_value[15]
                                                       mystate/autoab/Mcount_M_ctr_q_xor<39>
                                                       mystate/autoab/M_ctr_q_38
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (1.920ns logic, 2.199ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  15.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          mystate/autoab/M_ctr_q_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 7)
  Clock Path Skew:      -0.055ns (0.685 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to mystate/autoab/M_ctr_q_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.CQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_9
    SLICE_X12Y38.B5      net (fanout=3)        2.295   M_ctr_q_9
    SLICE_X12Y38.COUT    Topcyb                0.483   mystate/autoab/Mcount_M_ctr_q_cy[11]
                                                       M_ctr_q_9_rt.1
                                                       mystate/autoab/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y39.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[15]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   mystate/autoab/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y40.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[19]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y41.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y42.COUT    Tbyp                  0.093   mystate/M_autoab_value[3]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y43.COUT    Tbyp                  0.093   mystate/M_autoab_value[7]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<31>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[31]
    SLICE_X12Y44.CLK     Tcinck                0.313   mystate/M_autoab_value[11]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<35>
                                                       mystate/autoab/M_ctr_q_35
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (1.691ns logic, 2.392ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  15.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          mystate/autoab/M_ctr_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.079ns (Levels of Logic = 8)
  Clock Path Skew:      -0.053ns (0.687 - 0.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to mystate/autoab/M_ctr_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.CQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_9
    SLICE_X12Y38.B5      net (fanout=3)        2.295   M_ctr_q_9
    SLICE_X12Y38.COUT    Topcyb                0.483   mystate/autoab/Mcount_M_ctr_q_cy[11]
                                                       M_ctr_q_9_rt.1
                                                       mystate/autoab/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y39.COUT    Tbyp                  0.093   mystate/autoab/Mcount_M_ctr_q_cy[15]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   mystate/autoab/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y40.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[19]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<19>
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[19]
    SLICE_X12Y41.COUT    Tbyp                  0.093   mystate/autoab/M_ctr_q[23]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<23>
    SLICE_X12Y42.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[23]
    SLICE_X12Y42.COUT    Tbyp                  0.093   mystate/M_autoab_value[3]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<27>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[27]
    SLICE_X12Y43.COUT    Tbyp                  0.093   mystate/M_autoab_value[7]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<31>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[31]
    SLICE_X12Y44.COUT    Tbyp                  0.093   mystate/M_autoab_value[11]
                                                       mystate/autoab/Mcount_M_ctr_q_cy<35>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   mystate/autoab/Mcount_M_ctr_q_cy[35]
    SLICE_X12Y45.CLK     Tcinck                0.213   mystate/M_autoab_value[15]
                                                       mystate/autoab/Mcount_M_ctr_q_xor<39>
                                                       mystate/autoab/M_ctr_q_36
    -------------------------------------------------  ---------------------------
    Total                                      4.079ns (1.684ns logic, 2.395ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_led_23_OBUF/CLK0
  Logical resource: mystate/M_state_q/CLK0
  Location pin: ILOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_led_23_OBUF/SR
  Logical resource: mystate/M_state_q/SR
  Location pin: ILOGIC_X9Y2.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/autoab/M_ctr_q[19]/CLK
  Logical resource: mystate/autoab/M_ctr_q_18/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/autoab/M_ctr_q[19]/CLK
  Logical resource: mystate/autoab/M_ctr_q_19/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/autoab/M_ctr_q[23]/CLK
  Logical resource: mystate/autoab/M_ctr_q_20/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/autoab/M_ctr_q[23]/CLK
  Logical resource: mystate/autoab/M_ctr_q_21/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/autoab/M_ctr_q[23]/CLK
  Logical resource: mystate/autoab/M_ctr_q_22/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/autoab/M_ctr_q[23]/CLK
  Logical resource: mystate/autoab/M_ctr_q_23/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[3]/CLK
  Logical resource: mystate/autoab/M_ctr_q_24/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[3]/CLK
  Logical resource: mystate/autoab/M_ctr_q_25/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[3]/CLK
  Logical resource: mystate/autoab/M_ctr_q_26/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[3]/CLK
  Logical resource: mystate/autoab/M_ctr_q_27/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[7]/CLK
  Logical resource: mystate/autoab/M_ctr_q_28/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[7]/CLK
  Logical resource: mystate/autoab/M_ctr_q_29/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[7]/CLK
  Logical resource: mystate/autoab/M_ctr_q_30/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[7]/CLK
  Logical resource: mystate/autoab/M_ctr_q_31/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[11]/CLK
  Logical resource: mystate/autoab/M_ctr_q_32/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[11]/CLK
  Logical resource: mystate/autoab/M_ctr_q_33/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[11]/CLK
  Logical resource: mystate/autoab/M_ctr_q_34/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[11]/CLK
  Logical resource: mystate/autoab/M_ctr_q_35/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[15]/CLK
  Logical resource: mystate/autoab/M_ctr_q_36/CK
  Location pin: SLICE_X12Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[15]/CLK
  Logical resource: mystate/autoab/M_ctr_q_37/CK
  Location pin: SLICE_X12Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[15]/CLK
  Logical resource: mystate/autoab/M_ctr_q_38/CK
  Location pin: SLICE_X12Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: mystate/M_autoab_value[15]/CLK
  Logical resource: mystate/autoab/M_ctr_q_39/CK
  Location pin: SLICE_X12Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X9Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X9Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.333|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1188 paths, 0 nets, and 204 connections

Design statistics:
   Minimum period:   5.333ns{1}   (Maximum frequency: 187.512MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 16 19:05:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



