Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jun  6 02:01:59 2023
| Host         : LAPTOP-R672LTNG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2327)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6382)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2327)
---------------------------
 There are 2327 register/latch pins with no clock driven by root clock pin: pdu/control/cpu_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6382)
---------------------------------------------------
 There are 6382 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.105        0.000                      0                 1154        0.064        0.000                      0                 1154        4.500        0.000                       0                   744  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.105        0.000                      0                 1154        0.064        0.000                      0                 1154        4.500        0.000                       0                   744  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 2.263ns (35.587%)  route 4.096ns (64.413%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.806     5.409    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y156        FDRE                                         r  pdu/control/bp_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     5.865 r  pdu/control/bp_pc_reg[0]/Q
                         net (fo=5, routed)           1.040     6.905    pdu/control/bp_pc_reg_n_0_[0]
    SLICE_X41Y161        LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.029    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X41Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.561    pdu/control/main_next_state3_carry_n_0
    SLICE_X41Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X41Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.432     8.335    cpu/pc/CO[0]
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.313     8.648 r  cpu/pc/FSM_sequential_main_current_state[0]_i_6/O
                         net (fo=2, routed)           1.173     9.821    pdu/control/FSM_sequential_main_current_state_reg[0]_4
    SLICE_X34Y145        LUT2 (Prop_lut2_I1_O)        0.124     9.945 f  pdu/control/FSM_sequential_main_current_state[1]_i_10/O
                         net (fo=3, routed)           0.311    10.256    pdu/control/FSM_sequential_main_current_state[1]_i_10_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I5_O)        0.124    10.380 r  pdu/control/FSM_sequential_main_current_state[5]_i_12/O
                         net (fo=1, routed)           0.171    10.551    pdu/control/FSM_sequential_main_current_state[5]_i_12_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  pdu/control/FSM_sequential_main_current_state[5]_i_5/O
                         net (fo=1, routed)           0.340    11.016    pdu/control/FSM_sequential_main_current_state[5]_i_5_n_0
    SLICE_X35Y145        LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  pdu/control/FSM_sequential_main_current_state[5]_i_1/O
                         net (fo=6, routed)           0.628    11.768    pdu/control/FSM_sequential_main_current_state[5]_i_1_n_0
    SLICE_X35Y145        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.503    14.925    pdu/control/clk_IBUF_BUFG
    SLICE_X35Y145        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X35Y145        FDRE (Setup_fdre_C_CE)      -0.205    14.873    pdu/control/FSM_sequential_main_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.263ns (36.049%)  route 4.014ns (63.951%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.806     5.409    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y156        FDRE                                         r  pdu/control/bp_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     5.865 r  pdu/control/bp_pc_reg[0]/Q
                         net (fo=5, routed)           1.040     6.905    pdu/control/bp_pc_reg_n_0_[0]
    SLICE_X41Y161        LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.029    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X41Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.561    pdu/control/main_next_state3_carry_n_0
    SLICE_X41Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X41Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.432     8.335    cpu/pc/CO[0]
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.313     8.648 r  cpu/pc/FSM_sequential_main_current_state[0]_i_6/O
                         net (fo=2, routed)           1.173     9.821    pdu/control/FSM_sequential_main_current_state_reg[0]_4
    SLICE_X34Y145        LUT2 (Prop_lut2_I1_O)        0.124     9.945 f  pdu/control/FSM_sequential_main_current_state[1]_i_10/O
                         net (fo=3, routed)           0.311    10.256    pdu/control/FSM_sequential_main_current_state[1]_i_10_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I5_O)        0.124    10.380 r  pdu/control/FSM_sequential_main_current_state[5]_i_12/O
                         net (fo=1, routed)           0.171    10.551    pdu/control/FSM_sequential_main_current_state[5]_i_12_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  pdu/control/FSM_sequential_main_current_state[5]_i_5/O
                         net (fo=1, routed)           0.340    11.016    pdu/control/FSM_sequential_main_current_state[5]_i_5_n_0
    SLICE_X35Y145        LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  pdu/control/FSM_sequential_main_current_state[5]_i_1/O
                         net (fo=6, routed)           0.546    11.686    pdu/control/FSM_sequential_main_current_state[5]_i_1_n_0
    SLICE_X36Y143        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.503    14.925    pdu/control/clk_IBUF_BUFG
    SLICE_X36Y143        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[5]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X36Y143        FDRE (Setup_fdre_C_CE)      -0.205    14.873    pdu/control/FSM_sequential_main_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -11.686    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 2.263ns (36.126%)  route 4.001ns (63.873%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.806     5.409    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y156        FDRE                                         r  pdu/control/bp_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     5.865 r  pdu/control/bp_pc_reg[0]/Q
                         net (fo=5, routed)           1.040     6.905    pdu/control/bp_pc_reg_n_0_[0]
    SLICE_X41Y161        LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.029    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X41Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.561    pdu/control/main_next_state3_carry_n_0
    SLICE_X41Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X41Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.432     8.335    cpu/pc/CO[0]
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.313     8.648 r  cpu/pc/FSM_sequential_main_current_state[0]_i_6/O
                         net (fo=2, routed)           1.173     9.821    pdu/control/FSM_sequential_main_current_state_reg[0]_4
    SLICE_X34Y145        LUT2 (Prop_lut2_I1_O)        0.124     9.945 f  pdu/control/FSM_sequential_main_current_state[1]_i_10/O
                         net (fo=3, routed)           0.311    10.256    pdu/control/FSM_sequential_main_current_state[1]_i_10_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I5_O)        0.124    10.380 r  pdu/control/FSM_sequential_main_current_state[5]_i_12/O
                         net (fo=1, routed)           0.171    10.551    pdu/control/FSM_sequential_main_current_state[5]_i_12_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  pdu/control/FSM_sequential_main_current_state[5]_i_5/O
                         net (fo=1, routed)           0.340    11.016    pdu/control/FSM_sequential_main_current_state[5]_i_5_n_0
    SLICE_X35Y145        LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  pdu/control/FSM_sequential_main_current_state[5]_i_1/O
                         net (fo=6, routed)           0.533    11.673    pdu/control/FSM_sequential_main_current_state[5]_i_1_n_0
    SLICE_X38Y145        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.502    14.924    pdu/control/clk_IBUF_BUFG
    SLICE_X38Y145        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[1]/C
                         clock pessimism              0.188    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X38Y145        FDRE (Setup_fdre_C_CE)      -0.169    14.908    pdu/control/FSM_sequential_main_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 2.139ns (33.912%)  route 4.168ns (66.088%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.806     5.409    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y156        FDRE                                         r  pdu/control/bp_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     5.865 r  pdu/control/bp_pc_reg[0]/Q
                         net (fo=5, routed)           1.040     6.905    pdu/control/bp_pc_reg_n_0_[0]
    SLICE_X41Y161        LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.029    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X41Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.561    pdu/control/main_next_state3_carry_n_0
    SLICE_X41Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X41Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.432     8.335    cpu/pc/CO[0]
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.313     8.648 r  cpu/pc/FSM_sequential_main_current_state[0]_i_6/O
                         net (fo=2, routed)           1.173     9.821    pdu/control/FSM_sequential_main_current_state_reg[0]_4
    SLICE_X34Y145        LUT2 (Prop_lut2_I1_O)        0.124     9.945 f  pdu/control/FSM_sequential_main_current_state[1]_i_10/O
                         net (fo=3, routed)           0.331    10.276    pdu/control/FSM_sequential_main_current_state[1]_i_10_n_0
    SLICE_X34Y144        LUT6 (Prop_lut6_I3_O)        0.124    10.400 f  pdu/control/FSM_sequential_main_current_state[1]_i_4/O
                         net (fo=1, routed)           0.813    11.213    pdu/control/FSM_sequential_main_current_state[1]_i_4_n_0
    SLICE_X38Y145        LUT6 (Prop_lut6_I3_O)        0.124    11.337 r  pdu/control/FSM_sequential_main_current_state[1]_i_1/O
                         net (fo=1, routed)           0.379    11.716    pdu/control/FSM_sequential_main_current_state[1]_i_1_n_0
    SLICE_X38Y145        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.502    14.924    pdu/control/clk_IBUF_BUFG
    SLICE_X38Y145        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[1]/C
                         clock pessimism              0.188    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X38Y145        FDRE (Setup_fdre_C_D)       -0.031    15.046    pdu/control/FSM_sequential_main_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.263ns (36.931%)  route 3.865ns (63.068%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.806     5.409    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y156        FDRE                                         r  pdu/control/bp_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     5.865 r  pdu/control/bp_pc_reg[0]/Q
                         net (fo=5, routed)           1.040     6.905    pdu/control/bp_pc_reg_n_0_[0]
    SLICE_X41Y161        LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.029    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X41Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.561    pdu/control/main_next_state3_carry_n_0
    SLICE_X41Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X41Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.432     8.335    cpu/pc/CO[0]
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.313     8.648 r  cpu/pc/FSM_sequential_main_current_state[0]_i_6/O
                         net (fo=2, routed)           1.173     9.821    pdu/control/FSM_sequential_main_current_state_reg[0]_4
    SLICE_X34Y145        LUT2 (Prop_lut2_I1_O)        0.124     9.945 f  pdu/control/FSM_sequential_main_current_state[1]_i_10/O
                         net (fo=3, routed)           0.311    10.256    pdu/control/FSM_sequential_main_current_state[1]_i_10_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I5_O)        0.124    10.380 r  pdu/control/FSM_sequential_main_current_state[5]_i_12/O
                         net (fo=1, routed)           0.171    10.551    pdu/control/FSM_sequential_main_current_state[5]_i_12_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  pdu/control/FSM_sequential_main_current_state[5]_i_5/O
                         net (fo=1, routed)           0.340    11.016    pdu/control/FSM_sequential_main_current_state[5]_i_5_n_0
    SLICE_X35Y145        LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  pdu/control/FSM_sequential_main_current_state[5]_i_1/O
                         net (fo=6, routed)           0.397    11.536    pdu/control/FSM_sequential_main_current_state[5]_i_1_n_0
    SLICE_X37Y144        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.503    14.925    pdu/control/clk_IBUF_BUFG
    SLICE_X37Y144        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[4]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X37Y144        FDRE (Setup_fdre_C_CE)      -0.205    14.873    pdu/control/FSM_sequential_main_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.263ns (36.956%)  route 3.861ns (63.044%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.806     5.409    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y156        FDRE                                         r  pdu/control/bp_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     5.865 r  pdu/control/bp_pc_reg[0]/Q
                         net (fo=5, routed)           1.040     6.905    pdu/control/bp_pc_reg_n_0_[0]
    SLICE_X41Y161        LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.029    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X41Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.561    pdu/control/main_next_state3_carry_n_0
    SLICE_X41Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X41Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.432     8.335    cpu/pc/CO[0]
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.313     8.648 r  cpu/pc/FSM_sequential_main_current_state[0]_i_6/O
                         net (fo=2, routed)           1.173     9.821    pdu/control/FSM_sequential_main_current_state_reg[0]_4
    SLICE_X34Y145        LUT2 (Prop_lut2_I1_O)        0.124     9.945 f  pdu/control/FSM_sequential_main_current_state[1]_i_10/O
                         net (fo=3, routed)           0.311    10.256    pdu/control/FSM_sequential_main_current_state[1]_i_10_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I5_O)        0.124    10.380 r  pdu/control/FSM_sequential_main_current_state[5]_i_12/O
                         net (fo=1, routed)           0.171    10.551    pdu/control/FSM_sequential_main_current_state[5]_i_12_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  pdu/control/FSM_sequential_main_current_state[5]_i_5/O
                         net (fo=1, routed)           0.340    11.016    pdu/control/FSM_sequential_main_current_state[5]_i_5_n_0
    SLICE_X35Y145        LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  pdu/control/FSM_sequential_main_current_state[5]_i_1/O
                         net (fo=6, routed)           0.393    11.532    pdu/control/FSM_sequential_main_current_state[5]_i_1_n_0
    SLICE_X35Y143        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.503    14.925    pdu/control/clk_IBUF_BUFG
    SLICE_X35Y143        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[0]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X35Y143        FDRE (Setup_fdre_C_CE)      -0.205    14.873    pdu/control/FSM_sequential_main_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 2.263ns (36.975%)  route 3.857ns (63.025%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.806     5.409    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y156        FDRE                                         r  pdu/control/bp_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     5.865 r  pdu/control/bp_pc_reg[0]/Q
                         net (fo=5, routed)           1.040     6.905    pdu/control/bp_pc_reg_n_0_[0]
    SLICE_X41Y161        LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.029    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X41Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.561    pdu/control/main_next_state3_carry_n_0
    SLICE_X41Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X41Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.432     8.335    cpu/pc/CO[0]
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.313     8.648 r  cpu/pc/FSM_sequential_main_current_state[0]_i_6/O
                         net (fo=2, routed)           1.173     9.821    pdu/control/FSM_sequential_main_current_state_reg[0]_4
    SLICE_X34Y145        LUT2 (Prop_lut2_I1_O)        0.124     9.945 f  pdu/control/FSM_sequential_main_current_state[1]_i_10/O
                         net (fo=3, routed)           0.311    10.256    pdu/control/FSM_sequential_main_current_state[1]_i_10_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I5_O)        0.124    10.380 r  pdu/control/FSM_sequential_main_current_state[5]_i_12/O
                         net (fo=1, routed)           0.171    10.551    pdu/control/FSM_sequential_main_current_state[5]_i_12_n_0
    SLICE_X34Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  pdu/control/FSM_sequential_main_current_state[5]_i_5/O
                         net (fo=1, routed)           0.340    11.016    pdu/control/FSM_sequential_main_current_state[5]_i_5_n_0
    SLICE_X35Y145        LUT6 (Prop_lut6_I4_O)        0.124    11.140 r  pdu/control/FSM_sequential_main_current_state[5]_i_1/O
                         net (fo=6, routed)           0.389    11.529    pdu/control/FSM_sequential_main_current_state[5]_i_1_n_0
    SLICE_X35Y144        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.503    14.925    pdu/control/clk_IBUF_BUFG
    SLICE_X35Y144        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[3]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X35Y144        FDRE (Setup_fdre_C_CE)      -0.205    14.873    pdu/control/FSM_sequential_main_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 2.526ns (41.608%)  route 3.545ns (58.392%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.806     5.409    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y156        FDRE                                         r  pdu/control/bp_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDRE (Prop_fdre_C_Q)         0.456     5.865 r  pdu/control/bp_pc_reg[0]/Q
                         net (fo=5, routed)           1.040     6.905    pdu/control/bp_pc_reg_n_0_[0]
    SLICE_X41Y161        LUT6 (Prop_lut6_I0_O)        0.124     7.029 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.029    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X41Y161        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.561 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.561    pdu/control/main_next_state3_carry_n_0
    SLICE_X41Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.675    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X41Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.903 f  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.432     8.335    cpu/pc/CO[0]
    SLICE_X39Y163        LUT6 (Prop_lut6_I2_O)        0.313     8.648 f  cpu/pc/FSM_sequential_main_current_state[0]_i_6/O
                         net (fo=2, routed)           1.173     9.821    pdu/control/FSM_sequential_main_current_state_reg[0]_4
    SLICE_X34Y145        LUT2 (Prop_lut2_I1_O)        0.124     9.945 r  pdu/control/FSM_sequential_main_current_state[1]_i_10/O
                         net (fo=3, routed)           0.439    10.384    pdu/control/FSM_sequential_main_current_state[1]_i_10_n_0
    SLICE_X33Y145        LUT6 (Prop_lut6_I0_O)        0.124    10.508 r  pdu/control/FSM_sequential_main_current_state[2]_i_7/O
                         net (fo=1, routed)           0.000    10.508    pdu/control/FSM_sequential_main_current_state[2]_i_7_n_0
    SLICE_X33Y145        MUXF7 (Prop_muxf7_I0_O)      0.212    10.720 r  pdu/control/FSM_sequential_main_current_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.461    11.181    pdu/control/FSM_sequential_main_current_state_reg[2]_i_2_n_0
    SLICE_X35Y145        LUT6 (Prop_lut6_I0_O)        0.299    11.480 r  pdu/control/FSM_sequential_main_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.480    pdu/control/FSM_sequential_main_current_state[2]_i_1_n_0
    SLICE_X35Y145        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.503    14.925    pdu/control/clk_IBUF_BUFG
    SLICE_X35Y145        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X35Y145        FDRE (Setup_fdre_C_D)        0.029    15.107    pdu/control/FSM_sequential_main_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 pdu/control/FSM_sequential_main_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/bp_pc_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.704ns (12.281%)  route 5.028ns (87.719%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.624     5.226    pdu/control/clk_IBUF_BUFG
    SLICE_X37Y144        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y144        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  pdu/control/FSM_sequential_main_current_state_reg[4]/Q
                         net (fo=95, routed)          2.375     8.057    pdu/control/FSM_sequential_main_current_state_reg[5]_0[4]
    SLICE_X43Y160        LUT6 (Prop_lut6_I0_O)        0.124     8.181 r  pdu/control/bp_pc[31]_i_7/O
                         net (fo=33, routed)          1.316     9.498    pdu/control/FSM_sequential_main_current_state_reg[4]_0
    SLICE_X37Y147        LUT6 (Prop_lut6_I4_O)        0.124     9.622 r  pdu/control/bp_pc[31]_i_1/O
                         net (fo=32, routed)          1.337    10.959    pdu/control/bp_pc
    SLICE_X40Y162        FDRE                                         r  pdu/control/bp_pc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.672    15.094    pdu/control/clk_IBUF_BUFG
    SLICE_X40Y162        FDRE                                         r  pdu/control/bp_pc_reg[17]/C
                         clock pessimism              0.188    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X40Y162        FDRE (Setup_fdre_C_CE)      -0.205    15.042    pdu/control/bp_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 pdu/control/FSM_sequential_main_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/bp_pc_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.704ns (12.281%)  route 5.028ns (87.719%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.624     5.226    pdu/control/clk_IBUF_BUFG
    SLICE_X37Y144        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y144        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  pdu/control/FSM_sequential_main_current_state_reg[4]/Q
                         net (fo=95, routed)          2.375     8.057    pdu/control/FSM_sequential_main_current_state_reg[5]_0[4]
    SLICE_X43Y160        LUT6 (Prop_lut6_I0_O)        0.124     8.181 r  pdu/control/bp_pc[31]_i_7/O
                         net (fo=33, routed)          1.316     9.498    pdu/control/FSM_sequential_main_current_state_reg[4]_0
    SLICE_X37Y147        LUT6 (Prop_lut6_I4_O)        0.124     9.622 r  pdu/control/bp_pc[31]_i_1/O
                         net (fo=32, routed)          1.337    10.959    pdu/control/bp_pc
    SLICE_X40Y162        FDRE                                         r  pdu/control/bp_pc_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.672    15.094    pdu/control/clk_IBUF_BUFG
    SLICE_X40Y162        FDRE                                         r  pdu/control/bp_pc_reg[20]/C
                         clock pessimism              0.188    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X40Y162        FDRE (Setup_fdre_C_CE)      -0.205    15.042    pdu/control/bp_pc_reg[20]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  4.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pdu/my_reg/cnt_100ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/my_reg/cnt_100ms_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.371ns (67.408%)  route 0.179ns (32.592%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.570     1.489    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y149        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu/my_reg/cnt_100ms_reg[15]/Q
                         net (fo=3, routed)           0.179     1.832    pdu/my_reg/cnt_100ms_reg[15]
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.986 r  pdu/my_reg/cnt_100ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    pdu/my_reg/cnt_100ms_reg[12]_i_1_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.040 r  pdu/my_reg/cnt_100ms_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    pdu/my_reg/cnt_100ms_reg[16]_i_1_n_7
    SLICE_X12Y150        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.927     2.092    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y150        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[16]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.134     1.976    pdu/my_reg/cnt_100ms_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pdu/my_reg/cnt_100ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/my_reg/cnt_100ms_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.384ns (68.160%)  route 0.179ns (31.840%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.570     1.489    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y149        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu/my_reg/cnt_100ms_reg[15]/Q
                         net (fo=3, routed)           0.179     1.832    pdu/my_reg/cnt_100ms_reg[15]
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.986 r  pdu/my_reg/cnt_100ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    pdu/my_reg/cnt_100ms_reg[12]_i_1_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.053 r  pdu/my_reg/cnt_100ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.053    pdu/my_reg/cnt_100ms_reg[16]_i_1_n_5
    SLICE_X12Y150        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.927     2.092    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y150        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[18]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.134     1.976    pdu/my_reg/cnt_100ms_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pdu/my_reg/cnt_100ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/my_reg/cnt_100ms_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.407ns (69.409%)  route 0.179ns (30.591%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.570     1.489    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y149        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu/my_reg/cnt_100ms_reg[15]/Q
                         net (fo=3, routed)           0.179     1.832    pdu/my_reg/cnt_100ms_reg[15]
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.986 r  pdu/my_reg/cnt_100ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    pdu/my_reg/cnt_100ms_reg[12]_i_1_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.076 r  pdu/my_reg/cnt_100ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.076    pdu/my_reg/cnt_100ms_reg[16]_i_1_n_6
    SLICE_X12Y150        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.927     2.092    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y150        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[17]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.134     1.976    pdu/my_reg/cnt_100ms_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pdu/my_reg/cnt_100ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/my_reg/cnt_100ms_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.409ns (69.513%)  route 0.179ns (30.487%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.570     1.489    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y149        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu/my_reg/cnt_100ms_reg[15]/Q
                         net (fo=3, routed)           0.179     1.832    pdu/my_reg/cnt_100ms_reg[15]
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.986 r  pdu/my_reg/cnt_100ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    pdu/my_reg/cnt_100ms_reg[12]_i_1_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.078 r  pdu/my_reg/cnt_100ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.078    pdu/my_reg/cnt_100ms_reg[16]_i_1_n_4
    SLICE_X12Y150        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.927     2.092    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y150        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[19]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.134     1.976    pdu/my_reg/cnt_100ms_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pdu/my_reg/cnt_100ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/my_reg/cnt_100ms_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.411ns (69.616%)  route 0.179ns (30.384%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.570     1.489    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y149        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu/my_reg/cnt_100ms_reg[15]/Q
                         net (fo=3, routed)           0.179     1.832    pdu/my_reg/cnt_100ms_reg[15]
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.986 r  pdu/my_reg/cnt_100ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    pdu/my_reg/cnt_100ms_reg[12]_i_1_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.027 r  pdu/my_reg/cnt_100ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    pdu/my_reg/cnt_100ms_reg[16]_i_1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.080 r  pdu/my_reg/cnt_100ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.080    pdu/my_reg/cnt_100ms_reg[20]_i_1_n_7
    SLICE_X12Y151        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.927     2.092    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y151        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[20]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X12Y151        FDRE (Hold_fdre_C_D)         0.134     1.976    pdu/my_reg/cnt_100ms_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pdu/my_reg/cnt_100ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/my_reg/cnt_100ms_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.424ns (70.271%)  route 0.179ns (29.729%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.570     1.489    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y149        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu/my_reg/cnt_100ms_reg[15]/Q
                         net (fo=3, routed)           0.179     1.832    pdu/my_reg/cnt_100ms_reg[15]
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.986 r  pdu/my_reg/cnt_100ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    pdu/my_reg/cnt_100ms_reg[12]_i_1_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.027 r  pdu/my_reg/cnt_100ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    pdu/my_reg/cnt_100ms_reg[16]_i_1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.093 r  pdu/my_reg/cnt_100ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.093    pdu/my_reg/cnt_100ms_reg[20]_i_1_n_5
    SLICE_X12Y151        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.927     2.092    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y151        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[22]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X12Y151        FDRE (Hold_fdre_C_D)         0.134     1.976    pdu/my_reg/cnt_100ms_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pdu/my_reg/cnt_100ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/my_reg/cnt_100ms_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.447ns (71.363%)  route 0.179ns (28.637%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.570     1.489    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y149        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu/my_reg/cnt_100ms_reg[15]/Q
                         net (fo=3, routed)           0.179     1.832    pdu/my_reg/cnt_100ms_reg[15]
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.986 r  pdu/my_reg/cnt_100ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    pdu/my_reg/cnt_100ms_reg[12]_i_1_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.027 r  pdu/my_reg/cnt_100ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    pdu/my_reg/cnt_100ms_reg[16]_i_1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.116 r  pdu/my_reg/cnt_100ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.116    pdu/my_reg/cnt_100ms_reg[20]_i_1_n_6
    SLICE_X12Y151        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.927     2.092    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y151        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[21]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X12Y151        FDRE (Hold_fdre_C_D)         0.134     1.976    pdu/my_reg/cnt_100ms_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pdu/my_reg/cnt_100ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/my_reg/cnt_100ms_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.449ns (71.454%)  route 0.179ns (28.546%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.570     1.489    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y149        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu/my_reg/cnt_100ms_reg[15]/Q
                         net (fo=3, routed)           0.179     1.832    pdu/my_reg/cnt_100ms_reg[15]
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.986 r  pdu/my_reg/cnt_100ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    pdu/my_reg/cnt_100ms_reg[12]_i_1_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.027 r  pdu/my_reg/cnt_100ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    pdu/my_reg/cnt_100ms_reg[16]_i_1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.118 r  pdu/my_reg/cnt_100ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.118    pdu/my_reg/cnt_100ms_reg[20]_i_1_n_4
    SLICE_X12Y151        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.927     2.092    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y151        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[23]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X12Y151        FDRE (Hold_fdre_C_D)         0.134     1.976    pdu/my_reg/cnt_100ms_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pdu/my_reg/cnt_100ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/my_reg/cnt_100ms_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.451ns (71.544%)  route 0.179ns (28.456%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.570     1.489    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y149        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  pdu/my_reg/cnt_100ms_reg[15]/Q
                         net (fo=3, routed)           0.179     1.832    pdu/my_reg/cnt_100ms_reg[15]
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.986 r  pdu/my_reg/cnt_100ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    pdu/my_reg/cnt_100ms_reg[12]_i_1_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.027 r  pdu/my_reg/cnt_100ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    pdu/my_reg/cnt_100ms_reg[16]_i_1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.067 r  pdu/my_reg/cnt_100ms_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.067    pdu/my_reg/cnt_100ms_reg[20]_i_1_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.120 r  pdu/my_reg/cnt_100ms_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.120    pdu/my_reg/cnt_100ms_reg[24]_i_1_n_7
    SLICE_X12Y152        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.927     2.092    pdu/my_reg/clk_IBUF_BUFG
    SLICE_X12Y152        FDRE                                         r  pdu/my_reg/cnt_100ms_reg[24]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X12Y152        FDRE (Hold_fdre_C_D)         0.134     1.976    pdu/my_reg/cnt_100ms_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pdu/control/uart_out/code_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/send/tx_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.632     1.552    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X48Y177        FDRE                                         r  pdu/control/uart_out/code_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y177        FDRE (Prop_fdre_C_Q)         0.141     1.693 r  pdu/control/uart_out/code_r1_reg[0]/Q
                         net (fo=2, routed)           0.086     1.779    pdu/send/D[0]
    SLICE_X49Y177        FDRE                                         r  pdu/send/tx_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.904     2.069    pdu/send/clk_IBUF_BUFG
    SLICE_X49Y177        FDRE                                         r  pdu/send/tx_reg_reg[0]/C
                         clock pessimism             -0.504     1.565    
    SLICE_X49Y177        FDRE (Hold_fdre_C_D)         0.057     1.622    pdu/send/tx_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y156    pdu/btn_r1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y156    pdu/btn_r2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y159   pdu/btn_r3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y143   pdu/control/FSM_sequential_main_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y145   pdu/control/FSM_sequential_main_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y145   pdu/control/FSM_sequential_main_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y144   pdu/control/FSM_sequential_main_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y144   pdu/control/FSM_sequential_main_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y143   pdu/control/FSM_sequential_main_current_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y156    pdu/btn_r1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y156    pdu/btn_r1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y156    pdu/btn_r2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y156    pdu/btn_r2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y159   pdu/btn_r3_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y159   pdu/btn_r3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y143   pdu/control/FSM_sequential_main_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y143   pdu/control/FSM_sequential_main_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y145   pdu/control/FSM_sequential_main_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y145   pdu/control/FSM_sequential_main_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y156    pdu/btn_r1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y156    pdu/btn_r1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y156    pdu/btn_r2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y156    pdu/btn_r2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y159   pdu/btn_r3_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y159   pdu/btn_r3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y143   pdu/control/FSM_sequential_main_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y143   pdu/control/FSM_sequential_main_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y145   pdu/control/FSM_sequential_main_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y145   pdu/control/FSM_sequential_main_current_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6354 Endpoints
Min Delay          6354 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hexplay_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.108ns  (logic 6.975ns (20.450%)  route 27.133ns (79.550%))
  Logic Levels:           19  (CARRY4=4 FDRE=1 LUT3=3 LUT4=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           0.835    13.216    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X23Y158        LUT4 (Prop_lut4_I3_O)        0.326    13.542 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_51/O
                         net (fo=1, routed)           0.000    13.542    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_0[0]
    SLICE_X23Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.074 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.188 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.188    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.302 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.302    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.416 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_3/CO[3]
                         net (fo=4, routed)           1.640    16.056    cpu/pc_sel_gen/pc_sel_out_reg[0][0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I3_O)        0.124    16.180 r  cpu/pc_sel_gen/pc_sel_out[1]_i_1/O
                         net (fo=76, routed)          3.947    20.127    cpu/seg_reg_id_ex/pc_sel_ex[1]
    SLICE_X32Y169        LUT3 (Prop_lut3_I2_O)        0.124    20.251 r  cpu/seg_reg_id_ex/pc_cur_out[31]_i_1/O
                         net (fo=295, routed)         3.983    24.234    cpu/check_data_sel_hzd/flush_id
    SLICE_X29Y148        LUT6 (Prop_lut6_I1_O)        0.124    24.358 r  cpu/check_data_sel_hzd/hexplay_data_OBUF[0]_inst_i_62/O
                         net (fo=1, routed)           0.420    24.778    cpu/check_data_seg_sel/hexplay_data_OBUF[0]_inst_i_9_0
    SLICE_X28Y149        LUT6 (Prop_lut6_I0_O)        0.124    24.902 r  cpu/check_data_seg_sel/hexplay_data_OBUF[0]_inst_i_29/O
                         net (fo=1, routed)           0.492    25.395    cpu/cpu_check_data_sel/hexplay_data_OBUF[0]_inst_i_3_1
    SLICE_X32Y152        LUT6 (Prop_lut6_I4_O)        0.124    25.519 r  cpu/cpu_check_data_sel/hexplay_data_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.433    25.952    pdu/control/cpu_check_data[0]
    SLICE_X32Y152        LUT6 (Prop_lut6_I2_O)        0.124    26.076 f  pdu/control/hexplay_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.147    27.223    pdu/control/hexplay_data_OBUF[0]_inst_i_3_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I1_O)        0.124    27.347 r  pdu/control/hexplay_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.188    30.535    hexplay_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.573    34.108 r  hexplay_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.108    hexplay_data[0]
    A14                                                               r  hexplay_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hexplay_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.588ns  (logic 7.093ns (21.767%)  route 25.495ns (78.233%))
  Logic Levels:           20  (CARRY4=4 FDRE=1 LUT3=2 LUT4=3 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           0.835    13.216    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X23Y158        LUT4 (Prop_lut4_I3_O)        0.326    13.542 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_51/O
                         net (fo=1, routed)           0.000    13.542    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_0[0]
    SLICE_X23Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.074 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.188 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.188    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.302 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.302    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.416 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_3/CO[3]
                         net (fo=4, routed)           1.640    16.056    cpu/pc_sel_gen/pc_sel_out_reg[0][0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I3_O)        0.124    16.180 r  cpu/pc_sel_gen/pc_sel_out[1]_i_1/O
                         net (fo=76, routed)          4.080    20.260    cpu/check_data_sel_ex/pc_sel_ex[1]
    SLICE_X33Y168        LUT6 (Prop_lut6_I4_O)        0.124    20.384 r  cpu/check_data_sel_ex/hexplay_data_OBUF[3]_inst_i_160/O
                         net (fo=1, routed)           1.172    21.556    cpu/check_data_sel_ex/hexplay_data_OBUF[3]_inst_i_160_n_0
    SLICE_X25Y170        LUT6 (Prop_lut6_I0_O)        0.124    21.680 r  cpu/check_data_sel_ex/hexplay_data_OBUF[3]_inst_i_67/O
                         net (fo=1, routed)           1.007    22.687    cpu/check_data_seg_sel/hexplay_data_OBUF[3]_inst_i_18
    SLICE_X27Y169        LUT6 (Prop_lut6_I2_O)        0.124    22.811 r  cpu/check_data_seg_sel/hexplay_data_OBUF[3]_inst_i_36/O
                         net (fo=1, routed)           0.645    23.456    cpu/cpu_check_data_sel/hexplay_data_OBUF[3]_inst_i_7
    SLICE_X27Y169        LUT6 (Prop_lut6_I2_O)        0.124    23.580 r  cpu/cpu_check_data_sel/hexplay_data_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           1.159    24.740    pdu/control/cpu_check_data[6]
    SLICE_X24Y163        LUT6 (Prop_lut6_I0_O)        0.124    24.864 f  pdu/control/hexplay_data_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.299    25.163    pdu/control/hexplay_data_OBUF[3]_inst_i_7_n_0
    SLICE_X23Y163        LUT6 (Prop_lut6_I2_O)        0.124    25.287 r  pdu/control/hexplay_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.508    25.795    pdu/control/hexplay_data_OBUF[3]_inst_i_2_n_0
    SLICE_X22Y158        LUT6 (Prop_lut6_I0_O)        0.124    25.919 r  pdu/control/hexplay_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.102    29.021    hexplay_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.567    32.588 r  hexplay_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.588    hexplay_data[3]
    A15                                                               r  hexplay_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hexplay_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.227ns  (logic 7.096ns (22.019%)  route 25.131ns (77.981%))
  Logic Levels:           20  (CARRY4=4 FDRE=1 LUT3=2 LUT4=3 LUT5=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           0.835    13.216    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X23Y158        LUT4 (Prop_lut4_I3_O)        0.326    13.542 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_51/O
                         net (fo=1, routed)           0.000    13.542    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_0[0]
    SLICE_X23Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.074 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.188 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.188    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.302 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.302    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.416 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_3/CO[3]
                         net (fo=4, routed)           1.640    16.056    cpu/pc_sel_gen/pc_sel_out_reg[0][0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I3_O)        0.124    16.180 r  cpu/pc_sel_gen/pc_sel_out[1]_i_1/O
                         net (fo=76, routed)          3.182    19.362    cpu/check_data_sel_wb/pc_sel_ex[1]
    SLICE_X17Y168        LUT6 (Prop_lut6_I5_O)        0.124    19.486 r  cpu/check_data_sel_wb/hexplay_data_OBUF[1]_inst_i_384/O
                         net (fo=1, routed)           1.103    20.589    cpu/check_data_sel_wb/hexplay_data_OBUF[1]_inst_i_384_n_0
    SLICE_X14Y169        LUT6 (Prop_lut6_I0_O)        0.124    20.713 r  cpu/check_data_sel_wb/hexplay_data_OBUF[1]_inst_i_175/O
                         net (fo=1, routed)           0.656    21.369    cpu/check_data_seg_sel/hexplay_data_OBUF[1]_inst_i_32_2
    SLICE_X15Y169        LUT6 (Prop_lut6_I3_O)        0.124    21.493 r  cpu/check_data_seg_sel/hexplay_data_OBUF[1]_inst_i_74/O
                         net (fo=1, routed)           0.886    22.379    cpu/check_data_seg_sel/hexplay_data_OBUF[1]_inst_i_74_n_0
    SLICE_X27Y168        LUT5 (Prop_lut5_I4_O)        0.124    22.503 r  cpu/check_data_seg_sel/hexplay_data_OBUF[1]_inst_i_32/O
                         net (fo=1, routed)           0.582    23.085    pdu/control/check_data[22]
    SLICE_X29Y168        LUT5 (Prop_lut5_I3_O)        0.124    23.209 r  pdu/control/hexplay_data_OBUF[1]_inst_i_12/O
                         net (fo=1, routed)           0.947    24.156    pdu/control/hexplay_data_OBUF[1]_inst_i_12_n_0
    SLICE_X29Y165        LUT6 (Prop_lut6_I5_O)        0.124    24.280 r  pdu/control/hexplay_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.934    25.214    pdu/control/hexplay_data_OBUF[1]_inst_i_3_n_0
    SLICE_X26Y158        LUT6 (Prop_lut6_I3_O)        0.124    25.338 r  pdu/control/hexplay_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.319    28.657    hexplay_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.570    32.227 r  hexplay_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.227    hexplay_data[1]
    A13                                                               r  hexplay_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hexplay_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.137ns  (logic 7.094ns (22.075%)  route 25.043ns (77.925%))
  Logic Levels:           20  (CARRY4=4 FDRE=1 LUT3=2 LUT4=3 LUT5=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           0.835    13.216    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X23Y158        LUT4 (Prop_lut4_I3_O)        0.326    13.542 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_51/O
                         net (fo=1, routed)           0.000    13.542    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_0[0]
    SLICE_X23Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.074 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.188 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.188    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.302 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.302    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.416 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_3/CO[3]
                         net (fo=4, routed)           1.645    16.062    cpu/pc_sel_gen/pc_sel_out_reg[0][0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I5_O)        0.124    16.186 r  cpu/pc_sel_gen/pc_sel_out[0]_i_1/O
                         net (fo=76, routed)          3.452    19.637    cpu/check_data_sel_wb/pc_sel_ex[0]
    SLICE_X31Y161        LUT6 (Prop_lut6_I4_O)        0.124    19.761 r  cpu/check_data_sel_wb/hexplay_data_OBUF[2]_inst_i_391/O
                         net (fo=1, routed)           1.028    20.790    cpu/check_data_sel_wb/hexplay_data_OBUF[2]_inst_i_391_n_0
    SLICE_X29Y161        LUT6 (Prop_lut6_I0_O)        0.124    20.914 r  cpu/check_data_sel_wb/hexplay_data_OBUF[2]_inst_i_177/O
                         net (fo=1, routed)           0.592    21.506    cpu/check_data_seg_sel/hexplay_data_OBUF[2]_inst_i_34_2
    SLICE_X31Y162        LUT6 (Prop_lut6_I3_O)        0.124    21.630 r  cpu/check_data_seg_sel/hexplay_data_OBUF[2]_inst_i_80/O
                         net (fo=1, routed)           0.815    22.444    cpu/check_data_seg_sel/hexplay_data_OBUF[2]_inst_i_80_n_0
    SLICE_X32Y163        LUT5 (Prop_lut5_I4_O)        0.124    22.568 r  cpu/check_data_seg_sel/hexplay_data_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.574    23.142    pdu/control/check_data[14]
    SLICE_X32Y164        LUT5 (Prop_lut5_I3_O)        0.124    23.266 r  pdu/control/hexplay_data_OBUF[2]_inst_i_13/O
                         net (fo=1, routed)           0.948    24.215    pdu/control/hexplay_data_OBUF[2]_inst_i_13_n_0
    SLICE_X29Y164        LUT6 (Prop_lut6_I5_O)        0.124    24.339 r  pdu/control/hexplay_data_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.986    25.325    pdu/control/hexplay_data_OBUF[2]_inst_i_4_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I3_O)        0.124    25.449 r  pdu/control/hexplay_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.119    28.569    hexplay_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.568    32.137 r  hexplay_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.137    hexplay_data[2]
    A16                                                               r  hexplay_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_id_ex/alu_src2_sel_out_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.330ns  (logic 2.782ns (11.434%)  route 21.548ns (88.566%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=3 LUT4=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           0.835    13.216    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X23Y158        LUT4 (Prop_lut4_I3_O)        0.326    13.542 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_51/O
                         net (fo=1, routed)           0.000    13.542    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_0[0]
    SLICE_X23Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.074 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.188 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.188    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.302 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.302    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.416 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_3/CO[3]
                         net (fo=4, routed)           1.640    16.056    cpu/pc_sel_gen/pc_sel_out_reg[0][0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I3_O)        0.124    16.180 r  cpu/pc_sel_gen/pc_sel_out[1]_i_1/O
                         net (fo=76, routed)          3.947    20.127    cpu/seg_reg_id_ex/pc_sel_ex[1]
    SLICE_X32Y169        LUT3 (Prop_lut3_I2_O)        0.124    20.251 r  cpu/seg_reg_id_ex/pc_cur_out[31]_i_1/O
                         net (fo=295, routed)         4.079    24.330    cpu/seg_reg_id_ex/flush_id
    SLICE_X38Y152        FDRE                                         r  cpu/seg_reg_id_ex/alu_src2_sel_out_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_id_ex/pc_cur_out_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.330ns  (logic 2.782ns (11.434%)  route 21.548ns (88.566%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=3 LUT4=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           0.835    13.216    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X23Y158        LUT4 (Prop_lut4_I3_O)        0.326    13.542 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_51/O
                         net (fo=1, routed)           0.000    13.542    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_0[0]
    SLICE_X23Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.074 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.188 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.188    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.302 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.302    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.416 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_3/CO[3]
                         net (fo=4, routed)           1.640    16.056    cpu/pc_sel_gen/pc_sel_out_reg[0][0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I3_O)        0.124    16.180 r  cpu/pc_sel_gen/pc_sel_out[1]_i_1/O
                         net (fo=76, routed)          3.947    20.127    cpu/seg_reg_id_ex/pc_sel_ex[1]
    SLICE_X32Y169        LUT3 (Prop_lut3_I2_O)        0.124    20.251 r  cpu/seg_reg_id_ex/pc_cur_out[31]_i_1/O
                         net (fo=295, routed)         4.079    24.330    cpu/seg_reg_id_ex/flush_id
    SLICE_X38Y152        FDRE                                         r  cpu/seg_reg_id_ex/pc_cur_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_id_ex/pc_cur_out_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.330ns  (logic 2.782ns (11.434%)  route 21.548ns (88.566%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=3 LUT4=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           0.835    13.216    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X23Y158        LUT4 (Prop_lut4_I3_O)        0.326    13.542 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_51/O
                         net (fo=1, routed)           0.000    13.542    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_0[0]
    SLICE_X23Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.074 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.188 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.188    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.302 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.302    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.416 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_3/CO[3]
                         net (fo=4, routed)           1.640    16.056    cpu/pc_sel_gen/pc_sel_out_reg[0][0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I3_O)        0.124    16.180 r  cpu/pc_sel_gen/pc_sel_out[1]_i_1/O
                         net (fo=76, routed)          3.947    20.127    cpu/seg_reg_id_ex/pc_sel_ex[1]
    SLICE_X32Y169        LUT3 (Prop_lut3_I2_O)        0.124    20.251 r  cpu/seg_reg_id_ex/pc_cur_out[31]_i_1/O
                         net (fo=295, routed)         4.079    24.330    cpu/seg_reg_id_ex/flush_id
    SLICE_X38Y152        FDRE                                         r  cpu/seg_reg_id_ex/pc_cur_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_if_id/pc_cur_out_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.330ns  (logic 2.782ns (11.434%)  route 21.548ns (88.566%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=3 LUT4=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           0.835    13.216    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X23Y158        LUT4 (Prop_lut4_I3_O)        0.326    13.542 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_51/O
                         net (fo=1, routed)           0.000    13.542    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_0[0]
    SLICE_X23Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.074 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.188 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.188    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.302 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.302    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.416 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_3/CO[3]
                         net (fo=4, routed)           1.640    16.056    cpu/pc_sel_gen/pc_sel_out_reg[0][0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I3_O)        0.124    16.180 r  cpu/pc_sel_gen/pc_sel_out[1]_i_1/O
                         net (fo=76, routed)          3.947    20.127    cpu/seg_reg_id_ex/pc_sel_ex[1]
    SLICE_X32Y169        LUT3 (Prop_lut3_I2_O)        0.124    20.251 r  cpu/seg_reg_id_ex/pc_cur_out[31]_i_1/O
                         net (fo=295, routed)         4.079    24.330    cpu/seg_reg_if_id/flush_id
    SLICE_X38Y152        FDRE                                         r  cpu/seg_reg_if_id/pc_cur_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_if_id/pc_cur_out_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.330ns  (logic 2.782ns (11.434%)  route 21.548ns (88.566%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=3 LUT4=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           0.835    13.216    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X23Y158        LUT4 (Prop_lut4_I3_O)        0.326    13.542 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_51/O
                         net (fo=1, routed)           0.000    13.542    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_0[0]
    SLICE_X23Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.074 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.188 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.188    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.302 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.302    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.416 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_3/CO[3]
                         net (fo=4, routed)           1.640    16.056    cpu/pc_sel_gen/pc_sel_out_reg[0][0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I3_O)        0.124    16.180 r  cpu/pc_sel_gen/pc_sel_out[1]_i_1/O
                         net (fo=76, routed)          3.947    20.127    cpu/seg_reg_id_ex/pc_sel_ex[1]
    SLICE_X32Y169        LUT3 (Prop_lut3_I2_O)        0.124    20.251 r  cpu/seg_reg_id_ex/pc_cur_out[31]_i_1/O
                         net (fo=295, routed)         4.079    24.330    cpu/seg_reg_if_id/flush_id
    SLICE_X38Y152        FDRE                                         r  cpu/seg_reg_if_id/pc_cur_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_if_id/pc_cur_out_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.330ns  (logic 2.782ns (11.434%)  route 21.548ns (88.566%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=3 LUT4=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           0.835    13.216    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X23Y158        LUT4 (Prop_lut4_I3_O)        0.326    13.542 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_51/O
                         net (fo=1, routed)           0.000    13.542    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_0[0]
    SLICE_X23Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.074 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.074    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_35_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.188 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.188    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_22_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.302 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.302    cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_8_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.416 r  cpu/seg_reg_id_ex/pc_sel_out_reg[1]_i_3/CO[3]
                         net (fo=4, routed)           1.640    16.056    cpu/pc_sel_gen/pc_sel_out_reg[0][0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I3_O)        0.124    16.180 r  cpu/pc_sel_gen/pc_sel_out[1]_i_1/O
                         net (fo=76, routed)          3.947    20.127    cpu/seg_reg_id_ex/pc_sel_ex[1]
    SLICE_X32Y169        LUT3 (Prop_lut3_I2_O)        0.124    20.251 r  cpu/seg_reg_id_ex/pc_cur_out[31]_i_1/O
                         net (fo=295, routed)         4.079    24.330    cpu/seg_reg_if_id/flush_id
    SLICE_X38Y152        FDRE                                         r  cpu/seg_reg_if_id/pc_cur_out_reg[8]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/inst_out_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_mem_wb/inst_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/inst_out_reg[14]/C
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/inst_out_reg[14]/Q
                         net (fo=2, routed)           0.108     0.249    cpu/seg_reg_mem_wb/inst_mem[14]
    SLICE_X39Y161        FDRE                                         r  cpu/seg_reg_mem_wb/inst_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/rf_we_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_ex_mem/rf_we_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.707%)  route 0.124ns (49.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y152        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/rf_we_out_reg/C
    SLICE_X31Y152        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cpu/seg_reg_id_ex/rf_we_out_reg/Q
                         net (fo=2, routed)           0.124     0.252    cpu/seg_reg_ex_mem/rf_we_out
    SLICE_X31Y151        FDRE                                         r  cpu/seg_reg_ex_mem/rf_we_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd0_raw_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_mem_wb/rf_rd0_raw_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.760%)  route 0.112ns (44.240%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y154        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd0_raw_out_reg[3]/C
    SLICE_X26Y154        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd0_raw_out_reg[3]/Q
                         net (fo=2, routed)           0.112     0.253    cpu/seg_reg_mem_wb/rf_rd0_raw_mem[3]
    SLICE_X25Y154        FDRE                                         r  cpu/seg_reg_mem_wb/rf_rd0_raw_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/pc_cur_out_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_mem_wb/pc_cur_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.760%)  route 0.112ns (44.240%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y159        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/pc_cur_out_reg[16]/C
    SLICE_X22Y159        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/pc_cur_out_reg[16]/Q
                         net (fo=2, routed)           0.112     0.253    cpu/seg_reg_mem_wb/pc_cur_mem[16]
    SLICE_X21Y159        FDRE                                         r  cpu/seg_reg_mem_wb/pc_cur_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd0_raw_out_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_mem_wb/rf_rd0_raw_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.760%)  route 0.112ns (44.240%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y161        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd0_raw_out_reg[14]/C
    SLICE_X40Y161        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd0_raw_out_reg[14]/Q
                         net (fo=2, routed)           0.112     0.253    cpu/seg_reg_mem_wb/rf_rd0_raw_mem[14]
    SLICE_X39Y161        FDRE                                         r  cpu/seg_reg_mem_wb/rf_rd0_raw_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/alu_src1_out_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_mem_wb/alu_src1_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y166        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/alu_src1_out_reg[23]/C
    SLICE_X25Y166        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/alu_src1_out_reg[23]/Q
                         net (fo=2, routed)           0.112     0.253    cpu/seg_reg_mem_wb/alu_src1_mem[23]
    SLICE_X25Y167        FDRE                                         r  cpu/seg_reg_mem_wb/alu_src1_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_if_id/pc_cur_out_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_id_ex/pc_cur_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_if_id/pc_cur_out_reg[19]/C
    SLICE_X39Y164        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_if_id/pc_cur_out_reg[19]/Q
                         net (fo=2, routed)           0.113     0.254    cpu/seg_reg_id_ex/pc_cur_id[19]
    SLICE_X39Y164        FDRE                                         r  cpu/seg_reg_id_ex/pc_cur_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd0_raw_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_mem_wb/rf_rd0_raw_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.444%)  route 0.113ns (44.556%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y165        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd0_raw_out_reg[24]/C
    SLICE_X22Y165        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd0_raw_out_reg[24]/Q
                         net (fo=2, routed)           0.113     0.254    cpu/seg_reg_mem_wb/rf_rd0_raw_mem[24]
    SLICE_X21Y166        FDRE                                         r  cpu/seg_reg_mem_wb/rf_rd0_raw_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd0_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_mem_wb/rf_rd0_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.348%)  route 0.114ns (44.652%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y155        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd0_out_reg[2]/C
    SLICE_X22Y155        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd0_out_reg[2]/Q
                         net (fo=2, routed)           0.114     0.255    cpu/seg_reg_mem_wb/rf_rd0_mem[2]
    SLICE_X21Y155        FDRE                                         r  cpu/seg_reg_mem_wb/rf_rd0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd0_out_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/seg_reg_mem_wb/rf_rd0_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.921%)  route 0.116ns (45.079%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y159        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd0_out_reg[13]/C
    SLICE_X39Y159        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd0_out_reg[13]/Q
                         net (fo=2, routed)           0.116     0.257    cpu/seg_reg_mem_wb/rf_rd0_mem[13]
    SLICE_X40Y159        FDRE                                         r  cpu/seg_reg_mem_wb/rf_rd0_out_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/control/check_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.086ns  (logic 5.562ns (21.323%)  route 20.524ns (78.677%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.800     5.403    pdu/control/clk_IBUF_BUFG
    SLICE_X46Y157        FDRE                                         r  pdu/control/check_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y157        FDRE (Prop_fdre_C_Q)         0.478     5.881 r  pdu/control/check_addr_reg[1]/Q
                         net (fo=825, routed)         7.236    13.116    pdu/control/DI[1]
    SLICE_X21Y167        LUT5 (Prop_lut5_I4_O)        0.323    13.439 r  pdu/control/hexplay_data_OBUF[3]_inst_i_422/O
                         net (fo=62, routed)          5.703    19.142    cpu/check_data_sel_ex/hexplay_data_OBUF[2]_inst_i_137_0
    SLICE_X20Y153        LUT4 (Prop_lut4_I1_O)        0.326    19.468 r  cpu/check_data_sel_ex/hexplay_data_OBUF[3]_inst_i_380/O
                         net (fo=1, routed)           0.667    20.135    cpu/check_data_sel_ex/hexplay_data_OBUF[3]_inst_i_380_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    20.259 r  cpu/check_data_sel_ex/hexplay_data_OBUF[3]_inst_i_252/O
                         net (fo=1, routed)           0.444    20.703    cpu/check_data_sel_ex/hexplay_data_OBUF[3]_inst_i_252_n_0
    SLICE_X20Y153        LUT6 (Prop_lut6_I0_O)        0.124    20.827 r  cpu/check_data_sel_ex/hexplay_data_OBUF[3]_inst_i_107/O
                         net (fo=1, routed)           0.797    21.624    cpu/check_data_seg_sel/hexplay_data_OBUF[3]_inst_i_26
    SLICE_X23Y152        LUT6 (Prop_lut6_I2_O)        0.124    21.748 r  cpu/check_data_seg_sel/hexplay_data_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.306    22.054    cpu/cpu_check_data_sel/hexplay_data_OBUF[3]_inst_i_11
    SLICE_X24Y152        LUT6 (Prop_lut6_I2_O)        0.124    22.178 r  cpu/cpu_check_data_sel/hexplay_data_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           0.904    23.082    pdu/control/cpu_check_data[2]
    SLICE_X24Y155        LUT6 (Prop_lut6_I0_O)        0.124    23.206 f  pdu/control/hexplay_data_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.722    23.928    pdu/control/hexplay_data_OBUF[3]_inst_i_11_n_0
    SLICE_X24Y158        LUT6 (Prop_lut6_I2_O)        0.124    24.052 r  pdu/control/hexplay_data_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.644    24.696    pdu/control/hexplay_data_OBUF[3]_inst_i_4_n_0
    SLICE_X22Y158        LUT6 (Prop_lut6_I3_O)        0.124    24.820 r  pdu/control/hexplay_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.102    27.922    hexplay_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.567    31.489 r  hexplay_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.489    hexplay_data[3]
    A15                                                               r  hexplay_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/control/check_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.498ns  (logic 5.441ns (21.339%)  route 20.057ns (78.661%))
  Logic Levels:           9  (LUT5=4 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.800     5.403    pdu/control/clk_IBUF_BUFG
    SLICE_X46Y157        FDRE                                         r  pdu/control/check_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y157        FDRE (Prop_fdre_C_Q)         0.478     5.881 r  pdu/control/check_addr_reg[1]/Q
                         net (fo=825, routed)         7.236    13.116    pdu/control/DI[1]
    SLICE_X21Y167        LUT5 (Prop_lut5_I4_O)        0.323    13.439 r  pdu/control/hexplay_data_OBUF[3]_inst_i_422/O
                         net (fo=62, routed)          4.605    18.044    cpu/check_data_sel_mem/hexplay_data_OBUF[1]_inst_i_122_1
    SLICE_X23Y153        LUT5 (Prop_lut5_I1_O)        0.326    18.370 r  cpu/check_data_sel_mem/hexplay_data_OBUF[1]_inst_i_271/O
                         net (fo=1, routed)           0.873    19.243    cpu/check_data_sel_mem/hexplay_data_OBUF[1]_inst_i_271_n_0
    SLICE_X22Y153        LUT6 (Prop_lut6_I4_O)        0.124    19.367 r  cpu/check_data_sel_mem/hexplay_data_OBUF[1]_inst_i_122/O
                         net (fo=1, routed)           0.422    19.789    cpu/check_data_seg_sel/check_data_mem[1]
    SLICE_X24Y153        LUT6 (Prop_lut6_I0_O)        0.124    19.913 r  cpu/check_data_seg_sel/hexplay_data_OBUF[1]_inst_i_53/O
                         net (fo=1, routed)           0.766    20.679    cpu/check_data_seg_sel/hexplay_data_OBUF[1]_inst_i_53_n_0
    SLICE_X29Y153        LUT5 (Prop_lut5_I1_O)        0.124    20.803 r  cpu/check_data_seg_sel/hexplay_data_OBUF[1]_inst_i_24/O
                         net (fo=1, routed)           0.979    21.782    pdu/control/check_data[0]
    SLICE_X35Y154        LUT5 (Prop_lut5_I3_O)        0.124    21.906 r  pdu/control/hexplay_data_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.940    22.846    pdu/control/hexplay_data_OBUF[1]_inst_i_8_n_0
    SLICE_X35Y157        LUT6 (Prop_lut6_I5_O)        0.124    22.970 r  pdu/control/hexplay_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.918    23.887    pdu/control/hexplay_data_OBUF[1]_inst_i_2_n_0
    SLICE_X26Y158        LUT6 (Prop_lut6_I0_O)        0.124    24.011 r  pdu/control/hexplay_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.319    27.331    hexplay_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.570    30.901 r  hexplay_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.901    hexplay_data[1]
    A13                                                               r  hexplay_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/control/check_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.999ns  (logic 5.831ns (23.326%)  route 19.167ns (76.674%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.800     5.403    pdu/control/clk_IBUF_BUFG
    SLICE_X46Y157        FDRE                                         r  pdu/control/check_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y157        FDRE (Prop_fdre_C_Q)         0.478     5.881 r  pdu/control/check_addr_reg[1]/Q
                         net (fo=825, routed)         7.236    13.116    pdu/control/DI[1]
    SLICE_X21Y167        LUT5 (Prop_lut5_I4_O)        0.323    13.439 r  pdu/control/hexplay_data_OBUF[3]_inst_i_422/O
                         net (fo=62, routed)          4.399    17.839    cpu/check_data_sel_mem/hexplay_data_OBUF[1]_inst_i_122_1
    SLICE_X20Y154        LUT4 (Prop_lut4_I1_O)        0.326    18.165 r  cpu/check_data_sel_mem/hexplay_data_OBUF[2]_inst_i_404/O
                         net (fo=1, routed)           0.650    18.814    cpu/check_data_sel_mem/hexplay_data_OBUF[2]_inst_i_404_n_0
    SLICE_X20Y154        LUT6 (Prop_lut6_I0_O)        0.124    18.938 r  cpu/check_data_sel_mem/hexplay_data_OBUF[2]_inst_i_252/O
                         net (fo=1, routed)           1.253    20.191    cpu/check_data_sel_mem/hexplay_data_OBUF[2]_inst_i_252_n_0
    SLICE_X20Y151        LUT6 (Prop_lut6_I5_O)        0.124    20.315 r  cpu/check_data_sel_mem/hexplay_data_OBUF[2]_inst_i_115/O
                         net (fo=1, routed)           0.000    20.315    cpu/check_data_seg_sel/check_data_mem[6]
    SLICE_X20Y151        MUXF7 (Prop_muxf7_I1_O)      0.217    20.532 r  cpu/check_data_seg_sel/hexplay_data_OBUF[2]_inst_i_55/O
                         net (fo=1, routed)           0.616    21.148    cpu/check_data_seg_sel/hexplay_data_OBUF[2]_inst_i_55_n_0
    SLICE_X29Y152        LUT5 (Prop_lut5_I1_O)        0.299    21.447 r  cpu/check_data_seg_sel/hexplay_data_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           0.433    21.880    pdu/control/check_data[5]
    SLICE_X29Y152        LUT5 (Prop_lut5_I3_O)        0.124    22.004 r  pdu/control/hexplay_data_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.736    22.741    pdu/control/hexplay_data_OBUF[2]_inst_i_8_n_0
    SLICE_X28Y156        LUT6 (Prop_lut6_I4_O)        0.124    22.865 r  pdu/control/hexplay_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.725    23.590    pdu/control/hexplay_data_OBUF[2]_inst_i_2_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I0_O)        0.124    23.714 r  pdu/control/hexplay_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.119    26.833    hexplay_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.568    30.401 r  hexplay_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.401    hexplay_data[2]
    A16                                                               r  hexplay_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/control/check_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.485ns  (logic 5.712ns (23.329%)  route 18.773ns (76.671%))
  Logic Levels:           9  (LUT5=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.800     5.403    pdu/control/clk_IBUF_BUFG
    SLICE_X46Y157        FDRE                                         r  pdu/control/check_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y157        FDRE (Prop_fdre_C_Q)         0.478     5.881 r  pdu/control/check_addr_reg[1]/Q
                         net (fo=825, routed)         7.236    13.116    pdu/control/DI[1]
    SLICE_X21Y167        LUT5 (Prop_lut5_I4_O)        0.323    13.439 r  pdu/control/hexplay_data_OBUF[3]_inst_i_422/O
                         net (fo=62, routed)          4.104    17.543    cpu/check_data_sel_ex/hexplay_data_OBUF[2]_inst_i_137_0
    SLICE_X29Y156        LUT6 (Prop_lut6_I2_O)        0.326    17.869 r  cpu/check_data_sel_ex/hexplay_data_OBUF[0]_inst_i_301/O
                         net (fo=1, routed)           0.572    18.441    cpu/check_data_sel_ex/hexplay_data_OBUF[0]_inst_i_301_n_0
    SLICE_X29Y155        LUT6 (Prop_lut6_I0_O)        0.124    18.565 r  cpu/check_data_sel_ex/hexplay_data_OBUF[0]_inst_i_149/O
                         net (fo=1, routed)           0.817    19.382    cpu/check_data_seg_sel/check_data_ex[1]
    SLICE_X27Y155        LUT6 (Prop_lut6_I3_O)        0.124    19.506 r  cpu/check_data_seg_sel/hexplay_data_OBUF[0]_inst_i_69/O
                         net (fo=1, routed)           0.000    19.506    cpu/check_data_seg_sel/hexplay_data_OBUF[0]_inst_i_69_n_0
    SLICE_X27Y155        MUXF7 (Prop_muxf7_I1_O)      0.217    19.723 r  cpu/check_data_seg_sel/hexplay_data_OBUF[0]_inst_i_31/O
                         net (fo=1, routed)           0.903    20.625    pdu/control/check_data[3]
    SLICE_X35Y152        LUT5 (Prop_lut5_I3_O)        0.299    20.924 r  pdu/control/hexplay_data_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.807    21.732    pdu/control/hexplay_data_OBUF[0]_inst_i_10_n_0
    SLICE_X32Y152        LUT6 (Prop_lut6_I3_O)        0.124    21.856 f  pdu/control/hexplay_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.147    23.003    pdu/control/hexplay_data_OBUF[0]_inst_i_3_n_0
    SLICE_X27Y157        LUT6 (Prop_lut6_I1_O)        0.124    23.127 r  pdu/control/hexplay_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.188    26.315    hexplay_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.573    29.888 r  hexplay_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.888    hexplay_data[0]
    A14                                                               r  hexplay_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/control/FSM_sequential_main_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.600ns  (logic 4.118ns (42.895%)  route 5.482ns (57.105%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.624     5.226    pdu/control/clk_IBUF_BUFG
    SLICE_X35Y145        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  pdu/control/FSM_sequential_main_current_state_reg[2]/Q
                         net (fo=127, routed)         2.067     7.749    pdu/control/FSM_sequential_main_current_state_reg[5]_0[2]
    SLICE_X28Y142        LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  pdu/control/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.415    11.288    led_OBUF[6]
    F18                  OBUF (Prop_obuf_I_O)         3.538    14.826 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.826    led[6]
    F18                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/control/FSM_sequential_main_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.593ns  (logic 4.124ns (42.985%)  route 5.469ns (57.015%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.624     5.226    pdu/control/clk_IBUF_BUFG
    SLICE_X35Y145        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  pdu/control/FSM_sequential_main_current_state_reg[2]/Q
                         net (fo=127, routed)         2.068     7.750    pdu/control/FSM_sequential_main_current_state_reg[5]_0[2]
    SLICE_X28Y142        LUT6 (Prop_lut6_I0_O)        0.124     7.874 r  pdu/control/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.401    11.276    led_OBUF[7]
    G18                  OBUF (Prop_obuf_I_O)         3.544    14.819 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.819    led[7]
    G18                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/control/FSM_sequential_main_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.764ns  (logic 4.116ns (46.970%)  route 4.647ns (53.030%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.624     5.226    pdu/control/clk_IBUF_BUFG
    SLICE_X35Y145        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDRE (Prop_fdre_C_Q)         0.456     5.682 f  pdu/control/FSM_sequential_main_current_state_reg[2]/Q
                         net (fo=127, routed)         1.673     7.355    pdu/control/FSM_sequential_main_current_state_reg[5]_0[2]
    SLICE_X28Y142        LUT6 (Prop_lut6_I1_O)        0.124     7.479 r  pdu/control/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.974    10.454    led_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.536    13.990 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.990    led[4]
    D17                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/control/FSM_sequential_main_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.659ns  (logic 4.118ns (47.555%)  route 4.541ns (52.445%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.624     5.226    pdu/control/clk_IBUF_BUFG
    SLICE_X35Y145        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y145        FDRE (Prop_fdre_C_Q)         0.456     5.682 r  pdu/control/FSM_sequential_main_current_state_reg[2]/Q
                         net (fo=127, routed)         1.683     7.365    pdu/control/FSM_sequential_main_current_state_reg[5]_0[2]
    SLICE_X28Y142        LUT6 (Prop_lut6_I1_O)        0.124     7.489 r  pdu/control/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.858    10.347    led_OBUF[5]
    E17                  OBUF (Prop_obuf_I_O)         3.538    13.885 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.885    led[5]
    E17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/send/dout_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.240ns  (logic 4.011ns (48.683%)  route 4.228ns (51.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.775     5.378    pdu/send/clk_IBUF_BUFG
    SLICE_X53Y177        FDSE                                         r  pdu/send/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y177        FDSE (Prop_fdse_C_Q)         0.456     5.834 r  pdu/send/dout_reg/Q
                         net (fo=1, routed)           4.228    10.062    uart_dout_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.617 r  uart_dout_OBUF_inst/O
                         net (fo=0)                   0.000    13.617    uart_dout
    D4                                                                r  uart_dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/mmp/led1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 4.011ns (51.431%)  route 3.788ns (48.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.814     5.417    pdu/mmp/clk_IBUF_BUFG
    SLICE_X15Y153        FDRE                                         r  pdu/mmp/led1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y153        FDRE (Prop_fdre_C_Q)         0.456     5.873 r  pdu/mmp/led1_reg[0]/Q
                         net (fo=2, routed)           3.788     9.661    led_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.555    13.216 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.216    led[1]
    D18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/mmp/led1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/seg_reg_mem_wb/dm_dout_out_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.254ns (47.753%)  route 0.278ns (52.247%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.647     1.567    pdu/mmp/clk_IBUF_BUFG
    SLICE_X14Y165        FDRE                                         r  pdu/mmp/led1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y165        FDRE (Prop_fdre_C_Q)         0.164     1.731 r  pdu/mmp/led1_reg[24]/Q
                         net (fo=1, routed)           0.093     1.824    pdu/mmp/led1[24]
    SLICE_X13Y165        LUT5 (Prop_lut5_I0_O)        0.045     1.869 r  pdu/mmp/dm_dout_out[24]_i_3/O
                         net (fo=1, routed)           0.051     1.920    cpu/seg_reg_ex_mem/dm_dout_out_reg[24]_0
    SLICE_X13Y165        LUT6 (Prop_lut6_I5_O)        0.045     1.965 r  cpu/seg_reg_ex_mem/dm_dout_out[24]_i_1/O
                         net (fo=2, routed)           0.133     2.099    cpu/seg_reg_mem_wb/mem_dout[24]
    SLICE_X16Y165        FDRE                                         r  cpu/seg_reg_mem_wb/dm_dout_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/mmp/led0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/seg_reg_mem_wb/dm_dout_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.231ns (42.783%)  route 0.309ns (57.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.651     1.571    pdu/mmp/clk_IBUF_BUFG
    SLICE_X15Y156        FDRE                                         r  pdu/mmp/led0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141     1.712 r  pdu/mmp/led0_reg[2]/Q
                         net (fo=1, routed)           0.156     1.868    cpu/seg_reg_ex_mem/dm_dout_out_reg[28]_0[2]
    SLICE_X15Y156        LUT6 (Prop_lut6_I2_O)        0.045     1.913 f  cpu/seg_reg_ex_mem/dm_dout_out[2]_i_3/O
                         net (fo=2, routed)           0.153     2.066    cpu/seg_reg_ex_mem/seg_output_reg[2]
    SLICE_X19Y156        LUT6 (Prop_lut6_I4_O)        0.045     2.111 r  cpu/seg_reg_ex_mem/dm_dout_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.111    cpu/seg_reg_mem_wb/mem_dout[2]
    SLICE_X19Y156        FDRE                                         r  cpu/seg_reg_mem_wb/dm_dout_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/mmp/seg_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/seg_reg_mem_wb/dm_dout_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.231ns (40.758%)  route 0.336ns (59.242%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.650     1.570    pdu/mmp/clk_IBUF_BUFG
    SLICE_X18Y155        FDRE                                         r  pdu/mmp/seg_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y155        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  pdu/mmp/seg_output_reg[3]/Q
                         net (fo=2, routed)           0.139     1.850    cpu/seg_reg_ex_mem/dm_dout_out_reg[28]_1[3]
    SLICE_X17Y155        LUT6 (Prop_lut6_I0_O)        0.045     1.895 f  cpu/seg_reg_ex_mem/dm_dout_out[3]_i_3/O
                         net (fo=2, routed)           0.197     2.092    cpu/seg_reg_ex_mem/seg_output_reg[3]
    SLICE_X19Y155        LUT6 (Prop_lut6_I4_O)        0.045     2.137 r  cpu/seg_reg_ex_mem/dm_dout_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.137    cpu/seg_reg_mem_wb/mem_dout[3]
    SLICE_X19Y155        FDRE                                         r  cpu/seg_reg_mem_wb/dm_dout_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/mmp/led1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/seg_reg_mem_wb/dm_dout_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.231ns (39.680%)  route 0.351ns (60.320%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.647     1.567    pdu/mmp/clk_IBUF_BUFG
    SLICE_X17Y162        FDRE                                         r  pdu/mmp/led1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDRE (Prop_fdre_C_Q)         0.141     1.708 r  pdu/mmp/led1_reg[21]/Q
                         net (fo=1, routed)           0.158     1.866    pdu/mmp/led1[21]
    SLICE_X17Y162        LUT5 (Prop_lut5_I0_O)        0.045     1.911 r  pdu/mmp/dm_dout_out[21]_i_3/O
                         net (fo=1, routed)           0.082     1.993    cpu/seg_reg_ex_mem/dm_dout_out_reg[21]_0
    SLICE_X17Y162        LUT6 (Prop_lut6_I5_O)        0.045     2.038 r  cpu/seg_reg_ex_mem/dm_dout_out[21]_i_1/O
                         net (fo=2, routed)           0.111     2.149    cpu/seg_reg_mem_wb/mem_dout[21]
    SLICE_X18Y162        FDRE                                         r  cpu/seg_reg_mem_wb/dm_dout_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/mmp/led3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/seg_reg_mem_wb/dm_dout_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.231ns (37.928%)  route 0.378ns (62.072%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.650     1.570    pdu/mmp/clk_IBUF_BUFG
    SLICE_X18Y154        FDRE                                         r  pdu/mmp/led3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y154        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  pdu/mmp/led3_reg[4]/Q
                         net (fo=1, routed)           0.132     1.843    cpu/seg_reg_ex_mem/dm_dout_out_reg[28][4]
    SLICE_X17Y154        LUT5 (Prop_lut5_I2_O)        0.045     1.888 r  cpu/seg_reg_ex_mem/dm_dout_out[4]_i_7/O
                         net (fo=2, routed)           0.246     2.134    cpu/seg_reg_ex_mem/alu_ans_out_reg[3]_5
    SLICE_X21Y156        LUT6 (Prop_lut6_I5_O)        0.045     2.179 r  cpu/seg_reg_ex_mem/dm_dout_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.179    cpu/seg_reg_mem_wb/mem_dout[4]
    SLICE_X21Y156        FDRE                                         r  cpu/seg_reg_mem_wb/dm_dout_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/mmp/led3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/seg_reg_mem_wb/dm_dout_out_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.231ns (37.335%)  route 0.388ns (62.665%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.649     1.569    pdu/mmp/clk_IBUF_BUFG
    SLICE_X17Y159        FDRE                                         r  pdu/mmp/led3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_fdre_C_Q)         0.141     1.710 r  pdu/mmp/led3_reg[17]/Q
                         net (fo=1, routed)           0.138     1.848    cpu/seg_reg_ex_mem/dm_dout_out_reg[28][15]
    SLICE_X17Y160        LUT5 (Prop_lut5_I2_O)        0.045     1.893 r  cpu/seg_reg_ex_mem/dm_dout_out[17]_i_3/O
                         net (fo=1, routed)           0.082     1.975    cpu/seg_reg_ex_mem/dm_dout_out[17]_i_3_n_0
    SLICE_X17Y160        LUT5 (Prop_lut5_I4_O)        0.045     2.020 r  cpu/seg_reg_ex_mem/dm_dout_out[17]_i_1/O
                         net (fo=2, routed)           0.168     2.188    cpu/seg_reg_mem_wb/mem_dout[17]
    SLICE_X20Y161        FDRE                                         r  cpu/seg_reg_mem_wb/dm_dout_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/mmp/led3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/seg_reg_mem_wb/dm_dout_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.231ns (35.410%)  route 0.421ns (64.590%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.650     1.570    pdu/mmp/clk_IBUF_BUFG
    SLICE_X17Y156        FDRE                                         r  pdu/mmp/led3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y156        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  pdu/mmp/led3_reg[9]/Q
                         net (fo=1, routed)           0.158     1.869    cpu/seg_reg_ex_mem/dm_dout_out_reg[28][9]
    SLICE_X17Y156        LUT5 (Prop_lut5_I2_O)        0.045     1.914 r  cpu/seg_reg_ex_mem/dm_dout_out[9]_i_3/O
                         net (fo=1, routed)           0.135     2.049    cpu/seg_reg_ex_mem/dm_dout_out[9]_i_3_n_0
    SLICE_X17Y156        LUT5 (Prop_lut5_I4_O)        0.045     2.094 r  cpu/seg_reg_ex_mem/dm_dout_out[9]_i_1/O
                         net (fo=2, routed)           0.128     2.222    cpu/seg_reg_mem_wb/mem_dout[9]
    SLICE_X16Y157        FDRE                                         r  cpu/seg_reg_mem_wb/dm_dout_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/mmp/led0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/seg_reg_mem_wb/dm_dout_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.231ns (34.733%)  route 0.434ns (65.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.650     1.570    pdu/mmp/clk_IBUF_BUFG
    SLICE_X16Y155        FDRE                                         r  pdu/mmp/led0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.141     1.711 r  pdu/mmp/led0_reg[1]/Q
                         net (fo=1, routed)           0.173     1.883    cpu/seg_reg_ex_mem/dm_dout_out_reg[28]_0[1]
    SLICE_X16Y155        LUT6 (Prop_lut6_I2_O)        0.045     1.928 f  cpu/seg_reg_ex_mem/dm_dout_out[1]_i_2/O
                         net (fo=2, routed)           0.261     2.190    cpu/seg_reg_ex_mem/seg_output_reg[1]
    SLICE_X19Y153        LUT5 (Prop_lut5_I3_O)        0.045     2.235 r  cpu/seg_reg_ex_mem/dm_dout_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.235    cpu/seg_reg_mem_wb/mem_dout[1]
    SLICE_X19Y153        FDRE                                         r  cpu/seg_reg_mem_wb/dm_dout_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/mmp/led3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/seg_reg_mem_wb/dm_dout_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.231ns (34.301%)  route 0.442ns (65.699%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.646     1.566    pdu/mmp/clk_IBUF_BUFG
    SLICE_X18Y164        FDRE                                         r  pdu/mmp/led3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y164        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  pdu/mmp/led3_reg[26]/Q
                         net (fo=1, routed)           0.101     1.808    cpu/seg_reg_ex_mem/dm_dout_out_reg[28][20]
    SLICE_X17Y164        LUT5 (Prop_lut5_I2_O)        0.045     1.853 r  cpu/seg_reg_ex_mem/dm_dout_out[26]_i_3/O
                         net (fo=1, routed)           0.082     1.935    cpu/seg_reg_ex_mem/dm_dout_out[26]_i_3_n_0
    SLICE_X17Y164        LUT5 (Prop_lut5_I4_O)        0.045     1.980 r  cpu/seg_reg_ex_mem/dm_dout_out[26]_i_1/O
                         net (fo=2, routed)           0.260     2.239    cpu/seg_reg_mem_wb/mem_dout[26]
    SLICE_X19Y170        FDRE                                         r  cpu/seg_reg_mem_wb/dm_dout_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/mmp/led3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/seg_reg_mem_wb/dm_dout_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.231ns (34.487%)  route 0.439ns (65.513%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.651     1.571    pdu/mmp/clk_IBUF_BUFG
    SLICE_X15Y154        FDRE                                         r  pdu/mmp/led3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y154        FDRE (Prop_fdre_C_Q)         0.141     1.712 r  pdu/mmp/led3_reg[6]/Q
                         net (fo=1, routed)           0.158     1.870    cpu/seg_reg_ex_mem/dm_dout_out_reg[28][6]
    SLICE_X15Y154        LUT5 (Prop_lut5_I2_O)        0.045     1.915 r  cpu/seg_reg_ex_mem/dm_dout_out[6]_i_3/O
                         net (fo=1, routed)           0.082     1.997    cpu/seg_reg_ex_mem/dm_dout_out[6]_i_3_n_0
    SLICE_X15Y154        LUT5 (Prop_lut5_I4_O)        0.045     2.042 r  cpu/seg_reg_ex_mem/dm_dout_out[6]_i_1/O
                         net (fo=2, routed)           0.199     2.241    cpu/seg_reg_mem_wb/mem_dout[6]
    SLICE_X15Y152        FDRE                                         r  cpu/seg_reg_mem_wb/dm_dout_out_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1177 Endpoints
Min Delay          1177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/control/bp_pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.336ns  (logic 3.095ns (15.219%)  route 17.241ns (84.781%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           1.346    13.727    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X24Y159        LUT6 (Prop_lut6_I0_O)        0.326    14.053 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34/O
                         net (fo=1, routed)           0.000    14.053    cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.585 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.585    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.699    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.927 f  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_2/CO[2]
                         net (fo=4, routed)           1.023    15.951    cpu/npc_sel/CO[0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I5_O)        0.313    16.264 r  cpu/npc_sel/pc_cur[31]_i_6/O
                         net (fo=33, routed)          2.441    18.704    cpu/seg_reg_id_ex/pc_cur_reg[0]
    SLICE_X25Y168        LUT6 (Prop_lut6_I3_O)        0.124    18.828 r  cpu/seg_reg_id_ex/pc_cur[26]_i_1/O
                         net (fo=3, routed)           1.383    20.212    pdu/control/D[24]
    SLICE_X42Y163        LUT4 (Prop_lut4_I0_O)        0.124    20.336 r  pdu/control/bp_pc[26]_i_1/O
                         net (fo=1, routed)           0.000    20.336    pdu/control/bp_pc[26]_i_1_n_0
    SLICE_X42Y163        FDRE                                         r  pdu/control/bp_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.668     5.090    pdu/control/clk_IBUF_BUFG
    SLICE_X42Y163        FDRE                                         r  pdu/control/bp_pc_reg[26]/C

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/control/bp_pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.986ns  (logic 3.095ns (15.486%)  route 16.891ns (84.514%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           1.346    13.727    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X24Y159        LUT6 (Prop_lut6_I0_O)        0.326    14.053 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34/O
                         net (fo=1, routed)           0.000    14.053    cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.585 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.585    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.699    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.927 f  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_2/CO[2]
                         net (fo=4, routed)           1.023    15.951    cpu/npc_sel/CO[0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I5_O)        0.313    16.264 r  cpu/npc_sel/pc_cur[31]_i_6/O
                         net (fo=33, routed)          2.143    18.407    cpu/seg_reg_id_ex/pc_cur_reg[0]
    SLICE_X24Y164        LUT6 (Prop_lut6_I3_O)        0.124    18.531 r  cpu/seg_reg_id_ex/pc_cur[24]_i_1/O
                         net (fo=3, routed)           1.331    19.862    pdu/control/D[22]
    SLICE_X40Y163        LUT4 (Prop_lut4_I0_O)        0.124    19.986 r  pdu/control/bp_pc[24]_i_1/O
                         net (fo=1, routed)           0.000    19.986    pdu/control/bp_pc[24]_i_1_n_0
    SLICE_X40Y163        FDRE                                         r  pdu/control/bp_pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.671     5.093    pdu/control/clk_IBUF_BUFG
    SLICE_X40Y163        FDRE                                         r  pdu/control/bp_pc_reg[24]/C

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/control/bp_pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.916ns  (logic 3.095ns (15.541%)  route 16.821ns (84.459%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           1.346    13.727    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X24Y159        LUT6 (Prop_lut6_I0_O)        0.326    14.053 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34/O
                         net (fo=1, routed)           0.000    14.053    cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.585 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.585    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.699    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.927 f  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_2/CO[2]
                         net (fo=4, routed)           1.023    15.951    cpu/npc_sel/CO[0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I5_O)        0.313    16.264 r  cpu/npc_sel/pc_cur[31]_i_6/O
                         net (fo=33, routed)          1.989    18.253    cpu/seg_reg_id_ex/pc_cur_reg[0]
    SLICE_X24Y164        LUT6 (Prop_lut6_I3_O)        0.124    18.377 r  cpu/seg_reg_id_ex/pc_cur[22]_i_1/O
                         net (fo=3, routed)           1.415    19.792    pdu/control/D[20]
    SLICE_X42Y163        LUT4 (Prop_lut4_I0_O)        0.124    19.916 r  pdu/control/bp_pc[22]_i_1/O
                         net (fo=1, routed)           0.000    19.916    pdu/control/bp_pc[22]_i_1_n_0
    SLICE_X42Y163        FDRE                                         r  pdu/control/bp_pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.668     5.090    pdu/control/clk_IBUF_BUFG
    SLICE_X42Y163        FDRE                                         r  pdu/control/bp_pc_reg[22]/C

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/control/bp_pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.897ns  (logic 3.095ns (15.555%)  route 16.802ns (84.445%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           1.346    13.727    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X24Y159        LUT6 (Prop_lut6_I0_O)        0.326    14.053 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34/O
                         net (fo=1, routed)           0.000    14.053    cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.585 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.585    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.699    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.927 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_2/CO[2]
                         net (fo=4, routed)           1.012    15.939    cpu/npc_sel/CO[0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I0_O)        0.313    16.252 f  cpu/npc_sel/pc_cur[31]_i_7/O
                         net (fo=33, routed)          1.976    18.228    cpu/seg_reg_id_ex/pc_cur_reg[0]_0
    SLICE_X26Y168        LUT6 (Prop_lut6_I5_O)        0.124    18.352 r  cpu/seg_reg_id_ex/pc_cur[25]_i_1/O
                         net (fo=3, routed)           1.421    19.773    pdu/control/D[23]
    SLICE_X42Y163        LUT4 (Prop_lut4_I0_O)        0.124    19.897 r  pdu/control/bp_pc[25]_i_1/O
                         net (fo=1, routed)           0.000    19.897    pdu/control/bp_pc[25]_i_1_n_0
    SLICE_X42Y163        FDRE                                         r  pdu/control/bp_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.668     5.090    pdu/control/clk_IBUF_BUFG
    SLICE_X42Y163        FDRE                                         r  pdu/control/bp_pc_reg[25]/C

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/control/bp_pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.836ns  (logic 3.095ns (15.603%)  route 16.741ns (84.397%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           1.346    13.727    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X24Y159        LUT6 (Prop_lut6_I0_O)        0.326    14.053 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34/O
                         net (fo=1, routed)           0.000    14.053    cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.585 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.585    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.699    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.927 f  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_2/CO[2]
                         net (fo=4, routed)           1.023    15.951    cpu/npc_sel/CO[0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I5_O)        0.313    16.264 r  cpu/npc_sel/pc_cur[31]_i_6/O
                         net (fo=33, routed)          1.963    18.227    cpu/seg_reg_id_ex/pc_cur_reg[0]
    SLICE_X26Y166        LUT6 (Prop_lut6_I3_O)        0.124    18.351 r  cpu/seg_reg_id_ex/pc_cur[28]_i_1/O
                         net (fo=3, routed)           1.361    19.712    pdu/control/D[26]
    SLICE_X42Y163        LUT4 (Prop_lut4_I0_O)        0.124    19.836 r  pdu/control/bp_pc[28]_i_1/O
                         net (fo=1, routed)           0.000    19.836    pdu/control/bp_pc[28]_i_1_n_0
    SLICE_X42Y163        FDRE                                         r  pdu/control/bp_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.668     5.090    pdu/control/clk_IBUF_BUFG
    SLICE_X42Y163        FDRE                                         r  pdu/control/bp_pc_reg[28]/C

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/control/bp_pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.799ns  (logic 3.095ns (15.632%)  route 16.704ns (84.368%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           1.346    13.727    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X24Y159        LUT6 (Prop_lut6_I0_O)        0.326    14.053 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34/O
                         net (fo=1, routed)           0.000    14.053    cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.585 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.585    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.699    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.927 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_2/CO[2]
                         net (fo=4, routed)           1.012    15.939    cpu/npc_sel/CO[0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I0_O)        0.313    16.252 f  cpu/npc_sel/pc_cur[31]_i_7/O
                         net (fo=33, routed)          1.944    18.196    cpu/seg_reg_id_ex/pc_cur_reg[0]_0
    SLICE_X26Y166        LUT6 (Prop_lut6_I5_O)        0.124    18.320 r  cpu/seg_reg_id_ex/pc_cur[30]_i_1/O
                         net (fo=3, routed)           1.355    19.675    pdu/control/D[28]
    SLICE_X41Y164        LUT4 (Prop_lut4_I0_O)        0.124    19.799 r  pdu/control/bp_pc[30]_i_1/O
                         net (fo=1, routed)           0.000    19.799    pdu/control/bp_pc[30]_i_1_n_0
    SLICE_X41Y164        FDRE                                         r  pdu/control/bp_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.671     5.093    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y164        FDRE                                         r  pdu/control/bp_pc_reg[30]/C

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/control/bp_pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.696ns  (logic 3.095ns (15.714%)  route 16.601ns (84.286%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           1.346    13.727    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X24Y159        LUT6 (Prop_lut6_I0_O)        0.326    14.053 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34/O
                         net (fo=1, routed)           0.000    14.053    cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.585 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.585    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.699    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.927 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_2/CO[2]
                         net (fo=4, routed)           1.012    15.939    cpu/npc_sel/CO[0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I0_O)        0.313    16.252 f  cpu/npc_sel/pc_cur[31]_i_7/O
                         net (fo=33, routed)          1.977    18.230    cpu/seg_reg_id_ex/pc_cur_reg[0]_0
    SLICE_X26Y168        LUT6 (Prop_lut6_I5_O)        0.124    18.354 r  cpu/seg_reg_id_ex/pc_cur[29]_i_1/O
                         net (fo=3, routed)           1.219    19.572    pdu/control/D[27]
    SLICE_X41Y164        LUT4 (Prop_lut4_I0_O)        0.124    19.696 r  pdu/control/bp_pc[29]_i_1/O
                         net (fo=1, routed)           0.000    19.696    pdu/control/bp_pc[29]_i_1_n_0
    SLICE_X41Y164        FDRE                                         r  pdu/control/bp_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.671     5.093    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y164        FDRE                                         r  pdu/control/bp_pc_reg[29]/C

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/control/bp_pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.537ns  (logic 3.095ns (15.842%)  route 16.442ns (84.158%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           1.346    13.727    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X24Y159        LUT6 (Prop_lut6_I0_O)        0.326    14.053 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34/O
                         net (fo=1, routed)           0.000    14.053    cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.585 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.585    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.699    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.927 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_2/CO[2]
                         net (fo=4, routed)           1.012    15.939    cpu/npc_sel/CO[0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I0_O)        0.313    16.252 f  cpu/npc_sel/pc_cur[31]_i_7/O
                         net (fo=33, routed)          1.358    17.610    cpu/seg_reg_id_ex/pc_cur_reg[0]_0
    SLICE_X23Y154        LUT6 (Prop_lut6_I5_O)        0.124    17.734 r  cpu/seg_reg_id_ex/pc_cur[10]_i_1/O
                         net (fo=3, routed)           1.679    19.413    pdu/control/D[8]
    SLICE_X43Y158        LUT4 (Prop_lut4_I0_O)        0.124    19.537 r  pdu/control/bp_pc[10]_i_1/O
                         net (fo=1, routed)           0.000    19.537    pdu/control/bp_pc[10]_i_1_n_0
    SLICE_X43Y158        FDRE                                         r  pdu/control/bp_pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.672     5.094    pdu/control/clk_IBUF_BUFG
    SLICE_X43Y158        FDRE                                         r  pdu/control/bp_pc_reg[10]/C

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/control/bp_pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.461ns  (logic 3.095ns (15.903%)  route 16.366ns (84.097%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=2 LUT4=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           1.346    13.727    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X24Y159        LUT6 (Prop_lut6_I0_O)        0.326    14.053 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34/O
                         net (fo=1, routed)           0.000    14.053    cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.585 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.585    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.699    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.927 f  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_2/CO[2]
                         net (fo=4, routed)           1.023    15.951    cpu/npc_sel/CO[0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I5_O)        0.313    16.264 r  cpu/npc_sel/pc_cur[31]_i_6/O
                         net (fo=33, routed)          1.359    17.622    cpu/seg_reg_id_ex/pc_cur_reg[0]
    SLICE_X26Y156        LUT6 (Prop_lut6_I2_O)        0.124    17.746 r  cpu/seg_reg_id_ex/pc_cur[2]_i_1/O
                         net (fo=3, routed)           1.591    19.337    pdu/rcv/D[1]
    SLICE_X42Y156        LUT6 (Prop_lut6_I0_O)        0.124    19.461 r  pdu/rcv/bp_pc[2]_i_1/O
                         net (fo=1, routed)           0.000    19.461    pdu/control/bp_pc_reg[2]_0[1]
    SLICE_X42Y156        FDRE                                         r  pdu/control/bp_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.673     5.095    pdu/control/clk_IBUF_BUFG
    SLICE_X42Y156        FDRE                                         r  pdu/control/bp_pc_reg[2]/C

Slack:                    inf
  Source:                 cpu/seg_reg_id_ex/inst_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/control/bp_pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.426ns  (logic 3.095ns (15.933%)  route 16.331ns (84.067%))
  Logic Levels:           13  (CARRY4=3 FDRE=1 LUT3=2 LUT4=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y164        FDRE                         0.000     0.000 r  cpu/seg_reg_id_ex/inst_out_reg[24]/C
    SLICE_X29Y164        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cpu/seg_reg_id_ex/inst_out_reg[24]/Q
                         net (fo=6, routed)           1.555     2.011    cpu/seg_reg_id_ex/inst_ex[24]
    SLICE_X24Y151        LUT4 (Prop_lut4_I2_O)        0.124     2.135 r  cpu/seg_reg_id_ex/pc_cur[31]_i_8/O
                         net (fo=1, routed)           0.495     2.630    cpu/seg_reg_id_ex/pc_cur[31]_i_8_n_0
    SLICE_X25Y151        LUT6 (Prop_lut6_I0_O)        0.124     2.754 r  cpu/seg_reg_id_ex/pc_cur[31]_i_4/O
                         net (fo=72, routed)          3.470     6.224    cpu/seg_reg_ex_mem/rf_ra0_out_reg[0]
    SLICE_X19Y166        LUT4 (Prop_lut4_I2_O)        0.124     6.348 r  cpu/seg_reg_ex_mem/pc_cur[31]_i_1/O
                         net (fo=475, routed)         4.713    11.061    cpu/seg_reg_mem_wb/p_0_in_31
    SLICE_X29Y150        LUT3 (Prop_lut3_I2_O)        0.152    11.213 r  cpu/seg_reg_mem_wb/rf_rd0_out[0]_i_3/O
                         net (fo=3, routed)           0.814    12.027    cpu/rf_rd0_fwd/rf_rd0_fe
    SLICE_X28Y151        LUT3 (Prop_lut3_I2_O)        0.354    12.381 r  cpu/rf_rd0_fwd/rf_rd0_out[0]_i_1/O
                         net (fo=6, routed)           1.346    13.727    cpu/seg_reg_mem_wb/rf_rd0_ex[0]
    SLICE_X24Y159        LUT6 (Prop_lut6_I0_O)        0.326    14.053 r  cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34/O
                         net (fo=1, routed)           0.000    14.053    cpu/seg_reg_mem_wb/pc_sel_out[1]_i_34_n_0
    SLICE_X24Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.585 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.585    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_17_n_0
    SLICE_X24Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.699 r  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.699    cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_4_n_0
    SLICE_X24Y161        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.927 f  cpu/seg_reg_mem_wb/pc_sel_out_reg[1]_i_2/CO[2]
                         net (fo=4, routed)           1.023    15.951    cpu/npc_sel/CO[0]
    SLICE_X26Y157        LUT6 (Prop_lut6_I5_O)        0.313    16.264 r  cpu/npc_sel/pc_cur[31]_i_6/O
                         net (fo=33, routed)          1.772    18.036    cpu/seg_reg_id_ex/pc_cur_reg[0]
    SLICE_X26Y163        LUT6 (Prop_lut6_I3_O)        0.124    18.160 r  cpu/seg_reg_id_ex/pc_cur[21]_i_1/O
                         net (fo=3, routed)           1.142    19.302    pdu/control/D[19]
    SLICE_X40Y162        LUT4 (Prop_lut4_I0_O)        0.124    19.426 r  pdu/control/bp_pc[21]_i_1/O
                         net (fo=1, routed)           0.000    19.426    pdu/control/bp_pc[21]_i_1_n_0
    SLICE_X40Y162        FDRE                                         r  pdu/control/bp_pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.672     5.094    pdu/control/clk_IBUF_BUFG
    SLICE_X40Y162        FDRE                                         r  pdu/control/bp_pc_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd1_out_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/seg_output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.790%)  route 0.154ns (52.210%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y160        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[16]/C
    SLICE_X21Y160        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[16]/Q
                         net (fo=16, routed)          0.154     0.295    pdu/mmp/btn_status_reg[31]_1[16]
    SLICE_X17Y160        FDRE                                         r  pdu/mmp/seg_output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.924     2.089    pdu/mmp/clk_IBUF_BUFG
    SLICE_X17Y160        FDRE                                         r  pdu/mmp/seg_output_reg[16]/C

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd1_out_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/led3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.297%)  route 0.192ns (57.703%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y160        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[12]/C
    SLICE_X27Y160        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[12]/Q
                         net (fo=16, routed)          0.192     0.333    pdu/mmp/btn_status_reg[31]_1[12]
    SLICE_X17Y159        FDRE                                         r  pdu/mmp/led3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.925     2.090    pdu/mmp/clk_IBUF_BUFG
    SLICE_X17Y159        FDRE                                         r  pdu/mmp/led3_reg[12]/C

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd1_out_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/seg_output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.040%)  route 0.194ns (57.960%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y160        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[13]/C
    SLICE_X27Y160        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[13]/Q
                         net (fo=16, routed)          0.194     0.335    pdu/mmp/btn_status_reg[31]_1[13]
    SLICE_X17Y160        FDRE                                         r  pdu/mmp/seg_output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.924     2.089    pdu/mmp/clk_IBUF_BUFG
    SLICE_X17Y160        FDRE                                         r  pdu/mmp/seg_output_reg[13]/C

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd1_out_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/led1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.235%)  route 0.201ns (58.765%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y162        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[20]/C
    SLICE_X20Y162        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[20]/Q
                         net (fo=16, routed)          0.201     0.342    pdu/mmp/btn_status_reg[31]_1[20]
    SLICE_X17Y162        FDRE                                         r  pdu/mmp/led1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.922     2.087    pdu/mmp/clk_IBUF_BUFG
    SLICE_X17Y162        FDRE                                         r  pdu/mmp/led1_reg[20]/C

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd1_out_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/led2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.018%)  route 0.203ns (58.982%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[17]/C
    SLICE_X22Y160        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[17]/Q
                         net (fo=16, routed)          0.203     0.344    pdu/mmp/btn_status_reg[31]_1[17]
    SLICE_X17Y161        FDRE                                         r  pdu/mmp/led2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.924     2.089    pdu/mmp/clk_IBUF_BUFG
    SLICE_X17Y161        FDRE                                         r  pdu/mmp/led2_reg[17]/C

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd1_out_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/led1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.821%)  route 0.213ns (60.179%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y160        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[16]/C
    SLICE_X21Y160        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[16]/Q
                         net (fo=16, routed)          0.213     0.354    pdu/mmp/btn_status_reg[31]_1[16]
    SLICE_X17Y162        FDRE                                         r  pdu/mmp/led1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.922     2.087    pdu/mmp/clk_IBUF_BUFG
    SLICE_X17Y162        FDRE                                         r  pdu/mmp/led1_reg[16]/C

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd1_out_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/led1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.609%)  route 0.215ns (60.391%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y165        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[24]/C
    SLICE_X23Y165        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[24]/Q
                         net (fo=16, routed)          0.215     0.356    pdu/mmp/btn_status_reg[31]_1[24]
    SLICE_X14Y165        FDRE                                         r  pdu/mmp/led1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.920     2.085    pdu/mmp/clk_IBUF_BUFG
    SLICE_X14Y165        FDRE                                         r  pdu/mmp/led1_reg[24]/C

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd1_out_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/btn_status_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.024%)  route 0.220ns (60.976%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y162        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[20]/C
    SLICE_X20Y162        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[20]/Q
                         net (fo=16, routed)          0.220     0.361    pdu/mmp/btn_status_reg[31]_1[20]
    SLICE_X15Y162        FDRE                                         r  pdu/mmp/btn_status_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.922     2.087    pdu/mmp/clk_IBUF_BUFG
    SLICE_X15Y162        FDRE                                         r  pdu/mmp/btn_status_reg[20]/C

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd1_out_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/led0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.988%)  route 0.221ns (61.012%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y160        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[16]/C
    SLICE_X21Y160        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[16]/Q
                         net (fo=16, routed)          0.221     0.362    pdu/mmp/btn_status_reg[31]_1[16]
    SLICE_X18Y159        FDRE                                         r  pdu/mmp/led0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.925     2.090    pdu/mmp/clk_IBUF_BUFG
    SLICE_X18Y159        FDRE                                         r  pdu/mmp/led0_reg[16]/C

Slack:                    inf
  Source:                 cpu/seg_reg_ex_mem/rf_rd1_out_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pdu/mmp/led3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.240%)  route 0.228ns (61.760%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y160        FDRE                         0.000     0.000 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[16]/C
    SLICE_X21Y160        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/seg_reg_ex_mem/rf_rd1_out_reg[16]/Q
                         net (fo=16, routed)          0.228     0.369    pdu/mmp/btn_status_reg[31]_1[16]
    SLICE_X17Y159        FDRE                                         r  pdu/mmp/led3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.925     2.090    pdu/mmp/clk_IBUF_BUFG
    SLICE_X17Y159        FDRE                                         r  pdu/mmp/led3_reg[16]/C





