# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms21.42/cap4/VHDL/CU_up/myTypes.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:37:35 on May 12,2021
# vcom -reportprogress 300 -work work /home/ms21.42/cap4/VHDL/CU_up/myTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:37:35 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/cap4/VHDL/CU_up/CU_up.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:37:35 on May 12,2021
# vcom -reportprogress 300 -work work /home/ms21.42/cap4/VHDL/CU_up/CU_up.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU_up
# -- Compiling architecture CU_up_RTL of CU_UP
# -- Compiling configuration CFG_CUup_RTL
# -- Loading entity CU_up
# -- Loading architecture CU_up_RTL of CU_UP
# End time: 17:37:35 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/cap4/VHDL/CU_up/cu_test.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:37:35 on May 12,2021
# vcom -reportprogress 300 -work work /home/ms21.42/cap4/VHDL/CU_up/cu_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity cu_test
# -- Compiling architecture TEST of cu_test
# -- Compiling configuration b
# -- Loading entity cu_test
# -- Loading architecture TEST of cu_test
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity CU_up
# -- Loading configuration cfg_cuup_rtl
# End time: 17:37:35 on May 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cu_test(test)
# vsim work.cu_test(test) 
# Start time: 17:38:01 on May 12,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cu_test(test)#1
vsim work.cu_up(cu_up_rtl) -t ps
# End time: 17:38:56 on May 12,2021, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim work.cu_up(cu_up_rtl) -t ps 
# Start time: 17:38:56 on May 12,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cu_up(cu_up_rtl)#1
add wave *
vsim -t 100 ns
# End time: 17:39:32 on May 12,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# ** Error: (vsim-3000) Invalid resolution limit (-t 100).
# Use the -help option for complete vsim usage.
# vsim -t 100 ns 
# Error loading design
# Errors: 1, Warnings: 0
vsim -t 100ns 
# No design specified
vsim -t 100ns work.cu_test(test)
# vsim -t 100ns work.cu_test(test) 
# Start time: 17:40:18 on May 12,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cu_test(test)#1
# ** Warning: (vsim-3479) Time unit 'ns' is less than the simulator resolution (100ns).
#    Time: 0 ns  Iteration: 0  Root: /
vsim -t 100ns
# No design specified
run 100ns
# ** Fatal: (vsim-3483) Delay in signal assignment is not ascending.
#    Time: 0 ns  Iteration: 0  Process: /cu_test/line__75 File: /home/ms21.42/cap4/VHDL/CU_up/cu_test.vhd Line: 75
# Fatal error in Architecture TEST at /home/ms21.42/cap4/VHDL/CU_up/cu_test.vhd line 75
# 
# HDL call sequence:
# Stopped at /home/ms21.42/cap4/VHDL/CU_up/cu_test.vhd 75 Architecture TEST
# 
vsim -t ps work.cu_test(test)
# End time: 17:42:37 on May 12,2021, Elapsed time: 0:02:19
# Errors: 2, Warnings: 1
# vsim -t ps work.cu_test(test) 
# Start time: 17:42:37 on May 12,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cu_test(test)#1
add wave *
run 100ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /cu_test/dut
# Causality operation skipped due to absence of debug database file
# End time: 17:52:19 on May 12,2021, Elapsed time: 0:09:42
# Errors: 0, Warnings: 2
