

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 29 14:41:57 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 21.045 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        5|        5| 0.125 us | 0.125 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                                  |                                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                             Instance                                             |                                       Module                                      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77                              |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                         |        1|        1| 25.000 ns | 25.000 ns |    1|    1| function |
        |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_209                      |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                        |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_341                          |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s                      |        2|        2| 50.000 ns | 50.000 ns |    1|    1| function |
        +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|    664|     599|  29235|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|    2168|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|    664|    2767|  29277|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|    301|       2|     55|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-----+-------+-----+
    |                                             Instance                                             |                                       Module                                      | BRAM_18K| DSP48E|  FF |  LUT  | URAM|
    +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-----+-------+-----+
    |call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71  |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s  |        0|    354|    0|  14292|    0|
    |grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77                              |dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0                         |        0|    307|  545|  10999|    0|
    |call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_209                      |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s                        |        0|      0|    0|   3584|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_341                          |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s                      |        3|      3|   54|    360|    0|
    +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-----+-------+-----+
    |Total                                                                                             |                                                                                   |        3|    664|  599|  29235|    0|
    +--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------+-------+-----+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |dense_input_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |dense_input_V_ap_vld_preg    |   9|          2|    1|          2|
    |dense_input_V_blk_n          |   9|          2|    1|          2|
    |dense_input_V_in_sig         |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  36|          8|   67|        134|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                         | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                |   1|   0|    1|          0|
    |dense_input_V_ap_vld_preg                                                              |   1|   0|    1|          0|
    |dense_input_V_preg                                                                     |  64|   0|   64|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_341_ap_start_reg  |   1|   0|    1|          0|
    |layer3_out_0_V_reg_1531                                                                |  16|   0|   16|          0|
    |layer3_out_100_V_reg_2031                                                              |  16|   0|   16|          0|
    |layer3_out_101_V_reg_2036                                                              |  16|   0|   16|          0|
    |layer3_out_102_V_reg_2041                                                              |  16|   0|   16|          0|
    |layer3_out_103_V_reg_2046                                                              |  16|   0|   16|          0|
    |layer3_out_104_V_reg_2051                                                              |  16|   0|   16|          0|
    |layer3_out_105_V_reg_2056                                                              |  16|   0|   16|          0|
    |layer3_out_106_V_reg_2061                                                              |  16|   0|   16|          0|
    |layer3_out_107_V_reg_2066                                                              |  16|   0|   16|          0|
    |layer3_out_108_V_reg_2071                                                              |  16|   0|   16|          0|
    |layer3_out_109_V_reg_2076                                                              |  16|   0|   16|          0|
    |layer3_out_10_V_reg_1581                                                               |  16|   0|   16|          0|
    |layer3_out_110_V_reg_2081                                                              |  16|   0|   16|          0|
    |layer3_out_111_V_reg_2086                                                              |  16|   0|   16|          0|
    |layer3_out_112_V_reg_2091                                                              |  16|   0|   16|          0|
    |layer3_out_113_V_reg_2096                                                              |  16|   0|   16|          0|
    |layer3_out_114_V_reg_2101                                                              |  16|   0|   16|          0|
    |layer3_out_115_V_reg_2106                                                              |  16|   0|   16|          0|
    |layer3_out_116_V_reg_2111                                                              |  16|   0|   16|          0|
    |layer3_out_117_V_reg_2116                                                              |  16|   0|   16|          0|
    |layer3_out_118_V_reg_2121                                                              |  16|   0|   16|          0|
    |layer3_out_119_V_reg_2126                                                              |  16|   0|   16|          0|
    |layer3_out_11_V_reg_1586                                                               |  16|   0|   16|          0|
    |layer3_out_120_V_reg_2131                                                              |  16|   0|   16|          0|
    |layer3_out_121_V_reg_2136                                                              |  16|   0|   16|          0|
    |layer3_out_122_V_reg_2141                                                              |  16|   0|   16|          0|
    |layer3_out_123_V_reg_2146                                                              |  16|   0|   16|          0|
    |layer3_out_124_V_reg_2151                                                              |  16|   0|   16|          0|
    |layer3_out_125_V_reg_2156                                                              |  16|   0|   16|          0|
    |layer3_out_126_V_reg_2161                                                              |  16|   0|   16|          0|
    |layer3_out_127_V_reg_2166                                                              |  16|   0|   16|          0|
    |layer3_out_12_V_reg_1591                                                               |  16|   0|   16|          0|
    |layer3_out_13_V_reg_1596                                                               |  16|   0|   16|          0|
    |layer3_out_14_V_reg_1601                                                               |  16|   0|   16|          0|
    |layer3_out_15_V_reg_1606                                                               |  16|   0|   16|          0|
    |layer3_out_16_V_reg_1611                                                               |  16|   0|   16|          0|
    |layer3_out_17_V_reg_1616                                                               |  16|   0|   16|          0|
    |layer3_out_18_V_reg_1621                                                               |  16|   0|   16|          0|
    |layer3_out_19_V_reg_1626                                                               |  16|   0|   16|          0|
    |layer3_out_1_V_reg_1536                                                                |  16|   0|   16|          0|
    |layer3_out_20_V_reg_1631                                                               |  16|   0|   16|          0|
    |layer3_out_21_V_reg_1636                                                               |  16|   0|   16|          0|
    |layer3_out_22_V_reg_1641                                                               |  16|   0|   16|          0|
    |layer3_out_23_V_reg_1646                                                               |  16|   0|   16|          0|
    |layer3_out_24_V_reg_1651                                                               |  16|   0|   16|          0|
    |layer3_out_25_V_reg_1656                                                               |  16|   0|   16|          0|
    |layer3_out_26_V_reg_1661                                                               |  16|   0|   16|          0|
    |layer3_out_27_V_reg_1666                                                               |  16|   0|   16|          0|
    |layer3_out_28_V_reg_1671                                                               |  16|   0|   16|          0|
    |layer3_out_29_V_reg_1676                                                               |  16|   0|   16|          0|
    |layer3_out_2_V_reg_1541                                                                |  16|   0|   16|          0|
    |layer3_out_30_V_reg_1681                                                               |  16|   0|   16|          0|
    |layer3_out_31_V_reg_1686                                                               |  16|   0|   16|          0|
    |layer3_out_32_V_reg_1691                                                               |  16|   0|   16|          0|
    |layer3_out_33_V_reg_1696                                                               |  16|   0|   16|          0|
    |layer3_out_34_V_reg_1701                                                               |  16|   0|   16|          0|
    |layer3_out_35_V_reg_1706                                                               |  16|   0|   16|          0|
    |layer3_out_36_V_reg_1711                                                               |  16|   0|   16|          0|
    |layer3_out_37_V_reg_1716                                                               |  16|   0|   16|          0|
    |layer3_out_38_V_reg_1721                                                               |  16|   0|   16|          0|
    |layer3_out_39_V_reg_1726                                                               |  16|   0|   16|          0|
    |layer3_out_3_V_reg_1546                                                                |  16|   0|   16|          0|
    |layer3_out_40_V_reg_1731                                                               |  16|   0|   16|          0|
    |layer3_out_41_V_reg_1736                                                               |  16|   0|   16|          0|
    |layer3_out_42_V_reg_1741                                                               |  16|   0|   16|          0|
    |layer3_out_43_V_reg_1746                                                               |  16|   0|   16|          0|
    |layer3_out_44_V_reg_1751                                                               |  16|   0|   16|          0|
    |layer3_out_45_V_reg_1756                                                               |  16|   0|   16|          0|
    |layer3_out_46_V_reg_1761                                                               |  16|   0|   16|          0|
    |layer3_out_47_V_reg_1766                                                               |  16|   0|   16|          0|
    |layer3_out_48_V_reg_1771                                                               |  16|   0|   16|          0|
    |layer3_out_49_V_reg_1776                                                               |  16|   0|   16|          0|
    |layer3_out_4_V_reg_1551                                                                |  16|   0|   16|          0|
    |layer3_out_50_V_reg_1781                                                               |  16|   0|   16|          0|
    |layer3_out_51_V_reg_1786                                                               |  16|   0|   16|          0|
    |layer3_out_52_V_reg_1791                                                               |  16|   0|   16|          0|
    |layer3_out_53_V_reg_1796                                                               |  16|   0|   16|          0|
    |layer3_out_54_V_reg_1801                                                               |  16|   0|   16|          0|
    |layer3_out_55_V_reg_1806                                                               |  16|   0|   16|          0|
    |layer3_out_56_V_reg_1811                                                               |  16|   0|   16|          0|
    |layer3_out_57_V_reg_1816                                                               |  16|   0|   16|          0|
    |layer3_out_58_V_reg_1821                                                               |  16|   0|   16|          0|
    |layer3_out_59_V_reg_1826                                                               |  16|   0|   16|          0|
    |layer3_out_5_V_reg_1556                                                                |  16|   0|   16|          0|
    |layer3_out_60_V_reg_1831                                                               |  16|   0|   16|          0|
    |layer3_out_61_V_reg_1836                                                               |  16|   0|   16|          0|
    |layer3_out_62_V_reg_1841                                                               |  16|   0|   16|          0|
    |layer3_out_63_V_reg_1846                                                               |  16|   0|   16|          0|
    |layer3_out_64_V_reg_1851                                                               |  16|   0|   16|          0|
    |layer3_out_65_V_reg_1856                                                               |  16|   0|   16|          0|
    |layer3_out_66_V_reg_1861                                                               |  16|   0|   16|          0|
    |layer3_out_67_V_reg_1866                                                               |  16|   0|   16|          0|
    |layer3_out_68_V_reg_1871                                                               |  16|   0|   16|          0|
    |layer3_out_69_V_reg_1876                                                               |  16|   0|   16|          0|
    |layer3_out_6_V_reg_1561                                                                |  16|   0|   16|          0|
    |layer3_out_70_V_reg_1881                                                               |  16|   0|   16|          0|
    |layer3_out_71_V_reg_1886                                                               |  16|   0|   16|          0|
    |layer3_out_72_V_reg_1891                                                               |  16|   0|   16|          0|
    |layer3_out_73_V_reg_1896                                                               |  16|   0|   16|          0|
    |layer3_out_74_V_reg_1901                                                               |  16|   0|   16|          0|
    |layer3_out_75_V_reg_1906                                                               |  16|   0|   16|          0|
    |layer3_out_76_V_reg_1911                                                               |  16|   0|   16|          0|
    |layer3_out_77_V_reg_1916                                                               |  16|   0|   16|          0|
    |layer3_out_78_V_reg_1921                                                               |  16|   0|   16|          0|
    |layer3_out_79_V_reg_1926                                                               |  16|   0|   16|          0|
    |layer3_out_7_V_reg_1566                                                                |  16|   0|   16|          0|
    |layer3_out_80_V_reg_1931                                                               |  16|   0|   16|          0|
    |layer3_out_81_V_reg_1936                                                               |  16|   0|   16|          0|
    |layer3_out_82_V_reg_1941                                                               |  16|   0|   16|          0|
    |layer3_out_83_V_reg_1946                                                               |  16|   0|   16|          0|
    |layer3_out_84_V_reg_1951                                                               |  16|   0|   16|          0|
    |layer3_out_85_V_reg_1956                                                               |  16|   0|   16|          0|
    |layer3_out_86_V_reg_1961                                                               |  16|   0|   16|          0|
    |layer3_out_87_V_reg_1966                                                               |  16|   0|   16|          0|
    |layer3_out_88_V_reg_1971                                                               |  16|   0|   16|          0|
    |layer3_out_89_V_reg_1976                                                               |  16|   0|   16|          0|
    |layer3_out_8_V_reg_1571                                                                |  16|   0|   16|          0|
    |layer3_out_90_V_reg_1981                                                               |  16|   0|   16|          0|
    |layer3_out_91_V_reg_1986                                                               |  16|   0|   16|          0|
    |layer3_out_92_V_reg_1991                                                               |  16|   0|   16|          0|
    |layer3_out_93_V_reg_1996                                                               |  16|   0|   16|          0|
    |layer3_out_94_V_reg_2001                                                               |  16|   0|   16|          0|
    |layer3_out_95_V_reg_2006                                                               |  16|   0|   16|          0|
    |layer3_out_96_V_reg_2011                                                               |  16|   0|   16|          0|
    |layer3_out_97_V_reg_2016                                                               |  16|   0|   16|          0|
    |layer3_out_98_V_reg_2021                                                               |  16|   0|   16|          0|
    |layer3_out_99_V_reg_2026                                                               |  16|   0|   16|          0|
    |layer3_out_9_V_reg_1576                                                                |  16|   0|   16|          0|
    |layer4_out_0_V_reg_2171                                                                |  16|   0|   16|          0|
    |layer4_out_1_V_reg_2176                                                                |  16|   0|   16|          0|
    |layer4_out_2_V_reg_2181                                                                |  16|   0|   16|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                  |2168|   0| 2168|          0|
    +---------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    myproject   | return value |
|dense_input_V_ap_vld   |  in |    1|   ap_vld   |  dense_input_V |    pointer   |
|dense_input_V          |  in |   64|   ap_vld   |  dense_input_V |    pointer   |
|layer5_out_0_V         | out |   16|   ap_vld   | layer5_out_0_V |    pointer   |
|layer5_out_0_V_ap_vld  | out |    1|   ap_vld   | layer5_out_0_V |    pointer   |
|layer5_out_1_V         | out |   16|   ap_vld   | layer5_out_1_V |    pointer   |
|layer5_out_1_V_ap_vld  | out |    1|   ap_vld   | layer5_out_1_V |    pointer   |
|layer5_out_2_V         | out |   16|   ap_vld   | layer5_out_2_V |    pointer   |
|layer5_out_2_V_ap_vld  | out |    1|   ap_vld   | layer5_out_2_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

