//
// Written by Synplify Pro 
// Product Version "T-2022.09M-SP2-1"
// Program "Synplify Pro", Mapper "map202209actsp2, Build 145R"
// Wed May  7 13:12:29 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\ccc_0\evalsandbox_mss_ccc_0_fccc.v "
// file 6 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 7 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\fabosc_0\evalsandbox_mss_fabosc_0_osc.v "
// file 8 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss_syn.v "
// file 9 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss_mss\evalsandbox_mss_mss.v "
// file 10 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 11 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 12 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 13 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 14 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 15 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalsandbox_mss\evalsandbox_mss.v "
// file 16 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v "
// file 17 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\fccc_c0\fccc_c0.v "
// file 18 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\io_c2\io_c2_0\io_c2_io_c2_0_io.v "
// file 19 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\io_c2\io_c2.v "
// file 20 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\component\work\evalboardsandbox\evalboardsandbox.v "
// file 21 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std.vhd "
// file 22 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 23 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std1164.vhd "
// file 24 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\std_textio.vhd "
// file 25 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\numeric.vhd "
// file 26 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\umr_capim.vhd "
// file 27 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\arith.vhd "
// file 28 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd2008\unsigned.vhd "
// file 29 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\vhd\hyperents.vhd "
// file 30 "\c:\users\skaye\repos7\firmware\include\fpga\cgraphdmtypes.vhd "
// file 31 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp1.vhd "
// file 32 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp2.vhd "
// file 33 "\c:\users\skaye\repos7\firmware\include\fpga\ibufp3.vhd "
// file 34 "\c:\users\skaye\repos7\firmware\include\fpga\variableclockdivider2x.vhd "
// file 35 "\c:\users\skaye\repos7\firmware\include\fpga\clockdivider2x.vhd "
// file 36 "\c:\users\skaye\repos7\firmware\include\fpga\oneshot.vhd "
// file 37 "\c:\users\skaye\repos7\firmware\include\fpga\spimaster.vhd "
// file 38 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxraw.vhd "
// file 39 "\c:\users\skaye\repos7\firmware\include\fpga\fifo_gen.vhd "
// file 40 "\c:\users\skaye\repos7\firmware\include\fpga\uarttx.vhd "
// file 41 "\c:\users\skaye\repos7\firmware\include\fpga\cgraphdmdacramflat.vhd "
// file 42 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\hdl\registerspace.vhd "
// file 43 "\c:\users\skaye\repos7\firmware\include\fpga\spidac.vhd "
// file 44 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxextclk.vhd "
// file 45 "\c:\users\skaye\repos7\firmware\include\fpga\gated_fifo.vhd "
// file 46 "\c:\users\skaye\repos7\firmware\include\fpga\uartrxfifoextclk.vhd "
// file 47 "\c:\users\skaye\repos7\firmware\include\fpga\uarttxfifoextclk.vhd "
// file 48 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\hdl\dmmain.vhd "
// file 49 "\c:\microchip\libero_soc_v2023.2\synplifypro\lib\nlconst.dat "
// file 50 "\c:\users\skaye\repos7\firmware\dminterface\ux1_ver2\designer\evalboardsandbox\synthesis.fdc "
// file 51 "\c:/users/skaye/repos7/firmware/dminterface/ux1_ver2/designer/evalboardsandbox/synthesis.fdc "

`timescale 100 ps/100 ps
module EvalSandbox_MSS_CCC_0_FCCC (
  FCCC_C0_0_GL0,
  LOCK,
  GL0_INST_1z
)
;
input FCCC_C0_0_GL0 ;
output LOCK ;
output GL0_INST_1z ;
wire FCCC_C0_0_GL0 ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(FCCC_C0_0_GL0),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FC0000044D74000318C6318C1F18C61F00404040400202;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_CCC_0_FCCC */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  DMMainPorts_1_RamBusDataOut,
  iPSELS_0_a2_0,
  N_70_i_1z,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  N_79,
  popfeedthru_unused_34
)
;
output [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [31:0] DMMainPorts_1_RamBusDataOut ;
input iPSELS_0_a2_0 ;
output N_70_i_1z ;
input RegisterSpaceReadAck ;
input RegisterSpaceWriteAck ;
input N_79 ;
input popfeedthru_unused_34 ;
wire iPSELS_0_a2_0 ;
wire N_70_i_1z ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire N_79 ;
wire popfeedthru_unused_34 ;
wire GND ;
wire VCC ;
// @12:89
  CFG3 \PRDATA_m_0_a2[2]  (
	.A(DMMainPorts_1_RamBusDataOut[2]),
	.B(popfeedthru_unused_34),
	.C(N_79),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA_m_0_a2[2] .INIT=8'h20;
// @12:89
  CFG3 \PRDATA_m_0_a2[4]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[4]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA_m_0_a2[4] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[3]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[3]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA_m_0_a2[3] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[0]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[0]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA_m_0_a2[0] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[16]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[16]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[16])
);
defparam \PRDATA_m_0_a2[16] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[15]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[15]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15])
);
defparam \PRDATA_m_0_a2[15] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[14]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[14]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14])
);
defparam \PRDATA_m_0_a2[14] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[11]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[11]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11])
);
defparam \PRDATA_m_0_a2[11] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[10]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[10]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10])
);
defparam \PRDATA_m_0_a2[10] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[9]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9])
);
defparam \PRDATA_m_0_a2[9] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[8]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[8]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8])
);
defparam \PRDATA_m_0_a2[8] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[7]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[7]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA_m_0_a2[7] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[6]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[6]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA_m_0_a2[6] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[30]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[30]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30])
);
defparam \PRDATA_m_0_a2[30] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[27]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[27]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[27])
);
defparam \PRDATA_m_0_a2[27] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[25]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[25]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[25])
);
defparam \PRDATA_m_0_a2[25] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[22]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[22]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[22])
);
defparam \PRDATA_m_0_a2[22] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[21]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[21]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21])
);
defparam \PRDATA_m_0_a2[21] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[23]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[23]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23])
);
defparam \PRDATA_m_0_a2[23] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[28]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[28])
);
defparam \PRDATA_m_0_a2[28] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[29]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[29]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[29])
);
defparam \PRDATA_m_0_a2[29] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[31]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[31]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31])
);
defparam \PRDATA_m_0_a2[31] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[5]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[5]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA_m_0_a2[5] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[12]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12])
);
defparam \PRDATA_m_0_a2[12] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[17]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[17]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17])
);
defparam \PRDATA_m_0_a2[17] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[18]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[18]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18])
);
defparam \PRDATA_m_0_a2[18] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[1]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[1]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA_m_0_a2[1] .INIT=8'h08;
// @12:89
  CFG3 \PRDATA_m_0_a2[24]  (
	.A(N_79),
	.B(DMMainPorts_1_RamBusDataOut[24]),
	.C(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[24])
);
defparam \PRDATA_m_0_a2[24] .INIT=8'h08;
// @12:89
  CFG2 \PRDATA_m_0_a2[20]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[20]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[20])
);
defparam \PRDATA_m_0_a2[20] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[26]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[26]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[26])
);
defparam \PRDATA_m_0_a2[26] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[13]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[13]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13])
);
defparam \PRDATA_m_0_a2[13] .INIT=4'h8;
// @12:89
  CFG2 \PRDATA_m_0_a2[19]  (
	.A(iPSELS_0_a2_0),
	.B(DMMainPorts_1_RamBusDataOut[19]),
	.Y(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[19])
);
defparam \PRDATA_m_0_a2[19] .INIT=4'h8;
// @9:216
  CFG4 N_70_i (
	.A(RegisterSpaceWriteAck),
	.B(RegisterSpaceReadAck),
	.C(popfeedthru_unused_34),
	.D(N_79),
	.Y(N_70_i_1z)
);
defparam N_70_i.INIT=16'hFEFF;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z1_layer0 (
  DMMainPorts_1_RamBusDataOut,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  iPSELS_0_a2_0,
  AMBA_SLAVE_0_PADDRS_net_0,
  RegisterSpaceWriteAck,
  RegisterSpaceReadAck,
  N_70_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output iPSELS_0_a2_0 ;
input [15:14] AMBA_SLAVE_0_PADDRS_net_0 ;
input RegisterSpaceWriteAck ;
input RegisterSpaceReadAck ;
output N_70_i ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_33 ;
input EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire iPSELS_0_a2_0 ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire N_70_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire N_79 ;
wire GND ;
wire VCC ;
// @14:265
  CFG4 \iPSELS_0_a2_0[1]  (
	.A(AMBA_SLAVE_0_PADDRS_net_0[14]),
	.B(AMBA_SLAVE_0_PADDRS_net_0[15]),
	.C(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.D(popfeedthru_unused_33),
	.Y(N_79)
);
defparam \iPSELS_0_a2_0[1] .INIT=16'h0010;
// @14:265
  CFG2 \iPSELS_0_a2[1]  (
	.A(N_79),
	.B(popfeedthru_unused_34),
	.Y(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1)
);
defparam \iPSELS_0_a2[1] .INIT=4'h8;
// @14:265
  CFG2 \iPSELS_0_a2[0]  (
	.A(N_79),
	.B(popfeedthru_unused_34),
	.Y(iPSELS_0_a2_0)
);
defparam \iPSELS_0_a2[0] .INIT=4'h2;
// @14:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.iPSELS_0_a2_0(iPSELS_0_a2_0),
	.N_70_i_1z(N_70_i),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.N_79(N_79),
	.popfeedthru_unused_34(popfeedthru_unused_34)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1_layer0 */

module EvalSandbox_MSS_MSS (
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  AMBA_SLAVE_0_PADDRS_net_0,
  GL0_INST,
  LOCK,
  N_70_i,
  popfeedthru_unused,
  popfeedthru_unused_0,
  popfeedthru_unused_1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_14,
  popfeedthru_unused_15,
  popfeedthru_unused_16,
  popfeedthru_unused_17,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_31,
  EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  popfeedthru_unused_33,
  popfeedthru_unused_34,
  popfeedthru_unused_35,
  popfeedthru_unused_36,
  popfeedthru_unused_37,
  popfeedthru_unused_38,
  popfeedthru_unused_39,
  popfeedthru_unused_40,
  popfeedthru_unused_41,
  popfeedthru_unused_42,
  popfeedthru_unused_43,
  popfeedthru_unused_44,
  popfeedthru_unused_45,
  popfeedthru_unused_46
)
;
input [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output [15:14] AMBA_SLAVE_0_PADDRS_net_0 ;
input GL0_INST ;
input LOCK ;
input N_70_i ;
output popfeedthru_unused ;
output popfeedthru_unused_0 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_10 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_14 ;
output popfeedthru_unused_15 ;
output popfeedthru_unused_16 ;
output popfeedthru_unused_17 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_31 ;
output EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output popfeedthru_unused_33 ;
output popfeedthru_unused_34 ;
output popfeedthru_unused_35 ;
output popfeedthru_unused_36 ;
output popfeedthru_unused_37 ;
output popfeedthru_unused_38 ;
output popfeedthru_unused_39 ;
output popfeedthru_unused_40 ;
output popfeedthru_unused_41 ;
output popfeedthru_unused_42 ;
output popfeedthru_unused_43 ;
output popfeedthru_unused_44 ;
output popfeedthru_unused_45 ;
output popfeedthru_unused_46 ;
wire GL0_INST ;
wire LOCK ;
wire N_70_i ;
wire popfeedthru_unused ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_31 ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_46 ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:16] AMBA_SLAVE_0_PADDRS_net_0_Z;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire FIC_2_APB_M_PRESET_N_i ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire popfeedthru_unused_32 ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire MSS_RESET_N_M2F ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MGPIO25A_OUT ;
wire MGPIO26A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_CTS_MGPIO13B_OUT ;
wire MMUART1_DCD_MGPIO16B_OUT ;
wire MMUART1_DSR_MGPIO14B_OUT ;
wire MMUART1_DTR_MGPIO12B_OUT ;
wire MMUART1_RI_MGPIO15B_OUT ;
wire MMUART1_RTS_MGPIO11B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI0_SS4_MGPIO19A_OUT ;
wire SPI0_SS5_MGPIO20A_OUT ;
wire SPI0_SS6_MGPIO21A_OUT ;
wire SPI0_SS7_MGPIO22A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MGPIO25A_OE ;
wire MGPIO26A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_CTS_MGPIO13B_OE ;
wire MMUART1_DCD_MGPIO16B_OE ;
wire MMUART1_DSR_MGPIO14B_OE ;
wire MMUART1_DTR_MGPIO12B_OE ;
wire MMUART1_RI_MGPIO15B_OE ;
wire MMUART1_RTS_MGPIO11B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI0_SS4_MGPIO19A_OE ;
wire SPI0_SS5_MGPIO20A_OE ;
wire SPI0_SS6_MGPIO21A_OE ;
wire SPI0_SS7_MGPIO22A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @9:216
  MSS_025 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N_i),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({AMBA_SLAVE_0_PADDRS_net_0_Z[31:16], AMBA_SLAVE_0_PADDRS_net_0[15:14], popfeedthru_unused_33, popfeedthru_unused_34, popfeedthru_unused_35, popfeedthru_unused_36, popfeedthru_unused_37, popfeedthru_unused_38, popfeedthru_unused_39, popfeedthru_unused_40, popfeedthru_unused_41, popfeedthru_unused_42, popfeedthru_unused_43, popfeedthru_unused_44, popfeedthru_unused_45, popfeedthru_unused_46}),
	.F_HM0_ENABLE(popfeedthru_unused_32),
	.F_HM0_SEL(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({popfeedthru_unused_0, popfeedthru_unused_1, popfeedthru_unused_2, popfeedthru_unused_3, popfeedthru_unused_4, popfeedthru_unused_5, popfeedthru_unused_6, popfeedthru_unused_7, popfeedthru_unused_8, popfeedthru_unused_9, popfeedthru_unused_10, popfeedthru_unused_11, popfeedthru_unused_12, popfeedthru_unused_13, popfeedthru_unused_14, popfeedthru_unused_15, popfeedthru_unused_16, popfeedthru_unused_17, popfeedthru_unused_18, popfeedthru_unused_19, popfeedthru_unused_20, popfeedthru_unused_21, popfeedthru_unused_22, popfeedthru_unused_23, popfeedthru_unused_24, popfeedthru_unused_25, popfeedthru_unused_26, popfeedthru_unused_27, popfeedthru_unused_28, popfeedthru_unused_29, popfeedthru_unused_30, popfeedthru_unused_31}),
	.F_HM0_WRITE(popfeedthru_unused),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.F_HM0_READY(N_70_i),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MGPIO25A_IN(GND),
	.MGPIO26A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_CTS_MGPIO13B_IN(GND),
	.MMUART1_DCD_MGPIO16B_IN(GND),
	.MMUART1_DSR_MGPIO14B_IN(GND),
	.MMUART1_DTR_MGPIO12B_IN(GND),
	.MMUART1_RI_MGPIO15B_IN(GND),
	.MMUART1_RTS_MGPIO11B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI0_SS4_MGPIO19A_IN(GND),
	.SPI0_SS5_MGPIO20A_IN(GND),
	.SPI0_SS6_MGPIO21A_IN(GND),
	.SPI0_SS7_MGPIO22A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MGPIO25A_OUT(MGPIO25A_OUT),
	.MGPIO26A_OUT(MGPIO26A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_CTS_MGPIO13B_OUT(MMUART1_CTS_MGPIO13B_OUT),
	.MMUART1_DCD_MGPIO16B_OUT(MMUART1_DCD_MGPIO16B_OUT),
	.MMUART1_DSR_MGPIO14B_OUT(MMUART1_DSR_MGPIO14B_OUT),
	.MMUART1_DTR_MGPIO12B_OUT(MMUART1_DTR_MGPIO12B_OUT),
	.MMUART1_RI_MGPIO15B_OUT(MMUART1_RI_MGPIO15B_OUT),
	.MMUART1_RTS_MGPIO11B_OUT(MMUART1_RTS_MGPIO11B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI0_SS4_MGPIO19A_OUT(SPI0_SS4_MGPIO19A_OUT),
	.SPI0_SS5_MGPIO20A_OUT(SPI0_SS5_MGPIO20A_OUT),
	.SPI0_SS6_MGPIO21A_OUT(SPI0_SS6_MGPIO21A_OUT),
	.SPI0_SS7_MGPIO22A_OUT(SPI0_SS7_MGPIO22A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MGPIO25A_OE(MGPIO25A_OE),
	.MGPIO26A_OE(MGPIO26A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_CTS_MGPIO13B_OE(MMUART1_CTS_MGPIO13B_OE),
	.MMUART1_DCD_MGPIO16B_OE(MMUART1_DCD_MGPIO16B_OE),
	.MMUART1_DSR_MGPIO14B_OE(MMUART1_DSR_MGPIO14B_OE),
	.MMUART1_DTR_MGPIO12B_OE(MMUART1_DTR_MGPIO12B_OE),
	.MMUART1_RI_MGPIO15B_OE(MMUART1_RI_MGPIO15B_OE),
	.MMUART1_RTS_MGPIO11B_OE(MMUART1_RTS_MGPIO11B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI0_SS4_MGPIO19A_OE(SPI0_SS4_MGPIO19A_OE),
	.SPI0_SS5_MGPIO20A_OE(SPI0_SS5_MGPIO20A_OE),
	.SPI0_SS6_MGPIO21A_OE(SPI0_SS6_MGPIO21A_OE),
	.SPI0_SS7_MGPIO22A_OE(SPI0_SS7_MGPIO22A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006090C0208003FFFFE400F00000000010000000000F01C000001FE5FE4010842108421000001FE34001FF80000004000000000200B1007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=102.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS_MSS */

module EvalSandbox_MSS (
  iPSELS_0_a2_0,
  DMMainPorts_1_RamBusDataOut,
  popfeedthru_unused_46,
  popfeedthru_unused_45,
  popfeedthru_unused_44,
  popfeedthru_unused_43,
  popfeedthru_unused_42,
  popfeedthru_unused_41,
  popfeedthru_unused_40,
  popfeedthru_unused_39,
  popfeedthru_unused_38,
  popfeedthru_unused_37,
  popfeedthru_unused_36,
  popfeedthru_unused_35,
  popfeedthru_unused_31,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_17,
  popfeedthru_unused_16,
  popfeedthru_unused_15,
  popfeedthru_unused_14,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  popfeedthru_unused_8,
  popfeedthru_unused_7,
  popfeedthru_unused_6,
  popfeedthru_unused_5,
  popfeedthru_unused_4,
  popfeedthru_unused_3,
  popfeedthru_unused_2,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused,
  popfeedthru_unused_33,
  popfeedthru_unused_34,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  FCCC_C0_0_GL0
)
;
output iPSELS_0_a2_0 ;
input [31:0] DMMainPorts_1_RamBusDataOut ;
output popfeedthru_unused_46 ;
output popfeedthru_unused_45 ;
output popfeedthru_unused_44 ;
output popfeedthru_unused_43 ;
output popfeedthru_unused_42 ;
output popfeedthru_unused_41 ;
output popfeedthru_unused_40 ;
output popfeedthru_unused_39 ;
output popfeedthru_unused_38 ;
output popfeedthru_unused_37 ;
output popfeedthru_unused_36 ;
output popfeedthru_unused_35 ;
output popfeedthru_unused_31 ;
output popfeedthru_unused_30 ;
output popfeedthru_unused_29 ;
output popfeedthru_unused_28 ;
output popfeedthru_unused_27 ;
output popfeedthru_unused_26 ;
output popfeedthru_unused_25 ;
output popfeedthru_unused_24 ;
output popfeedthru_unused_23 ;
output popfeedthru_unused_22 ;
output popfeedthru_unused_21 ;
output popfeedthru_unused_20 ;
output popfeedthru_unused_19 ;
output popfeedthru_unused_18 ;
output popfeedthru_unused_17 ;
output popfeedthru_unused_16 ;
output popfeedthru_unused_15 ;
output popfeedthru_unused_14 ;
output popfeedthru_unused_13 ;
output popfeedthru_unused_12 ;
output popfeedthru_unused_11 ;
output popfeedthru_unused_10 ;
output popfeedthru_unused_9 ;
output popfeedthru_unused_8 ;
output popfeedthru_unused_7 ;
output popfeedthru_unused_6 ;
output popfeedthru_unused_5 ;
output popfeedthru_unused_4 ;
output popfeedthru_unused_3 ;
output popfeedthru_unused_2 ;
output popfeedthru_unused_1 ;
output popfeedthru_unused_0 ;
output popfeedthru_unused ;
output popfeedthru_unused_33 ;
output popfeedthru_unused_34 ;
output EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input RegisterSpaceReadAck ;
input RegisterSpaceWriteAck ;
input FCCC_C0_0_GL0 ;
wire iPSELS_0_a2_0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_34 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire FCCC_C0_0_GL0 ;
wire [31:0] EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:14] AMBA_SLAVE_0_PADDRS_net_0;
wire LOCK ;
wire GL0_INST ;
wire N_70_i ;
wire EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GND ;
wire VCC ;
// @15:211
  EvalSandbox_MSS_CCC_0_FCCC CCC_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @15:258
  CoreAPB3_Z1_layer0 CoreAPB3_0 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.iPSELS_0_a2_0(iPSELS_0_a2_0),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[15:14]),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.N_70_i(N_70_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
// @15:442
  EvalSandbox_MSS_MSS EvalSandbox_MSS_MSS_0 (
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.AMBA_SLAVE_0_PADDRS_net_0(AMBA_SLAVE_0_PADDRS_net_0[15:14]),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.N_70_i(N_70_i),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(EvalSandbox_MSS_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_46(popfeedthru_unused_46)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalSandbox_MSS */

module FCCC_C0_FCCC_C0_0_FCCC (
  FCCC_C0_0_GL0,
  CLK0_PAD
)
;
output FCCC_C0_0_GL0 ;
input CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire [7:0] PRDATA_0;
wire CLK0_PAD_net ;
wire GL0_net ;
wire Y0_0 ;
wire Y1_0 ;
wire Y2_0 ;
wire Y3_0 ;
wire LOCK ;
wire BUSY_0 ;
wire VCC ;
wire GND ;
wire GL1_net ;
wire GL2_0 ;
wire GL3_0 ;
// @16:42
  INBUF CLK0_PAD_INST (
	.Y(CLK0_PAD_net),
	.PAD(CLK0_PAD)
);
// @16:21
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @16:23
  CCC CCC_INST (
	.Y0(Y0_0),
	.Y1(Y1_0),
	.Y2(Y2_0),
	.Y3(Y3_0),
	.PRDATA(PRDATA_0[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY_0),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(CLK0_PAD_net),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2_0),
	.GL3(GL3_0),
	.RCOSC_25_50MHZ(GND),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=212'h0000007FB8000044D74000318C6307C1F18C61C00404040400301;
defparam CCC_INST.VCOFREQUENCY=816.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  CLK0_PAD,
  FCCC_C0_0_GL0
)
;
input CLK0_PAD ;
output FCCC_C0_0_GL0 ;
wire CLK0_PAD ;
wire FCCC_C0_0_GL0 ;
wire GND ;
wire VCC ;
// @17:193
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK0_PAD(CLK0_PAD)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module IO_C2_IO_C2_0_IO (
  TxUsb_0
)
;
output TxUsb_0 ;
wire TxUsb_0 ;
wire GND ;
wire VCC ;
// @18:15
(* IOSTD="LVCMOS33" *)  TRIBUFF U0_0 (
	.PAD(TxUsb_0),
	.D(GND),
	.E(GND)
);
defparam U0_0.IOSTD="LVCMOS33";
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_C2_IO_C2_0_IO */

module IO_C2 (
  TxUsb_0
)
;
output TxUsb_0 ;
wire TxUsb_0 ;
wire GND ;
wire VCC ;
// @19:68
  IO_C2_IO_C2_0_IO IO_C2_0 (
	.TxUsb_0(TxUsb_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IO_C2 */

module OneShotPorts_work_dmmainports_dmmain_0layer1 (
  shot_i_arst_i,
  MasterReset_i,
  shot_i_1z,
  FCCC_C0_0_GL0
)
;
output shot_i_arst_i ;
output MasterReset_i ;
output shot_i_1z ;
input FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire MasterReset_i ;
wire shot_i_1z ;
wire FCCC_C0_0_GL0 ;
wire [9:0] ClkDiv_Z;
wire [8:0] ClkDiv_s;
wire [9:9] ClkDiv_s_Z;
wire [8:1] ClkDiv_cry_Z;
wire [8:1] ClkDiv_cry_Y;
wire [9:9] ClkDiv_s_FCO;
wire [9:9] ClkDiv_s_Y;
wire shot_i_rep_Z ;
wire VCC ;
wire ClkDive ;
wire GND ;
wire shot_i_arst ;
wire ClkDiv_s_342_FCO ;
wire ClkDiv_s_342_S ;
wire ClkDiv_s_342_Y ;
wire un2_clkdivlto9_2_Z ;
wire un2_clkdivlto9_3_Z ;
wire un2_clkdivlto9_5_Z ;
// @36:58
  SLE shot_i_rep (
	.Q(shot_i_rep_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT shot_i_rep_RNI2SUF (
	.Y(shot_i_arst),
	.A(shot_i_rep_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_s[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 shot_i_RNISOGB (
	.A(shot_i_1z),
	.Y(MasterReset_i)
);
defparam shot_i_RNISOGB.INIT=2'h1;
  CFG1 shot_i_rep_RNI2SUF_0 (
	.A(shot_i_arst),
	.Y(shot_i_arst_i)
);
defparam shot_i_rep_RNI2SUF_0.INIT=2'h1;
// @36:58
  SLE \ClkDiv[9]  (
	.Q(ClkDiv_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[9]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[8]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[7]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(ClkDive),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  SLE shot_i (
	.Q(shot_i_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDive),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:58
  ARI1 ClkDiv_s_342 (
	.FCO(ClkDiv_s_342_FCO),
	.S(ClkDiv_s_342_S),
	.Y(ClkDiv_s_342_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_342.INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y[1]),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_342_FCO)
);
defparam \ClkDiv_cry[1] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y[2]),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y[3]),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y[4]),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y[5]),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y[6]),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[7]  (
	.FCO(ClkDiv_cry_Z[7]),
	.S(ClkDiv_s[7]),
	.Y(ClkDiv_cry_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_cry[7] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_s[9]  (
	.FCO(ClkDiv_s_FCO[9]),
	.S(ClkDiv_s_Z[9]),
	.Y(ClkDiv_s_Y[9]),
	.B(ClkDiv_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[8])
);
defparam \ClkDiv_s[9] .INIT=20'h4AA00;
// @36:58
  ARI1 \ClkDiv_cry[8]  (
	.FCO(ClkDiv_cry_Z[8]),
	.S(ClkDiv_s[8]),
	.Y(ClkDiv_cry_Y[8]),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[7])
);
defparam \ClkDiv_cry[8] .INIT=20'h4AA00;
// @36:68
  CFG2 un2_clkdivlto9_2 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[4]),
	.Y(un2_clkdivlto9_2_Z)
);
defparam un2_clkdivlto9_2.INIT=4'h7;
// @36:68
  CFG3 un2_clkdivlto9_3 (
	.A(ClkDiv_Z[9]),
	.B(ClkDiv_Z[8]),
	.C(ClkDiv_Z[7]),
	.Y(un2_clkdivlto9_3_Z)
);
defparam un2_clkdivlto9_3.INIT=8'h7F;
// @36:68
  CFG4 un2_clkdivlto9_5 (
	.A(ClkDiv_Z[0]),
	.B(un2_clkdivlto9_3_Z),
	.C(ClkDiv_Z[2]),
	.D(ClkDiv_Z[1]),
	.Y(un2_clkdivlto9_5_Z)
);
defparam un2_clkdivlto9_5.INIT=16'hCDCF;
// @36:68
  CFG4 un2_clkdivlto9 (
	.A(ClkDiv_Z[5]),
	.B(ClkDiv_Z[6]),
	.C(un2_clkdivlto9_5_Z),
	.D(un2_clkdivlto9_2_Z),
	.Y(ClkDive)
);
defparam un2_clkdivlto9.INIT=16'hFFF7;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OneShotPorts_work_dmmainports_dmmain_0layer1 */

module IBufP2Ports (
  iPSELS_0_a2_0,
  RamBusCE_i,
  FCCC_C0_0_GL0
)
;
input iPSELS_0_a2_0 ;
output RamBusCE_i ;
input FCCC_C0_0_GL0 ;
wire iPSELS_0_a2_0 ;
wire RamBusCE_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(iPSELS_0_a2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(RamBusCE_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports */

module IBufP2Ports_0 (
  RamBusWrnRd_i,
  popfeedthru_unused,
  FCCC_C0_0_GL0
)
;
output RamBusWrnRd_i ;
input popfeedthru_unused ;
input FCCC_C0_0_GL0 ;
wire RamBusWrnRd_i ;
wire popfeedthru_unused ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(RamBusWrnRd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0 */

module IBufP1Ports_23 (
  RamDataIn_0,
  popfeedthru_unused_0,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_0 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_0 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_23 */

module IBufP1Ports_24 (
  RamDataIn_0,
  popfeedthru_unused_1,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_1 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_1 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_24 */

module IBufP1Ports_29 (
  RamDataIn_0,
  popfeedthru_unused_5,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_5 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_5 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_29 */

module IBufP1Ports_31 (
  RamDataIn_0,
  popfeedthru_unused_4,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_4 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_4 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_31 */

module IBufP1Ports_33 (
  RamDataIn_0,
  popfeedthru_unused_7,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_7 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_7 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_33 */

module IBufP1Ports_35 (
  RamDataIn_0,
  popfeedthru_unused_6,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_6 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_6 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_35 */

module IBufP1Ports_38 (
  RamDataIn_0,
  popfeedthru_unused_3,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_3 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_3 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_38 */

module IBufP1Ports_39 (
  RamDataIn_0,
  popfeedthru_unused_2,
  FCCC_C0_0_GL0
)
;
output RamDataIn_0 ;
input popfeedthru_unused_2 ;
input FCCC_C0_0_GL0 ;
wire RamDataIn_0 ;
wire popfeedthru_unused_2 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE O (
	.Q(RamDataIn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_39 */

module IBufP2Ports_1 (
  RamBusCE1_i,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  FCCC_C0_0_GL0
)
;
output RamBusCE1_i ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input FCCC_C0_0_GL0 ;
wire RamBusCE1_i ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(RamBusCE1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_1 */

module IBufP1Ports_50 (
  O_RNIQ57P8_S_0,
  O_RNI5NSAA_S_0,
  O_RNI7EIE7_S_0,
  O_RNIBFUA6_S_0,
  O_RNIULF95_S_0,
  O_RNIV06A4_S_0,
  O_RNIDF1D3_S_0,
  O_RNI702I2_S_0,
  O_RNICI7P1_S_0,
  O_RNI8EGK_S_0,
  O_RNIJM1E_Y_0,
  RamAddress_10,
  RamAddress_9,
  RamAddress_8,
  RamAddress_6,
  RamAddress_1,
  RamAddress_0,
  RamAddress_13,
  RamAddress_12,
  RamAddress_11,
  Address,
  un19_dacsetpointwriteaddress_cry_0_cy,
  popfeedthru_unused_35,
  popfeedthru_unused_34,
  popfeedthru_unused_33,
  popfeedthru_unused_46,
  popfeedthru_unused_45,
  popfeedthru_unused_44,
  popfeedthru_unused_43,
  popfeedthru_unused_42,
  popfeedthru_unused_41,
  popfeedthru_unused_40,
  popfeedthru_unused_39,
  popfeedthru_unused_38,
  popfeedthru_unused_37,
  popfeedthru_unused_36,
  FCCC_C0_0_GL0
)
;
output O_RNIQ57P8_S_0 ;
output O_RNI5NSAA_S_0 ;
output O_RNI7EIE7_S_0 ;
output O_RNIBFUA6_S_0 ;
output O_RNIULF95_S_0 ;
output O_RNIV06A4_S_0 ;
output O_RNIDF1D3_S_0 ;
output O_RNI702I2_S_0 ;
output O_RNICI7P1_S_0 ;
output O_RNI8EGK_S_0 ;
output O_RNIJM1E_Y_0 ;
output RamAddress_10 ;
output RamAddress_9 ;
output RamAddress_8 ;
output RamAddress_6 ;
output RamAddress_1 ;
output RamAddress_0 ;
output RamAddress_13 ;
output RamAddress_12 ;
output RamAddress_11 ;
output [7:2] Address ;
output un19_dacsetpointwriteaddress_cry_0_cy ;
input popfeedthru_unused_35 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_46 ;
input popfeedthru_unused_45 ;
input popfeedthru_unused_44 ;
input popfeedthru_unused_43 ;
input popfeedthru_unused_42 ;
input popfeedthru_unused_41 ;
input popfeedthru_unused_40 ;
input popfeedthru_unused_39 ;
input popfeedthru_unused_38 ;
input popfeedthru_unused_37 ;
input popfeedthru_unused_36 ;
input FCCC_C0_0_GL0 ;
wire O_RNIQ57P8_S_0 ;
wire O_RNI5NSAA_S_0 ;
wire O_RNI7EIE7_S_0 ;
wire O_RNIBFUA6_S_0 ;
wire O_RNIULF95_S_0 ;
wire O_RNIV06A4_S_0 ;
wire O_RNIDF1D3_S_0 ;
wire O_RNI702I2_S_0 ;
wire O_RNICI7P1_S_0 ;
wire O_RNI8EGK_S_0 ;
wire O_RNIJM1E_Y_0 ;
wire RamAddress_10 ;
wire RamAddress_9 ;
wire RamAddress_8 ;
wire RamAddress_6 ;
wire RamAddress_1 ;
wire RamAddress_0 ;
wire RamAddress_13 ;
wire RamAddress_12 ;
wire RamAddress_11 ;
wire un19_dacsetpointwriteaddress_cry_0_cy ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire FCCC_C0_0_GL0 ;
wire [12:12] O_RNIJM1E_S;
wire [12:12] O_RNIR4I21_S;
wire [12:12] O_RNIR4I21_Y;
wire [3:3] O_RNICI7P1_Y;
wire [3:3] O_RNIHDLM_S;
wire [4:4] O_RNI702I2_Y;
wire [4:4] O_RNIRDQO_S;
wire [5:5] O_RNIDF1D3_Y;
wire [5:5] O_RNI6FVQ_S;
wire [6:6] O_RNIV06A4_Y;
wire [6:6] O_RNIIH4T_S;
wire [7:7] O_RNIULF95_Y;
wire [7:7] O_RNIVK9V_S;
wire [8:8] O_RNIBFUA6_Y;
wire [8:8] O_RNIDPE11_S;
wire [9:9] O_RNI7EIE7_Y;
wire [9:9] O_RNISUJ31_S;
wire [11:11] O_RNI5NSAA_FCO;
wire [11:11] O_RNI5NSAA_Y;
wire [11:11] O_RNIBHLH1_S;
wire [10:10] O_RNIQ57P8_Y;
wire [10:10] O_RNIJNKA1_S;
wire [12:12] O_RNIJM1E_0_S;
wire [12:12] O_RNIJM1E_0_Y;
wire [0:0] O_RNIPI6G_S;
wire [0:0] O_RNIPI6G_Y;
wire [1:1] O_RNI0GBI_S;
wire [1:1] O_RNI0GBI_Y;
wire [2:2] O_RNI8EGK_Y;
wire [3:3] O_RNIHDLM_Y;
wire [4:4] O_RNIRDQO_Y;
wire [5:5] O_RNI6FVQ_Y;
wire [6:6] O_RNIIH4T_Y;
wire [7:7] O_RNIVK9V_Y;
wire [8:8] O_RNIDPE11_Y;
wire [9:9] O_RNISUJ31_Y;
wire [11:11] O_RNIBHLH1_FCO;
wire [11:11] O_RNIBHLH1_Y;
wire [10:10] O_RNIJNKA1_Y;
wire VCC ;
wire GND ;
wire un23_dacsetpointwriteaddress_cry_0_cy ;
wire un23_dacsetpointwriteaddress_cry_0 ;
wire un23_dacsetpointwriteaddress_cry_1 ;
wire un23_dacsetpointwriteaddress_cry_2 ;
wire un23_dacsetpointwriteaddress_cry_3 ;
wire un23_dacsetpointwriteaddress_cry_4 ;
wire un23_dacsetpointwriteaddress_cry_5 ;
wire un23_dacsetpointwriteaddress_cry_6 ;
wire un23_dacsetpointwriteaddress_cry_7 ;
wire un23_dacsetpointwriteaddress_cry_8 ;
wire un19_dacsetpointwriteaddress_cry_0 ;
wire un19_dacsetpointwriteaddress_cry_1 ;
wire un19_dacsetpointwriteaddress_cry_2 ;
wire un19_dacsetpointwriteaddress_cry_3 ;
wire un19_dacsetpointwriteaddress_cry_4 ;
wire un19_dacsetpointwriteaddress_cry_5 ;
wire un19_dacsetpointwriteaddress_cry_6 ;
wire un19_dacsetpointwriteaddress_cry_7 ;
wire un19_dacsetpointwriteaddress_cry_8 ;
wire un19_dacsetpointwriteaddress_cry_9 ;
wire un19_dacsetpointwriteaddress_cry_10 ;
// @31:44
  SLE \O[10]  (
	.Q(RamAddress_10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_36),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[9]  (
	.Q(RamAddress_9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_37),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[8]  (
	.Q(RamAddress_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_38),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[7]  (
	.Q(Address[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_39),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[6]  (
	.Q(RamAddress_6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_40),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[5]  (
	.Q(Address[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_41),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[4]  (
	.Q(Address[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_42),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[3]  (
	.Q(Address[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_43),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[2]  (
	.Q(Address[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_44),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[1]  (
	.Q(RamAddress_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_45),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[0]  (
	.Q(RamAddress_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_46),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[13]  (
	.Q(RamAddress_13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_33),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[12]  (
	.Q(RamAddress_12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_34),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[11]  (
	.Q(RamAddress_11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_35),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:743
  ARI1 \O_RNIJM1E[12]  (
	.FCO(un23_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIJM1E_S[12]),
	.Y(O_RNIJM1E_Y_0),
	.B(RamAddress_12),
	.C(RamAddress_13),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \O_RNIJM1E[12] .INIT=20'h41100;
// @48:743
  ARI1 \O_RNIR4I21[12]  (
	.FCO(un23_dacsetpointwriteaddress_cry_0),
	.S(O_RNIR4I21_S[12]),
	.Y(O_RNIR4I21_Y[12]),
	.B(O_RNI8EGK_S_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNIR4I21[12] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNICI7P1[3]  (
	.FCO(un23_dacsetpointwriteaddress_cry_1),
	.S(O_RNICI7P1_S_0),
	.Y(O_RNICI7P1_Y[3]),
	.B(O_RNIHDLM_S[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNICI7P1[3] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNI702I2[4]  (
	.FCO(un23_dacsetpointwriteaddress_cry_2),
	.S(O_RNI702I2_S_0),
	.Y(O_RNI702I2_Y[4]),
	.B(O_RNIRDQO_S[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI702I2[4] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIDF1D3[5]  (
	.FCO(un23_dacsetpointwriteaddress_cry_3),
	.S(O_RNIDF1D3_S_0),
	.Y(O_RNIDF1D3_Y[5]),
	.B(O_RNI6FVQ_S[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIDF1D3[5] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIV06A4[6]  (
	.FCO(un23_dacsetpointwriteaddress_cry_4),
	.S(O_RNIV06A4_S_0),
	.Y(O_RNIV06A4_Y[6]),
	.B(O_RNIIH4T_S[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIV06A4[6] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIULF95[7]  (
	.FCO(un23_dacsetpointwriteaddress_cry_5),
	.S(O_RNIULF95_S_0),
	.Y(O_RNIULF95_Y[7]),
	.B(O_RNIVK9V_S[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNIULF95[7] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIBFUA6[8]  (
	.FCO(un23_dacsetpointwriteaddress_cry_6),
	.S(O_RNIBFUA6_S_0),
	.Y(O_RNIBFUA6_Y[8]),
	.B(O_RNIDPE11_S[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNIBFUA6[8] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNI7EIE7[9]  (
	.FCO(un23_dacsetpointwriteaddress_cry_7),
	.S(O_RNI7EIE7_S_0),
	.Y(O_RNI7EIE7_Y[9]),
	.B(O_RNISUJ31_S[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNI7EIE7[9] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNI5NSAA[11]  (
	.FCO(O_RNI5NSAA_FCO[11]),
	.S(O_RNI5NSAA_S_0),
	.Y(O_RNI5NSAA_Y[11]),
	.B(O_RNIBHLH1_S[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNI5NSAA[11] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIQ57P8[10]  (
	.FCO(un23_dacsetpointwriteaddress_cry_8),
	.S(O_RNIQ57P8_S_0),
	.Y(O_RNIQ57P8_Y[10]),
	.B(O_RNIJNKA1_S[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un23_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIQ57P8[10] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIJM1E_0[12]  (
	.FCO(un19_dacsetpointwriteaddress_cry_0_cy),
	.S(O_RNIJM1E_0_S[12]),
	.Y(O_RNIJM1E_0_Y[12]),
	.B(RamAddress_12),
	.C(RamAddress_13),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \O_RNIJM1E_0[12] .INIT=20'h41100;
// @48:743
  ARI1 \O_RNIPI6G[0]  (
	.FCO(un19_dacsetpointwriteaddress_cry_0),
	.S(O_RNIPI6G_S[0]),
	.Y(O_RNIPI6G_Y[0]),
	.B(RamAddress_0),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_0_cy)
);
defparam \O_RNIPI6G[0] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNI0GBI[1]  (
	.FCO(un19_dacsetpointwriteaddress_cry_1),
	.S(O_RNI0GBI_S[1]),
	.Y(O_RNI0GBI_Y[1]),
	.B(RamAddress_1),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_0)
);
defparam \O_RNI0GBI[1] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNI8EGK[2]  (
	.FCO(un19_dacsetpointwriteaddress_cry_2),
	.S(O_RNI8EGK_S_0),
	.Y(O_RNI8EGK_Y[2]),
	.B(Address[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_1)
);
defparam \O_RNI8EGK[2] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIHDLM[3]  (
	.FCO(un19_dacsetpointwriteaddress_cry_3),
	.S(O_RNIHDLM_S[3]),
	.Y(O_RNIHDLM_Y[3]),
	.B(Address[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_2)
);
defparam \O_RNIHDLM[3] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIRDQO[4]  (
	.FCO(un19_dacsetpointwriteaddress_cry_4),
	.S(O_RNIRDQO_S[4]),
	.Y(O_RNIRDQO_Y[4]),
	.B(Address[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_3)
);
defparam \O_RNIRDQO[4] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNI6FVQ[5]  (
	.FCO(un19_dacsetpointwriteaddress_cry_5),
	.S(O_RNI6FVQ_S[5]),
	.Y(O_RNI6FVQ_Y[5]),
	.B(Address[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_4)
);
defparam \O_RNI6FVQ[5] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIIH4T[6]  (
	.FCO(un19_dacsetpointwriteaddress_cry_6),
	.S(O_RNIIH4T_S[6]),
	.Y(O_RNIIH4T_Y[6]),
	.B(RamAddress_6),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_5)
);
defparam \O_RNIIH4T[6] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIVK9V[7]  (
	.FCO(un19_dacsetpointwriteaddress_cry_7),
	.S(O_RNIVK9V_S[7]),
	.Y(O_RNIVK9V_Y[7]),
	.B(Address[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_6)
);
defparam \O_RNIVK9V[7] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIDPE11[8]  (
	.FCO(un19_dacsetpointwriteaddress_cry_8),
	.S(O_RNIDPE11_S[8]),
	.Y(O_RNIDPE11_Y[8]),
	.B(RamAddress_8),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_7)
);
defparam \O_RNIDPE11[8] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNISUJ31[9]  (
	.FCO(un19_dacsetpointwriteaddress_cry_9),
	.S(O_RNISUJ31_S[9]),
	.Y(O_RNISUJ31_Y[9]),
	.B(RamAddress_9),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_8)
);
defparam \O_RNISUJ31[9] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIBHLH1[11]  (
	.FCO(O_RNIBHLH1_FCO[11]),
	.S(O_RNIBHLH1_S[11]),
	.Y(O_RNIBHLH1_Y[11]),
	.B(RamAddress_11),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_10)
);
defparam \O_RNIBHLH1[11] .INIT=20'h45500;
// @48:743
  ARI1 \O_RNIJNKA1[10]  (
	.FCO(un19_dacsetpointwriteaddress_cry_10),
	.S(O_RNIJNKA1_S[10]),
	.Y(O_RNIJNKA1_Y[10]),
	.B(RamAddress_10),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un19_dacsetpointwriteaddress_cry_9)
);
defparam \O_RNIJNKA1[10] .INIT=20'h45500;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_50 */

module IBufP1Ports_75 (
  RamDataIn,
  popfeedthru_unused_15,
  popfeedthru_unused_14,
  popfeedthru_unused_13,
  popfeedthru_unused_12,
  popfeedthru_unused_11,
  popfeedthru_unused_10,
  popfeedthru_unused_9,
  popfeedthru_unused_8,
  popfeedthru_unused_30,
  popfeedthru_unused_29,
  popfeedthru_unused_28,
  popfeedthru_unused_27,
  popfeedthru_unused_26,
  popfeedthru_unused_25,
  popfeedthru_unused_24,
  popfeedthru_unused_23,
  popfeedthru_unused_22,
  popfeedthru_unused_21,
  popfeedthru_unused_20,
  popfeedthru_unused_19,
  popfeedthru_unused_18,
  popfeedthru_unused_17,
  popfeedthru_unused_16,
  popfeedthru_unused_31,
  FCCC_C0_0_GL0
)
;
output [23:0] RamDataIn ;
input popfeedthru_unused_15 ;
input popfeedthru_unused_14 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_17 ;
input popfeedthru_unused_16 ;
input popfeedthru_unused_31 ;
input FCCC_C0_0_GL0 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_31 ;
wire FCCC_C0_0_GL0 ;
wire VCC ;
wire GND ;
// @31:44
  SLE \O[0]  (
	.Q(RamDataIn[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_31),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[15]  (
	.Q(RamDataIn[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_16),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[14]  (
	.Q(RamDataIn[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_17),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[13]  (
	.Q(RamDataIn[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_18),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[12]  (
	.Q(RamDataIn[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_19),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[11]  (
	.Q(RamDataIn[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_20),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[10]  (
	.Q(RamDataIn[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_21),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[9]  (
	.Q(RamDataIn[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_22),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[8]  (
	.Q(RamDataIn[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_23),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[7]  (
	.Q(RamDataIn[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_24),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[6]  (
	.Q(RamDataIn[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_25),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[5]  (
	.Q(RamDataIn[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_26),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[4]  (
	.Q(RamDataIn[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_27),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[3]  (
	.Q(RamDataIn[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_28),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[2]  (
	.Q(RamDataIn[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_29),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[1]  (
	.Q(RamDataIn[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_30),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[23]  (
	.Q(RamDataIn[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_8),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[22]  (
	.Q(RamDataIn[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[21]  (
	.Q(RamDataIn[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_10),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[20]  (
	.Q(RamDataIn[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_11),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[19]  (
	.Q(RamDataIn[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_12),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[18]  (
	.Q(RamDataIn[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_13),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[17]  (
	.Q(RamDataIn[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_14),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:44
  SLE \O[16]  (
	.Q(RamDataIn[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(popfeedthru_unused_15),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP1Ports_75 */

module DmDacRamFlatPorts (
  O_RNIJM1E_Y_0,
  DacSetpointFromRead,
  RamDataIn,
  O_RNI5NSAA_S_0,
  O_RNIQ57P8_S_0,
  O_RNI7EIE7_S_0,
  O_RNIBFUA6_S_0,
  O_RNIULF95_S_0,
  O_RNIV06A4_S_0,
  O_RNIDF1D3_S_0,
  O_RNI702I2_S_0,
  O_RNICI7P1_S_0,
  DacSetpointReadAddressChannel_RNIDJ5F4_S_0,
  DacSetpointReadAddressChannel_RNIL7D74_S_0,
  DacSetpointReadAddressChannel_RNITRKV3_S_0,
  DacSetpointReadAddressChannel_RNI5GSN3_S_0,
  DacSetpointReadAddressChannel_RNID44G3_S_0,
  DacSetpointReadAddressChannel_RNI31ET2_S_0,
  DacSetpointReadAddressChannel_RNIQUNA2_S_0,
  DacSetpointReadAddressChannel_RNIIT1O1_S_0,
  DacSetpointReadAddressChannel_RNIBTB51_S_0,
  DacSetpointReadAddressChannel_RNI5ULI_Y_0,
  RamBusWrnRd_i,
  RamBusCE1_i,
  shot_i,
  un23_dacsetpointwriteaddress_s_0,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input O_RNIJM1E_Y_0 ;
output [23:0] DacSetpointFromRead ;
input [23:0] RamDataIn ;
input O_RNI5NSAA_S_0 ;
input O_RNIQ57P8_S_0 ;
input O_RNI7EIE7_S_0 ;
input O_RNIBFUA6_S_0 ;
input O_RNIULF95_S_0 ;
input O_RNIV06A4_S_0 ;
input O_RNIDF1D3_S_0 ;
input O_RNI702I2_S_0 ;
input O_RNICI7P1_S_0 ;
input DacSetpointReadAddressChannel_RNIDJ5F4_S_0 ;
input DacSetpointReadAddressChannel_RNIL7D74_S_0 ;
input DacSetpointReadAddressChannel_RNITRKV3_S_0 ;
input DacSetpointReadAddressChannel_RNI5GSN3_S_0 ;
input DacSetpointReadAddressChannel_RNID44G3_S_0 ;
input DacSetpointReadAddressChannel_RNI31ET2_S_0 ;
input DacSetpointReadAddressChannel_RNIQUNA2_S_0 ;
input DacSetpointReadAddressChannel_RNIIT1O1_S_0 ;
input DacSetpointReadAddressChannel_RNIBTB51_S_0 ;
input DacSetpointReadAddressChannel_RNI5ULI_Y_0 ;
input RamBusWrnRd_i ;
input RamBusCE1_i ;
input shot_i ;
input un23_dacsetpointwriteaddress_s_0 ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire O_RNIJM1E_Y_0 ;
wire O_RNI5NSAA_S_0 ;
wire O_RNIQ57P8_S_0 ;
wire O_RNI7EIE7_S_0 ;
wire O_RNIBFUA6_S_0 ;
wire O_RNIULF95_S_0 ;
wire O_RNIV06A4_S_0 ;
wire O_RNIDF1D3_S_0 ;
wire O_RNI702I2_S_0 ;
wire O_RNICI7P1_S_0 ;
wire DacSetpointReadAddressChannel_RNIDJ5F4_S_0 ;
wire DacSetpointReadAddressChannel_RNIL7D74_S_0 ;
wire DacSetpointReadAddressChannel_RNITRKV3_S_0 ;
wire DacSetpointReadAddressChannel_RNI5GSN3_S_0 ;
wire DacSetpointReadAddressChannel_RNID44G3_S_0 ;
wire DacSetpointReadAddressChannel_RNI31ET2_S_0 ;
wire DacSetpointReadAddressChannel_RNIQUNA2_S_0 ;
wire DacSetpointReadAddressChannel_RNIIT1O1_S_0 ;
wire DacSetpointReadAddressChannel_RNIBTB51_S_0 ;
wire DacSetpointReadAddressChannel_RNI5ULI_Y_0 ;
wire RamBusWrnRd_i ;
wire RamBusCE1_i ;
wire shot_i ;
wire un23_dacsetpointwriteaddress_s_0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [17:0] dacsetpoints_dacsetpoints_0_0_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_0_B_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_A_DOUT;
wire [17:0] dacsetpoints_dacsetpoints_0_1_B_DOUT;
wire DacSetpointOut_rst_Z ;
wire VCC ;
wire GND ;
wire un1_writereq_Z ;
wire NC0 ;
wire NC1 ;
// @41:57
  SLE DacSetpointOut_rst (
	.Q(DacSetpointOut_rst_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:49
  RAM1K18 dacsetpoints_dacsetpoints_0_0 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_0_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_0_B_DOUT[17:0]),
	.BUSY(NC0),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({DacSetpointReadAddressChannel_RNIDJ5F4_S_0, DacSetpointReadAddressChannel_RNIL7D74_S_0, DacSetpointReadAddressChannel_RNITRKV3_S_0, DacSetpointReadAddressChannel_RNI5GSN3_S_0, DacSetpointReadAddressChannel_RNID44G3_S_0, DacSetpointReadAddressChannel_RNI31ET2_S_0, DacSetpointReadAddressChannel_RNIQUNA2_S_0, DacSetpointReadAddressChannel_RNIIT1O1_S_0, DacSetpointReadAddressChannel_RNIBTB51_S_0, DacSetpointReadAddressChannel_RNI5ULI_Y_0, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(RamDataIn[17:0]),
	.B_ADDR({O_RNI5NSAA_S_0, O_RNIQ57P8_S_0, O_RNI7EIE7_S_0, O_RNIBFUA6_S_0, O_RNIULF95_S_0, O_RNIV06A4_S_0, O_RNIDF1D3_S_0, O_RNI702I2_S_0, O_RNICI7P1_S_0, un23_dacsetpointwriteaddress_s_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_Z, un1_writereq_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_0.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @41:49
  RAM1K18 dacsetpoints_dacsetpoints_0_1 (
	.A_DOUT(dacsetpoints_dacsetpoints_0_1_A_DOUT[17:0]),
	.B_DOUT(dacsetpoints_dacsetpoints_0_1_B_DOUT[17:0]),
	.BUSY(NC1),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({DacSetpointReadAddressChannel_RNIDJ5F4_S_0, DacSetpointReadAddressChannel_RNIL7D74_S_0, DacSetpointReadAddressChannel_RNITRKV3_S_0, DacSetpointReadAddressChannel_RNI5GSN3_S_0, DacSetpointReadAddressChannel_RNID44G3_S_0, DacSetpointReadAddressChannel_RNI31ET2_S_0, DacSetpointReadAddressChannel_RNIQUNA2_S_0, DacSetpointReadAddressChannel_RNIIT1O1_S_0, DacSetpointReadAddressChannel_RNIBTB51_S_0, DacSetpointReadAddressChannel_RNI5ULI_Y_0, GND, GND, GND, GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RamDataIn[23:18]}),
	.B_ADDR({O_RNI5NSAA_S_0, O_RNIQ57P8_S_0, O_RNI7EIE7_S_0, O_RNIBFUA6_S_0, O_RNIULF95_S_0, O_RNIV06A4_S_0, O_RNIDF1D3_S_0, O_RNI702I2_S_0, O_RNICI7P1_S_0, un23_dacsetpointwriteaddress_s_0, GND, GND, GND, GND}),
	.B_WEN({un1_writereq_Z, un1_writereq_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam dacsetpoints_dacsetpoints_0_1.RAMINDEX="dacsetpoints[23:0]%960-960%24-24%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[23])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_4.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[22])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_3.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[21])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_2.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[20])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_1.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[19])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE_0.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_1_RNIK6IE (
	.A(dacsetpoints_dacsetpoints_0_1_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[18])
);
defparam dacsetpoints_dacsetpoints_0_1_RNIK6IE.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[17]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[17])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_16.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[16]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[16])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_15.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[15]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[15])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_14.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[14]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[14])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_13.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[13]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[13])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_12.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[12]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[12])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_11.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[11]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[11])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_10.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[10]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[10])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_9.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[9]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[9])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_8.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[8]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[8])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_7.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[7]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[7])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_6.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[6]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[6])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_5.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[5]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[5])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_4.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[4]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[4])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_3.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[3]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[3])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_2.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[2]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[2])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_1.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0 (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[1]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[1])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE_0.INIT=4'h8;
// @41:49
  CFG2 dacsetpoints_dacsetpoints_0_0_RNIJ6IE (
	.A(dacsetpoints_dacsetpoints_0_0_A_DOUT[0]),
	.B(DacSetpointOut_rst_Z),
	.Y(DacSetpointFromRead[0])
);
defparam dacsetpoints_dacsetpoints_0_0_RNIJ6IE.INIT=4'h8;
// @41:57
  CFG4 un1_writereq (
	.A(shot_i),
	.B(O_RNIJM1E_Y_0),
	.C(RamBusCE1_i),
	.D(RamBusWrnRd_i),
	.Y(un1_writereq_Z)
);
defparam un1_writereq.INIT=16'h1000;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DmDacRamFlatPorts */

module RegisterSpacePorts_14_13 (
  Uart1RxFifoData,
  Uart1RxFifoCount,
  Uart2RxFifoData,
  Uart0RxFifoData,
  Uart2RxFifoCount,
  Uart3RxFifoData,
  Uart0RxFifoCount,
  Uart3RxFifoCount,
  RamAddress_6,
  RamAddress_0,
  RamAddress_1,
  RamAddress_9,
  RamAddress_8,
  RamAddress_13,
  RamAddress_12,
  RamAddress_11,
  RamAddress_10,
  DacSetpoints_0_3_22,
  DacSetpoints_0_3_17,
  DacSetpoints_0_3_15,
  DacSetpoints_0_3_14,
  DacSetpoints_0_3_12,
  DacSetpoints_0_3_11,
  DacSetpoints_0_3_10,
  DacSetpoints_0_3_9,
  DacSetpoints_0_3_8,
  DacSetpoints_0_3_6,
  DacSetpoints_0_3_4,
  DacSetpoints_0_3_3,
  DacSetpoints_0_3_2,
  DacSetpoints_0_3_1,
  DacSetpoints_0_3_0,
  DacSetpoints_0_3_13,
  DacSetpoints_0_2_22,
  DacSetpoints_0_2_17,
  DacSetpoints_0_2_15,
  DacSetpoints_0_2_14,
  DacSetpoints_0_2_12,
  DacSetpoints_0_2_11,
  DacSetpoints_0_2_10,
  DacSetpoints_0_2_9,
  DacSetpoints_0_2_8,
  DacSetpoints_0_2_6,
  DacSetpoints_0_2_4,
  DacSetpoints_0_2_3,
  DacSetpoints_0_2_2,
  DacSetpoints_0_2_1,
  DacSetpoints_0_2_0,
  DacSetpoints_0_2_13,
  DacSetpoints_1_3,
  DacSetpoints_1_2,
  DacSetpoints_1_1_21,
  DacSetpoints_1_1_17,
  DacSetpoints_1_1_15,
  DacSetpoints_1_1_7,
  DacSetpoints_1_1_6,
  DacSetpoints_1_1_5,
  DacSetpoints_1_1_3,
  DacSetpoints_1_1_2,
  DacSetpoints_1_1_1,
  DacSetpoints_1_1_0,
  DacSetpoints_1_1_18,
  DacSetpoints_1_0_21,
  DacSetpoints_1_0_17,
  DacSetpoints_1_0_15,
  DacSetpoints_1_0_7,
  DacSetpoints_1_0_6,
  DacSetpoints_1_0_5,
  DacSetpoints_1_0_3,
  DacSetpoints_1_0_2,
  DacSetpoints_1_0_1,
  DacSetpoints_1_0_0,
  DacSetpoints_1_0_18,
  DacSetpoints_3_1_21,
  DacSetpoints_3_1_20,
  DacSetpoints_3_1_18,
  DacSetpoints_3_1_15,
  DacSetpoints_3_1_6,
  DacSetpoints_3_1_5,
  DacSetpoints_3_1_4,
  DacSetpoints_3_1_3,
  DacSetpoints_3_1_1,
  DacSetpoints_3_1_0,
  DacSetpoints_3_0_21,
  DacSetpoints_3_0_20,
  DacSetpoints_3_0_18,
  DacSetpoints_3_0_15,
  DacSetpoints_3_0_6,
  DacSetpoints_3_0_5,
  DacSetpoints_3_0_4,
  DacSetpoints_3_0_3,
  DacSetpoints_3_0_1,
  DacSetpoints_3_0_0,
  DacSetpoints_4_1_19,
  DacSetpoints_4_1_18,
  DacSetpoints_4_1_16,
  DacSetpoints_4_1_13,
  DacSetpoints_4_1_3,
  DacSetpoints_4_1_0,
  DacSetpoints_4_1_1,
  DacSetpoints_4_0_19,
  DacSetpoints_4_0_18,
  DacSetpoints_4_0_16,
  DacSetpoints_4_0_13,
  DacSetpoints_4_0_3,
  DacSetpoints_4_0_0,
  DacSetpoints_4_0_1,
  DacSetpoints_4_3,
  DacSetpoints_4_2,
  DacSetpoints_3_3_9,
  DacSetpoints_3_3_4,
  DacSetpoints_3_3_3,
  DacSetpoints_3_3_2,
  DacSetpoints_3_3_1,
  DacSetpoints_3_3_0,
  DacSetpoints_3_2_9,
  DacSetpoints_3_2_4,
  DacSetpoints_3_2_3,
  DacSetpoints_3_2_2,
  DacSetpoints_3_2_1,
  DacSetpoints_3_2_0,
  DacSetpoints_2_1_19,
  DacSetpoints_2_1_17,
  DacSetpoints_2_1_16,
  DacSetpoints_2_1_14,
  DacSetpoints_2_1_5,
  DacSetpoints_2_1_4,
  DacSetpoints_2_1_1,
  DacSetpoints_2_1_0,
  DacSetpoints_2_0_19,
  DacSetpoints_2_0_17,
  DacSetpoints_2_0_16,
  DacSetpoints_2_0_14,
  DacSetpoints_2_0_5,
  DacSetpoints_2_0_4,
  DacSetpoints_2_0_1,
  DacSetpoints_2_0_0,
  DacSetpoints_2_3_21,
  DacSetpoints_2_3_19,
  DacSetpoints_2_3_17,
  DacSetpoints_2_3_16,
  DacSetpoints_2_3_14,
  DacSetpoints_2_3_13,
  DacSetpoints_2_3_12,
  DacSetpoints_2_3_11,
  DacSetpoints_2_3_10,
  DacSetpoints_2_3_9,
  DacSetpoints_2_3_8,
  DacSetpoints_2_3_7,
  DacSetpoints_2_3_5,
  DacSetpoints_2_3_4,
  DacSetpoints_2_3_1,
  DacSetpoints_2_3_0,
  DacSetpoints_2_2_21,
  DacSetpoints_2_2_19,
  DacSetpoints_2_2_17,
  DacSetpoints_2_2_16,
  DacSetpoints_2_2_14,
  DacSetpoints_2_2_13,
  DacSetpoints_2_2_12,
  DacSetpoints_2_2_11,
  DacSetpoints_2_2_10,
  DacSetpoints_2_2_9,
  DacSetpoints_2_2_8,
  DacSetpoints_2_2_7,
  DacSetpoints_2_2_5,
  DacSetpoints_2_2_4,
  DacSetpoints_2_2_1,
  DacSetpoints_2_2_0,
  DacSetpoints_0_1_17,
  DacSetpoints_0_1_15,
  DacSetpoints_0_1_6,
  DacSetpoints_0_1_4,
  DacSetpoints_0_1_3,
  DacSetpoints_0_1_2,
  DacSetpoints_0_1_1,
  DacSetpoints_0_1_0,
  DacSetpoints_0_0_17,
  DacSetpoints_0_0_15,
  DacSetpoints_0_0_6,
  DacSetpoints_0_0_4,
  DacSetpoints_0_0_3,
  DacSetpoints_0_0_2,
  DacSetpoints_0_0_1,
  DacSetpoints_0_0_0,
  DacWriteNextState_0,
  DacWriteNextState_4,
  Address,
  DMMainPorts_1_RamBusDataOut,
  Uart0TxFifoData,
  Uart2TxFifoData,
  Uart1TxFifoData,
  Uart3ClkDivider,
  RamDataIn,
  Uart1ClkDivider,
  Uart2ClkDivider,
  Uart0ClkDivider,
  Uart2RxFifoEmpty,
  Uart1TxFifoFull,
  Uart2TxFifoFull,
  Uart0TxFifoEmpty,
  Uart1TxFifoEmpty,
  Uart2TxFifoEmpty,
  Uart1RxFifoFull,
  Uart2RxFifoFull,
  Uart3TxFifoEmpty,
  Uart3RxFifoFull,
  Uart0RxFifoFull,
  Uart3TxFifoFull,
  Uart3RxFifoEmpty,
  shot_i,
  N_5289,
  N_5246,
  N_5238,
  N_5222,
  N_5135,
  N_5117,
  N_5116,
  N_5118,
  N_5124,
  N_5126,
  N_5127,
  N_5128,
  N_5130,
  N_5131,
  N_5132,
  N_5133,
  N_5134,
  N_5136,
  N_5137,
  N_5138,
  N_5139,
  N_5140,
  N_5144,
  N_5146,
  N_5147,
  N_5148,
  N_5153,
  N_5154,
  N_5155,
  N_5156,
  N_5157,
  N_5158,
  N_5160,
  N_5161,
  N_5162,
  N_5163,
  N_5171,
  N_5173,
  N_5174,
  N_5176,
  N_5181,
  N_5182,
  N_5185,
  N_5186,
  N_5188,
  N_5189,
  N_5190,
  N_5191,
  N_5192,
  N_5193,
  N_5194,
  N_5195,
  N_5197,
  N_5198,
  N_5200,
  N_5202,
  N_5204,
  N_5205,
  N_5206,
  N_5207,
  N_5209,
  N_5210,
  N_5211,
  N_5219,
  N_5221,
  N_5225,
  N_5228,
  N_5229,
  N_5230,
  N_5231,
  N_5233,
  N_5234,
  N_5235,
  N_5236,
  N_5237,
  N_5239,
  N_5240,
  N_5241,
  N_5242,
  N_5243,
  N_5245,
  N_5249,
  N_5250,
  N_5252,
  N_5253,
  N_5254,
  N_5255,
  N_5256,
  N_5258,
  N_5267,
  N_5269,
  N_5276,
  N_5277,
  N_5278,
  N_5279,
  N_5280,
  N_5282,
  N_5284,
  N_5285,
  N_5286,
  N_5287,
  N_5288,
  N_5290,
  N_5291,
  N_5293,
  N_5298,
  Uart1RxFifoEmpty,
  Uart0TxFifoFull,
  Uart0RxFifoEmpty,
  Uart0ClkDivider_i_1_sqmuxa_12_1z,
  domachine_i,
  ReadUart3_1z,
  ReadUart2_1z,
  ReadUart1_1z,
  ReadUart0_1z,
  RegisterSpaceWriteAck,
  RegisterSpaceReadAck,
  Oe2_c,
  Oe1_c,
  Oe0_c,
  WriteUart3_1z,
  WriteUart2_1z,
  WriteUart1_1z,
  WriteUart0_1z,
  MasterReset_i,
  ReadReq,
  WriteReq,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  Uart3FifoReset_i_arst_i,
  Uart2FifoReset_i_arst_i,
  Uart1FifoReset_i_arst_i,
  Uart0FifoReset_i_arst_i,
  Uart0FifoReset_i_data_i,
  Uart1FifoReset_i_data_i,
  Uart2FifoReset_i_data_i,
  Uart3FifoReset_i_data_i
)
;
input [7:0] Uart1RxFifoData ;
input [12:0] Uart1RxFifoCount ;
input [7:0] Uart2RxFifoData ;
input [7:0] Uart0RxFifoData ;
input [12:0] Uart2RxFifoCount ;
input [7:0] Uart3RxFifoData ;
input [12:0] Uart0RxFifoCount ;
input [12:0] Uart3RxFifoCount ;
input RamAddress_6 ;
input RamAddress_0 ;
input RamAddress_1 ;
input RamAddress_9 ;
input RamAddress_8 ;
input RamAddress_13 ;
input RamAddress_12 ;
input RamAddress_11 ;
input RamAddress_10 ;
input DacSetpoints_0_3_22 ;
input DacSetpoints_0_3_17 ;
input DacSetpoints_0_3_15 ;
input DacSetpoints_0_3_14 ;
input DacSetpoints_0_3_12 ;
input DacSetpoints_0_3_11 ;
input DacSetpoints_0_3_10 ;
input DacSetpoints_0_3_9 ;
input DacSetpoints_0_3_8 ;
input DacSetpoints_0_3_6 ;
input DacSetpoints_0_3_4 ;
input DacSetpoints_0_3_3 ;
input DacSetpoints_0_3_2 ;
input DacSetpoints_0_3_1 ;
input DacSetpoints_0_3_0 ;
input DacSetpoints_0_3_13 ;
input DacSetpoints_0_2_22 ;
input DacSetpoints_0_2_17 ;
input DacSetpoints_0_2_15 ;
input DacSetpoints_0_2_14 ;
input DacSetpoints_0_2_12 ;
input DacSetpoints_0_2_11 ;
input DacSetpoints_0_2_10 ;
input DacSetpoints_0_2_9 ;
input DacSetpoints_0_2_8 ;
input DacSetpoints_0_2_6 ;
input DacSetpoints_0_2_4 ;
input DacSetpoints_0_2_3 ;
input DacSetpoints_0_2_2 ;
input DacSetpoints_0_2_1 ;
input DacSetpoints_0_2_0 ;
input DacSetpoints_0_2_13 ;
input [22:0] DacSetpoints_1_3 ;
input [22:0] DacSetpoints_1_2 ;
input DacSetpoints_1_1_21 ;
input DacSetpoints_1_1_17 ;
input DacSetpoints_1_1_15 ;
input DacSetpoints_1_1_7 ;
input DacSetpoints_1_1_6 ;
input DacSetpoints_1_1_5 ;
input DacSetpoints_1_1_3 ;
input DacSetpoints_1_1_2 ;
input DacSetpoints_1_1_1 ;
input DacSetpoints_1_1_0 ;
input DacSetpoints_1_1_18 ;
input DacSetpoints_1_0_21 ;
input DacSetpoints_1_0_17 ;
input DacSetpoints_1_0_15 ;
input DacSetpoints_1_0_7 ;
input DacSetpoints_1_0_6 ;
input DacSetpoints_1_0_5 ;
input DacSetpoints_1_0_3 ;
input DacSetpoints_1_0_2 ;
input DacSetpoints_1_0_1 ;
input DacSetpoints_1_0_0 ;
input DacSetpoints_1_0_18 ;
input DacSetpoints_3_1_21 ;
input DacSetpoints_3_1_20 ;
input DacSetpoints_3_1_18 ;
input DacSetpoints_3_1_15 ;
input DacSetpoints_3_1_6 ;
input DacSetpoints_3_1_5 ;
input DacSetpoints_3_1_4 ;
input DacSetpoints_3_1_3 ;
input DacSetpoints_3_1_1 ;
input DacSetpoints_3_1_0 ;
input DacSetpoints_3_0_21 ;
input DacSetpoints_3_0_20 ;
input DacSetpoints_3_0_18 ;
input DacSetpoints_3_0_15 ;
input DacSetpoints_3_0_6 ;
input DacSetpoints_3_0_5 ;
input DacSetpoints_3_0_4 ;
input DacSetpoints_3_0_3 ;
input DacSetpoints_3_0_1 ;
input DacSetpoints_3_0_0 ;
input DacSetpoints_4_1_19 ;
input DacSetpoints_4_1_18 ;
input DacSetpoints_4_1_16 ;
input DacSetpoints_4_1_13 ;
input DacSetpoints_4_1_3 ;
input DacSetpoints_4_1_0 ;
input DacSetpoints_4_1_1 ;
input DacSetpoints_4_0_19 ;
input DacSetpoints_4_0_18 ;
input DacSetpoints_4_0_16 ;
input DacSetpoints_4_0_13 ;
input DacSetpoints_4_0_3 ;
input DacSetpoints_4_0_0 ;
input DacSetpoints_4_0_1 ;
input [14:10] DacSetpoints_4_3 ;
input [14:10] DacSetpoints_4_2 ;
input DacSetpoints_3_3_9 ;
input DacSetpoints_3_3_4 ;
input DacSetpoints_3_3_3 ;
input DacSetpoints_3_3_2 ;
input DacSetpoints_3_3_1 ;
input DacSetpoints_3_3_0 ;
input DacSetpoints_3_2_9 ;
input DacSetpoints_3_2_4 ;
input DacSetpoints_3_2_3 ;
input DacSetpoints_3_2_2 ;
input DacSetpoints_3_2_1 ;
input DacSetpoints_3_2_0 ;
input DacSetpoints_2_1_19 ;
input DacSetpoints_2_1_17 ;
input DacSetpoints_2_1_16 ;
input DacSetpoints_2_1_14 ;
input DacSetpoints_2_1_5 ;
input DacSetpoints_2_1_4 ;
input DacSetpoints_2_1_1 ;
input DacSetpoints_2_1_0 ;
input DacSetpoints_2_0_19 ;
input DacSetpoints_2_0_17 ;
input DacSetpoints_2_0_16 ;
input DacSetpoints_2_0_14 ;
input DacSetpoints_2_0_5 ;
input DacSetpoints_2_0_4 ;
input DacSetpoints_2_0_1 ;
input DacSetpoints_2_0_0 ;
input DacSetpoints_2_3_21 ;
input DacSetpoints_2_3_19 ;
input DacSetpoints_2_3_17 ;
input DacSetpoints_2_3_16 ;
input DacSetpoints_2_3_14 ;
input DacSetpoints_2_3_13 ;
input DacSetpoints_2_3_12 ;
input DacSetpoints_2_3_11 ;
input DacSetpoints_2_3_10 ;
input DacSetpoints_2_3_9 ;
input DacSetpoints_2_3_8 ;
input DacSetpoints_2_3_7 ;
input DacSetpoints_2_3_5 ;
input DacSetpoints_2_3_4 ;
input DacSetpoints_2_3_1 ;
input DacSetpoints_2_3_0 ;
input DacSetpoints_2_2_21 ;
input DacSetpoints_2_2_19 ;
input DacSetpoints_2_2_17 ;
input DacSetpoints_2_2_16 ;
input DacSetpoints_2_2_14 ;
input DacSetpoints_2_2_13 ;
input DacSetpoints_2_2_12 ;
input DacSetpoints_2_2_11 ;
input DacSetpoints_2_2_10 ;
input DacSetpoints_2_2_9 ;
input DacSetpoints_2_2_8 ;
input DacSetpoints_2_2_7 ;
input DacSetpoints_2_2_5 ;
input DacSetpoints_2_2_4 ;
input DacSetpoints_2_2_1 ;
input DacSetpoints_2_2_0 ;
input DacSetpoints_0_1_17 ;
input DacSetpoints_0_1_15 ;
input DacSetpoints_0_1_6 ;
input DacSetpoints_0_1_4 ;
input DacSetpoints_0_1_3 ;
input DacSetpoints_0_1_2 ;
input DacSetpoints_0_1_1 ;
input DacSetpoints_0_1_0 ;
input DacSetpoints_0_0_17 ;
input DacSetpoints_0_0_15 ;
input DacSetpoints_0_0_6 ;
input DacSetpoints_0_0_4 ;
input DacSetpoints_0_0_3 ;
input DacSetpoints_0_0_2 ;
input DacSetpoints_0_0_1 ;
input DacSetpoints_0_0_0 ;
input DacWriteNextState_0 ;
input DacWriteNextState_4 ;
input [7:2] Address ;
output [31:0] DMMainPorts_1_RamBusDataOut ;
output [7:0] Uart0TxFifoData ;
output [7:0] Uart2TxFifoData ;
output [7:0] Uart1TxFifoData ;
output [7:0] Uart3ClkDivider ;
input [31:0] RamDataIn ;
output [7:0] Uart1ClkDivider ;
output [7:0] Uart2ClkDivider ;
output [7:0] Uart0ClkDivider ;
input Uart2RxFifoEmpty ;
input Uart1TxFifoFull ;
input Uart2TxFifoFull ;
input Uart0TxFifoEmpty ;
input Uart1TxFifoEmpty ;
input Uart2TxFifoEmpty ;
input Uart1RxFifoFull ;
input Uart2RxFifoFull ;
input Uart3TxFifoEmpty ;
input Uart3RxFifoFull ;
input Uart0RxFifoFull ;
input Uart3TxFifoFull ;
input Uart3RxFifoEmpty ;
input shot_i ;
output N_5289 ;
output N_5246 ;
output N_5238 ;
output N_5222 ;
output N_5135 ;
output N_5117 ;
output N_5116 ;
output N_5118 ;
output N_5124 ;
output N_5126 ;
output N_5127 ;
output N_5128 ;
output N_5130 ;
output N_5131 ;
output N_5132 ;
output N_5133 ;
output N_5134 ;
output N_5136 ;
output N_5137 ;
output N_5138 ;
output N_5139 ;
output N_5140 ;
output N_5144 ;
output N_5146 ;
output N_5147 ;
output N_5148 ;
output N_5153 ;
output N_5154 ;
output N_5155 ;
output N_5156 ;
output N_5157 ;
output N_5158 ;
output N_5160 ;
output N_5161 ;
output N_5162 ;
output N_5163 ;
output N_5171 ;
output N_5173 ;
output N_5174 ;
output N_5176 ;
output N_5181 ;
output N_5182 ;
output N_5185 ;
output N_5186 ;
output N_5188 ;
output N_5189 ;
output N_5190 ;
output N_5191 ;
output N_5192 ;
output N_5193 ;
output N_5194 ;
output N_5195 ;
output N_5197 ;
output N_5198 ;
output N_5200 ;
output N_5202 ;
output N_5204 ;
output N_5205 ;
output N_5206 ;
output N_5207 ;
output N_5209 ;
output N_5210 ;
output N_5211 ;
output N_5219 ;
output N_5221 ;
output N_5225 ;
output N_5228 ;
output N_5229 ;
output N_5230 ;
output N_5231 ;
output N_5233 ;
output N_5234 ;
output N_5235 ;
output N_5236 ;
output N_5237 ;
output N_5239 ;
output N_5240 ;
output N_5241 ;
output N_5242 ;
output N_5243 ;
output N_5245 ;
output N_5249 ;
output N_5250 ;
output N_5252 ;
output N_5253 ;
output N_5254 ;
output N_5255 ;
output N_5256 ;
output N_5258 ;
output N_5267 ;
output N_5269 ;
output N_5276 ;
output N_5277 ;
output N_5278 ;
output N_5279 ;
output N_5280 ;
output N_5282 ;
output N_5284 ;
output N_5285 ;
output N_5286 ;
output N_5287 ;
output N_5288 ;
output N_5290 ;
output N_5291 ;
output N_5293 ;
output N_5298 ;
input Uart1RxFifoEmpty ;
input Uart0TxFifoFull ;
input Uart0RxFifoEmpty ;
output Uart0ClkDivider_i_1_sqmuxa_12_1z ;
output domachine_i ;
output ReadUart3_1z ;
output ReadUart2_1z ;
output ReadUart1_1z ;
output ReadUart0_1z ;
output RegisterSpaceWriteAck ;
output RegisterSpaceReadAck ;
output Oe2_c ;
output Oe1_c ;
output Oe0_c ;
output WriteUart3_1z ;
output WriteUart2_1z ;
output WriteUart1_1z ;
output WriteUart0_1z ;
input MasterReset_i ;
input ReadReq ;
input WriteReq ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output Uart3FifoReset_i_arst_i ;
output Uart2FifoReset_i_arst_i ;
output Uart1FifoReset_i_arst_i ;
output Uart0FifoReset_i_arst_i ;
output Uart0FifoReset_i_data_i ;
output Uart1FifoReset_i_data_i ;
output Uart2FifoReset_i_data_i ;
output Uart3FifoReset_i_data_i ;
wire RamAddress_6 ;
wire RamAddress_0 ;
wire RamAddress_1 ;
wire RamAddress_9 ;
wire RamAddress_8 ;
wire RamAddress_13 ;
wire RamAddress_12 ;
wire RamAddress_11 ;
wire RamAddress_10 ;
wire DacSetpoints_0_3_22 ;
wire DacSetpoints_0_3_17 ;
wire DacSetpoints_0_3_15 ;
wire DacSetpoints_0_3_14 ;
wire DacSetpoints_0_3_12 ;
wire DacSetpoints_0_3_11 ;
wire DacSetpoints_0_3_10 ;
wire DacSetpoints_0_3_9 ;
wire DacSetpoints_0_3_8 ;
wire DacSetpoints_0_3_6 ;
wire DacSetpoints_0_3_4 ;
wire DacSetpoints_0_3_3 ;
wire DacSetpoints_0_3_2 ;
wire DacSetpoints_0_3_1 ;
wire DacSetpoints_0_3_0 ;
wire DacSetpoints_0_3_13 ;
wire DacSetpoints_0_2_22 ;
wire DacSetpoints_0_2_17 ;
wire DacSetpoints_0_2_15 ;
wire DacSetpoints_0_2_14 ;
wire DacSetpoints_0_2_12 ;
wire DacSetpoints_0_2_11 ;
wire DacSetpoints_0_2_10 ;
wire DacSetpoints_0_2_9 ;
wire DacSetpoints_0_2_8 ;
wire DacSetpoints_0_2_6 ;
wire DacSetpoints_0_2_4 ;
wire DacSetpoints_0_2_3 ;
wire DacSetpoints_0_2_2 ;
wire DacSetpoints_0_2_1 ;
wire DacSetpoints_0_2_0 ;
wire DacSetpoints_0_2_13 ;
wire DacSetpoints_1_1_21 ;
wire DacSetpoints_1_1_17 ;
wire DacSetpoints_1_1_15 ;
wire DacSetpoints_1_1_7 ;
wire DacSetpoints_1_1_6 ;
wire DacSetpoints_1_1_5 ;
wire DacSetpoints_1_1_3 ;
wire DacSetpoints_1_1_2 ;
wire DacSetpoints_1_1_1 ;
wire DacSetpoints_1_1_0 ;
wire DacSetpoints_1_1_18 ;
wire DacSetpoints_1_0_21 ;
wire DacSetpoints_1_0_17 ;
wire DacSetpoints_1_0_15 ;
wire DacSetpoints_1_0_7 ;
wire DacSetpoints_1_0_6 ;
wire DacSetpoints_1_0_5 ;
wire DacSetpoints_1_0_3 ;
wire DacSetpoints_1_0_2 ;
wire DacSetpoints_1_0_1 ;
wire DacSetpoints_1_0_0 ;
wire DacSetpoints_1_0_18 ;
wire DacSetpoints_3_1_21 ;
wire DacSetpoints_3_1_20 ;
wire DacSetpoints_3_1_18 ;
wire DacSetpoints_3_1_15 ;
wire DacSetpoints_3_1_6 ;
wire DacSetpoints_3_1_5 ;
wire DacSetpoints_3_1_4 ;
wire DacSetpoints_3_1_3 ;
wire DacSetpoints_3_1_1 ;
wire DacSetpoints_3_1_0 ;
wire DacSetpoints_3_0_21 ;
wire DacSetpoints_3_0_20 ;
wire DacSetpoints_3_0_18 ;
wire DacSetpoints_3_0_15 ;
wire DacSetpoints_3_0_6 ;
wire DacSetpoints_3_0_5 ;
wire DacSetpoints_3_0_4 ;
wire DacSetpoints_3_0_3 ;
wire DacSetpoints_3_0_1 ;
wire DacSetpoints_3_0_0 ;
wire DacSetpoints_4_1_19 ;
wire DacSetpoints_4_1_18 ;
wire DacSetpoints_4_1_16 ;
wire DacSetpoints_4_1_13 ;
wire DacSetpoints_4_1_3 ;
wire DacSetpoints_4_1_0 ;
wire DacSetpoints_4_1_1 ;
wire DacSetpoints_4_0_19 ;
wire DacSetpoints_4_0_18 ;
wire DacSetpoints_4_0_16 ;
wire DacSetpoints_4_0_13 ;
wire DacSetpoints_4_0_3 ;
wire DacSetpoints_4_0_0 ;
wire DacSetpoints_4_0_1 ;
wire DacSetpoints_3_3_9 ;
wire DacSetpoints_3_3_4 ;
wire DacSetpoints_3_3_3 ;
wire DacSetpoints_3_3_2 ;
wire DacSetpoints_3_3_1 ;
wire DacSetpoints_3_3_0 ;
wire DacSetpoints_3_2_9 ;
wire DacSetpoints_3_2_4 ;
wire DacSetpoints_3_2_3 ;
wire DacSetpoints_3_2_2 ;
wire DacSetpoints_3_2_1 ;
wire DacSetpoints_3_2_0 ;
wire DacSetpoints_2_1_19 ;
wire DacSetpoints_2_1_17 ;
wire DacSetpoints_2_1_16 ;
wire DacSetpoints_2_1_14 ;
wire DacSetpoints_2_1_5 ;
wire DacSetpoints_2_1_4 ;
wire DacSetpoints_2_1_1 ;
wire DacSetpoints_2_1_0 ;
wire DacSetpoints_2_0_19 ;
wire DacSetpoints_2_0_17 ;
wire DacSetpoints_2_0_16 ;
wire DacSetpoints_2_0_14 ;
wire DacSetpoints_2_0_5 ;
wire DacSetpoints_2_0_4 ;
wire DacSetpoints_2_0_1 ;
wire DacSetpoints_2_0_0 ;
wire DacSetpoints_2_3_21 ;
wire DacSetpoints_2_3_19 ;
wire DacSetpoints_2_3_17 ;
wire DacSetpoints_2_3_16 ;
wire DacSetpoints_2_3_14 ;
wire DacSetpoints_2_3_13 ;
wire DacSetpoints_2_3_12 ;
wire DacSetpoints_2_3_11 ;
wire DacSetpoints_2_3_10 ;
wire DacSetpoints_2_3_9 ;
wire DacSetpoints_2_3_8 ;
wire DacSetpoints_2_3_7 ;
wire DacSetpoints_2_3_5 ;
wire DacSetpoints_2_3_4 ;
wire DacSetpoints_2_3_1 ;
wire DacSetpoints_2_3_0 ;
wire DacSetpoints_2_2_21 ;
wire DacSetpoints_2_2_19 ;
wire DacSetpoints_2_2_17 ;
wire DacSetpoints_2_2_16 ;
wire DacSetpoints_2_2_14 ;
wire DacSetpoints_2_2_13 ;
wire DacSetpoints_2_2_12 ;
wire DacSetpoints_2_2_11 ;
wire DacSetpoints_2_2_10 ;
wire DacSetpoints_2_2_9 ;
wire DacSetpoints_2_2_8 ;
wire DacSetpoints_2_2_7 ;
wire DacSetpoints_2_2_5 ;
wire DacSetpoints_2_2_4 ;
wire DacSetpoints_2_2_1 ;
wire DacSetpoints_2_2_0 ;
wire DacSetpoints_0_1_17 ;
wire DacSetpoints_0_1_15 ;
wire DacSetpoints_0_1_6 ;
wire DacSetpoints_0_1_4 ;
wire DacSetpoints_0_1_3 ;
wire DacSetpoints_0_1_2 ;
wire DacSetpoints_0_1_1 ;
wire DacSetpoints_0_1_0 ;
wire DacSetpoints_0_0_17 ;
wire DacSetpoints_0_0_15 ;
wire DacSetpoints_0_0_6 ;
wire DacSetpoints_0_0_4 ;
wire DacSetpoints_0_0_3 ;
wire DacSetpoints_0_0_2 ;
wire DacSetpoints_0_0_1 ;
wire DacSetpoints_0_0_0 ;
wire DacWriteNextState_0 ;
wire DacWriteNextState_4 ;
wire Uart2RxFifoEmpty ;
wire Uart1TxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart1TxFifoEmpty ;
wire Uart2TxFifoEmpty ;
wire Uart1RxFifoFull ;
wire Uart2RxFifoFull ;
wire Uart3TxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart0RxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart3RxFifoEmpty ;
wire shot_i ;
wire N_5289 ;
wire N_5246 ;
wire N_5238 ;
wire N_5222 ;
wire N_5135 ;
wire N_5117 ;
wire N_5116 ;
wire N_5118 ;
wire N_5124 ;
wire N_5126 ;
wire N_5127 ;
wire N_5128 ;
wire N_5130 ;
wire N_5131 ;
wire N_5132 ;
wire N_5133 ;
wire N_5134 ;
wire N_5136 ;
wire N_5137 ;
wire N_5138 ;
wire N_5139 ;
wire N_5140 ;
wire N_5144 ;
wire N_5146 ;
wire N_5147 ;
wire N_5148 ;
wire N_5153 ;
wire N_5154 ;
wire N_5155 ;
wire N_5156 ;
wire N_5157 ;
wire N_5158 ;
wire N_5160 ;
wire N_5161 ;
wire N_5162 ;
wire N_5163 ;
wire N_5171 ;
wire N_5173 ;
wire N_5174 ;
wire N_5176 ;
wire N_5181 ;
wire N_5182 ;
wire N_5185 ;
wire N_5186 ;
wire N_5188 ;
wire N_5189 ;
wire N_5190 ;
wire N_5191 ;
wire N_5192 ;
wire N_5193 ;
wire N_5194 ;
wire N_5195 ;
wire N_5197 ;
wire N_5198 ;
wire N_5200 ;
wire N_5202 ;
wire N_5204 ;
wire N_5205 ;
wire N_5206 ;
wire N_5207 ;
wire N_5209 ;
wire N_5210 ;
wire N_5211 ;
wire N_5219 ;
wire N_5221 ;
wire N_5225 ;
wire N_5228 ;
wire N_5229 ;
wire N_5230 ;
wire N_5231 ;
wire N_5233 ;
wire N_5234 ;
wire N_5235 ;
wire N_5236 ;
wire N_5237 ;
wire N_5239 ;
wire N_5240 ;
wire N_5241 ;
wire N_5242 ;
wire N_5243 ;
wire N_5245 ;
wire N_5249 ;
wire N_5250 ;
wire N_5252 ;
wire N_5253 ;
wire N_5254 ;
wire N_5255 ;
wire N_5256 ;
wire N_5258 ;
wire N_5267 ;
wire N_5269 ;
wire N_5276 ;
wire N_5277 ;
wire N_5278 ;
wire N_5279 ;
wire N_5280 ;
wire N_5282 ;
wire N_5284 ;
wire N_5285 ;
wire N_5286 ;
wire N_5287 ;
wire N_5288 ;
wire N_5290 ;
wire N_5291 ;
wire N_5293 ;
wire N_5298 ;
wire Uart1RxFifoEmpty ;
wire Uart0TxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0ClkDivider_i_1_sqmuxa_12_1z ;
wire domachine_i ;
wire ReadUart3_1z ;
wire ReadUart2_1z ;
wire ReadUart1_1z ;
wire ReadUart0_1z ;
wire RegisterSpaceWriteAck ;
wire RegisterSpaceReadAck ;
wire Oe2_c ;
wire Oe1_c ;
wire Oe0_c ;
wire WriteUart3_1z ;
wire WriteUart2_1z ;
wire WriteUart1_1z ;
wire WriteUart0_1z ;
wire MasterReset_i ;
wire ReadReq ;
wire WriteReq ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire [26:5] un1_serialnumber;
wire [29:4] un1_serialnumber_0_iv_Z;
wire [3:1] un1_serialnumber_1_iv_i_Z;
wire [31:0] un1_serialnumber_1_iv_Z;
wire [6:6] Uart3ClkDivider_i_m;
wire [4:4] un1_serialnumber_0_iv_2_1_Z;
wire [24:4] un1_serialnumber_0_iv_2_Z;
wire [3:0] un1_serialnumber_1_iv_5_1_Z;
wire [25:0] un1_serialnumber_1_iv_5_Z;
wire [7:0] Uart3RxFifoData_m;
wire [3:1] Uart3RxFifoData_i_m;
wire [1:1] un1_serialnumber_1_iv_7_1_Z;
wire [1:0] un1_serialnumber_1_iv_7_Z;
wire [12:0] Uart3RxFifoCount_m;
wire [29:8] un1_serialnumber_0_iv_0_Z;
wire [27:0] un1_serialnumber_1_iv_3_Z;
wire [18:18] un1_serialnumber_1_iv_1_a9_6_1_Z;
wire [18:18] un1_serialnumber_1_iv_1_0_Z;
wire [7:7] un1_serialnumber_2;
wire [12:5] Uart0RxFifoCount_m;
wire [3:0] Uart2ClkDivider_i_m;
wire [6:0] Uart1ClkDivider_i_m;
wire [6:5] Uart2RxFifoData_m;
wire [2:2] Uart2RxFifoData_i_m;
wire [27:0] un1_serialnumber_1_iv_2_Z;
wire [16:16] un1_serialnumber_1_iv_1;
wire [28:5] un1_serialnumber_1_iv_0_Z;
wire [27:2] un1_serialnumber_1_iv_1_Z;
wire [19:0] un1_serialnumber_1_iv_4_Z;
wire [24:4] un1_serialnumber_0_iv_1_Z;
wire [18:18] un1_serialnumber_1_iv_1_4_Z;
wire [18:18] un1_serialnumber_1_iv_1_3_Z;
wire [14:14] DataOut_m;
wire [1:1] un1_serialnumber_1_iv_8_Z;
wire [1:1] un1_serialnumber_1_iv_6_Z;
wire [2:2] un1_serialnumber_1_iv_5_0_Z;
wire [20:4] un1_serialnumber_0_iv_3_Z;
wire [1:1] un1_serialnumber_1_iv_11_Z;
wire [3:2] un1_serialnumber_1_iv_9_Z;
wire Uart3FifoReset_i_arst ;
wire N_130_i ;
wire Uart0FifoReset_i_arst ;
wire N_133_i ;
wire Uart1FifoReset_i_arst ;
wire N_132_i ;
wire Uart2FifoReset_i_arst ;
wire N_131_i ;
wire LastWriteReq_Z ;
wire VCC ;
wire GND ;
wire LastReadReq_Z ;
wire Uart1FifoReset_Z ;
wire N_73_i ;
wire Uart2FifoReset_Z ;
wire N_71_i ;
wire Uart3FifoReset_Z ;
wire N_69_i ;
wire N_67_i ;
wire N_65_i ;
wire N_63_i ;
wire N_61_i ;
wire HVDis2_i_Z ;
wire HVDis2_i_1_sqmuxa_Z ;
wire PowernEnHV_i_Z ;
wire Uart3OE_i_Z ;
wire Ux1SelJmp_i_Z ;
wire nHVEn1_i_Z ;
wire ReadAck_4 ;
wire N_59_i ;
wire ReadUart0_5 ;
wire ReadUart1_5 ;
wire ReadUart2_5 ;
wire ReadUart3_5 ;
wire Uart0FifoReset_Z ;
wire N_75_i ;
wire Uart0ClkDivider_i_1_sqmuxa_Z ;
wire StartMachine_i_0_sqmuxa ;
wire N_128 ;
wire un1_serialnumber_1_iv_i ;
wire Uart2TxFifoData_1_sqmuxa ;
wire Uart0TxFifoData_1_sqmuxa ;
wire Uart1TxFifoData_1_sqmuxa ;
wire N_3762_i ;
wire N_3987 ;
wire un1_rst_1_i_a2_1_Z ;
wire un1_address_inv ;
wire un1_rst_1_i_a2_0_1_Z ;
wire Uart0ClkDivider_i_1_sqmuxa_2_0_0_Z ;
wire un1_address_12_Z ;
wire un1_address_3_Z ;
wire un1_address_14_Z ;
wire un1_address_9_0_Z ;
wire N_3976 ;
wire Uart3RxFifoEmpty_m ;
wire Uart3TxFifoFull_i_m ;
wire un1_address_6_Z ;
wire Uart3RxFifoFull_i_m ;
wire un1_address_11_Z ;
wire un1_address_20_1_1_0_Z ;
wire un1_address_20_1_Z ;
wire un1_rst_1_i_a2_0_1_1_Z ;
wire N_99 ;
wire HVDis2_i_0_sqmuxa ;
wire N_3985 ;
wire un1_address_8_Z ;
wire N_700 ;
wire StartMachine_i_0_sqmuxa_0_a2_1_Z ;
wire Uart0ClkDivider_i_1_sqmuxa_0_Z ;
wire Uart0FifoReset_1_sqmuxa_0_a2_0 ;
wire un1_address_18_0_Z ;
wire LastWriteReq_1_sqmuxa ;
wire N_97 ;
wire LastReadReq_1_sqmuxa ;
wire un1_address_6_2_Z ;
wire HVDis2_i_1_sqmuxa_1_Z ;
wire HVDis2_i_1_sqmuxa_0_Z ;
wire WriteUart3_1_sqmuxa_0_a2_1_Z ;
wire ReadUart3_1_sqmuxa_0_a2_1_Z ;
wire Uart0TxFifoData_1_sqmuxa_0_a2_0_0_Z ;
wire Uart3FifoReset_1_sqmuxa_2_Z ;
wire Uart3FifoReset_1_sqmuxa_1_Z ;
wire Uart2FifoReset_1_sqmuxa_2_Z ;
wire Uart2FifoReset_1_sqmuxa_1_Z ;
wire HVDis2_i_1_sqmuxa_2_0_0_a2_1_Z ;
wire un1_address_13_Z ;
wire N_3989 ;
wire N_698 ;
wire N_699 ;
wire N_702 ;
wire ReadUart2_1_sqmuxa ;
wire ReadUart1_1_sqmuxa ;
wire ReadUart0_1_sqmuxa ;
wire ReadUart3_1_sqmuxa ;
wire Uart0ClkDivider_i_1_sqmuxa_2_Z ;
wire Uart0FifoReset_1_sqmuxa_0_a2_1 ;
wire Uart1FifoReset_1_sqmuxa_0_a2_1_Z ;
wire Uart0ClkDivider_i_1_sqmuxa_2_0_Z ;
wire HVDis2_i_1_sqmuxa_2_0 ;
wire un1_address_17 ;
wire N_704 ;
wire Uart0RxFifoFull_i_m ;
wire Uart3TxFifoEmpty_i_m ;
wire un1_address_19 ;
wire un20_readreq_8 ;
wire Uart1FifoReset_1_sqmuxa ;
wire Uart2FifoReset_1_sqmuxa_Z ;
wire Uart3FifoReset_1_sqmuxa_Z ;
wire WriteUart0_1_sqmuxa ;
wire WriteUart1_1_sqmuxa ;
wire WriteUart2_1_sqmuxa ;
wire WriteUart3_1_sqmuxa ;
wire Uart0FifoReset_1_sqmuxa ;
wire N_430 ;
wire N_429 ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire N_179 ;
wire N_178 ;
  CLKINT Uart3FifoReset_RNIT71C_0 (
	.Y(Uart3FifoReset_i_arst),
	.A(N_130_i)
);
  CLKINT Uart0FifoReset_RNIQCKC_0 (
	.Y(Uart0FifoReset_i_arst),
	.A(N_133_i)
);
  CLKINT Uart1FifoReset_RNIRLOH_0 (
	.Y(Uart1FifoReset_i_arst),
	.A(N_132_i)
);
  CLKINT Uart2FifoReset_RNISUSM_0 (
	.Y(Uart2FifoReset_i_arst),
	.A(N_131_i)
);
  CFG1 Uart3FifoReset_RNIT71C_1 (
	.A(N_130_i),
	.Y(Uart3FifoReset_i_data_i)
);
defparam Uart3FifoReset_RNIT71C_1.INIT=2'h1;
  CFG1 Uart2FifoReset_RNISUSM_1 (
	.A(N_131_i),
	.Y(Uart2FifoReset_i_data_i)
);
defparam Uart2FifoReset_RNISUSM_1.INIT=2'h1;
  CFG1 Uart1FifoReset_RNIRLOH_1 (
	.A(N_132_i),
	.Y(Uart1FifoReset_i_data_i)
);
defparam Uart1FifoReset_RNIRLOH_1.INIT=2'h1;
  CFG1 Uart0FifoReset_RNIQCKC_1 (
	.A(N_133_i),
	.Y(Uart0FifoReset_i_data_i)
);
defparam Uart0FifoReset_RNIQCKC_1.INIT=2'h1;
  CFG1 Uart0FifoReset_RNIQCKC_2 (
	.A(Uart0FifoReset_i_arst),
	.Y(Uart0FifoReset_i_arst_i)
);
defparam Uart0FifoReset_RNIQCKC_2.INIT=2'h1;
  CFG1 Uart1FifoReset_RNIRLOH_2 (
	.A(Uart1FifoReset_i_arst),
	.Y(Uart1FifoReset_i_arst_i)
);
defparam Uart1FifoReset_RNIRLOH_2.INIT=2'h1;
  CFG1 Uart2FifoReset_RNISUSM_2 (
	.A(Uart2FifoReset_i_arst),
	.Y(Uart2FifoReset_i_arst_i)
);
defparam Uart2FifoReset_RNISUSM_2.INIT=2'h1;
  CFG1 Uart3FifoReset_RNIT71C_2 (
	.A(Uart3FifoReset_i_arst),
	.Y(Uart3FifoReset_i_arst_i)
);
defparam Uart3FifoReset_RNIT71C_2.INIT=2'h1;
// @42:294
  SLE LastWriteReq (
	.Q(LastWriteReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE LastReadReq (
	.Q(LastReadReq_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadReq),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE Uart1FifoReset (
	.Q(Uart1FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_73_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE Uart2FifoReset (
	.Q(Uart2FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_71_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE Uart3FifoReset (
	.Q(Uart3FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_69_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE WriteUart0 (
	.Q(WriteUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_67_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE WriteUart1 (
	.Q(WriteUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE WriteUart2 (
	.Q(WriteUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_63_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE WriteUart3 (
	.Q(WriteUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_61_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE HVDis2_i (
	.Q(HVDis2_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE PowernEnHV_i (
	.Q(PowernEnHV_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE Uart0OE_i (
	.Q(Oe0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE Uart1OE_i (
	.Q(Oe1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE Uart2OE_i (
	.Q(Oe2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE Uart3OE_i (
	.Q(Uart3OE_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE Ux1SelJmp_i (
	.Q(Ux1SelJmp_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE nHVEn1_i (
	.Q(nHVEn1_i_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(HVDis2_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE ReadAck (
	.Q(RegisterSpaceReadAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadAck_4),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE WriteAck (
	.Q(RegisterSpaceWriteAck),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_59_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE ReadUart0 (
	.Q(ReadUart0_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE ReadUart1 (
	.Q(ReadUart1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE ReadUart2 (
	.Q(ReadUart2_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE ReadUart3 (
	.Q(ReadUart3_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3_5),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE Uart0FifoReset (
	.Q(Uart0FifoReset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_75_i),
	.EN(MasterReset_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1ClkDivider_i[4]  (
	.Q(Uart1ClkDivider[4]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[12]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1ClkDivider_i[3]  (
	.Q(Uart1ClkDivider[3]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[11]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1ClkDivider_i[2]  (
	.Q(Uart1ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[10]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1ClkDivider_i[1]  (
	.Q(Uart1ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[9]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1ClkDivider_i[0]  (
	.Q(Uart1ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[8]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0ClkDivider_i[7]  (
	.Q(Uart0ClkDivider[7]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0ClkDivider_i[6]  (
	.Q(Uart0ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0ClkDivider_i[5]  (
	.Q(Uart0ClkDivider[5]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0ClkDivider_i[4]  (
	.Q(Uart0ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0ClkDivider_i[3]  (
	.Q(Uart0ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0ClkDivider_i[2]  (
	.Q(Uart0ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0ClkDivider_i[1]  (
	.Q(Uart0ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0ClkDivider_i[0]  (
	.Q(Uart0ClkDivider[0]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE StartMachine_i (
	.Q(domachine_i),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(StartMachine_i_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2ClkDivider_i[7]  (
	.Q(Uart2ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[23]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2ClkDivider_i[6]  (
	.Q(Uart2ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[22]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2ClkDivider_i[5]  (
	.Q(Uart2ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[21]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2ClkDivider_i[4]  (
	.Q(Uart2ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[20]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2ClkDivider_i[3]  (
	.Q(Uart2ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[19]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2ClkDivider_i[2]  (
	.Q(Uart2ClkDivider[2]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[18]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2ClkDivider_i[1]  (
	.Q(Uart2ClkDivider[1]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[17]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2ClkDivider_i[0]  (
	.Q(Uart2ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[16]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1ClkDivider_i[7]  (
	.Q(Uart1ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[15]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1ClkDivider_i[6]  (
	.Q(Uart1ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[14]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1ClkDivider_i[5]  (
	.Q(Uart1ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[13]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[7]  (
	.Q(DMMainPorts_1_RamBusDataOut[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[7]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[4]  (
	.Q(DMMainPorts_1_RamBusDataOut[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[4]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[3]  (
	.Q(DMMainPorts_1_RamBusDataOut[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[3]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[2]  (
	.Q(DMMainPorts_1_RamBusDataOut[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[2]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[1]  (
	.Q(DMMainPorts_1_RamBusDataOut[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i_Z[1]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[22]  (
	.Q(DMMainPorts_1_RamBusDataOut[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[22]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[20]  (
	.Q(DMMainPorts_1_RamBusDataOut[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[20]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[19]  (
	.Q(DMMainPorts_1_RamBusDataOut[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[19]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[18]  (
	.Q(DMMainPorts_1_RamBusDataOut[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_i),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[17]  (
	.Q(DMMainPorts_1_RamBusDataOut[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[17]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[16]  (
	.Q(DMMainPorts_1_RamBusDataOut[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[16]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[14]  (
	.Q(DMMainPorts_1_RamBusDataOut[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[14]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[13]  (
	.Q(DMMainPorts_1_RamBusDataOut[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[13]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[10]  (
	.Q(DMMainPorts_1_RamBusDataOut[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[10]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[8]  (
	.Q(DMMainPorts_1_RamBusDataOut[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[8]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[29]  (
	.Q(DMMainPorts_1_RamBusDataOut[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[29]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[26]  (
	.Q(DMMainPorts_1_RamBusDataOut[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[26]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[25]  (
	.Q(DMMainPorts_1_RamBusDataOut[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[25]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[24]  (
	.Q(DMMainPorts_1_RamBusDataOut[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[24]),
	.EN(N_128),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2TxFifoData_Z[3]  (
	.Q(Uart2TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2TxFifoData_Z[2]  (
	.Q(Uart2TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2TxFifoData_Z[1]  (
	.Q(Uart2TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2TxFifoData_Z[0]  (
	.Q(Uart2TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart3ClkDivider_i[7]  (
	.Q(Uart3ClkDivider[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[31]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart3ClkDivider_i[6]  (
	.Q(Uart3ClkDivider[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[30]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart3ClkDivider_i[5]  (
	.Q(Uart3ClkDivider[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[29]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart3ClkDivider_i[4]  (
	.Q(Uart3ClkDivider[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[28]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart3ClkDivider_i[3]  (
	.Q(Uart3ClkDivider[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[27]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart3ClkDivider_i[2]  (
	.Q(Uart3ClkDivider[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[26]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart3ClkDivider_i[1]  (
	.Q(Uart3ClkDivider[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[25]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart3ClkDivider_i[0]  (
	.Q(Uart3ClkDivider[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[24]),
	.EN(Uart0ClkDivider_i_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0TxFifoData_Z[2]  (
	.Q(Uart0TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0TxFifoData_Z[1]  (
	.Q(Uart0TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0TxFifoData_Z[0]  (
	.Q(Uart0TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1TxFifoData_Z[7]  (
	.Q(Uart1TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1TxFifoData_Z[6]  (
	.Q(Uart1TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1TxFifoData_Z[5]  (
	.Q(Uart1TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1TxFifoData_Z[4]  (
	.Q(Uart1TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1TxFifoData_Z[3]  (
	.Q(Uart1TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1TxFifoData_Z[2]  (
	.Q(Uart1TxFifoData[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[2]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1TxFifoData_Z[1]  (
	.Q(Uart1TxFifoData[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[1]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart1TxFifoData_Z[0]  (
	.Q(Uart1TxFifoData[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[0]),
	.EN(Uart1TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2TxFifoData_Z[7]  (
	.Q(Uart2TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2TxFifoData_Z[6]  (
	.Q(Uart2TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2TxFifoData_Z[5]  (
	.Q(Uart2TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart2TxFifoData_Z[4]  (
	.Q(Uart2TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart2TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0TxFifoData_Z[7]  (
	.Q(Uart0TxFifoData[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[7]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0TxFifoData_Z[6]  (
	.Q(Uart0TxFifoData[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[6]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0TxFifoData_Z[5]  (
	.Q(Uart0TxFifoData[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[5]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0TxFifoData_Z[4]  (
	.Q(Uart0TxFifoData[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[4]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \Uart0TxFifoData_Z[3]  (
	.Q(Uart0TxFifoData[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RamDataIn[3]),
	.EN(Uart0TxFifoData_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:294
  SLE \DataOut[9]  (
	.Q(DMMainPorts_1_RamBusDataOut[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[9]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @42:294
  SLE \DataOut[6]  (
	.Q(DMMainPorts_1_RamBusDataOut[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[6]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @42:294
  SLE \DataOut[5]  (
	.Q(DMMainPorts_1_RamBusDataOut[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[5]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @42:294
  SLE \DataOut[0]  (
	.Q(DMMainPorts_1_RamBusDataOut[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[0]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @42:294
  SLE \DataOut[31]  (
	.Q(DMMainPorts_1_RamBusDataOut[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[31]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @42:294
  SLE \DataOut[30]  (
	.Q(DMMainPorts_1_RamBusDataOut[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3ClkDivider_i_m[6]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @42:294
  SLE \DataOut[28]  (
	.Q(DMMainPorts_1_RamBusDataOut[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[28]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @42:294
  SLE \DataOut[27]  (
	.Q(DMMainPorts_1_RamBusDataOut[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[27]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @42:294
  SLE \DataOut[23]  (
	.Q(DMMainPorts_1_RamBusDataOut[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[23]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @42:294
  SLE \DataOut[21]  (
	.Q(DMMainPorts_1_RamBusDataOut[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber[21]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @42:294
  SLE \DataOut[15]  (
	.Q(DMMainPorts_1_RamBusDataOut[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[15]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @42:294
  SLE \DataOut[12]  (
	.Q(DMMainPorts_1_RamBusDataOut[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_0_iv_Z[12]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @42:294
  SLE \DataOut[11]  (
	.Q(DMMainPorts_1_RamBusDataOut[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_serialnumber_1_iv_Z[11]),
	.EN(N_128),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_3762_i)
);
// @48:775
  CFG4 un1_rst_1_i_a2_0_1_RNI42JS (
	.A(N_3987),
	.B(un1_rst_1_i_a2_1_Z),
	.C(un1_address_inv),
	.D(un1_rst_1_i_a2_0_1_Z),
	.Y(N_3762_i)
);
defparam un1_rst_1_i_a2_0_1_RNI42JS.INIT=16'h7FFF;
// @42:215
  CFG3 StartMachine_i_0_sqmuxa_0_a2_0 (
	.A(Uart0ClkDivider_i_1_sqmuxa_12_1z),
	.B(RamAddress_6),
	.C(Uart0ClkDivider_i_1_sqmuxa_2_0_0_Z),
	.Y(N_3987)
);
defparam StartMachine_i_0_sqmuxa_0_a2_0.INIT=8'h20;
// @42:380
  CFG4 un1_address_12 (
	.A(Address[4]),
	.B(Address[5]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(un1_address_12_Z)
);
defparam un1_address_12.INIT=16'h0800;
// @42:294
  CFG4 \un1_serialnumber_0_iv_2[4]  (
	.A(Address[7]),
	.B(Address[4]),
	.C(un1_serialnumber_0_iv_2_1_Z[4]),
	.D(Uart3RxFifoData[4]),
	.Y(un1_serialnumber_0_iv_2_Z[4])
);
defparam \un1_serialnumber_0_iv_2[4] .INIT=16'h8F0F;
// @42:294
  CFG4 \un1_serialnumber_0_iv_2_1[4]  (
	.A(un1_address_3_Z),
	.B(Uart0ClkDivider[4]),
	.C(Uart2RxFifoData[4]),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_2_1_Z[4])
);
defparam \un1_serialnumber_0_iv_2_1[4] .INIT=16'h135F;
// @42:294
  CFG4 \un1_serialnumber_1_iv_5[0]  (
	.A(un1_address_9_0_Z),
	.B(Uart0RxFifoEmpty),
	.C(un1_serialnumber_1_iv_5_1_Z[0]),
	.D(N_3976),
	.Y(un1_serialnumber_1_iv_5_Z[0])
);
defparam \un1_serialnumber_1_iv_5[0] .INIT=16'h0F8F;
// @42:294
  CFG4 \un1_serialnumber_1_iv_5_1[0]  (
	.A(Uart2RxFifoData[0]),
	.B(Uart3RxFifoData_m[0]),
	.C(Uart3RxFifoEmpty_m),
	.D(un1_address_3_Z),
	.Y(un1_serialnumber_1_iv_5_1_Z[0])
);
defparam \un1_serialnumber_1_iv_5_1[0] .INIT=16'h0103;
// @42:294
  CFG4 \un1_serialnumber_1_iv_5[3]  (
	.A(un1_address_9_0_Z),
	.B(Uart0TxFifoFull),
	.C(un1_serialnumber_1_iv_5_1_Z[3]),
	.D(N_3976),
	.Y(un1_serialnumber_1_iv_5_Z[3])
);
defparam \un1_serialnumber_1_iv_5[3] .INIT=16'h0F2F;
// @42:294
  CFG4 \un1_serialnumber_1_iv_5_1[3]  (
	.A(Uart2RxFifoData[3]),
	.B(Uart3RxFifoData_i_m[3]),
	.C(Uart3TxFifoFull_i_m),
	.D(un1_address_3_Z),
	.Y(un1_serialnumber_1_iv_5_1_Z[3])
);
defparam \un1_serialnumber_1_iv_5_1[3] .INIT=16'h0203;
// @42:294
  CFG4 \un1_serialnumber_1_iv_7[1]  (
	.A(un1_serialnumber_1_iv_7_1_Z[1]),
	.B(un1_address_6_Z),
	.C(un1_address_3_Z),
	.D(Uart2RxFifoData[1]),
	.Y(un1_serialnumber_1_iv_7_Z[1])
);
defparam \un1_serialnumber_1_iv_7[1] .INIT=16'hDDFD;
// @42:294
  CFG3 \un1_serialnumber_1_iv_7_1[1]  (
	.A(Uart3RxFifoFull_i_m),
	.B(un1_address_11_Z),
	.C(Uart1RxFifoData[1]),
	.Y(un1_serialnumber_1_iv_7_1_Z[1])
);
defparam \un1_serialnumber_1_iv_7_1[1] .INIT=8'h51;
// @42:294
  CFG4 un1_address_20_1 (
	.A(Address[2]),
	.B(Address[7]),
	.C(un1_address_20_1_1_0_Z),
	.D(Address[3]),
	.Y(un1_address_20_1_Z)
);
defparam un1_address_20_1.INIT=16'h44A5;
// @42:294
  CFG3 un1_address_20_1_1_0 (
	.A(Address[5]),
	.B(Address[4]),
	.C(Address[2]),
	.Y(un1_address_20_1_1_0_Z)
);
defparam un1_address_20_1_1_0.INIT=8'h27;
// @42:294
  CFG4 un1_rst_1_i_a2_0_1 (
	.A(Address[2]),
	.B(Address[5]),
	.C(un1_rst_1_i_a2_0_1_1_Z),
	.D(Address[3]),
	.Y(un1_rst_1_i_a2_0_1_Z)
);
defparam un1_rst_1_i_a2_0_1.INIT=16'h3031;
// @42:294
  CFG3 un1_rst_1_i_a2_0_1_1 (
	.A(Address[7]),
	.B(Address[2]),
	.C(Address[4]),
	.Y(un1_rst_1_i_a2_0_1_1_Z)
);
defparam un1_rst_1_i_a2_0_1_1.INIT=8'h5E;
// @42:527
  CFG4 Uart2TxFifoData_1_sqmuxa_0_a2 (
	.A(N_99),
	.B(Address[3]),
	.C(HVDis2_i_0_sqmuxa),
	.D(N_3985),
	.Y(Uart2TxFifoData_1_sqmuxa)
);
defparam Uart2TxFifoData_1_sqmuxa_0_a2.INIT=16'h4000;
// @42:294
  CFG4 \un1_serialnumber_0_iv_0[22]  (
	.A(Uart0RxFifoCount[7]),
	.B(Uart3RxFifoCount_m[7]),
	.C(un1_address_9_0_Z),
	.D(N_3976),
	.Y(un1_serialnumber_0_iv_0_Z[22])
);
defparam \un1_serialnumber_0_iv_0[22] .INIT=16'hCCEC;
// @42:294
  CFG4 \un1_serialnumber_1_iv_3[0]  (
	.A(un1_address_12_Z),
	.B(Uart0RxFifoData[0]),
	.C(Uart1RxFifoEmpty),
	.D(un1_address_8_Z),
	.Y(un1_serialnumber_1_iv_3_Z[0])
);
defparam \un1_serialnumber_1_iv_3[0] .INIT=16'hECA0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1_a9_1[18]  (
	.A(Uart0RxFifoCount[3]),
	.B(Address[4]),
	.C(Address[2]),
	.D(N_3976),
	.Y(N_700)
);
defparam \un1_serialnumber_1_iv_1_a9_1[18] .INIT=16'h0031;
// @42:215
  CFG4 StartMachine_i_0_sqmuxa_0_a2_1 (
	.A(Address[7]),
	.B(Address[5]),
	.C(N_99),
	.D(Address[3]),
	.Y(StartMachine_i_0_sqmuxa_0_a2_1_Z)
);
defparam StartMachine_i_0_sqmuxa_0_a2_1.INIT=16'h0002;
// @42:215
  CFG2 Uart0ClkDivider_i_1_sqmuxa_0 (
	.A(Address[7]),
	.B(Address[4]),
	.Y(Uart0ClkDivider_i_1_sqmuxa_0_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_0.INIT=4'h1;
// @42:215
  CFG2 Uart0FifoReset_1_sqmuxa_0_a2_0_0 (
	.A(Address[3]),
	.B(LastWriteReq_Z),
	.Y(Uart0FifoReset_1_sqmuxa_0_a2_0)
);
defparam Uart0FifoReset_1_sqmuxa_0_a2_0_0.INIT=4'h2;
// @42:361
  CFG2 un1_address_9_0 (
	.A(Address[2]),
	.B(Address[4]),
	.Y(un1_address_9_0_Z)
);
defparam un1_address_9_0.INIT=4'h1;
// @42:457
  CFG2 un1_address_18_0 (
	.A(Address[2]),
	.B(Address[5]),
	.Y(un1_address_18_0_Z)
);
defparam un1_address_18_0.INIT=4'h1;
// @42:635
  CFG2 LastWriteReq_1_sqmuxa_0_a2 (
	.A(WriteReq),
	.B(LastWriteReq_Z),
	.Y(LastWriteReq_1_sqmuxa)
);
defparam LastWriteReq_1_sqmuxa_0_a2.INIT=4'h1;
// @42:361
  CFG2 un1_address_9_1_i (
	.A(Address[3]),
	.B(Address[5]),
	.Y(N_3976)
);
defparam un1_address_9_1_i.INIT=4'h7;
// @42:215
  CFG2 Uart1FifoReset_1_sqmuxa_2_i_o2 (
	.A(Address[5]),
	.B(RamAddress_6),
	.Y(N_97)
);
defparam Uart1FifoReset_1_sqmuxa_2_i_o2.INIT=4'h7;
// @42:380
  CFG2 un1_address_12_1_i_o2 (
	.A(Address[2]),
	.B(Address[4]),
	.Y(N_99)
);
defparam un1_address_12_1_i_o2.INIT=4'h7;
// @42:511
  CFG2 LastReadReq_1_sqmuxa_0_a2 (
	.A(ReadReq),
	.B(LastReadReq_Z),
	.Y(LastReadReq_1_sqmuxa)
);
defparam LastReadReq_1_sqmuxa_0_a2.INIT=4'h1;
// @42:327
  CFG2 un1_address_6_2 (
	.A(Address[7]),
	.B(Address[5]),
	.Y(un1_address_6_2_Z)
);
defparam un1_address_6_2.INIT=4'h1;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[22]  (
	.A(DacSetpoints_0_2_22),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_22),
	.Y(N_5298)
);
defparam \un1_DacWriteNextState_297_1[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[17]  (
	.A(DacSetpoints_0_2_17),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_17),
	.Y(N_5293)
);
defparam \un1_DacWriteNextState_297_1[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[15]  (
	.A(DacSetpoints_0_2_15),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_15),
	.Y(N_5291)
);
defparam \un1_DacWriteNextState_297_1[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[14]  (
	.A(DacSetpoints_0_2_14),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_14),
	.Y(N_5290)
);
defparam \un1_DacWriteNextState_297_1[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[12]  (
	.A(DacSetpoints_0_2_12),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_12),
	.Y(N_5288)
);
defparam \un1_DacWriteNextState_297_1[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[11]  (
	.A(DacSetpoints_0_2_11),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_11),
	.Y(N_5287)
);
defparam \un1_DacWriteNextState_297_1[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[10]  (
	.A(DacSetpoints_0_2_10),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_10),
	.Y(N_5286)
);
defparam \un1_DacWriteNextState_297_1[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[9]  (
	.A(DacSetpoints_0_2_9),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_9),
	.Y(N_5285)
);
defparam \un1_DacWriteNextState_297_1[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[8]  (
	.A(DacSetpoints_0_2_8),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_8),
	.Y(N_5284)
);
defparam \un1_DacWriteNextState_297_1[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[6]  (
	.A(DacSetpoints_0_2_6),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_6),
	.Y(N_5282)
);
defparam \un1_DacWriteNextState_297_1[6] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[4]  (
	.A(DacSetpoints_0_2_4),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_4),
	.Y(N_5280)
);
defparam \un1_DacWriteNextState_297_1[4] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[3]  (
	.A(DacSetpoints_0_2_3),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_3),
	.Y(N_5279)
);
defparam \un1_DacWriteNextState_297_1[3] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[2]  (
	.A(DacSetpoints_0_2_2),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_2),
	.Y(N_5278)
);
defparam \un1_DacWriteNextState_297_1[2] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[1]  (
	.A(DacSetpoints_0_2_1),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_1),
	.Y(N_5277)
);
defparam \un1_DacWriteNextState_297_1[1] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[0]  (
	.A(DacSetpoints_0_2_0),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_0),
	.Y(N_5276)
);
defparam \un1_DacWriteNextState_297_1[0] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[17]  (
	.A(DacSetpoints_0_0_17),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_17),
	.Y(N_5269)
);
defparam \un1_DacWriteNextState_297_0[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[15]  (
	.A(DacSetpoints_0_0_15),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_15),
	.Y(N_5267)
);
defparam \un1_DacWriteNextState_297_0[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[6]  (
	.A(DacSetpoints_0_0_6),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_6),
	.Y(N_5258)
);
defparam \un1_DacWriteNextState_297_0[6] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[4]  (
	.A(DacSetpoints_0_0_4),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_4),
	.Y(N_5256)
);
defparam \un1_DacWriteNextState_297_0[4] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[3]  (
	.A(DacSetpoints_0_0_3),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_3),
	.Y(N_5255)
);
defparam \un1_DacWriteNextState_297_0[3] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[2]  (
	.A(DacSetpoints_0_0_2),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_2),
	.Y(N_5254)
);
defparam \un1_DacWriteNextState_297_0[2] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[1]  (
	.A(DacSetpoints_0_0_1),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_1),
	.Y(N_5253)
);
defparam \un1_DacWriteNextState_297_0[1] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0[0]  (
	.A(DacSetpoints_0_0_0),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_0_1_0),
	.Y(N_5252)
);
defparam \un1_DacWriteNextState_297_0[0] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[22]  (
	.A(DacSetpoints_1_2[22]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[22]),
	.Y(N_5250)
);
defparam \un1_DacWriteNextState_296_1[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[21]  (
	.A(DacSetpoints_1_2[21]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[21]),
	.Y(N_5249)
);
defparam \un1_DacWriteNextState_296_1[21] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[17]  (
	.A(DacSetpoints_1_2[17]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[17]),
	.Y(N_5245)
);
defparam \un1_DacWriteNextState_296_1[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[15]  (
	.A(DacSetpoints_1_2[15]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[15]),
	.Y(N_5243)
);
defparam \un1_DacWriteNextState_296_1[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[14]  (
	.A(DacSetpoints_1_2[14]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[14]),
	.Y(N_5242)
);
defparam \un1_DacWriteNextState_296_1[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[13]  (
	.A(DacSetpoints_1_2[13]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[13]),
	.Y(N_5241)
);
defparam \un1_DacWriteNextState_296_1[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[12]  (
	.A(DacSetpoints_1_2[12]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[12]),
	.Y(N_5240)
);
defparam \un1_DacWriteNextState_296_1[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[11]  (
	.A(DacSetpoints_1_2[11]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[11]),
	.Y(N_5239)
);
defparam \un1_DacWriteNextState_296_1[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[9]  (
	.A(DacSetpoints_1_2[9]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[9]),
	.Y(N_5237)
);
defparam \un1_DacWriteNextState_296_1[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[8]  (
	.A(DacSetpoints_1_2[8]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[8]),
	.Y(N_5236)
);
defparam \un1_DacWriteNextState_296_1[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[7]  (
	.A(DacSetpoints_1_2[7]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[7]),
	.Y(N_5235)
);
defparam \un1_DacWriteNextState_296_1[7] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[6]  (
	.A(DacSetpoints_1_2[6]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[6]),
	.Y(N_5234)
);
defparam \un1_DacWriteNextState_296_1[6] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[5]  (
	.A(DacSetpoints_1_2[5]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[5]),
	.Y(N_5233)
);
defparam \un1_DacWriteNextState_296_1[5] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[3]  (
	.A(DacSetpoints_1_2[3]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[3]),
	.Y(N_5231)
);
defparam \un1_DacWriteNextState_296_1[3] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[2]  (
	.A(DacSetpoints_1_2[2]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[2]),
	.Y(N_5230)
);
defparam \un1_DacWriteNextState_296_1[2] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[1]  (
	.A(DacSetpoints_1_2[1]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[1]),
	.Y(N_5229)
);
defparam \un1_DacWriteNextState_296_1[1] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[0]  (
	.A(DacSetpoints_1_2[0]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[0]),
	.Y(N_5228)
);
defparam \un1_DacWriteNextState_296_1[0] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[21]  (
	.A(DacSetpoints_1_0_21),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_21),
	.Y(N_5225)
);
defparam \un1_DacWriteNextState_296_0[21] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[17]  (
	.A(DacSetpoints_1_0_17),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_17),
	.Y(N_5221)
);
defparam \un1_DacWriteNextState_296_0[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[15]  (
	.A(DacSetpoints_1_0_15),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_15),
	.Y(N_5219)
);
defparam \un1_DacWriteNextState_296_0[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[7]  (
	.A(DacSetpoints_1_0_7),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_7),
	.Y(N_5211)
);
defparam \un1_DacWriteNextState_296_0[7] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[6]  (
	.A(DacSetpoints_1_0_6),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_6),
	.Y(N_5210)
);
defparam \un1_DacWriteNextState_296_0[6] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[5]  (
	.A(DacSetpoints_1_0_5),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_5),
	.Y(N_5209)
);
defparam \un1_DacWriteNextState_296_0[5] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[3]  (
	.A(DacSetpoints_1_0_3),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_3),
	.Y(N_5207)
);
defparam \un1_DacWriteNextState_296_0[3] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[2]  (
	.A(DacSetpoints_1_0_2),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_2),
	.Y(N_5206)
);
defparam \un1_DacWriteNextState_296_0[2] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[1]  (
	.A(DacSetpoints_1_0_1),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_1),
	.Y(N_5205)
);
defparam \un1_DacWriteNextState_296_0[1] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[0]  (
	.A(DacSetpoints_1_0_0),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_0),
	.Y(N_5204)
);
defparam \un1_DacWriteNextState_296_0[0] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[22]  (
	.A(DacSetpoints_2_2_21),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_21),
	.Y(N_5202)
);
defparam \un1_DacWriteNextState_295_1[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[20]  (
	.A(DacSetpoints_2_2_19),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_19),
	.Y(N_5200)
);
defparam \un1_DacWriteNextState_295_1[20] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[18]  (
	.A(DacSetpoints_2_2_17),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_17),
	.Y(N_5198)
);
defparam \un1_DacWriteNextState_295_1[18] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[17]  (
	.A(DacSetpoints_2_2_16),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_16),
	.Y(N_5197)
);
defparam \un1_DacWriteNextState_295_1[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[15]  (
	.A(DacSetpoints_2_2_14),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_14),
	.Y(N_5195)
);
defparam \un1_DacWriteNextState_295_1[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[14]  (
	.A(DacSetpoints_2_2_13),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_13),
	.Y(N_5194)
);
defparam \un1_DacWriteNextState_295_1[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[13]  (
	.A(DacSetpoints_2_2_12),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_12),
	.Y(N_5193)
);
defparam \un1_DacWriteNextState_295_1[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[12]  (
	.A(DacSetpoints_2_2_11),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_11),
	.Y(N_5192)
);
defparam \un1_DacWriteNextState_295_1[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[11]  (
	.A(DacSetpoints_2_2_10),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_10),
	.Y(N_5191)
);
defparam \un1_DacWriteNextState_295_1[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[10]  (
	.A(DacSetpoints_2_2_9),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_9),
	.Y(N_5190)
);
defparam \un1_DacWriteNextState_295_1[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[9]  (
	.A(DacSetpoints_2_2_8),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_8),
	.Y(N_5189)
);
defparam \un1_DacWriteNextState_295_1[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[8]  (
	.A(DacSetpoints_2_2_7),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_7),
	.Y(N_5188)
);
defparam \un1_DacWriteNextState_295_1[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[6]  (
	.A(DacSetpoints_2_2_5),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_5),
	.Y(N_5186)
);
defparam \un1_DacWriteNextState_295_1[6] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[5]  (
	.A(DacSetpoints_2_2_4),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_4),
	.Y(N_5185)
);
defparam \un1_DacWriteNextState_295_1[5] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[2]  (
	.A(DacSetpoints_2_2_1),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_1),
	.Y(N_5182)
);
defparam \un1_DacWriteNextState_295_1[2] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_1[1]  (
	.A(DacSetpoints_2_2_0),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_2_3_0),
	.Y(N_5181)
);
defparam \un1_DacWriteNextState_295_1[1] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[20]  (
	.A(DacSetpoints_2_0_19),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_19),
	.Y(N_5176)
);
defparam \un1_DacWriteNextState_295_0[20] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[18]  (
	.A(DacSetpoints_2_0_17),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_17),
	.Y(N_5174)
);
defparam \un1_DacWriteNextState_295_0[18] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[17]  (
	.A(DacSetpoints_2_0_16),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_16),
	.Y(N_5173)
);
defparam \un1_DacWriteNextState_295_0[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[15]  (
	.A(DacSetpoints_2_0_14),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_14),
	.Y(N_5171)
);
defparam \un1_DacWriteNextState_295_0[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[6]  (
	.A(DacSetpoints_2_0_5),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_5),
	.Y(N_5163)
);
defparam \un1_DacWriteNextState_295_0[6] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[5]  (
	.A(DacSetpoints_2_0_4),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_4),
	.Y(N_5162)
);
defparam \un1_DacWriteNextState_295_0[5] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[2]  (
	.A(DacSetpoints_2_0_1),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_1),
	.Y(N_5161)
);
defparam \un1_DacWriteNextState_295_0[2] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0[1]  (
	.A(DacSetpoints_2_0_0),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_2_1_0),
	.Y(N_5160)
);
defparam \un1_DacWriteNextState_295_0[1] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[17]  (
	.A(DacSetpoints_3_2_9),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_9),
	.Y(N_5158)
);
defparam \un1_DacWriteNextState_294_1[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[12]  (
	.A(DacSetpoints_3_2_4),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_4),
	.Y(N_5157)
);
defparam \un1_DacWriteNextState_294_1[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[11]  (
	.A(DacSetpoints_3_2_3),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_3),
	.Y(N_5156)
);
defparam \un1_DacWriteNextState_294_1[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[10]  (
	.A(DacSetpoints_3_2_2),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_2),
	.Y(N_5155)
);
defparam \un1_DacWriteNextState_294_1[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[9]  (
	.A(DacSetpoints_3_2_1),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_1),
	.Y(N_5154)
);
defparam \un1_DacWriteNextState_294_1[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1[8]  (
	.A(DacSetpoints_3_2_0),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_3_3_0),
	.Y(N_5153)
);
defparam \un1_DacWriteNextState_294_1[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[21]  (
	.A(DacSetpoints_3_0_21),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_21),
	.Y(N_5148)
);
defparam \un1_DacWriteNextState_294_0[21] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[20]  (
	.A(DacSetpoints_3_0_20),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_20),
	.Y(N_5147)
);
defparam \un1_DacWriteNextState_294_0[20] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[18]  (
	.A(DacSetpoints_3_0_18),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_18),
	.Y(N_5146)
);
defparam \un1_DacWriteNextState_294_0[18] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[15]  (
	.A(DacSetpoints_3_0_15),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_15),
	.Y(N_5144)
);
defparam \un1_DacWriteNextState_294_0[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[6]  (
	.A(DacSetpoints_3_0_6),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_6),
	.Y(N_5140)
);
defparam \un1_DacWriteNextState_294_0[6] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[5]  (
	.A(DacSetpoints_3_0_5),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_5),
	.Y(N_5139)
);
defparam \un1_DacWriteNextState_294_0[5] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[4]  (
	.A(DacSetpoints_3_0_4),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_4),
	.Y(N_5138)
);
defparam \un1_DacWriteNextState_294_0[4] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[3]  (
	.A(DacSetpoints_3_0_3),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_3),
	.Y(N_5137)
);
defparam \un1_DacWriteNextState_294_0[3] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[1]  (
	.A(DacSetpoints_3_0_1),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_1),
	.Y(N_5136)
);
defparam \un1_DacWriteNextState_294_0[1] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[14]  (
	.A(DacSetpoints_4_2[14]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3[14]),
	.Y(N_5134)
);
defparam \un1_DacWriteNextState_293_1[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[13]  (
	.A(DacSetpoints_4_2[13]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3[13]),
	.Y(N_5133)
);
defparam \un1_DacWriteNextState_293_1[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[12]  (
	.A(DacSetpoints_4_2[12]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3[12]),
	.Y(N_5132)
);
defparam \un1_DacWriteNextState_293_1[12] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[11]  (
	.A(DacSetpoints_4_2[11]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3[11]),
	.Y(N_5131)
);
defparam \un1_DacWriteNextState_293_1[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1[10]  (
	.A(DacSetpoints_4_2[10]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_4_3[10]),
	.Y(N_5130)
);
defparam \un1_DacWriteNextState_293_1[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[21]  (
	.A(DacSetpoints_4_0_19),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_19),
	.Y(N_5128)
);
defparam \un1_DacWriteNextState_293_0[21] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[20]  (
	.A(DacSetpoints_4_0_18),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_18),
	.Y(N_5127)
);
defparam \un1_DacWriteNextState_293_0[20] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[18]  (
	.A(DacSetpoints_4_0_16),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_16),
	.Y(N_5126)
);
defparam \un1_DacWriteNextState_293_0[18] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[15]  (
	.A(DacSetpoints_4_0_13),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_13),
	.Y(N_5124)
);
defparam \un1_DacWriteNextState_293_0[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[5]  (
	.A(DacSetpoints_4_0_3),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_3),
	.Y(N_5118)
);
defparam \un1_DacWriteNextState_293_0[5] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[2]  (
	.A(DacSetpoints_4_0_0),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_0),
	.Y(N_5116)
);
defparam \un1_DacWriteNextState_293_0[2] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0[3]  (
	.A(DacSetpoints_4_0_1),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_4_1_1),
	.Y(N_5117)
);
defparam \un1_DacWriteNextState_293_0[3] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0[0]  (
	.A(DacSetpoints_3_0_0),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_3_1_0),
	.Y(N_5135)
);
defparam \un1_DacWriteNextState_294_0[0] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0[18]  (
	.A(DacSetpoints_1_0_18),
	.B(DacWriteNextState_4),
	.C(DacSetpoints_1_1_18),
	.Y(N_5222)
);
defparam \un1_DacWriteNextState_296_0[18] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[10]  (
	.A(DacSetpoints_1_2[10]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[10]),
	.Y(N_5238)
);
defparam \un1_DacWriteNextState_296_1[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_1[18]  (
	.A(DacSetpoints_1_2[18]),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_1_3[18]),
	.Y(N_5246)
);
defparam \un1_DacWriteNextState_296_1[18] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_1[13]  (
	.A(DacSetpoints_0_2_13),
	.B(DacWriteNextState_0),
	.C(DacSetpoints_0_3_13),
	.Y(N_5289)
);
defparam \un1_DacWriteNextState_297_1[13] .INIT=8'hE2;
// @42:527
  CFG3 HVDis2_i_1_sqmuxa_1 (
	.A(Address[3]),
	.B(un1_address_6_2_Z),
	.C(Address[4]),
	.Y(HVDis2_i_1_sqmuxa_1_Z)
);
defparam HVDis2_i_1_sqmuxa_1.INIT=8'h80;
// @42:527
  CFG3 HVDis2_i_1_sqmuxa_0 (
	.A(RamAddress_0),
	.B(Address[2]),
	.C(RamAddress_1),
	.Y(HVDis2_i_1_sqmuxa_0_Z)
);
defparam HVDis2_i_1_sqmuxa_0.INIT=8'h04;
// @42:215
  CFG4 WriteUart3_1_sqmuxa_0_a2_1 (
	.A(Address[7]),
	.B(LastWriteReq_Z),
	.C(Address[3]),
	.D(Address[2]),
	.Y(WriteUart3_1_sqmuxa_0_a2_1_Z)
);
defparam WriteUart3_1_sqmuxa_0_a2_1.INIT=16'h0020;
// @42:214
  CFG4 ReadUart3_1_sqmuxa_0_a2_1 (
	.A(Address[7]),
	.B(LastReadReq_Z),
	.C(Address[3]),
	.D(Address[2]),
	.Y(ReadUart3_1_sqmuxa_0_a2_1_Z)
);
defparam ReadUart3_1_sqmuxa_0_a2_1.INIT=16'h0020;
// @42:527
  CFG4 Uart0TxFifoData_1_sqmuxa_0_a2_0_0 (
	.A(Address[4]),
	.B(Address[7]),
	.C(Address[2]),
	.D(Address[3]),
	.Y(Uart0TxFifoData_1_sqmuxa_0_a2_0_0_Z)
);
defparam Uart0TxFifoData_1_sqmuxa_0_a2_0_0.INIT=16'h0010;
// @42:215
  CFG4 Uart3FifoReset_1_sqmuxa_2 (
	.A(Address[7]),
	.B(Address[3]),
	.C(Address[5]),
	.D(Address[4]),
	.Y(Uart3FifoReset_1_sqmuxa_2_Z)
);
defparam Uart3FifoReset_1_sqmuxa_2.INIT=16'h0008;
// @42:215
  CFG4 Uart3FifoReset_1_sqmuxa_1 (
	.A(RamAddress_1),
	.B(RamAddress_0),
	.C(LastWriteReq_Z),
	.D(Address[2]),
	.Y(Uart3FifoReset_1_sqmuxa_1_Z)
);
defparam Uart3FifoReset_1_sqmuxa_1.INIT=16'h0100;
// @42:215
  CFG4 Uart2FifoReset_1_sqmuxa_2 (
	.A(Address[4]),
	.B(Address[5]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart2FifoReset_1_sqmuxa_2_Z)
);
defparam Uart2FifoReset_1_sqmuxa_2.INIT=16'h0001;
// @42:215
  CFG4 Uart2FifoReset_1_sqmuxa_1 (
	.A(RamAddress_1),
	.B(RamAddress_0),
	.C(LastWriteReq_Z),
	.D(Address[7]),
	.Y(Uart2FifoReset_1_sqmuxa_1_Z)
);
defparam Uart2FifoReset_1_sqmuxa_1.INIT=16'h0100;
// @42:215
  CFG4 Uart0ClkDivider_i_1_sqmuxa_2_0_0 (
	.A(RamAddress_9),
	.B(RamAddress_8),
	.C(RamAddress_1),
	.D(RamAddress_0),
	.Y(Uart0ClkDivider_i_1_sqmuxa_2_0_0_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_2_0_0.INIT=16'h0001;
// @42:527
  CFG4 HVDis2_i_1_sqmuxa_2_0_0_a2_1 (
	.A(RamAddress_9),
	.B(RamAddress_8),
	.C(RamAddress_13),
	.D(RamAddress_12),
	.Y(HVDis2_i_1_sqmuxa_2_0_0_a2_1_Z)
);
defparam HVDis2_i_1_sqmuxa_2_0_0_a2_1.INIT=16'h0001;
// @42:294
  CFG3 \un1_serialnumber_1_iv_1_a9_6_1[18]  (
	.A(Address[3]),
	.B(Uart2ClkDivider[2]),
	.C(Address[2]),
	.Y(un1_serialnumber_1_iv_1_a9_6_1_Z[18])
);
defparam \un1_serialnumber_1_iv_1_a9_6_1[18] .INIT=8'h01;
// @42:294
  CFG3 un1_rst_1_i_a2_1_0 (
	.A(shot_i),
	.B(ReadReq),
	.C(LastReadReq_Z),
	.Y(un1_rst_1_i_a2_1_Z)
);
defparam un1_rst_1_i_a2_1_0.INIT=8'h04;
// @42:399
  CFG4 un1_address_13 (
	.A(Address[4]),
	.B(Address[7]),
	.C(Address[2]),
	.D(Address[3]),
	.Y(un1_address_13_Z)
);
defparam un1_address_13.INIT=16'h0004;
// @42:377
  CFG4 un1_address_11 (
	.A(Address[4]),
	.B(Address[5]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(un1_address_11_Z)
);
defparam un1_address_11.INIT=16'h0080;
// @42:449
  CFG4 un1_address_16_0_a2_0 (
	.A(Address[4]),
	.B(Address[7]),
	.C(Address[2]),
	.D(Address[3]),
	.Y(N_3989)
);
defparam un1_address_16_0_a2_0.INIT=16'h0002;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1_a9[18]  (
	.A(Oe2_c),
	.B(Address[5]),
	.C(Address[4]),
	.D(Address[3]),
	.Y(N_698)
);
defparam \un1_serialnumber_1_iv_1_a9[18] .INIT=16'h1030;
// @42:294
  CFG3 \un1_serialnumber_1_iv_5_1_RNO[0]  (
	.A(Address[4]),
	.B(Address[7]),
	.C(Uart3RxFifoData[0]),
	.Y(Uart3RxFifoData_m[0])
);
defparam \un1_serialnumber_1_iv_5_1_RNO[0] .INIT=8'h80;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1_a9_0[18]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[3]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(N_699)
);
defparam \un1_serialnumber_1_iv_1_a9_0[18] .INIT=16'h2A00;
// @42:294
  CFG3 \un1_serialnumber_1_iv_1_a9_3[18]  (
	.A(Address[3]),
	.B(Address[4]),
	.C(Address[2]),
	.Y(N_702)
);
defparam \un1_serialnumber_1_iv_1_a9_3[18] .INIT=8'h08;
// @42:215
  CFG4 Uart0ClkDivider_i_1_sqmuxa_12 (
	.A(RamAddress_11),
	.B(RamAddress_10),
	.C(RamAddress_13),
	.D(RamAddress_12),
	.Y(Uart0ClkDivider_i_1_sqmuxa_12_1z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_12.INIT=16'h0001;
// @42:509
  CFG3 ReadUart2_5_f0 (
	.A(ReadUart2_1z),
	.B(LastReadReq_1_sqmuxa),
	.C(ReadUart2_1_sqmuxa),
	.Y(ReadUart2_5)
);
defparam ReadUart2_5_f0.INIT=8'h32;
// @42:509
  CFG3 ReadUart1_5_f0 (
	.A(LastReadReq_1_sqmuxa),
	.B(ReadUart1_1z),
	.C(ReadUart1_1_sqmuxa),
	.Y(ReadUart1_5)
);
defparam ReadUart1_5_f0.INIT=8'h54;
// @42:509
  CFG3 ReadUart0_5_f0 (
	.A(LastReadReq_1_sqmuxa),
	.B(ReadUart0_1z),
	.C(ReadUart0_1_sqmuxa),
	.Y(ReadUart0_5)
);
defparam ReadUart0_5_f0.INIT=8'h54;
// @42:509
  CFG3 ReadUart3_5_f0 (
	.A(LastReadReq_1_sqmuxa),
	.B(ReadUart3_1z),
	.C(ReadUart3_1_sqmuxa),
	.Y(ReadUart3_5)
);
defparam ReadUart3_5_f0.INIT=8'h54;
// @42:396
  CFG3 un1_address_3 (
	.A(Address[3]),
	.B(Address[7]),
	.C(Address[2]),
	.Y(un1_address_3_Z)
);
defparam un1_address_3.INIT=8'h40;
// @42:294
  CFG3 \un1_serialnumber_1_iv_5_1_RNO[3]  (
	.A(Address[4]),
	.B(Address[7]),
	.C(Uart3RxFifoData[3]),
	.Y(Uart3RxFifoData_i_m[3])
);
defparam \un1_serialnumber_1_iv_5_1_RNO[3] .INIT=8'h08;
// @42:294
  CFG3 \un1_serialnumber_1_iv_6_RNO[1]  (
	.A(Address[4]),
	.B(Address[7]),
	.C(Uart3RxFifoData[1]),
	.Y(Uart3RxFifoData_i_m[1])
);
defparam \un1_serialnumber_1_iv_6_RNO[1] .INIT=8'h08;
// @42:294
  CFG3 \un1_serialnumber_1_iv_5_0_RNO[2]  (
	.A(Address[4]),
	.B(Address[7]),
	.C(Uart3RxFifoData[2]),
	.Y(Uart3RxFifoData_i_m[2])
);
defparam \un1_serialnumber_1_iv_5_0_RNO[2] .INIT=8'h08;
// @42:358
  CFG4 un1_address_8 (
	.A(Address[4]),
	.B(Address[5]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(un1_address_8_Z)
);
defparam un1_address_8.INIT=16'h4000;
// @42:294
  CFG3 \un1_serialnumber_1_iv_3_RNO[7]  (
	.A(Address[4]),
	.B(Address[7]),
	.C(Uart3RxFifoData[7]),
	.Y(Uart3RxFifoData_m[7])
);
defparam \un1_serialnumber_1_iv_3_RNO[7] .INIT=8'h80;
// @42:527
  CFG3 HVDis2_i_0_sqmuxa_0_a3 (
	.A(shot_i),
	.B(LastWriteReq_Z),
	.C(WriteReq),
	.Y(HVDis2_i_0_sqmuxa)
);
defparam HVDis2_i_0_sqmuxa_0_a3.INIT=8'h10;
// @42:432
  CFG4 un1_address_14 (
	.A(Address[4]),
	.B(Address[5]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(un1_address_14_Z)
);
defparam un1_address_14.INIT=16'h0004;
// @42:324
  CFG4 un1_address_inv_0_a2 (
	.A(Address[7]),
	.B(Address[2]),
	.C(Address[5]),
	.D(Address[4]),
	.Y(un1_address_inv)
);
defparam un1_address_inv_0_a2.INIT=16'h0001;
// @20:344
  CFG2 Uart3FifoReset_RNIT71C (
	.A(shot_i),
	.B(Uart3FifoReset_Z),
	.Y(N_130_i)
);
defparam Uart3FifoReset_RNIT71C.INIT=4'hE;
// @20:344
  CFG2 Uart2FifoReset_RNISUSM (
	.A(shot_i),
	.B(Uart2FifoReset_Z),
	.Y(N_131_i)
);
defparam Uart2FifoReset_RNISUSM.INIT=4'hE;
// @20:344
  CFG2 Uart1FifoReset_RNIRLOH (
	.A(shot_i),
	.B(Uart1FifoReset_Z),
	.Y(N_132_i)
);
defparam Uart1FifoReset_RNIRLOH.INIT=4'hE;
// @20:344
  CFG2 Uart0FifoReset_RNIQCKC (
	.A(shot_i),
	.B(Uart0FifoReset_Z),
	.Y(N_133_i)
);
defparam Uart0FifoReset_RNIQCKC.INIT=4'hE;
// @42:509
  CFG4 ReadAck_4_u (
	.A(ReadReq),
	.B(LastReadReq_1_sqmuxa),
	.C(RegisterSpaceReadAck),
	.D(LastReadReq_Z),
	.Y(ReadAck_4)
);
defparam ReadAck_4_u.INIT=16'h3210;
// @42:215
  CFG4 Uart0ClkDivider_i_1_sqmuxa_2 (
	.A(Uart0ClkDivider_i_1_sqmuxa_0_Z),
	.B(N_97),
	.C(Address[2]),
	.D(Address[3]),
	.Y(Uart0ClkDivider_i_1_sqmuxa_2_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_2.INIT=16'h0002;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1_0[18]  (
	.A(Uart2RxFifoCount[3]),
	.B(Address[4]),
	.C(Address[7]),
	.D(Address[3]),
	.Y(un1_serialnumber_1_iv_1_0_Z[18])
);
defparam \un1_serialnumber_1_iv_1_0[18] .INIT=16'hC0D0;
// @42:215
  CFG4 Uart0FifoReset_1_sqmuxa_0_a2_1_0 (
	.A(Address[2]),
	.B(Uart0FifoReset_1_sqmuxa_0_a2_0),
	.C(Address[4]),
	.D(Address[7]),
	.Y(Uart0FifoReset_1_sqmuxa_0_a2_1)
);
defparam Uart0FifoReset_1_sqmuxa_0_a2_1_0.INIT=16'h0004;
// @42:215
  CFG4 Uart1FifoReset_1_sqmuxa_0_a2_1 (
	.A(LastWriteReq_Z),
	.B(Address[7]),
	.C(Address[3]),
	.D(N_99),
	.Y(Uart1FifoReset_1_sqmuxa_0_a2_1_Z)
);
defparam Uart1FifoReset_1_sqmuxa_0_a2_1.INIT=16'h0001;
// @42:215
  CFG2 Uart0ClkDivider_i_1_sqmuxa_2_0 (
	.A(Uart0ClkDivider_i_1_sqmuxa_12_1z),
	.B(Uart0ClkDivider_i_1_sqmuxa_2_0_0_Z),
	.Y(Uart0ClkDivider_i_1_sqmuxa_2_0_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa_2_0.INIT=4'h8;
// @42:527
  CFG4 HVDis2_i_1_sqmuxa_2_0_0_a2 (
	.A(RamAddress_6),
	.B(HVDis2_i_1_sqmuxa_2_0_0_a2_1_Z),
	.C(RamAddress_11),
	.D(RamAddress_10),
	.Y(HVDis2_i_1_sqmuxa_2_0)
);
defparam HVDis2_i_1_sqmuxa_2_0_0_a2.INIT=16'h0004;
// @42:327
  CFG4 un1_address_6 (
	.A(Address[2]),
	.B(Address[4]),
	.C(un1_address_6_2_Z),
	.D(Address[3]),
	.Y(un1_address_6_Z)
);
defparam un1_address_6.INIT=16'h0020;
// @48:775
  CFG4 un1_address_inv_0_a2_RNIEUBL (
	.A(Address[3]),
	.B(Address[4]),
	.C(un1_address_inv),
	.D(un1_address_6_2_Z),
	.Y(un1_serialnumber_2[7])
);
defparam un1_address_inv_0_a2_RNIEUBL.INIT=16'hF2F0;
// @42:294
  CFG2 \DataOut_RNO[30]  (
	.A(un1_address_14_Z),
	.B(Uart3ClkDivider[6]),
	.Y(Uart3ClkDivider_i_m[6])
);
defparam \DataOut_RNO[30] .INIT=4'h8;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2_RNO[27]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[12]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoCount_m[12])
);
defparam \un1_serialnumber_1_iv_2_RNO[27] .INIT=16'h8000;
// @42:294
  CFG3 \un1_serialnumber_1_iv_2_RNO_0[27]  (
	.A(Uart0RxFifoCount[12]),
	.B(un1_address_9_0_Z),
	.C(N_3976),
	.Y(Uart0RxFifoCount_m[12])
);
defparam \un1_serialnumber_1_iv_2_RNO_0[27] .INIT=8'h08;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0_RNO[25]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[10]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoCount_m[10])
);
defparam \un1_serialnumber_1_iv_0_RNO[25] .INIT=16'h8000;
// @42:294
  CFG4 \un1_serialnumber_0_iv_2_RNO[24]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[9]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoCount_m[9])
);
defparam \un1_serialnumber_0_iv_2_RNO[24] .INIT=16'h8000;
// @42:294
  CFG3 \un1_serialnumber_0_iv_2_RNO_0[24]  (
	.A(Uart0RxFifoCount[9]),
	.B(un1_address_9_0_Z),
	.C(N_3976),
	.Y(Uart0RxFifoCount_m[9])
);
defparam \un1_serialnumber_0_iv_2_RNO_0[24] .INIT=8'h08;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2_RNO[23]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[8]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoCount_m[8])
);
defparam \un1_serialnumber_1_iv_2_RNO[23] .INIT=16'h8000;
// @42:294
  CFG3 \un1_serialnumber_1_iv_2_RNO_0[23]  (
	.A(Uart0RxFifoCount[8]),
	.B(un1_address_9_0_Z),
	.C(N_3976),
	.Y(Uart0RxFifoCount_m[8])
);
defparam \un1_serialnumber_1_iv_2_RNO_0[23] .INIT=8'h08;
// @42:294
  CFG4 \un1_serialnumber_0_iv_3_RNO[20]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[5]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoCount_m[5])
);
defparam \un1_serialnumber_0_iv_3_RNO[20] .INIT=16'h8000;
// @42:294
  CFG3 \un1_serialnumber_0_iv_0_RNO[20]  (
	.A(Uart0RxFifoCount[5]),
	.B(un1_address_9_0_Z),
	.C(N_3976),
	.Y(Uart0RxFifoCount_m[5])
);
defparam \un1_serialnumber_0_iv_0_RNO[20] .INIT=8'h08;
// @42:294
  CFG2 \un1_serialnumber_1_iv_4_RNO[19]  (
	.A(un1_address_14_Z),
	.B(Uart2ClkDivider[3]),
	.Y(Uart2ClkDivider_i_m[3])
);
defparam \un1_serialnumber_1_iv_4_RNO[19] .INIT=4'h8;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0_RNO[19]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[4]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoCount_m[4])
);
defparam \un1_serialnumber_1_iv_0_RNO[19] .INIT=16'h8000;
// @42:294
  CFG2 \un1_serialnumber_1_iv_4_RNO[16]  (
	.A(un1_address_14_Z),
	.B(Uart2ClkDivider[0]),
	.Y(Uart2ClkDivider_i_m[0])
);
defparam \un1_serialnumber_1_iv_4_RNO[16] .INIT=4'h8;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0_RNO[16]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[1]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoCount_m[1])
);
defparam \un1_serialnumber_1_iv_0_RNO[16] .INIT=16'h8000;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0_RNO[15]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[0]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoCount_m[0])
);
defparam \un1_serialnumber_1_iv_0_RNO[15] .INIT=16'h8000;
// @42:294
  CFG2 \un1_serialnumber_0_iv_0_RNO[14]  (
	.A(un1_address_14_Z),
	.B(Uart1ClkDivider[6]),
	.Y(Uart1ClkDivider_i_m[6])
);
defparam \un1_serialnumber_0_iv_0_RNO[14] .INIT=4'h8;
// @42:294
  CFG2 \un1_serialnumber_1_iv_RNO[11]  (
	.A(un1_address_14_Z),
	.B(Uart1ClkDivider[3]),
	.Y(Uart1ClkDivider_i_m[3])
);
defparam \un1_serialnumber_1_iv_RNO[11] .INIT=4'h8;
// @42:294
  CFG2 \un1_serialnumber_0_iv_RNO[8]  (
	.A(un1_address_14_Z),
	.B(Uart1ClkDivider[0]),
	.Y(Uart1ClkDivider_i_m[0])
);
defparam \un1_serialnumber_0_iv_RNO[8] .INIT=4'h8;
// @42:294
  CFG2 \un1_serialnumber_1_iv_0_RNO[6]  (
	.A(Uart2RxFifoData[6]),
	.B(un1_address_3_Z),
	.Y(Uart2RxFifoData_m[6])
);
defparam \un1_serialnumber_1_iv_0_RNO[6] .INIT=4'h8;
// @42:294
  CFG4 \un1_serialnumber_1_iv_5_1_RNO_0[0]  (
	.A(Address[7]),
	.B(Uart3RxFifoEmpty),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoEmpty_m)
);
defparam \un1_serialnumber_1_iv_5_1_RNO_0[0] .INIT=16'h8000;
// @42:453
  CFG3 un1_address_17_0_a2 (
	.A(Address[5]),
	.B(Address[3]),
	.C(N_99),
	.Y(un1_address_17)
);
defparam un1_address_17_0_a2.INIT=8'h01;
// @42:294
  CFG3 \un1_serialnumber_1_iv_1_a9_5[18]  (
	.A(Uart1RxFifoCount[3]),
	.B(Address[3]),
	.C(N_99),
	.Y(N_704)
);
defparam \un1_serialnumber_1_iv_1_a9_5[18] .INIT=8'h01;
// @42:294
  CFG4 \un1_serialnumber_0_iv_0_RNO[17]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[2]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoCount_m[2])
);
defparam \un1_serialnumber_0_iv_0_RNO[17] .INIT=16'h8000;
// @42:294
  CFG4 \un1_serialnumber_0_iv_0_RNO[22]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[7]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoCount_m[7])
);
defparam \un1_serialnumber_0_iv_0_RNO[22] .INIT=16'h8000;
// @42:294
  CFG4 \un1_serialnumber_1_iv_5_1_RNO_0[3]  (
	.A(Address[7]),
	.B(Uart3TxFifoFull),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3TxFifoFull_i_m)
);
defparam \un1_serialnumber_1_iv_5_1_RNO_0[3] .INIT=16'h2000;
// @42:294
  CFG2 \un1_serialnumber_1_iv_0_RNO[5]  (
	.A(Uart2RxFifoData[5]),
	.B(un1_address_3_Z),
	.Y(Uart2RxFifoData_m[5])
);
defparam \un1_serialnumber_1_iv_0_RNO[5] .INIT=4'h8;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2_RNO[21]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[6]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoCount_m[6])
);
defparam \un1_serialnumber_1_iv_2_RNO[21] .INIT=16'h8000;
// @42:294
  CFG3 \un1_serialnumber_1_iv_2_RNO_0[21]  (
	.A(Uart0RxFifoCount[6]),
	.B(un1_address_9_0_Z),
	.C(N_3976),
	.Y(Uart0RxFifoCount_m[6])
);
defparam \un1_serialnumber_1_iv_2_RNO_0[21] .INIT=8'h08;
// @42:294
  CFG3 \un1_serialnumber_1_iv_6_RNO_0[1]  (
	.A(Uart0RxFifoFull),
	.B(un1_address_9_0_Z),
	.C(N_3976),
	.Y(Uart0RxFifoFull_i_m)
);
defparam \un1_serialnumber_1_iv_6_RNO_0[1] .INIT=8'h04;
// @42:294
  CFG4 \un1_serialnumber_1_iv_7_1_RNO[1]  (
	.A(Address[7]),
	.B(Uart3RxFifoFull),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoFull_i_m)
);
defparam \un1_serialnumber_1_iv_7_1_RNO[1] .INIT=16'h2000;
// @42:294
  CFG2 \un1_serialnumber_1_iv_1_RNO[2]  (
	.A(Uart2RxFifoData[2]),
	.B(un1_address_3_Z),
	.Y(Uart2RxFifoData_i_m[2])
);
defparam \un1_serialnumber_1_iv_1_RNO[2] .INIT=4'h4;
// @42:294
  CFG4 \un1_serialnumber_1_iv_5_0_RNO_0[2]  (
	.A(Address[7]),
	.B(Uart3TxFifoEmpty),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3TxFifoEmpty_i_m)
);
defparam \un1_serialnumber_1_iv_5_0_RNO_0[2] .INIT=16'h2000;
// @42:294
  CFG3 \un1_serialnumber_1_iv_3_RNO[26]  (
	.A(Uart0RxFifoCount[11]),
	.B(un1_address_9_0_Z),
	.C(N_3976),
	.Y(Uart0RxFifoCount_m[11])
);
defparam \un1_serialnumber_1_iv_3_RNO[26] .INIT=8'h08;
// @42:294
  CFG4 \un1_serialnumber_1_iv_3_RNO_0[26]  (
	.A(Address[7]),
	.B(Uart3RxFifoCount[11]),
	.C(Address[3]),
	.D(Address[2]),
	.Y(Uart3RxFifoCount_m[11])
);
defparam \un1_serialnumber_1_iv_3_RNO_0[26] .INIT=16'h8000;
// @42:462
  CFG3 un1_address_19_0_a2 (
	.A(Address[5]),
	.B(Address[3]),
	.C(N_99),
	.Y(un1_address_19)
);
defparam un1_address_19_0_a2.INIT=8'h04;
// @42:393
  CFG3 un1_address_5_0_a2 (
	.A(Address[5]),
	.B(Address[3]),
	.C(N_99),
	.Y(un20_readreq_8)
);
defparam un1_address_5_0_a2.INIT=8'h08;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2[1]  (
	.A(Address[4]),
	.B(Address[3]),
	.C(un1_address_18_0_Z),
	.D(un1_address_6_2_Z),
	.Y(un1_serialnumber_1_iv_2_Z[1])
);
defparam \un1_serialnumber_1_iv_2[1] .INIT=16'hC480;
// @42:294
  CFG3 Uart1FifoReset_RNO (
	.A(Uart1FifoReset_Z),
	.B(Uart1FifoReset_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_73_i)
);
defparam Uart1FifoReset_RNO.INIT=8'h0E;
// @42:294
  CFG3 Uart2FifoReset_RNO (
	.A(Uart2FifoReset_Z),
	.B(Uart2FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_71_i)
);
defparam Uart2FifoReset_RNO.INIT=8'h0E;
// @42:294
  CFG3 Uart3FifoReset_RNO (
	.A(Uart3FifoReset_Z),
	.B(Uart3FifoReset_1_sqmuxa_Z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_69_i)
);
defparam Uart3FifoReset_RNO.INIT=8'h0E;
// @42:294
  CFG3 WriteUart0_RNO (
	.A(WriteUart0_1z),
	.B(WriteUart0_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_67_i)
);
defparam WriteUart0_RNO.INIT=8'h0E;
// @42:294
  CFG3 WriteUart1_RNO (
	.A(WriteUart1_1z),
	.B(WriteUart1_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_65_i)
);
defparam WriteUart1_RNO.INIT=8'h0E;
// @42:294
  CFG3 WriteUart2_RNO (
	.A(WriteUart2_1_sqmuxa),
	.B(WriteUart2_1z),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_63_i)
);
defparam WriteUart2_RNO.INIT=8'h0E;
// @42:294
  CFG3 WriteUart3_RNO (
	.A(WriteUart3_1z),
	.B(WriteUart3_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_61_i)
);
defparam WriteUart3_RNO.INIT=8'h0E;
// @42:294
  CFG3 Uart0FifoReset_RNO (
	.A(Uart0FifoReset_Z),
	.B(Uart0FifoReset_1_sqmuxa),
	.C(LastWriteReq_1_sqmuxa),
	.Y(N_75_i)
);
defparam Uart0FifoReset_RNO.INIT=8'h0E;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1_0[16]  (
	.A(Uart1RxFifoCount[1]),
	.B(Uart2RxFifoCount[1]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_1[16])
);
defparam \un1_serialnumber_1_iv_1_0[16] .INIT=16'hEAC0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0[16]  (
	.A(Uart0RxFifoCount[1]),
	.B(Uart3RxFifoCount_m[1]),
	.C(un1_address_9_0_Z),
	.D(N_3976),
	.Y(un1_serialnumber_1_iv_0_Z[16])
);
defparam \un1_serialnumber_1_iv_0[16] .INIT=16'hCCEC;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1[19]  (
	.A(Uart1RxFifoCount[4]),
	.B(Uart2RxFifoCount[4]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_1_Z[19])
);
defparam \un1_serialnumber_1_iv_1[19] .INIT=16'hEAC0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0[19]  (
	.A(Uart0RxFifoCount[4]),
	.B(Uart3RxFifoCount_m[4]),
	.C(un1_address_9_0_Z),
	.D(N_3976),
	.Y(un1_serialnumber_1_iv_0_Z[19])
);
defparam \un1_serialnumber_1_iv_0[19] .INIT=16'hCCEC;
// @42:294
  CFG3 \un1_serialnumber_1_iv_2[25]  (
	.A(un1_serialnumber_2[7]),
	.B(Uart3ClkDivider[1]),
	.C(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_2_Z[25])
);
defparam \un1_serialnumber_1_iv_2[25] .INIT=8'hEA;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1[25]  (
	.A(Uart1RxFifoCount[10]),
	.B(Uart2RxFifoCount[10]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_1_Z[25])
);
defparam \un1_serialnumber_1_iv_1[25] .INIT=16'hEAC0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0[25]  (
	.A(Uart0RxFifoCount[10]),
	.B(Uart3RxFifoCount_m[10]),
	.C(un1_address_9_0_Z),
	.D(N_3976),
	.Y(un1_serialnumber_1_iv_0_Z[25])
);
defparam \un1_serialnumber_1_iv_0[25] .INIT=16'hCCEC;
// @42:294
  CFG3 \un1_serialnumber_1_iv_5[1]  (
	.A(un1_serialnumber_1_iv_2_Z[1]),
	.B(Uart2RxFifoFull),
	.C(un1_address_13_Z),
	.Y(un1_serialnumber_1_iv_5_Z[1])
);
defparam \un1_serialnumber_1_iv_5[1] .INIT=8'hBA;
// @42:294
  CFG4 \un1_serialnumber_1_iv_3[1]  (
	.A(Address[5]),
	.B(Uart1RxFifoFull),
	.C(un1_address_12_Z),
	.D(N_3989),
	.Y(un1_serialnumber_1_iv_3_Z[1])
);
defparam \un1_serialnumber_1_iv_3[1] .INIT=16'h7530;
// @42:294
  CFG4 \un1_serialnumber_1_iv_4[2]  (
	.A(Uart0ClkDivider[2]),
	.B(Uart2TxFifoEmpty),
	.C(un1_address_13_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_4_Z[2])
);
defparam \un1_serialnumber_1_iv_4[2] .INIT=16'h7530;
// @42:294
  CFG4 \un1_serialnumber_1_iv_3[2]  (
	.A(un1_address_12_Z),
	.B(Uart0RxFifoData[2]),
	.C(Uart1TxFifoEmpty),
	.D(un1_address_8_Z),
	.Y(un1_serialnumber_1_iv_3_Z[2])
);
defparam \un1_serialnumber_1_iv_3[2] .INIT=16'h3B0A;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2[2]  (
	.A(N_3989),
	.B(Uart1RxFifoData[2]),
	.C(Address[5]),
	.D(un1_address_11_Z),
	.Y(un1_serialnumber_1_iv_2_Z[2])
);
defparam \un1_serialnumber_1_iv_2[2] .INIT=16'h3B0A;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1[2]  (
	.A(un1_address_9_0_Z),
	.B(Uart0TxFifoEmpty),
	.C(Uart2RxFifoData_i_m[2]),
	.D(N_3976),
	.Y(un1_serialnumber_1_iv_1_Z[2])
);
defparam \un1_serialnumber_1_iv_1[2] .INIT=16'hF0F2;
// @42:294
  CFG4 \un1_serialnumber_1_iv_4[3]  (
	.A(Uart0ClkDivider[3]),
	.B(Uart2TxFifoFull),
	.C(un1_address_14_Z),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber_1_iv_4_Z[3])
);
defparam \un1_serialnumber_1_iv_4[3] .INIT=16'h7350;
// @42:294
  CFG4 \un1_serialnumber_1_iv_3[3]  (
	.A(un1_address_12_Z),
	.B(Uart0RxFifoData[3]),
	.C(Uart1TxFifoFull),
	.D(un1_address_8_Z),
	.Y(un1_serialnumber_1_iv_3_Z[3])
);
defparam \un1_serialnumber_1_iv_3[3] .INIT=16'h3B0A;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2[3]  (
	.A(N_3989),
	.B(Uart1RxFifoData[3]),
	.C(Address[5]),
	.D(un1_address_11_Z),
	.Y(un1_serialnumber_1_iv_2_Z[3])
);
defparam \un1_serialnumber_1_iv_2[3] .INIT=16'h3B0A;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2[15]  (
	.A(Uart1ClkDivider[7]),
	.B(Uart2RxFifoCount[0]),
	.C(un1_address_14_Z),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber_1_iv_2_Z[15])
);
defparam \un1_serialnumber_1_iv_2[15] .INIT=16'hECA0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0[15]  (
	.A(Uart0RxFifoCount[0]),
	.B(Uart3RxFifoCount_m[0]),
	.C(un1_address_9_0_Z),
	.D(N_3976),
	.Y(un1_serialnumber_1_iv_0_Z[15])
);
defparam \un1_serialnumber_1_iv_0[15] .INIT=16'hCCEC;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2[7]  (
	.A(un1_address_8_Z),
	.B(Uart0ClkDivider[7]),
	.C(Uart0RxFifoData[7]),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_2_Z[7])
);
defparam \un1_serialnumber_1_iv_2[7] .INIT=16'hECA0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1[27]  (
	.A(Uart1RxFifoCount[12]),
	.B(Uart2RxFifoCount[12]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_1_Z[27])
);
defparam \un1_serialnumber_1_iv_1[27] .INIT=16'hEAC0;
// @42:294
  CFG3 \un1_serialnumber_1_iv_2[26]  (
	.A(un1_serialnumber_2[7]),
	.B(Uart3ClkDivider[2]),
	.C(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_2_Z[26])
);
defparam \un1_serialnumber_1_iv_2[26] .INIT=8'hEA;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1[26]  (
	.A(Uart1RxFifoCount[11]),
	.B(Uart2RxFifoCount[11]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_1_Z[26])
);
defparam \un1_serialnumber_1_iv_1[26] .INIT=16'hEAC0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_4[0]  (
	.A(Uart0ClkDivider[0]),
	.B(Uart2RxFifoEmpty),
	.C(un1_address_13_Z),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_4_Z[0])
);
defparam \un1_serialnumber_1_iv_4[0] .INIT=16'hEAC0;
// @42:294
  CFG3 \un1_serialnumber_1_iv_2[0]  (
	.A(Uart1RxFifoData[0]),
	.B(un1_address_6_Z),
	.C(un1_address_11_Z),
	.Y(un1_serialnumber_1_iv_2_Z[0])
);
defparam \un1_serialnumber_1_iv_2[0] .INIT=8'hEC;
// @42:294
  CFG4 \un1_serialnumber_0_iv_1[4]  (
	.A(un1_address_11_Z),
	.B(un1_address_8_Z),
	.C(Uart1RxFifoData[4]),
	.D(Uart0RxFifoData[4]),
	.Y(un1_serialnumber_0_iv_1_Z[4])
);
defparam \un1_serialnumber_0_iv_1[4] .INIT=16'hECA0;
// @42:294
  CFG4 \un1_serialnumber_0_iv_2[17]  (
	.A(Uart2ClkDivider[1]),
	.B(Uart2RxFifoCount[2]),
	.C(un1_address_14_Z),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber_0_iv_2_Z[17])
);
defparam \un1_serialnumber_0_iv_2[17] .INIT=16'hECA0;
// @42:294
  CFG4 \un1_serialnumber_0_iv_0[17]  (
	.A(Uart0RxFifoCount[2]),
	.B(Uart3RxFifoCount_m[2]),
	.C(un1_address_9_0_Z),
	.D(N_3976),
	.Y(un1_serialnumber_0_iv_0_Z[17])
);
defparam \un1_serialnumber_0_iv_0[17] .INIT=16'hCCEC;
// @42:294
  CFG4 \un1_serialnumber_0_iv_2[20]  (
	.A(Uart2ClkDivider[4]),
	.B(Uart2RxFifoCount[5]),
	.C(un1_address_14_Z),
	.D(un1_address_13_Z),
	.Y(un1_serialnumber_0_iv_2_Z[20])
);
defparam \un1_serialnumber_0_iv_2[20] .INIT=16'hECA0;
// @42:294
  CFG4 \un1_serialnumber_0_iv_0[20]  (
	.A(Address[4]),
	.B(Address[3]),
	.C(un1_address_6_2_Z),
	.D(Uart0RxFifoCount_m[5]),
	.Y(un1_serialnumber_0_iv_0_Z[20])
);
defparam \un1_serialnumber_0_iv_0[20] .INIT=16'hFF40;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2[6]  (
	.A(un1_address_8_Z),
	.B(Uart0ClkDivider[6]),
	.C(Uart0RxFifoData[6]),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_2_Z[6])
);
defparam \un1_serialnumber_1_iv_2[6] .INIT=16'hECA0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0[6]  (
	.A(Address[7]),
	.B(Address[4]),
	.C(Uart2RxFifoData_m[6]),
	.D(Uart3RxFifoData[6]),
	.Y(un1_serialnumber_1_iv_0_Z[6])
);
defparam \un1_serialnumber_1_iv_0[6] .INIT=16'hF8F0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1[21]  (
	.A(Uart1RxFifoCount[6]),
	.B(Uart2RxFifoCount[6]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_1_Z[21])
);
defparam \un1_serialnumber_1_iv_1[21] .INIT=16'hEAC0;
// @42:294
  CFG4 \un1_serialnumber_0_iv_1[24]  (
	.A(Uart1RxFifoCount[9]),
	.B(Uart2RxFifoCount[9]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_0_iv_1_Z[24])
);
defparam \un1_serialnumber_0_iv_1[24] .INIT=16'hEAC0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1[23]  (
	.A(Uart1RxFifoCount[8]),
	.B(Uart2RxFifoCount[8]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_1_iv_1_Z[23])
);
defparam \un1_serialnumber_1_iv_1[23] .INIT=16'hEAC0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2[5]  (
	.A(un1_address_8_Z),
	.B(Uart0ClkDivider[5]),
	.C(Uart0RxFifoData[5]),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_2_Z[5])
);
defparam \un1_serialnumber_1_iv_2[5] .INIT=16'hECA0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0[5]  (
	.A(Address[7]),
	.B(Address[4]),
	.C(Uart2RxFifoData_m[5]),
	.D(Uart3RxFifoData[5]),
	.Y(un1_serialnumber_1_iv_0_Z[5])
);
defparam \un1_serialnumber_1_iv_0[5] .INIT=16'hF8F0;
// @42:294
  CFG4 \un1_serialnumber_0_iv_1[22]  (
	.A(Uart1RxFifoCount[7]),
	.B(Uart2RxFifoCount[7]),
	.C(un1_address_13_Z),
	.D(un1_address_12_Z),
	.Y(un1_serialnumber_0_iv_1_Z[22])
);
defparam \un1_serialnumber_0_iv_1[22] .INIT=16'hEAC0;
// @42:294
  CFG3 \un1_serialnumber_1_iv_1_4[18]  (
	.A(N_698),
	.B(N_704),
	.C(N_699),
	.Y(un1_serialnumber_1_iv_1_4_Z[18])
);
defparam \un1_serialnumber_1_iv_1_4[18] .INIT=8'hFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv_1_3[18]  (
	.A(Address[5]),
	.B(Address[4]),
	.C(un1_serialnumber_1_iv_1_a9_6_1_Z[18]),
	.D(N_700),
	.Y(un1_serialnumber_1_iv_1_3_Z[18])
);
defparam \un1_serialnumber_1_iv_1_3[18] .INIT=16'hFF20;
// @42:294
  CFG4 \un1_serialnumber_0_iv_0[14]  (
	.A(Address[4]),
	.B(Address[3]),
	.C(un1_address_6_2_Z),
	.D(Uart1ClkDivider_i_m[6]),
	.Y(un1_serialnumber_0_iv_0_Z[14])
);
defparam \un1_serialnumber_0_iv_0[14] .INIT=16'hFF40;
// @42:294
  CFG4 \un1_serialnumber_0_iv_0[8]  (
	.A(Address[4]),
	.B(Address[3]),
	.C(un1_address_6_2_Z),
	.D(un1_address_6_Z),
	.Y(un1_serialnumber_0_iv_0_Z[8])
);
defparam \un1_serialnumber_0_iv_0[8] .INIT=16'hFF40;
// @42:215
  CFG3 Uart3FifoReset_1_sqmuxa (
	.A(Uart3FifoReset_1_sqmuxa_2_Z),
	.B(Uart3FifoReset_1_sqmuxa_1_Z),
	.C(HVDis2_i_1_sqmuxa_2_0),
	.Y(Uart3FifoReset_1_sqmuxa_Z)
);
defparam Uart3FifoReset_1_sqmuxa.INIT=8'h80;
// @42:215
  CFG3 Uart2FifoReset_1_sqmuxa (
	.A(Uart2FifoReset_1_sqmuxa_2_Z),
	.B(HVDis2_i_1_sqmuxa_2_0),
	.C(Uart2FifoReset_1_sqmuxa_1_Z),
	.Y(Uart2FifoReset_1_sqmuxa_Z)
);
defparam Uart2FifoReset_1_sqmuxa.INIT=8'h80;
// @42:294
  CFG3 un1_rst_1_i_a2_1 (
	.A(N_97),
	.B(Uart0ClkDivider_i_1_sqmuxa_2_0_Z),
	.C(Address[7]),
	.Y(N_3985)
);
defparam un1_rst_1_i_a2_1.INIT=8'h04;
// @42:294
  CFG2 \un1_serialnumber_1_iv_5[2]  (
	.A(un1_address_17),
	.B(un1_serialnumber_1_iv_2_Z[1]),
	.Y(un1_serialnumber_1_iv_5_Z[2])
);
defparam \un1_serialnumber_1_iv_5[2] .INIT=4'hE;
// @42:294
  CFG2 \un1_serialnumber_0_iv_RNO[14]  (
	.A(un1_address_19),
	.B(DMMainPorts_1_RamBusDataOut[14]),
	.Y(DataOut_m[14])
);
defparam \un1_serialnumber_0_iv_RNO[14] .INIT=4'h8;
// @42:294
  CFG4 WriteAck_RNO (
	.A(WriteReq),
	.B(LastWriteReq_1_sqmuxa),
	.C(RegisterSpaceWriteAck),
	.D(LastWriteReq_Z),
	.Y(N_59_i)
);
defparam WriteAck_RNO.INIT=16'h3210;
// @42:294
  CFG3 \un1_serialnumber_1_iv_3[16]  (
	.A(un1_serialnumber_1_iv_1[16]),
	.B(un1_address_6_Z),
	.C(un1_address_inv),
	.Y(un1_serialnumber_1_iv_3_Z[16])
);
defparam \un1_serialnumber_1_iv_3[16] .INIT=8'hFE;
// @42:294
  CFG3 \un1_serialnumber_1_iv_3[19]  (
	.A(un1_serialnumber_1_iv_1_Z[19]),
	.B(un1_address_6_Z),
	.C(un1_address_inv),
	.Y(un1_serialnumber_1_iv_3_Z[19])
);
defparam \un1_serialnumber_1_iv_3[19] .INIT=8'hFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv_8[1]  (
	.A(un1_address_17),
	.B(un1_serialnumber_1_iv_3_Z[1]),
	.C(un1_address_8_Z),
	.D(Uart0RxFifoData[1]),
	.Y(un1_serialnumber_1_iv_8_Z[1])
);
defparam \un1_serialnumber_1_iv_8[1] .INIT=16'hEEFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv_6[1]  (
	.A(un1_address_14_Z),
	.B(Uart0ClkDivider[1]),
	.C(Uart3RxFifoData_i_m[1]),
	.D(Uart0RxFifoFull_i_m),
	.Y(un1_serialnumber_1_iv_6_Z[1])
);
defparam \un1_serialnumber_1_iv_6[1] .INIT=16'hFFF2;
// @42:294
  CFG3 \un1_serialnumber_1_iv_5_0[2]  (
	.A(Uart3RxFifoData_i_m[2]),
	.B(un1_serialnumber_1_iv_1_Z[2]),
	.C(Uart3TxFifoEmpty_i_m),
	.Y(un1_serialnumber_1_iv_5_0_Z[2])
);
defparam \un1_serialnumber_1_iv_5_0[2] .INIT=8'hFE;
// @42:294
  CFG3 \un1_serialnumber_1_iv_4[15]  (
	.A(DMMainPorts_1_RamBusDataOut[15]),
	.B(un1_serialnumber_1_iv_2_Z[15]),
	.C(un1_address_19),
	.Y(un1_serialnumber_1_iv_4_Z[15])
);
defparam \un1_serialnumber_1_iv_4[15] .INIT=8'hEC;
// @42:294
  CFG4 \un1_serialnumber_1_iv_3[15]  (
	.A(Uart1RxFifoCount[0]),
	.B(un1_address_12_Z),
	.C(un1_serialnumber_1_iv_0_Z[15]),
	.D(un1_address_6_Z),
	.Y(un1_serialnumber_1_iv_3_Z[15])
);
defparam \un1_serialnumber_1_iv_3[15] .INIT=16'hFFF8;
// @42:294
  CFG4 \un1_serialnumber_1_iv_4[7]  (
	.A(Uart1RxFifoData[7]),
	.B(un1_address_11_Z),
	.C(un1_address_6_Z),
	.D(un1_serialnumber_1_iv_2_Z[7]),
	.Y(un1_serialnumber_1_iv_4_Z[7])
);
defparam \un1_serialnumber_1_iv_4[7] .INIT=16'hFFF8;
// @42:294
  CFG4 \un1_serialnumber_1_iv_3[7]  (
	.A(un1_address_3_Z),
	.B(Uart2RxFifoData[7]),
	.C(Uart3RxFifoData_m[7]),
	.D(un1_serialnumber_2[7]),
	.Y(un1_serialnumber_1_iv_3_Z[7])
);
defparam \un1_serialnumber_1_iv_3[7] .INIT=16'hFFF8;
// @42:294
  CFG3 \un1_serialnumber_1_iv_3[27]  (
	.A(DMMainPorts_1_RamBusDataOut[27]),
	.B(un1_serialnumber_1_iv_1_Z[27]),
	.C(un1_address_19),
	.Y(un1_serialnumber_1_iv_3_Z[27])
);
defparam \un1_serialnumber_1_iv_3[27] .INIT=8'hEC;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2[27]  (
	.A(Uart3ClkDivider[3]),
	.B(Uart3RxFifoCount_m[12]),
	.C(un1_address_14_Z),
	.D(Uart0RxFifoCount_m[12]),
	.Y(un1_serialnumber_1_iv_2_Z[27])
);
defparam \un1_serialnumber_1_iv_2[27] .INIT=16'hFFEC;
// @42:294
  CFG3 \un1_serialnumber_1_iv_3[26]  (
	.A(Uart0RxFifoCount_m[11]),
	.B(un1_serialnumber_1_iv_1_Z[26]),
	.C(Uart3RxFifoCount_m[11]),
	.Y(un1_serialnumber_1_iv_3_Z[26])
);
defparam \un1_serialnumber_1_iv_3[26] .INIT=8'hFE;
// @42:294
  CFG3 \un1_serialnumber_1_iv_7[0]  (
	.A(DMMainPorts_1_RamBusDataOut[0]),
	.B(un1_serialnumber_1_iv_4_Z[0]),
	.C(un1_address_19),
	.Y(un1_serialnumber_1_iv_7_Z[0])
);
defparam \un1_serialnumber_1_iv_7[0] .INIT=8'hEC;
// @42:294
  CFG3 \un1_serialnumber_0_iv_3[4]  (
	.A(DMMainPorts_1_RamBusDataOut[4]),
	.B(un1_serialnumber_0_iv_1_Z[4]),
	.C(un1_address_19),
	.Y(un1_serialnumber_0_iv_3_Z[4])
);
defparam \un1_serialnumber_0_iv_3[4] .INIT=8'hEC;
// @42:294
  CFG4 \un1_serialnumber_0_iv_3[17]  (
	.A(Uart1RxFifoCount[2]),
	.B(un1_address_12_Z),
	.C(un1_serialnumber_0_iv_0_Z[17]),
	.D(un1_address_6_Z),
	.Y(un1_serialnumber_0_iv_3_Z[17])
);
defparam \un1_serialnumber_0_iv_3[17] .INIT=16'hFFF8;
// @42:294
  CFG4 \un1_serialnumber_0_iv_3[20]  (
	.A(un1_address_12_Z),
	.B(un1_serialnumber_0_iv_0_Z[20]),
	.C(Uart1RxFifoCount[5]),
	.D(Uart3RxFifoCount_m[5]),
	.Y(un1_serialnumber_0_iv_3_Z[20])
);
defparam \un1_serialnumber_0_iv_3[20] .INIT=16'hFFEC;
// @42:294
  CFG3 \un1_serialnumber_1_iv_4[6]  (
	.A(DMMainPorts_1_RamBusDataOut[6]),
	.B(un1_serialnumber_1_iv_2_Z[6]),
	.C(un1_address_19),
	.Y(un1_serialnumber_1_iv_4_Z[6])
);
defparam \un1_serialnumber_1_iv_4[6] .INIT=8'hEC;
// @42:294
  CFG4 \un1_serialnumber_1_iv_3[6]  (
	.A(un1_address_11_Z),
	.B(Uart1RxFifoData[6]),
	.C(un1_address_6_Z),
	.D(un1_serialnumber_1_iv_0_Z[6]),
	.Y(un1_serialnumber_1_iv_3_Z[6])
);
defparam \un1_serialnumber_1_iv_3[6] .INIT=16'hFFF8;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2[21]  (
	.A(Uart2ClkDivider[5]),
	.B(Uart3RxFifoCount_m[6]),
	.C(un1_address_14_Z),
	.D(Uart0RxFifoCount_m[6]),
	.Y(un1_serialnumber_1_iv_2_Z[21])
);
defparam \un1_serialnumber_1_iv_2[21] .INIT=16'hFFEC;
// @42:294
  CFG4 \un1_serialnumber_0_iv_2[24]  (
	.A(Uart3ClkDivider[0]),
	.B(Uart3RxFifoCount_m[9]),
	.C(un1_address_14_Z),
	.D(Uart0RxFifoCount_m[9]),
	.Y(un1_serialnumber_0_iv_2_Z[24])
);
defparam \un1_serialnumber_0_iv_2[24] .INIT=16'hFFEC;
// @42:294
  CFG4 \un1_serialnumber_1_iv_2[23]  (
	.A(Uart2ClkDivider[7]),
	.B(Uart3RxFifoCount_m[8]),
	.C(un1_address_14_Z),
	.D(Uart0RxFifoCount_m[8]),
	.Y(un1_serialnumber_1_iv_2_Z[23])
);
defparam \un1_serialnumber_1_iv_2[23] .INIT=16'hFFEC;
// @42:294
  CFG4 \un1_serialnumber_1_iv_3[5]  (
	.A(un1_address_11_Z),
	.B(Uart1RxFifoData[5]),
	.C(un1_address_6_Z),
	.D(un1_serialnumber_1_iv_0_Z[5]),
	.Y(un1_serialnumber_1_iv_3_Z[5])
);
defparam \un1_serialnumber_1_iv_3[5] .INIT=16'hFFF8;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0[10]  (
	.A(Uart1ClkDivider[2]),
	.B(DMMainPorts_1_RamBusDataOut[10]),
	.C(un1_address_19),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[10])
);
defparam \un1_serialnumber_1_iv_0[10] .INIT=16'hEAC0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0[13]  (
	.A(Uart1ClkDivider[5]),
	.B(DMMainPorts_1_RamBusDataOut[13]),
	.C(un1_address_19),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[13])
);
defparam \un1_serialnumber_1_iv_0[13] .INIT=16'hEAC0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_0[28]  (
	.A(Uart3ClkDivider[4]),
	.B(DMMainPorts_1_RamBusDataOut[28]),
	.C(un1_address_19),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_0_Z[28])
);
defparam \un1_serialnumber_1_iv_0[28] .INIT=16'hEAC0;
// @42:294
  CFG4 \un1_serialnumber_0_iv_0[29]  (
	.A(Uart3ClkDivider[5]),
	.B(DMMainPorts_1_RamBusDataOut[29]),
	.C(un1_address_19),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_0_Z[29])
);
defparam \un1_serialnumber_0_iv_0[29] .INIT=16'hEAC0;
// @42:215
  CFG4 Uart0ClkDivider_i_1_sqmuxa (
	.A(Uart0ClkDivider_i_1_sqmuxa_2_Z),
	.B(LastWriteReq_Z),
	.C(Uart0ClkDivider_i_1_sqmuxa_2_0_Z),
	.D(WriteReq),
	.Y(Uart0ClkDivider_i_1_sqmuxa_Z)
);
defparam Uart0ClkDivider_i_1_sqmuxa.INIT=16'h2000;
// @42:215
  CFG3 Uart0FifoReset_1_sqmuxa_0_a2 (
	.A(Uart0ClkDivider_i_1_sqmuxa_2_0_Z),
	.B(Uart0FifoReset_1_sqmuxa_0_a2_1),
	.C(N_97),
	.Y(Uart0FifoReset_1_sqmuxa)
);
defparam Uart0FifoReset_1_sqmuxa_0_a2.INIT=8'h08;
// @42:215
  CFG3 Uart1FifoReset_1_sqmuxa_0_a2 (
	.A(N_97),
	.B(Uart0ClkDivider_i_1_sqmuxa_2_0_Z),
	.C(Uart1FifoReset_1_sqmuxa_0_a2_1_Z),
	.Y(Uart1FifoReset_1_sqmuxa)
);
defparam Uart1FifoReset_1_sqmuxa_0_a2.INIT=8'h40;
// @42:527
  CFG4 HVDis2_i_1_sqmuxa (
	.A(HVDis2_i_1_sqmuxa_2_0),
	.B(HVDis2_i_1_sqmuxa_0_Z),
	.C(HVDis2_i_0_sqmuxa),
	.D(HVDis2_i_1_sqmuxa_1_Z),
	.Y(HVDis2_i_1_sqmuxa_Z)
);
defparam HVDis2_i_1_sqmuxa.INIT=16'h8000;
// @42:294
  CFG4 \un1_serialnumber_1_iv[11]  (
	.A(un1_address_6_Z),
	.B(un1_address_19),
	.C(DMMainPorts_1_RamBusDataOut[11]),
	.D(Uart1ClkDivider_i_m[3]),
	.Y(un1_serialnumber_1_iv_Z[11])
);
defparam \un1_serialnumber_1_iv[11] .INIT=16'hFFEA;
// @42:214
  CFG4 ReadUart2_1_sqmuxa_0_a2 (
	.A(Address[3]),
	.B(LastReadReq_Z),
	.C(N_3985),
	.D(N_99),
	.Y(ReadUart2_1_sqmuxa)
);
defparam ReadUart2_1_sqmuxa_0_a2.INIT=16'h0020;
// @42:215
  CFG4 WriteUart2_1_sqmuxa_0_a2 (
	.A(Address[3]),
	.B(LastWriteReq_Z),
	.C(N_3985),
	.D(N_99),
	.Y(WriteUart2_1_sqmuxa)
);
defparam WriteUart2_1_sqmuxa_0_a2.INIT=16'h0020;
// @42:294
  CFG4 \un1_serialnumber_0_iv[12]  (
	.A(Uart1ClkDivider[4]),
	.B(DMMainPorts_1_RamBusDataOut[12]),
	.C(un1_address_19),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_Z[12])
);
defparam \un1_serialnumber_0_iv[12] .INIT=16'hEAC0;
// @42:294
  CFG4 \un1_serialnumber_0_iv[9]  (
	.A(Uart1ClkDivider[1]),
	.B(DMMainPorts_1_RamBusDataOut[9]),
	.C(un1_address_19),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_0_iv_Z[9])
);
defparam \un1_serialnumber_0_iv[9] .INIT=16'hEAC0;
// @42:294
  CFG4 \un1_serialnumber_1_iv_4[16]  (
	.A(un1_serialnumber_1_iv_0_Z[16]),
	.B(Oe0_c),
	.C(un1_address_19),
	.D(Uart2ClkDivider_i_m[0]),
	.Y(un1_serialnumber_1_iv_4_Z[16])
);
defparam \un1_serialnumber_1_iv_4[16] .INIT=16'hFFEA;
// @42:294
  CFG4 \un1_serialnumber_1_iv_4[19]  (
	.A(Uart3OE_i_Z),
	.B(un1_serialnumber_1_iv_0_Z[19]),
	.C(Uart2ClkDivider_i_m[3]),
	.D(un1_address_19),
	.Y(un1_serialnumber_1_iv_4_Z[19])
);
defparam \un1_serialnumber_1_iv_4[19] .INIT=16'hFEFC;
// @42:294
  CFG4 \un1_serialnumber_1_iv_5[25]  (
	.A(un1_address_20_1_Z),
	.B(un1_serialnumber_1_iv_0_Z[25]),
	.C(un1_serialnumber_1_iv_1_Z[25]),
	.D(un20_readreq_8),
	.Y(un1_serialnumber_1_iv_5_Z[25])
);
defparam \un1_serialnumber_1_iv_5[25] .INIT=16'hFFFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv_11[1]  (
	.A(DMMainPorts_1_RamBusDataOut[1]),
	.B(un1_serialnumber_1_iv_5_Z[1]),
	.C(un1_serialnumber_1_iv_8_Z[1]),
	.D(un1_address_19),
	.Y(un1_serialnumber_1_iv_11_Z[1])
);
defparam \un1_serialnumber_1_iv_11[1] .INIT=16'hFDFC;
// @42:294
  CFG4 \un1_serialnumber_1_iv_9[2]  (
	.A(DMMainPorts_1_RamBusDataOut[2]),
	.B(un1_serialnumber_1_iv_4_Z[2]),
	.C(un1_serialnumber_1_iv_5_Z[2]),
	.D(un1_address_19),
	.Y(un1_serialnumber_1_iv_9_Z[2])
);
defparam \un1_serialnumber_1_iv_9[2] .INIT=16'hFDFC;
// @42:294
  CFG4 \un1_serialnumber_1_iv_9[3]  (
	.A(DMMainPorts_1_RamBusDataOut[3]),
	.B(un1_serialnumber_1_iv_4_Z[3]),
	.C(un1_serialnumber_1_iv_5_Z[2]),
	.D(un1_address_19),
	.Y(un1_serialnumber_1_iv_9_Z[3])
);
defparam \un1_serialnumber_1_iv_9[3] .INIT=16'hFDFC;
// @42:294
  CFG3 \un1_serialnumber_1_iv_5[7]  (
	.A(un1_serialnumber_1_iv_3_Z[7]),
	.B(DMMainPorts_1_RamBusDataOut[7]),
	.C(un1_address_19),
	.Y(un1_serialnumber_1_iv_5_Z[7])
);
defparam \un1_serialnumber_1_iv_5[7] .INIT=8'hEA;
// @42:294
  CFG4 \un1_serialnumber_0_iv[8]  (
	.A(un1_address_19),
	.B(un1_serialnumber_0_iv_0_Z[8]),
	.C(DMMainPorts_1_RamBusDataOut[8]),
	.D(Uart1ClkDivider_i_m[0]),
	.Y(un1_serialnumber_0_iv_Z[8])
);
defparam \un1_serialnumber_0_iv[8] .INIT=16'hFFEC;
// @42:294
  CFG4 \un1_serialnumber_0_iv[14]  (
	.A(un20_readreq_8),
	.B(DataOut_m[14]),
	.C(un1_address_20_1_Z),
	.D(un1_serialnumber_0_iv_0_Z[14]),
	.Y(un1_serialnumber_0_iv_Z[14])
);
defparam \un1_serialnumber_0_iv[14] .INIT=16'hFFFE;
// @42:294
  CFG4 \un1_serialnumber_0_iv[24]  (
	.A(un1_serialnumber_0_iv_1_Z[24]),
	.B(PowernEnHV_i_Z),
	.C(un1_address_19),
	.D(un1_serialnumber_0_iv_2_Z[24]),
	.Y(un1_serialnumber_0_iv_Z[24])
);
defparam \un1_serialnumber_0_iv[24] .INIT=16'hFFEA;
// @42:294
  CFG3 \un1_serialnumber_1_iv[10]  (
	.A(un1_serialnumber_1_iv_0_Z[10]),
	.B(un1_serialnumber_2[7]),
	.C(un1_address_6_Z),
	.Y(un1_serialnumber_1_iv_Z[10])
);
defparam \un1_serialnumber_1_iv[10] .INIT=8'hFE;
// @42:294
  CFG3 \un1_serialnumber_1_iv[13]  (
	.A(un1_serialnumber_1_iv_0_Z[13]),
	.B(un1_serialnumber_2[7]),
	.C(un1_address_6_Z),
	.Y(un1_serialnumber_1_iv_Z[13])
);
defparam \un1_serialnumber_1_iv[13] .INIT=8'hFE;
// @42:294
  CFG4 \un1_serialnumber_0_iv[20]  (
	.A(Ux1SelJmp_i_Z),
	.B(un1_serialnumber_0_iv_2_Z[20]),
	.C(un1_address_19),
	.D(un1_serialnumber_0_iv_3_Z[20]),
	.Y(un1_serialnumber_0_iv_Z[20])
);
defparam \un1_serialnumber_0_iv[20] .INIT=16'hFFEC;
// @42:294
  CFG3 \un1_serialnumber_0_iv[29]  (
	.A(un1_serialnumber_0_iv_0_Z[29]),
	.B(un1_address_20_1_Z),
	.C(un20_readreq_8),
	.Y(un1_serialnumber_0_iv_Z[29])
);
defparam \un1_serialnumber_0_iv[29] .INIT=8'hFE;
// @42:294
  CFG4 \un1_serialnumber_0_iv[17]  (
	.A(un1_serialnumber_0_iv_2_Z[17]),
	.B(Oe1_c),
	.C(un1_serialnumber_0_iv_3_Z[17]),
	.D(un1_address_19),
	.Y(un1_serialnumber[17])
);
defparam \un1_serialnumber_0_iv[17] .INIT=16'hFEFA;
// @42:294
  CFG4 \un1_serialnumber_0_iv[22]  (
	.A(un1_serialnumber_0_iv_0_Z[22]),
	.B(un1_serialnumber_0_iv_1_Z[22]),
	.C(Uart2ClkDivider[6]),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber[22])
);
defparam \un1_serialnumber_0_iv[22] .INIT=16'hFEEE;
// @42:294
  CFG4 \un1_serialnumber_1_iv[26]  (
	.A(un1_serialnumber_1_iv_2_Z[26]),
	.B(un1_address_19),
	.C(HVDis2_i_Z),
	.D(un1_serialnumber_1_iv_3_Z[26]),
	.Y(un1_serialnumber[26])
);
defparam \un1_serialnumber_1_iv[26] .INIT=16'hFFEA;
// @42:215
  CFG4 StartMachine_i_0_sqmuxa_0_a2 (
	.A(N_3987),
	.B(LastWriteReq_Z),
	.C(WriteReq),
	.D(StartMachine_i_0_sqmuxa_0_a2_1_Z),
	.Y(StartMachine_i_0_sqmuxa)
);
defparam StartMachine_i_0_sqmuxa_0_a2.INIT=16'h2000;
// @42:214
  CFG4 ReadUart3_1_sqmuxa_0_a2 (
	.A(ReadUart3_1_sqmuxa_0_a2_1_Z),
	.B(N_3987),
	.C(Address[5]),
	.D(Address[4]),
	.Y(ReadUart3_1_sqmuxa)
);
defparam ReadUart3_1_sqmuxa_0_a2.INIT=16'h0008;
// @42:215
  CFG4 WriteUart3_1_sqmuxa_0_a2 (
	.A(WriteUart3_1_sqmuxa_0_a2_1_Z),
	.B(N_3987),
	.C(Address[5]),
	.D(Address[4]),
	.Y(WriteUart3_1_sqmuxa)
);
defparam WriteUart3_1_sqmuxa_0_a2.INIT=16'h0008;
// @42:294
  CFG3 \un1_serialnumber_1_iv[28]  (
	.A(un1_serialnumber_1_iv_0_Z[28]),
	.B(un1_address_20_1_Z),
	.C(un20_readreq_8),
	.Y(un1_serialnumber_1_iv_Z[28])
);
defparam \un1_serialnumber_1_iv[28] .INIT=8'hFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv[5]  (
	.A(un1_serialnumber_1_iv_2_Z[5]),
	.B(DMMainPorts_1_RamBusDataOut[5]),
	.C(un1_serialnumber_1_iv_3_Z[5]),
	.D(un1_address_19),
	.Y(un1_serialnumber[5])
);
defparam \un1_serialnumber_1_iv[5] .INIT=16'hFEFA;
// @42:294
  CFG4 \un1_serialnumber_1_iv[31]  (
	.A(un1_address_20_1_Z),
	.B(un20_readreq_8),
	.C(Uart3ClkDivider[7]),
	.D(un1_address_14_Z),
	.Y(un1_serialnumber_1_iv_Z[31])
);
defparam \un1_serialnumber_1_iv[31] .INIT=16'hFEEE;
// @42:527
  CFG4 Uart1TxFifoData_1_sqmuxa_0_a2 (
	.A(N_3989),
	.B(N_97),
	.C(HVDis2_i_0_sqmuxa),
	.D(Uart0ClkDivider_i_1_sqmuxa_2_0_Z),
	.Y(Uart1TxFifoData_1_sqmuxa)
);
defparam Uart1TxFifoData_1_sqmuxa_0_a2.INIT=16'h2000;
// @42:527
  CFG4 Uart0TxFifoData_1_sqmuxa_0_a2 (
	.A(Uart0ClkDivider_i_1_sqmuxa_2_0_Z),
	.B(HVDis2_i_0_sqmuxa),
	.C(N_97),
	.D(Uart0TxFifoData_1_sqmuxa_0_a2_0_0_Z),
	.Y(Uart0TxFifoData_1_sqmuxa)
);
defparam Uart0TxFifoData_1_sqmuxa_0_a2.INIT=16'h0800;
// @42:215
  CFG4 WriteUart1_1_sqmuxa_0_a2 (
	.A(N_97),
	.B(LastWriteReq_Z),
	.C(Uart0ClkDivider_i_1_sqmuxa_2_0_Z),
	.D(N_3989),
	.Y(WriteUart1_1_sqmuxa)
);
defparam WriteUart1_1_sqmuxa_0_a2.INIT=16'h1000;
// @42:215
  CFG4 WriteUart0_1_sqmuxa_0_a2 (
	.A(LastWriteReq_Z),
	.B(N_97),
	.C(Uart0TxFifoData_1_sqmuxa_0_a2_0_0_Z),
	.D(Uart0ClkDivider_i_1_sqmuxa_2_0_Z),
	.Y(WriteUart0_1_sqmuxa)
);
defparam WriteUart0_1_sqmuxa_0_a2.INIT=16'h1000;
// @42:214
  CFG4 ReadUart1_1_sqmuxa_0_a2 (
	.A(N_97),
	.B(LastReadReq_Z),
	.C(Uart0ClkDivider_i_1_sqmuxa_2_0_Z),
	.D(N_3989),
	.Y(ReadUart1_1_sqmuxa)
);
defparam ReadUart1_1_sqmuxa_0_a2.INIT=16'h1000;
// @42:214
  CFG4 ReadUart0_1_sqmuxa_0_a2 (
	.A(LastReadReq_Z),
	.B(N_97),
	.C(Uart0TxFifoData_1_sqmuxa_0_a2_0_0_Z),
	.D(Uart0ClkDivider_i_1_sqmuxa_2_0_Z),
	.Y(ReadUart0_1_sqmuxa)
);
defparam ReadUart0_1_sqmuxa_0_a2.INIT=16'h1000;
// @42:294
  CFG4 \un1_serialnumber_1_iv[16]  (
	.A(un1_serialnumber_1_iv_3_Z[16]),
	.B(un1_serialnumber_1_iv_4_Z[16]),
	.C(un1_address_20_1_Z),
	.D(un20_readreq_8),
	.Y(un1_serialnumber_1_iv_Z[16])
);
defparam \un1_serialnumber_1_iv[16] .INIT=16'hFFFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv[19]  (
	.A(un1_serialnumber_1_iv_3_Z[19]),
	.B(un1_serialnumber_1_iv_4_Z[19]),
	.C(un1_address_20_1_Z),
	.D(un20_readreq_8),
	.Y(un1_serialnumber_1_iv_Z[19])
);
defparam \un1_serialnumber_1_iv[19] .INIT=16'hFFFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv[25]  (
	.A(nHVEn1_i_Z),
	.B(un1_serialnumber_1_iv_2_Z[25]),
	.C(un1_address_19),
	.D(un1_serialnumber_1_iv_5_Z[25]),
	.Y(un1_serialnumber_1_iv_Z[25])
);
defparam \un1_serialnumber_1_iv[25] .INIT=16'hFFEC;
// @42:294
  CFG4 \un1_serialnumber_0_iv[4]  (
	.A(un1_serialnumber_0_iv_2_Z[4]),
	.B(un1_serialnumber_0_iv_3_Z[4]),
	.C(un1_address_20_1_Z),
	.D(un20_readreq_8),
	.Y(un1_serialnumber_0_iv_Z[4])
);
defparam \un1_serialnumber_0_iv[4] .INIT=16'hFFFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv[7]  (
	.A(un1_serialnumber_1_iv_4_Z[7]),
	.B(un1_serialnumber_1_iv_5_Z[7]),
	.C(un1_address_20_1_Z),
	.D(un20_readreq_8),
	.Y(un1_serialnumber[7])
);
defparam \un1_serialnumber_1_iv[7] .INIT=16'hFFFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv[23]  (
	.A(un1_address_20_1_Z),
	.B(un1_serialnumber_1_iv_1_Z[23]),
	.C(un1_serialnumber_1_iv_2_Z[23]),
	.D(un20_readreq_8),
	.Y(un1_serialnumber_1_iv_Z[23])
);
defparam \un1_serialnumber_1_iv[23] .INIT=16'hFFFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv[27]  (
	.A(un1_serialnumber_1_iv_2_Z[27]),
	.B(un1_address_20_1_Z),
	.C(un1_serialnumber_1_iv_3_Z[27]),
	.D(un20_readreq_8),
	.Y(un1_serialnumber_1_iv_Z[27])
);
defparam \un1_serialnumber_1_iv[27] .INIT=16'hFFFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv[15]  (
	.A(un1_serialnumber_1_iv_3_Z[15]),
	.B(un1_serialnumber_1_iv_4_Z[15]),
	.C(un1_address_20_1_Z),
	.D(un20_readreq_8),
	.Y(un1_serialnumber_1_iv_Z[15])
);
defparam \un1_serialnumber_1_iv[15] .INIT=16'hFFFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv[21]  (
	.A(un1_address_20_1_Z),
	.B(un1_serialnumber_1_iv_1_Z[21]),
	.C(un1_serialnumber_1_iv_2_Z[21]),
	.D(un20_readreq_8),
	.Y(un1_serialnumber[21])
);
defparam \un1_serialnumber_1_iv[21] .INIT=16'hFFFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv[0]  (
	.A(un1_serialnumber_1_iv_2_Z[0]),
	.B(un1_serialnumber_1_iv_3_Z[0]),
	.C(un1_serialnumber_1_iv_7_Z[0]),
	.D(un1_serialnumber_1_iv_5_Z[0]),
	.Y(un1_serialnumber_1_iv_Z[0])
);
defparam \un1_serialnumber_1_iv[0] .INIT=16'hFFFE;
// @42:294
  CFG4 \un1_serialnumber_1_iv[6]  (
	.A(un1_serialnumber_1_iv_3_Z[6]),
	.B(un1_serialnumber_1_iv_4_Z[6]),
	.C(un1_address_20_1_Z),
	.D(un20_readreq_8),
	.Y(un1_serialnumber_1_iv_Z[6])
);
defparam \un1_serialnumber_1_iv[6] .INIT=16'hFFFE;
// @42:294
  CFG4 un1_rst_1_i_a2 (
	.A(un1_rst_1_i_a2_1_Z),
	.B(N_3985),
	.C(un1_rst_1_i_a2_0_1_Z),
	.D(N_3987),
	.Y(N_128)
);
defparam un1_rst_1_i_a2.INIT=16'hA888;
// @42:294
  CFG4 \DataOut_RNO[18]  (
	.A(un1_serialnumber_1_iv_1_0_Z[18]),
	.B(N_702),
	.C(un1_serialnumber_1_iv_1_3_Z[18]),
	.D(un1_serialnumber_1_iv_1_4_Z[18]),
	.Y(un1_serialnumber_1_iv_i)
);
defparam \DataOut_RNO[18] .INIT=16'h0001;
// @42:294
  CFG4 \DataOut_RNO[3]  (
	.A(un1_serialnumber_1_iv_2_Z[3]),
	.B(un1_serialnumber_1_iv_3_Z[3]),
	.C(un1_serialnumber_1_iv_9_Z[3]),
	.D(un1_serialnumber_1_iv_5_Z[3]),
	.Y(un1_serialnumber_1_iv_i_Z[3])
);
defparam \DataOut_RNO[3] .INIT=16'h0001;
// @42:294
  CFG4 \DataOut_RNO[2]  (
	.A(un1_serialnumber_1_iv_2_Z[2]),
	.B(un1_serialnumber_1_iv_3_Z[2]),
	.C(un1_serialnumber_1_iv_9_Z[2]),
	.D(un1_serialnumber_1_iv_5_0_Z[2]),
	.Y(un1_serialnumber_1_iv_i_Z[2])
);
defparam \DataOut_RNO[2] .INIT=16'h0001;
// @42:294
  CFG3 \DataOut_RNO[1]  (
	.A(un1_serialnumber_1_iv_6_Z[1]),
	.B(un1_serialnumber_1_iv_7_Z[1]),
	.C(un1_serialnumber_1_iv_11_Z[1]),
	.Y(un1_serialnumber_1_iv_i_Z[1])
);
defparam \DataOut_RNO[1] .INIT=8'h01;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* RegisterSpacePorts_14_13 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  Uart0ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk0
)
;
input [7:0] Uart0ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk0 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk0 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_2;
wire [6:1] ClkDiv_cry_Y_3;
wire [7:7] ClkDiv_s_FCO_2;
wire [7:7] ClkDiv_s_Y_2;
wire clko_i_2 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S ;
wire un1_terminal_count_cry_0_Y ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S ;
wire clkdiv15_cry_0_Y ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S ;
wire clkdiv15_cry_1_Y ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S ;
wire clkdiv15_cry_2_Y ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S ;
wire clkdiv15_cry_3_Y ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S ;
wire clkdiv15_cry_4_Y ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S ;
wire clkdiv15_cry_5_Y ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S ;
wire clkdiv15_cry_6_Y ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S ;
wire clkdiv15_cry_7_Y ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_2 ;
wire clko_i3_cry_0_Y_2 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_2 ;
wire clko_i3_cry_1_Y_2 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_2 ;
wire clko_i3_cry_2_Y_2 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_2 ;
wire clko_i3_cry_3_Y_2 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_2 ;
wire clko_i3_cry_4_Y_2 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_2 ;
wire clko_i3_cry_5_Y_2 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_2 ;
wire clko_i3_cry_6_Y_2 ;
wire clko_i3_cry_7_S_2 ;
wire clko_i3_cry_7_Y_2 ;
wire ClkDiv_s_347_FCO ;
wire ClkDiv_s_347_S ;
wire ClkDiv_s_347_Y ;
  CLKINT clko_i_RNI5BT7 (
	.Y(UartClk0),
	.A(clko_i_2)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @34:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S),
	.Y(un1_terminal_count_cry_0_Y),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y),
	.B(Uart0ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y),
	.B(Uart0ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y),
	.B(Uart0ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y),
	.B(Uart0ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y),
	.B(Uart0ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y),
	.B(Uart0ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S),
	.Y(clkdiv15_cry_0_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S),
	.Y(clkdiv15_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S),
	.Y(clkdiv15_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S),
	.Y(clkdiv15_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S),
	.Y(clkdiv15_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S),
	.Y(clkdiv15_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S),
	.Y(clkdiv15_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S),
	.Y(clkdiv15_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart0ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_2),
	.Y(clko_i3_cry_0_Y_2),
	.B(Uart0ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_2),
	.Y(clko_i3_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_2),
	.Y(clko_i3_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_2),
	.Y(clko_i3_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_2),
	.Y(clko_i3_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_2),
	.Y(clko_i3_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_2),
	.Y(clko_i3_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_2),
	.Y(clko_i3_cry_7_Y_2),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @34:57
  ARI1 ClkDiv_s_347 (
	.FCO(ClkDiv_s_347_FCO),
	.S(ClkDiv_s_347_S),
	.Y(ClkDiv_s_347_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_347.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_2[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_347_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_3[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_3[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_3[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_3[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_3[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_2[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_2[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_3[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 (
  SUM_5_0,
  ClkDiv,
  SUM_4_0,
  UartClk0,
  shot_i_arst_i,
  CO0_5,
  UartTxClk0
)
;
input SUM_5_0 ;
output [2:1] ClkDiv ;
input SUM_4_0 ;
input UartClk0 ;
input shot_i_arst_i ;
output CO0_5 ;
output UartTxClk0 ;
wire SUM_5_0 ;
wire SUM_4_0 ;
wire UartClk0 ;
wire shot_i_arst_i ;
wire CO0_5 ;
wire UartTxClk0 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_3;
wire div_i_2 ;
wire CO0_5_i ;
wire VCC ;
wire N_2696_i ;
wire GND ;
  CLKINT div_i_RNIB3I7 (
	.Y(UartTxClk0),
	.A(div_i_2)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_5),
	.Y(CO0_5_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(N_2696_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0_5),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_5_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk0),
	.D(SUM_5_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:67
  CFG4 \un17_clkdiv_1.SUM_3[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(SUM_3[3])
);
defparam \un17_clkdiv_1.SUM_3[3] .INIT=16'h6AAA;
// @35:55
  CFG4 \un17_clkdiv_1.N_2696_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_5),
	.Y(N_2696_i)
);
defparam \un17_clkdiv_1.N_2696_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 */

module IBufP3Ports (
  Rx0_c,
  FCCC_C0_0_GL0,
  Rxd0_i
)
;
input Rx0_c ;
input FCCC_C0_0_GL0 ;
output Rxd0_i ;
wire Rx0_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire VCC ;
wire Temp2_Z ;
wire GND ;
wire Temp1_Z ;
// @33:48
  SLE O (
	.Q(Rxd0_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp2 (
	.Q(Temp2_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx0_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports */

module IBufP2Ports_0_0 (
  Rxd_i,
  Rxd0_i,
  UartClk0
)
;
output Rxd_i ;
input Rxd0_i ;
input UartClk0 ;
wire Rxd_i ;
wire Rxd0_i ;
wire UartClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Rxd0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_0 */

module UartRxRaw_0 (
  RxData,
  Rxd_i,
  UartClk0,
  Uart0FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_Z;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_2_Z ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire bitpos_0_sqmuxa ;
wire RReg_1_sqmuxa_Z ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_60 ;
wire N_61 ;
wire CO2_0 ;
// @38:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(SUM[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(samplecnt_RNO_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartClk0),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @38:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(samplecnt_Z[3]),
	.D(samplecnt_Z[2]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0007;
// @38:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @38:69
  CFG2 RReg_1_sqmuxa_2 (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.Y(RReg_1_sqmuxa_2_Z)
);
defparam RReg_1_sqmuxa_2.INIT=4'h8;
// @38:69
  CFG3 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=8'h40;
// @38:84
  CFG4 \bitpos_RNIQ5VE[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIQ5VE[3] .INIT=16'h0020;
// @38:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h37FF;
// @38:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @38:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0800;
// @38:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @38:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @38:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h0D00;
// @38:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @38:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @38:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @38:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @38:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @38:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_Z[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @38:114
  CFG3 \samplecnt_RNO[2]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_Z[2])
);
defparam \samplecnt_RNO[2] .INIT=8'h14;
// @38:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @38:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @38:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @38:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @38:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @38:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @38:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @38:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @38:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @38:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @38:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_Z[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @38:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @38:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @38:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @38:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_0 */

module UartRxExtClk_0 (
  RxData,
  RxComplete,
  Uart0FifoReset_i_arst_i,
  UartClk0,
  Rxd0_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart0FifoReset_i_arst_i ;
input UartClk0 ;
input Rxd0_i ;
wire RxComplete ;
wire Uart0FifoReset_i_arst_i ;
wire UartClk0 ;
wire Rxd0_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_0 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0)
);
// @44:88
  UartRxRaw_0 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_0 */

module IBufP2Ports_3 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_3 */

module fifo_8_13_0 (
  RxData,
  Uart0RxFifoCount,
  Uart0RxFifoData,
  we_i,
  re_i,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0
)
;
input [7:0] RxData ;
output [12:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input we_i ;
input re_i ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
wire we_i ;
wire re_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire [12:0] raddr_r_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [11:0] waddr_r_s;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:12] raddr_r_s_Z;
wire [12:12] waddr_r_s_Z;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNIR5541_Y;
wire [1:1] counter_r_RNI2NNM1_Y;
wire [2:2] counter_r_RNIA9A92_Y;
wire [3:3] counter_r_RNIJSSR2_Y;
wire [4:4] counter_r_RNITGFE3_Y;
wire [5:5] counter_r_RNI86214_Y;
wire [6:6] counter_r_RNIKSKJ4_Y;
wire [7:7] counter_r_RNI1K765_Y;
wire [8:8] counter_r_RNIFCQO5_Y;
wire [9:9] counter_r_RNIU5DB6_Y;
wire [10:10] counter_r_RNILTPT6_Y;
wire [11:11] counter_r_RNIDM6G7_Y;
wire [13:13] counter_r_RNO_FCO;
wire [13:13] counter_r_RNO_Y;
wire [12:12] counter_r_RNI6GJ28_Y;
wire [11:1] raddr_r_cry_Z;
wire [11:1] raddr_r_cry_Y_5;
wire [12:12] raddr_r_s_FCO_5;
wire [12:12] raddr_r_s_Y_5;
wire [11:1] waddr_r_cry_Z;
wire [11:1] waddr_r_cry_Y_5;
wire [12:12] waddr_r_s_FCO_5;
wire [12:12] waddr_r_s_Y_5;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_3995_i ;
wire N_38_i_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_4001_i ;
wire N_4002_i ;
wire N_4003_i ;
wire N_4004_i ;
wire N_4005_i ;
wire N_4006_i ;
wire N_4007_i ;
wire N_4008_i ;
wire N_4009_i ;
wire N_52_i_0 ;
wire N_3998_i ;
wire N_3999_i ;
wire N_4000_i ;
wire counter_r_cry_cy ;
wire empty_r_RNILLIH_S ;
wire empty_r_RNILLIH_Y ;
wire raddr_r_s_360_FCO ;
wire raddr_r_s_360_S ;
wire raddr_r_s_360_Y ;
wire waddr_r_s_361_FCO ;
wire waddr_r_s_361_S ;
wire waddr_r_s_361_Y ;
wire un7_counter_r_0_a2_0 ;
wire un16_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_0_10 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_9 ;
wire un16_counter_r_0_a2_8 ;
wire un16_counter_r_0_a2_7 ;
wire un7_counter_r_0_a2_9 ;
wire N_3996 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_53 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart0RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(N_3995_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_38_i_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart0RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart0RxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[9]  (
	.Q(Uart0RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4001_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[8]  (
	.Q(Uart0RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4002_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[7]  (
	.Q(Uart0RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4003_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[6]  (
	.Q(Uart0RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4004_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[5]  (
	.Q(Uart0RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4005_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[4]  (
	.Q(Uart0RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4006_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[3]  (
	.Q(Uart0RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4007_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[2]  (
	.Q(Uart0RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4008_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[1]  (
	.Q(Uart0RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4009_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[0]  (
	.Q(Uart0RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_52_i_0),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[12]  (
	.Q(Uart0RxFifoCount[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3998_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[11]  (
	.Q(Uart0RxFifoCount[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_3999_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[10]  (
	.Q(Uart0RxFifoCount[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4000_i),
	.EN(Uart0FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNILLIH (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILLIH_S),
	.Y(empty_r_RNILLIH_Y),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILLIH.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNIR5541[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIR5541_Y[0]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIR5541[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI2NNM1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2NNM1_Y[1]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2NNM1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIA9A92[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIA9A92_Y[2]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIA9A92[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIJSSR2[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJSSR2_Y[3]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJSSR2[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNITGFE3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNITGFE3_Y[4]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNITGFE3[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI86214[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI86214_Y[5]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI86214[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIKSKJ4[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIKSKJ4_Y[6]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIKSKJ4[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI1K765[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1K765_Y[7]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1K765[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIFCQO5[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIFCQO5_Y[8]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIFCQO5[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIU5DB6[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU5DB6_Y[9]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU5DB6[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNILTPT6[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNILTPT6_Y[10]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNILTPT6[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDM6G7[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIDM6G7_Y[11]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIDM6G7[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNI6GJ28[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNI6GJ28_Y[12]),
	.B(re_i),
	.C(Uart0RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNI6GJ28[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_360 (
	.FCO(raddr_r_s_360_FCO),
	.S(raddr_r_s_360_S),
	.Y(raddr_r_s_360_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_360.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_5[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_360_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_5[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_5[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_5[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_5[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_5[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_5[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_5[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_5[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_5[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_5[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_5[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_5[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_361 (
	.FCO(waddr_r_s_361_FCO),
	.S(waddr_r_s_361_S),
	.Y(waddr_r_s_361_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_361.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_5[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_361_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_5[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_5[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_5[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_5[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_5[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_5[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_5[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_5[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_5[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_5[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_5[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_5[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_3995_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_3995_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_3995_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_3995_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIP2N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart0RxFifoData[1])
);
defparam ram_ram_0_0_RNIP2N9.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIO1N9 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart0RxFifoData[0])
);
defparam ram_ram_0_0_RNIO1N9.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNISDMJ (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(Uart0RxFifoData[3])
);
defparam ram_ram_0_1_RNISDMJ.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNIRCMJ (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(Uart0RxFifoData[2])
);
defparam ram_ram_0_1_RNIRCMJ.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIVOLD (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(Uart0RxFifoData[5])
);
defparam ram_ram_0_2_RNIVOLD.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIUNLD (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(Uart0RxFifoData[4])
);
defparam ram_ram_0_2_RNIUNLD.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNI24LN (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(Uart0RxFifoData[7])
);
defparam ram_ram_0_3_RNI24LN.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNI13LN (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(Uart0RxFifoData[6])
);
defparam ram_ram_0_3_RNI13LN.INIT=8'hD8;
// @39:68
  CFG4 empty_r_RNIJV2T (
	.A(re_i),
	.B(we_i),
	.C(Uart0RxFifoFull),
	.D(Uart0RxFifoEmpty),
	.Y(N_38_i_i)
);
defparam empty_r_RNIJV2T.INIT=16'h0CA6;
// @39:82
  CFG2 \update.un7_counter_r_0_a2_0_0  (
	.A(counter_r_Z[3]),
	.B(counter_r_Z[13]),
	.Y(un7_counter_r_0_a2_0)
);
defparam \update.un7_counter_r_0_a2_0_0 .INIT=4'h1;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[10]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart0RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_10  (
	.A(counter_r_Z[12]),
	.B(Uart0RxFifoFull),
	.C(we_i),
	.D(counter_r_Z[13]),
	.Y(un16_counter_r_0_a2_0_10)
);
defparam \update.un16_counter_r_0_a2_0_10 .INIT=16'h0020;
// @39:89
  CFG2 full_r_RNIU9GB (
	.A(Uart0RxFifoFull),
	.B(we_i),
	.Y(N_3995_i)
);
defparam full_r_RNIU9GB.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0002;
// @39:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_4001_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_4002_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_4003_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_4004_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_4005_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_4006_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_4007_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_4008_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_4009_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_52_i_0)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[12]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[12]),
	.Y(N_3998_i)
);
defparam \count_o_RNO[12] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[11]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[11]),
	.Y(N_3999_i)
);
defparam \count_o_RNO[11] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[10]  (
	.A(Uart0RxFifoFull),
	.B(counter_r_Z[10]),
	.Y(N_4000_i)
);
defparam \count_o_RNO[10] .INIT=4'hE;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_9  (
	.A(counter_r_Z[1]),
	.B(un7_counter_r_0_a2_0),
	.C(counter_r_Z[12]),
	.D(counter_r_Z[2]),
	.Y(un7_counter_r_0_a2_9)
);
defparam \update.un7_counter_r_0_a2_9 .INIT=16'h0004;
// @39:82
  CFG4 \update.un7_counter_r_0_o2  (
	.A(we_i),
	.B(counter_r_Z[0]),
	.C(Uart0RxFifoFull),
	.D(do_read_Z),
	.Y(N_3996)
);
defparam \update.un7_counter_r_0_o2 .INIT=16'hF733;
// @39:89
  CFG3 \update.un16_counter_r_0_a2_0_13  (
	.A(un16_counter_r_0_a2_0_10),
	.B(do_read_Z),
	.C(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=8'h20;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_8),
	.B(un16_counter_r_0_a2_7),
	.C(un16_counter_r_0_a2_6),
	.D(un16_counter_r_0_a2_9),
	.Y(N_53)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_9),
	.B(N_3996),
	.C(un7_counter_r_0_a2_8),
	.D(un7_counter_r_0_a2_7),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_53),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(un16_counter_r_0_a2_0_8),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_0 */

module gated_fifo_8_13_0 (
  Uart0RxFifoData,
  Uart0RxFifoCount,
  RxData,
  Uart0RxFifoEmpty,
  Uart0RxFifoFull,
  Uart0FifoReset_i_data_i,
  ReadUart0,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
output [7:0] Uart0RxFifoData ;
output [12:0] Uart0RxFifoCount ;
input [7:0] RxData ;
output Uart0RxFifoEmpty ;
output Uart0RxFifoFull ;
input Uart0FifoReset_i_data_i ;
input ReadUart0 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Uart0RxFifoEmpty ;
wire Uart0RxFifoFull ;
wire Uart0FifoReset_i_data_i ;
wire ReadUart0 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart0),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:63
  fifo_8_13_0 fifo_i (
	.RxData(RxData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[12:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_0 */

module UartRxFifoExtClk_13_3 (
  Uart0RxFifoCount,
  Uart0RxFifoData,
  ReadUart0,
  Uart0FifoReset_i_data_i,
  Uart0RxFifoFull,
  Uart0RxFifoEmpty,
  FCCC_C0_0_GL0,
  Rxd0_i,
  UartClk0,
  Uart0FifoReset_i_arst_i
)
;
output [12:0] Uart0RxFifoCount ;
output [7:0] Uart0RxFifoData ;
input ReadUart0 ;
input Uart0FifoReset_i_data_i ;
output Uart0RxFifoFull ;
output Uart0RxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Rxd0_i ;
input UartClk0 ;
input Uart0FifoReset_i_arst_i ;
wire ReadUart0 ;
wire Uart0FifoReset_i_data_i ;
wire Uart0RxFifoFull ;
wire Uart0RxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Rxd0_i ;
wire UartClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_0 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.UartClk0(UartClk0),
	.Rxd0_i(Rxd0_i)
);
// @46:147
  IBufP2Ports_3 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:156
  gated_fifo_8_13_0 UartFifo (
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[12:0]),
	.RxData(RxData[7:0]),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.ReadUart0(ReadUart0),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_13_3 */

module fifo_8_13_1_0 (
  Uart0TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart0FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart0TxFifoFull,
  Uart0TxFifoEmpty
)
;
input [7:0] Uart0TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart0FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart0TxFifoFull ;
output Uart0TxFifoEmpty ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart0FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:0] raddr_r_Z;
wire [12:12] raddr_r_s_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNI1SMB_Y;
wire [1:1] counter_r_RNIIIOI_Y;
wire [2:2] counter_r_RNI4AQP_Y;
wire [3:3] counter_r_RNIN2S01_Y;
wire [4:4] counter_r_RNIBST71_Y;
wire [5:5] counter_r_RNI0NVE1_Y;
wire [6:6] counter_r_RNIMI1M1_Y;
wire [7:7] counter_r_RNIDF3T1_Y;
wire [8:8] counter_r_RNI5D542_Y;
wire [9:9] counter_r_RNIUB7B2_Y;
wire [10:10] counter_r_RNIVMNU2_Y;
wire [11:11] counter_r_RNI138I3_Y;
wire [13:13] counter_r_RNO_FCO_0;
wire [13:13] counter_r_RNO_Y_0;
wire [12:12] counter_r_RNI4GO54_Y;
wire [11:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y_1;
wire [11:1] raddr_r_cry_Y_4;
wire [12:12] raddr_r_s_FCO_4;
wire [12:12] raddr_r_s_Y_4;
wire [11:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_2;
wire [11:1] waddr_r_cry_Y_4;
wire [12:12] waddr_r_s_FCO_4;
wire [12:12] waddr_r_s_Y_4;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_0;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_0;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_0;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_0;
wire Uart0TxFifoEmpty_i ;
wire Uart0TxFifoFull_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_8_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIH6L4_S ;
wire empty_r_RNIH6L4_Y ;
wire raddr_r_s_358_FCO ;
wire raddr_r_s_358_S ;
wire raddr_r_s_358_Y ;
wire waddr_r_s_359_FCO ;
wire waddr_r_s_359_S ;
wire waddr_r_s_359_Y ;
wire do_write_Z ;
wire un16_counter_r_0_a2_0_3 ;
wire un16_counter_r_0_a2_11_3 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_11_4 ;
wire N_4012_10 ;
wire un16_counter_r_0_a2_0_11 ;
wire N_4012_11 ;
wire N_4010 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4012 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 empty_r_RNI6FI1 (
	.A(Uart0TxFifoEmpty),
	.Y(Uart0TxFifoEmpty_i)
);
defparam empty_r_RNI6FI1.INIT=2'h1;
  CFG1 full_r_RNIA60E (
	.A(Uart0TxFifoFull),
	.Y(Uart0TxFifoFull_i)
);
defparam full_r_RNIA60E.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart0TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart0TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart0TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart0TxFifoFull),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIH6L4 (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIH6L4_S),
	.Y(empty_r_RNIH6L4_Y),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIH6L4.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNI1SMB[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI1SMB_Y[0]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI1SMB[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIIIOI[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIIOI_Y[1]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIIOI[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI4AQP[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI4AQP_Y[2]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI4AQP[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIN2S01[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIN2S01_Y[3]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIN2S01[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIBST71[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIBST71_Y[4]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIBST71[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI0NVE1[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI0NVE1_Y[5]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI0NVE1[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIMI1M1[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIMI1M1_Y[6]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIMI1M1[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDF3T1[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIDF3T1_Y[7]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIDF3T1[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI5D542[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI5D542_Y[8]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI5D542[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUB7B2[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUB7B2_Y[9]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUB7B2[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIVMNU2[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNIVMNU2_Y[10]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNIVMNU2[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI138I3[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNI138I3_Y[11]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNI138I3[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_0[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_0[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNI4GO54[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNI4GO54_Y[12]),
	.B(re_i),
	.C(Uart0TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNI4GO54[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_358 (
	.FCO(raddr_r_s_358_FCO),
	.S(raddr_r_s_358_S),
	.Y(raddr_r_s_358_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_358.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y_1[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_358_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_4[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_4[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_4[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_4[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_4[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_4[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_4[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_4[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_4[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_4[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_4[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_4[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_4[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_359 (
	.FCO(waddr_r_s_359_FCO),
	.S(waddr_r_s_359_S),
	.Y(waddr_r_s_359_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_359.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_2[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_359_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_4[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_4[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_4[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_4[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_4[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_4[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_4[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_4[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_4[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_4[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_4[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_4[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_4[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_0[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_0[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_0[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_0[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart0TxFifoData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI3G2L[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI3G2L[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI2F2L[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI2F2L[0] .INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI6R1V (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_1_RNI6R1V.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI5Q1V (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_1_RNI5Q1V.INIT=8'hD8;
  CFG3 \ram_ram_0_2_OLDA_RNI961P[1]  (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_2_OLDA_RNI961P[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_2_OLDA_RNI851P[0]  (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_2_OLDA_RNI851P[0] .INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNICH0J[1]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(OutgoingTxByte[7])
);
defparam \ram_ram_0_3_OLDA_RNICH0J[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNIBG0J[0]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(OutgoingTxByte[6])
);
defparam \ram_ram_0_3_OLDA_RNIBG0J[0] .INIT=8'hD8;
// @39:61
  CFG3 do_count_0_x2 (
	.A(re_i),
	.B(Uart0TxFifoEmpty),
	.C(do_write_Z),
	.Y(N_8_i)
);
defparam do_count_0_x2.INIT=8'hD2;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_0_3  (
	.A(counter_r_Z[8]),
	.B(counter_r_Z[9]),
	.Y(un16_counter_r_0_a2_0_3)
);
defparam \update.un16_counter_r_0_a2_0_3 .INIT=4'h8;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_11_3  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_11_3)
);
defparam \update.un16_counter_r_0_a2_11_3 .INIT=4'h1;
// @39:60
  CFG2 do_write (
	.A(Uart0TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:59
  CFG2 do_read (
	.A(Uart0TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11_4  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_11_4)
);
defparam \update.un16_counter_r_0_a2_11_4 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_10  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[1]),
	.Y(N_4012_10)
);
defparam \update.un7_counter_r_0_a2_10 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_11  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[7]),
	.C(un16_counter_r_0_a2_0_9),
	.D(un16_counter_r_0_a2_0_3),
	.Y(un16_counter_r_0_a2_0_11)
);
defparam \update.un16_counter_r_0_a2_0_11 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[5]),
	.C(un16_counter_r_0_a2_11_4),
	.D(un16_counter_r_0_a2_11_3),
	.Y(N_4012_11)
);
defparam \update.un16_counter_r_0_a2_11 .INIT=16'h1000;
// @39:82
  CFG3 \update.un7_counter_r_0_o2  (
	.A(do_read_Z),
	.B(counter_r_Z[0]),
	.C(do_write_Z),
	.Y(N_4010)
);
defparam \update.un7_counter_r_0_o2 .INIT=8'h3B;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_13  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(un16_counter_r_0_a2_0_11),
	.D(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=16'h2000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(N_4012_11),
	.D(N_4012_10),
	.Y(N_4012)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h4000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(counter_r_Z[13]),
	.B(N_4012_10),
	.C(N_4012_11),
	.D(N_4010),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h4000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(un16_counter_r_0_a2_0_13),
	.B(do_write_Z),
	.C(N_4012),
	.D(do_read_Z),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hF0F8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_0 */

module gated_fifo_8_13_1_0 (
  OutgoingTxByte,
  Uart0TxFifoData,
  CurrentState,
  Uart0TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart0TxFifoEmpty,
  WriteUart0,
  ReadStrobe,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i,
  FifoReadAck
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart0TxFifoData ;
input [1:0] CurrentState ;
output Uart0TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart0TxFifoEmpty ;
input WriteUart0 ;
input ReadStrobe ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
output FifoReadAck ;
wire Uart0TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart0TxFifoEmpty ;
wire WriteUart0 ;
wire ReadStrobe ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire FifoReadAck ;
wire VCC ;
wire r_ack_1_sqmuxa_i_Z ;
wire GND ;
wire we_i_Z ;
wire Last_wone_i_0_sqmuxa_Z ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_i ;
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 r_ack_RNIFPMA1 (
	.A(CurrentState[0]),
	.B(Uart0TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNIFPMA1.INIT=16'h551B;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart0),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @45:63
  fifo_8_13_1_0 fifo_i (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_0 */

module IBufP2Ports_4 (
  StartTx_i,
  StartTx,
  UartTxClk0
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk0 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_4 */

module UartTx_0 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk0,
  Uart0FifoReset_i_arst_i,
  Tx0_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk0 ;
input Uart0FifoReset_i_arst_i ;
output Tx0_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk0 ;
wire Uart0FifoReset_i_arst_i ;
wire Tx0_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_Z ;
wire TxD_2_7_2_wmux_3_FCO_1 ;
wire TxD_2_7_2_wmux_3_S_1 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_1 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_1 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_1 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_1 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @40:59
  SLE TxD (
	.Q(Tx0_c),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(UartTxClk0),
	.D(StartTx_i),
	.EN(un1_busy_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_1),
	.S(TxD_2_7_2_wmux_3_S_1),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_1),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_1),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_1),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_1),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @40:97
  CFG4 txd20_RNIAKG21 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIAKG21.INIT=16'hC400;
// @40:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @40:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @40:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @40:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @40:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @40:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @40:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_Z)
);
defparam un1_busy_i.INIT=8'h12;
// @40:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_Z),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @40:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @40:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @40:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @40:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_0 */

module IBufP2Ports_5 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 O_RNI1AV62 (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNI1AV62.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_5 */

module UartTxFifoExtClk_13_3 (
  Uart0TxFifoData,
  Tx0_c,
  UartTxClk0,
  WriteUart0,
  Uart0TxFifoEmpty,
  Uart0TxFifoFull,
  ReadReq,
  WriteReq,
  Uart0ClkDivider_i_1_sqmuxa_12,
  RamBusWrnRd_i,
  RamBusCE_i,
  FCCC_C0_0_GL0,
  Uart0FifoReset_i_arst_i
)
;
input [7:0] Uart0TxFifoData ;
output Tx0_c ;
input UartTxClk0 ;
input WriteUart0 ;
output Uart0TxFifoEmpty ;
output Uart0TxFifoFull ;
output ReadReq ;
output WriteReq ;
input Uart0ClkDivider_i_1_sqmuxa_12 ;
input RamBusWrnRd_i ;
input RamBusCE_i ;
input FCCC_C0_0_GL0 ;
input Uart0FifoReset_i_arst_i ;
wire Tx0_c ;
wire UartTxClk0 ;
wire WriteUart0 ;
wire Uart0TxFifoEmpty ;
wire Uart0TxFifoFull ;
wire ReadReq ;
wire WriteReq ;
wire Uart0ClkDivider_i_1_sqmuxa_12 ;
wire RamBusWrnRd_i ;
wire RamBusCE_i ;
wire FCCC_C0_0_GL0 ;
wire Uart0FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire un1_ReadStrobe_0_sqmuxa_2_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13_Z),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(un1_ReadStrobe_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart0FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:248
  CFG2 readstrobe13 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13_Z)
);
defparam readstrobe13.INIT=4'h4;
// @48:779
  CFG3 un3_registerspacewritereq (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.C(Uart0ClkDivider_i_1_sqmuxa_12),
	.Y(WriteReq)
);
defparam un3_registerspacewritereq.INIT=8'h80;
// @48:781
  CFG3 un3_registerspacereadreq (
	.A(RamBusCE_i),
	.B(RamBusWrnRd_i),
	.C(Uart0ClkDivider_i_1_sqmuxa_12),
	.Y(ReadReq)
);
defparam un3_registerspacereadreq.INIT=8'h20;
// @47:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_ReadStrobe_0_sqmuxa_2_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:138
  gated_fifo_8_13_1_0 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.CurrentState(CurrentState_Z[1:0]),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.WriteUart0(WriteUart0),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.FifoReadAck(FifoReadAck)
);
// @47:162
  IBufP2Ports_4 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk0(UartTxClk0)
);
// @47:170
  UartTx_0 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk0(UartTxClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Tx0_c(Tx0_c)
);
// @47:182
  IBufP2Ports_5 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_13_3 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  Uart1ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk1
)
;
input [7:0] Uart1ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk1 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk1 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_1;
wire [6:1] ClkDiv_cry_Y_2;
wire [7:7] ClkDiv_s_FCO_1;
wire [7:7] ClkDiv_s_Y_1;
wire clko_i_0 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_0 ;
wire un1_terminal_count_cry_0_Y_0 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_0 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_0 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_0 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_0 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_0 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_0 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_1 ;
wire clkdiv15_cry_0_Y_1 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_1 ;
wire clkdiv15_cry_1_Y_1 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_1 ;
wire clkdiv15_cry_2_Y_1 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_1 ;
wire clkdiv15_cry_3_Y_1 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_1 ;
wire clkdiv15_cry_4_Y_1 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_1 ;
wire clkdiv15_cry_5_Y_1 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_1 ;
wire clkdiv15_cry_6_Y_1 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_1 ;
wire clkdiv15_cry_7_Y_1 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_1 ;
wire clko_i3_cry_0_Y_1 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_1 ;
wire clko_i3_cry_1_Y_1 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_1 ;
wire clko_i3_cry_2_Y_1 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_1 ;
wire clko_i3_cry_3_Y_1 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_1 ;
wire clko_i3_cry_4_Y_1 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_1 ;
wire clko_i3_cry_5_Y_1 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_1 ;
wire clko_i3_cry_6_Y_1 ;
wire clko_i3_cry_7_S_1 ;
wire clko_i3_cry_7_Y_1 ;
wire ClkDiv_s_346_FCO ;
wire ClkDiv_s_346_S ;
wire ClkDiv_s_346_Y ;
  CLKINT clko_i_RNI6TMC (
	.Y(UartClk1),
	.A(clko_i_0)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @34:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_0),
	.Y(un1_terminal_count_cry_0_Y_0),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_0),
	.B(Uart1ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_0),
	.B(Uart1ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_0),
	.B(Uart1ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_0),
	.B(Uart1ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_0),
	.B(Uart1ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_0),
	.B(Uart1ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_1),
	.Y(clkdiv15_cry_0_Y_1),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_1),
	.Y(clkdiv15_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_1),
	.Y(clkdiv15_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_1),
	.Y(clkdiv15_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_1),
	.Y(clkdiv15_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_1),
	.Y(clkdiv15_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_1),
	.Y(clkdiv15_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_1),
	.Y(clkdiv15_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart1ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_1),
	.Y(clko_i3_cry_0_Y_1),
	.B(Uart1ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_1),
	.Y(clko_i3_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_1),
	.Y(clko_i3_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_1),
	.Y(clko_i3_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_1),
	.Y(clko_i3_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_1),
	.Y(clko_i3_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_1),
	.Y(clko_i3_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_1),
	.Y(clko_i3_cry_7_Y_1),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @34:57
  ARI1 ClkDiv_s_346 (
	.FCO(ClkDiv_s_346_FCO),
	.S(ClkDiv_s_346_S),
	.Y(ClkDiv_s_346_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_346.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_1[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_346_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_2[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_2[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_2[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_2[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_2[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_1[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_1[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_2[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 (
  SUM_4_0,
  ClkDiv,
  SUM_3_0,
  UartClk1,
  shot_i_arst_i,
  CO0_4,
  UartTxClk1
)
;
input SUM_4_0 ;
output [2:1] ClkDiv ;
input SUM_3_0 ;
input UartClk1 ;
input shot_i_arst_i ;
output CO0_4 ;
output UartTxClk1 ;
wire SUM_4_0 ;
wire SUM_3_0 ;
wire UartClk1 ;
wire shot_i_arst_i ;
wire CO0_4 ;
wire UartTxClk1 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_2;
wire div_i_0 ;
wire CO0_4_i ;
wire VCC ;
wire N_2711_i ;
wire GND ;
  CLKINT div_i_RNICMT5 (
	.Y(UartTxClk1),
	.A(div_i_0)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_4),
	.Y(CO0_4_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_0),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(N_2711_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_4_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0_4),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_4_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:67
  CFG4 \un17_clkdiv_1.SUM_2[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_4),
	.Y(SUM_2[3])
);
defparam \un17_clkdiv_1.SUM_2[3] .INIT=16'h6AAA;
// @35:55
  CFG4 \un17_clkdiv_1.N_2711_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_4),
	.Y(N_2711_i)
);
defparam \un17_clkdiv_1.N_2711_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 */

module IBufP3Ports_0 (
  Rx1_c,
  FCCC_C0_0_GL0,
  Rxd1_i
)
;
input Rx1_c ;
input FCCC_C0_0_GL0 ;
output Rxd1_i ;
wire Rx1_c ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire VCC ;
wire Temp2_0 ;
wire GND ;
wire Temp1_0 ;
// @33:48
  SLE O (
	.Q(Rxd1_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp2 (
	.Q(Temp2_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp1 (
	.Q(Temp1_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx1_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_0 */

module IBufP2Ports_0_1 (
  Rxd_i,
  Rxd1_i,
  UartClk1
)
;
output Rxd_i ;
input Rxd1_i ;
input UartClk1 ;
wire Rxd_i ;
wire Rxd1_i ;
wire UartClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Rxd1_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_1 */

module UartRxRaw_1 (
  RxData,
  Rxd_i,
  UartClk1,
  Uart1FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_0;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_0;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_2_Z ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire bitpos_4_sqmuxa_Z ;
wire bitpos_0_sqmuxa ;
wire RReg_1_sqmuxa_Z ;
wire un1_bitpos_1_sqmuxa_Z ;
wire N_60 ;
wire N_61 ;
wire CO2_0 ;
// @38:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(SUM_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(samplecnt_RNO_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartClk1),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @38:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(samplecnt_Z[3]),
	.D(samplecnt_Z[2]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0007;
// @38:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @38:69
  CFG2 RReg_1_sqmuxa_2 (
	.A(samplecnt_Z[0]),
	.B(samplecnt_Z[1]),
	.Y(RReg_1_sqmuxa_2_Z)
);
defparam RReg_1_sqmuxa_2.INIT=4'h8;
// @38:69
  CFG3 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=8'h40;
// @38:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @38:84
  CFG4 \bitpos_RNIULPM1[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNIULPM1[3] .INIT=16'h0020;
// @38:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[3]),
	.C(samplecnt_Z[0]),
	.D(samplecnt_Z[2]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h37FF;
// @38:69
  CFG4 bitpos_4_sqmuxa (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(bitpos_4_sqmuxa_Z)
);
defparam bitpos_4_sqmuxa.INIT=16'h0800;
// @38:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @38:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @38:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h0D00;
// @38:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @38:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @38:107
  CFG2 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_Z),
	.B(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=4'h6;
// @38:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @38:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @38:107
  CFG3 \un1_bitpos_1_1.SUM[1]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=8'h78;
// @38:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_0[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @38:114
  CFG3 \samplecnt_RNO[2]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[2]),
	.C(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_0[2])
);
defparam \samplecnt_RNO[2] .INIT=8'h14;
// @38:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @38:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @38:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @38:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @38:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @38:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @38:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @38:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @38:107
  CFG4 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=16'h8000;
// @38:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[3]),
	.C(bitpos_0_sqmuxa),
	.D(RReg_1_sqmuxa_2_Z),
	.Y(samplecnt_RNO_0[3])
);
defparam \samplecnt_RNO[3] .INIT=16'h060C;
// @38:107
  CFG4 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[0]),
	.B(bitpos_4_sqmuxa_Z),
	.C(bitpos_Z[2]),
	.D(bitpos_Z[1]),
	.Y(SUM_0[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=16'h78F0;
// @38:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @38:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @38:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_1 */

module UartRxExtClk_1 (
  RxData,
  RxComplete,
  Uart1FifoReset_i_arst_i,
  UartClk1,
  Rxd1_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart1FifoReset_i_arst_i ;
input UartClk1 ;
input Rxd1_i ;
wire RxComplete ;
wire Uart1FifoReset_i_arst_i ;
wire UartClk1 ;
wire Rxd1_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_1 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1)
);
// @44:88
  UartRxRaw_1 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_1 */

module IBufP2Ports_6 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_6 */

module fifo_8_13_1_1 (
  RxData,
  Uart1RxFifoCount,
  Uart1RxFifoData,
  we_i,
  re_i,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1RxFifoFull
)
;
input [7:0] RxData ;
output [12:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input we_i ;
input re_i ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1RxFifoFull ;
wire we_i ;
wire re_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1RxFifoFull ;
wire [12:0] raddr_r_Z;
wire [11:0] raddr_r_s;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:12] raddr_r_s_Z;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:12] count_o_3;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNI0FS51_Y;
wire [1:1] counter_r_RNIA3MQ1_Y;
wire [2:2] counter_r_RNILOFF2_Y;
wire [3:3] counter_r_RNI1F943_Y;
wire [4:4] counter_r_RNIE63P3_Y;
wire [5:5] counter_r_RNISUSD4_Y;
wire [6:6] counter_r_RNIBOM25_Y;
wire [7:7] counter_r_RNIRIGN5_Y;
wire [8:8] counter_r_RNICEAC6_Y;
wire [9:9] counter_r_RNIUA417_Y;
wire [10:10] counter_r_RNIO6LS7_Y;
wire [11:11] counter_r_RNIJ36O8_Y;
wire [13:13] counter_r_RNO_FCO_1;
wire [13:13] counter_r_RNO_Y_1;
wire [12:12] counter_r_RNIF1NJ9_Y;
wire [11:1] raddr_r_cry_Z;
wire [11:1] raddr_r_cry_Y_3;
wire [12:12] raddr_r_s_FCO_3;
wire [12:12] raddr_r_s_Y_3;
wire [11:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_1;
wire [11:1] waddr_r_cry_Y_3;
wire [12:12] waddr_r_s_FCO_3;
wire [12:12] waddr_r_s_Y_3;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_1;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_1;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_1;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_1;
wire Uart1RxFifoFull_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_32_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_4019_i ;
wire N_4020_i ;
wire N_4021_i ;
wire N_4022_i ;
wire N_4023_i ;
wire N_4024_i ;
wire N_4025_i ;
wire N_4026_i ;
wire N_4027_i ;
wire N_4028_i ;
wire N_4017_i ;
wire N_4018_i ;
wire counter_r_cry_cy ;
wire empty_r_RNINR2H_S ;
wire empty_r_RNINR2H_Y ;
wire raddr_r_s_356_FCO ;
wire raddr_r_s_356_S ;
wire raddr_r_s_356_Y ;
wire waddr_r_s_357_FCO ;
wire waddr_r_s_357_S ;
wire waddr_r_s_357_Y ;
wire do_write_Z ;
wire un16_counter_r_0_a2_0_6 ;
wire un16_counter_r_0_a2_11_3 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_11_4 ;
wire N_4029_10 ;
wire N_4029_11 ;
wire N_4015 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4029 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 full_r_RNITS5E (
	.A(Uart1RxFifoFull),
	.Y(Uart1RxFifoFull_i)
);
defparam full_r_RNITS5E.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart1RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1RxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart1RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart1RxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[9]  (
	.Q(Uart1RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4019_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[8]  (
	.Q(Uart1RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4020_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[7]  (
	.Q(Uart1RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4021_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[6]  (
	.Q(Uart1RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4022_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[5]  (
	.Q(Uart1RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4023_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[4]  (
	.Q(Uart1RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4024_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[3]  (
	.Q(Uart1RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4025_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[2]  (
	.Q(Uart1RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4026_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[1]  (
	.Q(Uart1RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4027_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[0]  (
	.Q(Uart1RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4028_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[12]  (
	.Q(Uart1RxFifoCount[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(count_o_3[12]),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[11]  (
	.Q(Uart1RxFifoCount[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4017_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[10]  (
	.Q(Uart1RxFifoCount[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4018_i),
	.EN(Uart1FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNINR2H (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNINR2H_S),
	.Y(empty_r_RNINR2H_Y),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNINR2H.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNI0FS51[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI0FS51_Y[0]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI0FS51[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIA3MQ1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIA3MQ1_Y[1]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIA3MQ1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNILOFF2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNILOFF2_Y[2]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNILOFF2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI1F943[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI1F943_Y[3]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI1F943[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIE63P3[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIE63P3_Y[4]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIE63P3[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNISUSD4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNISUSD4_Y[5]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNISUSD4[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIBOM25[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIBOM25_Y[6]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIBOM25[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIRIGN5[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIRIGN5_Y[7]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIRIGN5[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNICEAC6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNICEAC6_Y[8]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNICEAC6[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUA417[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUA417_Y[9]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUA417[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIO6LS7[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNIO6LS7_Y[10]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNIO6LS7[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIJ36O8[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIJ36O8_Y[11]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIJ36O8[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_1[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_1[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIF1NJ9[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIF1NJ9_Y[12]),
	.B(re_i),
	.C(Uart1RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIF1NJ9[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_356 (
	.FCO(raddr_r_s_356_FCO),
	.S(raddr_r_s_356_S),
	.Y(raddr_r_s_356_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_356.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_3[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_356_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_3[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_3[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_3[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_3[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_3[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_3[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_3[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_3[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_3[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_3[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_3[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_3[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_357 (
	.FCO(waddr_r_s_357_FCO),
	.S(waddr_r_s_357_S),
	.Y(waddr_r_s_357_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_357.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_1[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_357_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_3[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_3[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_3[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_3[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_3[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_3[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_3[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_3[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_3[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_3[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_3[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_3[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_3[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_1[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_1[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_1[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_1[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIS1R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart1RxFifoData[1])
);
defparam ram_ram_0_0_RNIS1R61.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIR0R61 (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart1RxFifoData[0])
);
defparam ram_ram_0_0_RNIR0R61.INIT=8'hD8;
  CFG3 \ram_ram_0_1_OLDA_RNIVCQG[1]  (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(Uart1RxFifoData[3])
);
defparam \ram_ram_0_1_OLDA_RNIVCQG[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_1_OLDA_RNIUBQG[0]  (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(Uart1RxFifoData[2])
);
defparam \ram_ram_0_1_OLDA_RNIUBQG[0] .INIT=8'hD8;
  CFG3 ram_ram_0_2_RNI2OPQ (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(Uart1RxFifoData[5])
);
defparam ram_ram_0_2_RNI2OPQ.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNI1NPQ (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(Uart1RxFifoData[4])
);
defparam ram_ram_0_2_RNI1NPQ.INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNI53PK[1]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(Uart1RxFifoData[7])
);
defparam \ram_ram_0_3_OLDA_RNI53PK[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNI42PK[0]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(Uart1RxFifoData[6])
);
defparam \ram_ram_0_3_OLDA_RNI42PK[0] .INIT=8'hD8;
// @39:61
  CFG3 do_count_0_x2 (
	.A(we_i),
	.B(Uart1RxFifoFull),
	.C(do_read_Z),
	.Y(N_32_i)
);
defparam do_count_0_x2.INIT=8'hD2;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_0_6  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[13]),
	.Y(un16_counter_r_0_a2_0_6)
);
defparam \update.un16_counter_r_0_a2_0_6 .INIT=4'h2;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_11_3  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[5]),
	.Y(un16_counter_r_0_a2_11_3)
);
defparam \update.un16_counter_r_0_a2_11_3 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart1RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:60
  CFG2 do_write (
	.A(Uart1RxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:76
  CFG2 \update.count_o_3[12]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[12]),
	.Y(count_o_3[12])
);
defparam \update.count_o_3[12] .INIT=4'hE;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[10]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11_4  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[9]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_11_4)
);
defparam \update.un16_counter_r_0_a2_11_4 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_10  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[1]),
	.Y(N_4029_10)
);
defparam \update.un7_counter_r_0_a2_10 .INIT=16'h0001;
// @39:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_4019_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_4020_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_4021_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_4022_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_4023_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_4024_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_4025_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_4026_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_4027_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_4028_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[11]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[11]),
	.Y(N_4017_i)
);
defparam \count_o_RNO[11] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[10]  (
	.A(Uart1RxFifoFull),
	.B(counter_r_Z[10]),
	.Y(N_4018_i)
);
defparam \count_o_RNO[10] .INIT=4'hE;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[7]),
	.C(un16_counter_r_0_a2_11_4),
	.D(un16_counter_r_0_a2_11_3),
	.Y(N_4029_11)
);
defparam \update.un16_counter_r_0_a2_11 .INIT=16'h1000;
// @39:82
  CFG3 \update.un7_counter_r_0_o2  (
	.A(counter_r_Z[0]),
	.B(do_read_Z),
	.C(do_write_Z),
	.Y(N_4015)
);
defparam \update.un7_counter_r_0_o2 .INIT=8'h5D;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_13  (
	.A(un16_counter_r_0_a2_0_8),
	.B(un16_counter_r_0_a2_0_6),
	.C(do_read_Z),
	.D(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=16'h0800;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(N_4029_11),
	.D(N_4029_10),
	.Y(N_4029)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h4000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(counter_r_Z[13]),
	.B(N_4029_10),
	.C(N_4029_11),
	.D(N_4015),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h4000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4029),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(do_write_Z),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_1 */

module gated_fifo_8_13_1_1 (
  Uart1RxFifoData,
  Uart1RxFifoCount,
  RxData,
  Uart1RxFifoFull,
  Uart1RxFifoEmpty,
  Uart1FifoReset_i_data_i,
  ReadUart1,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
output [7:0] Uart1RxFifoData ;
output [12:0] Uart1RxFifoCount ;
input [7:0] RxData ;
output Uart1RxFifoFull ;
output Uart1RxFifoEmpty ;
input Uart1FifoReset_i_data_i ;
input ReadUart1 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Uart1RxFifoFull ;
wire Uart1RxFifoEmpty ;
wire Uart1FifoReset_i_data_i ;
wire ReadUart1 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart1),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:63
  fifo_8_13_1_1 fifo_i (
	.RxData(RxData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[12:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1RxFifoFull(Uart1RxFifoFull)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_1 */

module UartRxFifoExtClk_13_2 (
  Uart1RxFifoCount,
  Uart1RxFifoData,
  ReadUart1,
  Uart1FifoReset_i_data_i,
  Uart1RxFifoEmpty,
  Uart1RxFifoFull,
  FCCC_C0_0_GL0,
  Rxd1_i,
  UartClk1,
  Uart1FifoReset_i_arst_i
)
;
output [12:0] Uart1RxFifoCount ;
output [7:0] Uart1RxFifoData ;
input ReadUart1 ;
input Uart1FifoReset_i_data_i ;
output Uart1RxFifoEmpty ;
output Uart1RxFifoFull ;
input FCCC_C0_0_GL0 ;
input Rxd1_i ;
input UartClk1 ;
input Uart1FifoReset_i_arst_i ;
wire ReadUart1 ;
wire Uart1FifoReset_i_data_i ;
wire Uart1RxFifoEmpty ;
wire Uart1RxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Rxd1_i ;
wire UartClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_1 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.UartClk1(UartClk1),
	.Rxd1_i(Rxd1_i)
);
// @46:147
  IBufP2Ports_6 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:156
  gated_fifo_8_13_1_1 UartFifo (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[12:0]),
	.RxData(RxData[7:0]),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.ReadUart1(ReadUart1),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_13_2 */

module fifo_8_13_1_2 (
  Uart1TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart1FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart1TxFifoFull,
  Uart1TxFifoEmpty
)
;
input [7:0] Uart1TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart1FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart1TxFifoFull ;
output Uart1TxFifoEmpty ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart1FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart1TxFifoFull ;
wire Uart1TxFifoEmpty ;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:0] raddr_r_Z;
wire [12:12] raddr_r_s_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNI6F551_Y;
wire [1:1] counter_r_RNIQENV1_Y;
wire [2:2] counter_r_RNIFF9Q2_Y;
wire [3:3] counter_r_RNI5HRK3_Y;
wire [4:4] counter_r_RNISJDF4_Y;
wire [5:5] counter_r_RNIKNV95_Y;
wire [6:6] counter_r_RNIDSH46_Y;
wire [7:7] counter_r_RNI724V6_Y;
wire [8:8] counter_r_RNI29MP7_Y;
wire [9:9] counter_r_RNIUG8K8_Y;
wire [10:10] counter_r_RNI268D9_Y;
wire [11:11] counter_r_RNI7S76A_Y;
wire [13:13] counter_r_RNO_FCO_2;
wire [13:13] counter_r_RNO_Y_2;
wire [12:12] counter_r_RNIDJ7VA_Y;
wire [11:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y_0;
wire [11:1] raddr_r_cry_Y_2;
wire [12:12] raddr_r_s_FCO_2;
wire [12:12] raddr_r_s_Y_2;
wire [11:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y_0;
wire [11:1] waddr_r_cry_Y_2;
wire [12:12] waddr_r_s_FCO_2;
wire [12:12] waddr_r_s_Y_2;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_2;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_2;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_2;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_2;
wire Uart1TxFifoEmpty_i ;
wire Uart1TxFifoFull_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire do_count_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNIJGJA_S ;
wire empty_r_RNIJGJA_Y ;
wire raddr_r_s_354_FCO ;
wire raddr_r_s_354_S ;
wire raddr_r_s_354_Y ;
wire waddr_r_s_355_FCO ;
wire waddr_r_s_355_S ;
wire waddr_r_s_355_Y ;
wire do_write_Z ;
wire un14_counter_r_3 ;
wire un5_counter_r_7 ;
wire un5_counter_r_2 ;
wire un5_counter_r_1 ;
wire un19_counter_r_1 ;
wire un14_counter_r_9 ;
wire un14_counter_r_7 ;
wire un19_counter_r_2_0_1 ;
wire un9_counter_r_0 ;
wire un9_counter_r_9 ;
wire un14_counter_r_11 ;
wire un5_counter_r_6_0 ;
wire un14_counter_r_13 ;
wire un19_counter_r ;
wire un9_counter_r ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 empty_r_RNI79O3 (
	.A(Uart1TxFifoEmpty),
	.Y(Uart1TxFifoEmpty_i)
);
defparam empty_r_RNI79O3.INIT=2'h1;
  CFG1 full_r_RNIBVC3 (
	.A(Uart1TxFifoFull),
	.Y(Uart1TxFifoFull_i)
);
defparam full_r_RNIBVC3.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart1TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart1TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart1TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart1TxFifoFull),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIJGJA (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIJGJA_S),
	.Y(empty_r_RNIJGJA_Y),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIJGJA.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNI6F551[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI6F551_Y[0]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI6F551[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIQENV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQENV1_Y[1]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQENV1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIFF9Q2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIFF9Q2_Y[2]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIFF9Q2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI5HRK3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNI5HRK3_Y[3]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNI5HRK3[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNISJDF4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNISJDF4_Y[4]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNISJDF4[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIKNV95[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIKNV95_Y[5]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIKNV95[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDSH46[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNIDSH46_Y[6]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNIDSH46[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI724V6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI724V6_Y[7]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI724V6[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI29MP7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI29MP7_Y[8]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI29MP7[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUG8K8[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUG8K8_Y[9]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUG8K8[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI268D9[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNI268D9_Y[10]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNI268D9[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI7S76A[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNI7S76A_Y[11]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNI7S76A[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_2[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_2[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIDJ7VA[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIDJ7VA_Y[12]),
	.B(re_i),
	.C(Uart1TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIDJ7VA[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_354 (
	.FCO(raddr_r_s_354_FCO),
	.S(raddr_r_s_354_S),
	.Y(raddr_r_s_354_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_354.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y_0[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_354_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_2[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_2[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_2[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_2[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_2[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_2[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_2[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_2[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_2[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_2[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_2[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_2[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_2[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_355 (
	.FCO(waddr_r_s_355_FCO),
	.S(waddr_r_s_355_S),
	.Y(waddr_r_s_355_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_355.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y_0[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_355_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_2[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_2[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_2[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_2[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_2[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_2[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_2[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_2[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_2[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_2[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_2[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_2[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_2[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_2[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_2[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_2[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_2[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart1TxFifoData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI6L79[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam \ram_ram_0_0_OLDA_RNI6L79[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI5K79[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam \ram_ram_0_0_OLDA_RNI5K79[0] .INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI907J (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_1_RNI907J.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI8V6J (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_1_RNI8V6J.INIT=8'hD8;
  CFG3 \ram_ram_0_2_OLDA_RNICB6D[1]  (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(OutgoingTxByte[5])
);
defparam \ram_ram_0_2_OLDA_RNICB6D[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_2_OLDA_RNIBA6D[0]  (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(OutgoingTxByte[4])
);
defparam \ram_ram_0_2_OLDA_RNIBA6D[0] .INIT=8'hD8;
  CFG3 ram_ram_0_3_RNIFM5N (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_3_RNIFM5N.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNIEL5N (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_3_RNIEL5N.INIT=8'hD8;
// @39:61
  CFG3 do_count (
	.A(we_i),
	.B(Uart1TxFifoFull),
	.C(do_read_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=8'hD2;
// @39:89
  CFG2 \update.un14_counter_r_3  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[8]),
	.Y(un14_counter_r_3)
);
defparam \update.un14_counter_r_3 .INIT=4'h8;
// @39:82
  CFG2 \update.un5_counter_r_7  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[3]),
	.Y(un5_counter_r_7)
);
defparam \update.un5_counter_r_7 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart1TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:60
  CFG2 do_write (
	.A(Uart1TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:82
  CFG4 \update.un5_counter_r_2  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un5_counter_r_2)
);
defparam \update.un5_counter_r_2 .INIT=16'h0001;
// @39:82
  CFG4 \update.un5_counter_r_1  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un5_counter_r_1)
);
defparam \update.un5_counter_r_1 .INIT=16'h0100;
// @39:89
  CFG4 \update.un19_counter_r_1  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un19_counter_r_1)
);
defparam \update.un19_counter_r_1 .INIT=16'h0002;
// @39:89
  CFG4 \update.un14_counter_r_9  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[1]),
	.Y(un14_counter_r_9)
);
defparam \update.un14_counter_r_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un14_counter_r_7  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[12]),
	.Y(un14_counter_r_7)
);
defparam \update.un14_counter_r_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un19_counter_r_2_0_1  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un19_counter_r_2_0_1)
);
defparam \update.un19_counter_r_2_0_1 .INIT=16'h0001;
// @39:82
  CFG4 \update.un5_counter_r_4_0  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un9_counter_r_0)
);
defparam \update.un5_counter_r_4_0 .INIT=16'h0001;
// @39:89
  CFG4 \update.un19_counter_r_9  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[6]),
	.Y(un9_counter_r_9)
);
defparam \update.un19_counter_r_9 .INIT=16'h0001;
// @39:89
  CFG4 \update.un14_counter_r_11  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[6]),
	.C(un14_counter_r_3),
	.D(un14_counter_r_9),
	.Y(un14_counter_r_11)
);
defparam \update.un14_counter_r_11 .INIT=16'h8000;
// @39:82
  CFG4 \update.un5_counter_r_6_0  (
	.A(un5_counter_r_7),
	.B(un5_counter_r_1),
	.C(do_read_Z),
	.D(do_write_Z),
	.Y(un5_counter_r_6_0)
);
defparam \update.un5_counter_r_6_0 .INIT=16'h0080;
// @39:89
  CFG4 \update.un14_counter_r_13  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(un14_counter_r_11),
	.D(un14_counter_r_7),
	.Y(un14_counter_r_13)
);
defparam \update.un14_counter_r_13 .INIT=16'h2000;
// @39:89
  CFG4 \update.un19_counter_r  (
	.A(un19_counter_r_2_0_1),
	.B(un19_counter_r_1),
	.C(un5_counter_r_7),
	.D(un9_counter_r_9),
	.Y(un19_counter_r)
);
defparam \update.un19_counter_r .INIT=16'h8000;
// @39:82
  CFG4 \update.un9_counter_r  (
	.A(un19_counter_r_2_0_1),
	.B(un9_counter_r_9),
	.C(un9_counter_r_0),
	.D(un5_counter_r_7),
	.Y(un9_counter_r)
);
defparam \update.un9_counter_r .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r  (
	.A(do_write_Z),
	.B(un19_counter_r),
	.C(do_read_Z),
	.D(un14_counter_r_13),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hCECC;
// @39:82
  CFG4 \update.un7_counter_r  (
	.A(un9_counter_r),
	.B(un5_counter_r_6_0),
	.C(un5_counter_r_2),
	.D(un9_counter_r_0),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_2 */

module gated_fifo_8_13_1_2 (
  OutgoingTxByte,
  Uart1TxFifoData,
  CurrentState,
  Uart1TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart1TxFifoEmpty,
  WriteUart1,
  ReadStrobe,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i,
  FifoReadAck
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart1TxFifoData ;
input [1:0] CurrentState ;
output Uart1TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart1TxFifoEmpty ;
input WriteUart1 ;
input ReadStrobe ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
output FifoReadAck ;
wire Uart1TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart1TxFifoEmpty ;
wire WriteUart1 ;
wire ReadStrobe ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire FifoReadAck ;
wire VCC ;
wire r_ack_1_sqmuxa_i_Z ;
wire GND ;
wire we_i_Z ;
wire Last_wone_i_0_sqmuxa_Z ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_i ;
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 r_ack_RNIJ4MG (
	.A(CurrentState[0]),
	.B(Uart1TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNIJ4MG.INIT=16'h551B;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @45:63
  fifo_8_13_1_2 fifo_i (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_2 */

module IBufP2Ports_14_3 (
  StartTx_i,
  StartTx,
  UartTxClk1
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk1 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk1 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk1),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_3 */

module UartTx_1 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk1,
  Uart1FifoReset_i_arst_i,
  Tx1_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk1 ;
input Uart1FifoReset_i_arst_i ;
output Tx1_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk1 ;
wire Uart1FifoReset_i_arst_i ;
wire Tx1_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_0 ;
wire TxD_2_7_2_wmux_3_FCO_0 ;
wire TxD_2_7_2_wmux_3_S_0 ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S_0 ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S_0 ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S_0 ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_wmux_S_0 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @40:59
  SLE TxD (
	.Q(Tx1_c),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(UartTxClk1),
	.D(StartTx_i),
	.EN(un1_busy_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO_0),
	.S(TxD_2_7_2_wmux_3_S_0),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S_0),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S_0),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S_0),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_wmux_S_0),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @40:97
  CFG4 txd20_RNIE4H8 (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIE4H8.INIT=16'hC400;
// @40:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @40:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @40:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @40:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @40:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @40:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @40:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_0)
);
defparam un1_busy_i.INIT=8'h12;
// @40:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_0),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @40:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @40:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @40:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @40:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_1 */

module IBufP2Ports_7 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 O_RNI8A2T (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNI8A2T.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_7 */

module UartTxFifoExtClk_13_2 (
  Uart1TxFifoData,
  Tx1_c,
  UartTxClk1,
  WriteUart1,
  Uart1TxFifoEmpty,
  Uart1TxFifoFull,
  FCCC_C0_0_GL0,
  Uart1FifoReset_i_arst_i
)
;
input [7:0] Uart1TxFifoData ;
output Tx1_c ;
input UartTxClk1 ;
input WriteUart1 ;
output Uart1TxFifoEmpty ;
output Uart1TxFifoFull ;
input FCCC_C0_0_GL0 ;
input Uart1FifoReset_i_arst_i ;
wire Tx1_c ;
wire UartTxClk1 ;
wire WriteUart1 ;
wire Uart1TxFifoEmpty ;
wire Uart1TxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Uart1FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire un1_ReadStrobe_0_sqmuxa_2_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13_Z),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(un1_ReadStrobe_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart1FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:248
  CFG2 readstrobe13 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13_Z)
);
defparam readstrobe13.INIT=4'h4;
// @47:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_ReadStrobe_0_sqmuxa_2_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:138
  gated_fifo_8_13_1_2 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.CurrentState(CurrentState_Z[1:0]),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.WriteUart1(WriteUart1),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.FifoReadAck(FifoReadAck)
);
// @47:162
  IBufP2Ports_14_3 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk1(UartTxClk1)
);
// @47:170
  UartTx_1 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk1(UartTxClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Tx1_c(Tx1_c)
);
// @47:182
  IBufP2Ports_7 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_13_2 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  Uart2ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk2
)
;
input [7:0] Uart2ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk2 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk2 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y_0;
wire [6:1] ClkDiv_cry_Y_1;
wire [7:7] ClkDiv_s_FCO_0;
wire [7:7] ClkDiv_s_Y_0;
wire clko_i_1 ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_1 ;
wire un1_terminal_count_cry_0_Y_1 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_1 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_1 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_1 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_1 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_1 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_1 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_0 ;
wire clkdiv15_cry_0_Y_0 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_0 ;
wire clkdiv15_cry_1_Y_0 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_0 ;
wire clkdiv15_cry_2_Y_0 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_0 ;
wire clkdiv15_cry_3_Y_0 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_0 ;
wire clkdiv15_cry_4_Y_0 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_0 ;
wire clkdiv15_cry_5_Y_0 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_0 ;
wire clkdiv15_cry_6_Y_0 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_0 ;
wire clkdiv15_cry_7_Y_0 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S_0 ;
wire clko_i3_cry_0_Y_0 ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S_0 ;
wire clko_i3_cry_1_Y_0 ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S_0 ;
wire clko_i3_cry_2_Y_0 ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S_0 ;
wire clko_i3_cry_3_Y_0 ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S_0 ;
wire clko_i3_cry_4_Y_0 ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S_0 ;
wire clko_i3_cry_5_Y_0 ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S_0 ;
wire clko_i3_cry_6_Y_0 ;
wire clko_i3_cry_7_S_0 ;
wire clko_i3_cry_7_Y_0 ;
wire ClkDiv_s_345_FCO ;
wire ClkDiv_s_345_S ;
wire ClkDiv_s_345_Y ;
  CLKINT clko_i_RNI7FG1 (
	.Y(UartClk2),
	.A(clko_i_1)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @34:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_1),
	.Y(un1_terminal_count_cry_0_Y_1),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_1),
	.B(Uart2ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_1),
	.B(Uart2ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_1),
	.B(Uart2ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_1),
	.B(Uart2ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_1),
	.B(Uart2ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_1),
	.B(Uart2ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_0),
	.Y(clkdiv15_cry_0_Y_0),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_0),
	.Y(clkdiv15_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_0),
	.Y(clkdiv15_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_0),
	.Y(clkdiv15_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_0),
	.Y(clkdiv15_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_0),
	.Y(clkdiv15_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_0),
	.Y(clkdiv15_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_0),
	.Y(clkdiv15_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart2ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S_0),
	.Y(clko_i3_cry_0_Y_0),
	.B(Uart2ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S_0),
	.Y(clko_i3_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S_0),
	.Y(clko_i3_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S_0),
	.Y(clko_i3_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S_0),
	.Y(clko_i3_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S_0),
	.Y(clko_i3_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S_0),
	.Y(clko_i3_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S_0),
	.Y(clko_i3_cry_7_Y_0),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @34:57
  ARI1 ClkDiv_s_345 (
	.FCO(ClkDiv_s_345_FCO),
	.S(ClkDiv_s_345_S),
	.Y(ClkDiv_s_345_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_345.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y_0[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_345_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_1[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_1[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_1[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_1[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_1[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO_0[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y_0[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_1[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 (
  SUM_3_0,
  ClkDiv,
  SUM_2_0,
  UartClk2,
  shot_i_arst_i,
  CO0_3,
  UartTxClk2
)
;
input SUM_3_0 ;
output [2:1] ClkDiv ;
input SUM_2_0 ;
input UartClk2 ;
input shot_i_arst_i ;
output CO0_3 ;
output UartTxClk2 ;
wire SUM_3_0 ;
wire SUM_2_0 ;
wire UartClk2 ;
wire shot_i_arst_i ;
wire CO0_3 ;
wire UartTxClk2 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_1;
wire div_i_1 ;
wire CO0_3_i ;
wire VCC ;
wire N_2706_i ;
wire GND ;
  CLKINT div_i_RNID994 (
	.Y(UartTxClk2),
	.A(div_i_1)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_3),
	.Y(CO0_3_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_1),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(N_2706_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0_3),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:67
  CFG4 \un17_clkdiv_1.SUM_1[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(SUM_1[3])
);
defparam \un17_clkdiv_1.SUM_1[3] .INIT=16'h6AAA;
// @35:55
  CFG4 \un17_clkdiv_1.N_2706_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_3),
	.Y(N_2706_i)
);
defparam \un17_clkdiv_1.N_2706_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 */

module IBufP3Ports_1 (
  Rxd2_i,
  Rx2_c,
  FCCC_C0_0_GL0
)
;
output Rxd2_i ;
input Rx2_c ;
input FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire Rx2_c ;
wire FCCC_C0_0_GL0 ;
wire Temp2_1 ;
wire VCC ;
wire Temp1_1 ;
wire GND ;
// @33:48
  SLE Temp2 (
	.Q(Temp2_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE Temp1 (
	.Q(Temp1_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Rx2_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @33:48
  SLE O (
	.Q(Rxd2_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp2_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP3Ports_1 */

module IBufP2Ports_0_2 (
  Rxd_i,
  Rxd2_i,
  UartClk2
)
;
output Rxd_i ;
input Rxd2_i ;
input UartClk2 ;
wire Rxd_i ;
wire Rxd2_i ;
wire UartClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Rxd2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Rxd_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_0_2 */

module UartRxRaw_2 (
  RxData,
  Rxd_i,
  UartClk2,
  Uart2FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input Rxd_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
output RxComplete ;
wire Rxd_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [3:0] bitpos_Z;
wire [3:1] bitpos_10;
wire [2:2] SUM_1;
wire [0:0] bitpos_10_Z;
wire [3:0] samplecnt_Z;
wire [3:1] samplecnt_RNO_1;
wire VCC ;
wire RxAv_5 ;
wire un1_enable_i ;
wire GND ;
wire RReg_1 ;
wire DataO_0_sqmuxa_Z ;
wire CO0_i ;
wire RReg_8 ;
wire RReg_7 ;
wire RReg_6 ;
wire RReg_5 ;
wire RReg_4 ;
wire RReg_3 ;
wire RReg_2 ;
wire bitpos_0_sqmuxa ;
wire un18_enable ;
wire un11_enable ;
wire bitpos_3_sqmuxa_Z ;
wire CO2 ;
wire RReg_1_sqmuxa_1_Z ;
wire bitpos_4_sqmuxa_2_Z ;
wire bitpos_1_sqmuxa ;
wire un21_enable ;
wire RReg_1_sqmuxa_Z ;
wire un1_bitpos_1_sqmuxa_Z ;
wire CO0 ;
wire N_60 ;
wire N_61 ;
wire CO1 ;
wire CO2_0 ;
// @38:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RxAv_5),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[7]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[6]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[5]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[4]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[3]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[2]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[1]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(RReg_Z[0]),
	.EN(DataO_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(SUM_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(bitpos_10_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(samplecnt_RNO_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[0]  (
	.Q(samplecnt_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartClk2),
	.D(Rxd_i),
	.EN(RReg_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:114
  CFG4 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(samplecnt_Z[0]),
	.Y(samplecnt_RNO_1[2])
);
defparam \samplecnt_RNO[2] .INIT=16'h060C;
// @38:69
  CFG4 bitpos_3_sqmuxa (
	.A(Rxd_i),
	.B(un18_enable),
	.C(un11_enable),
	.D(RxAv_5),
	.Y(bitpos_3_sqmuxa_Z)
);
defparam bitpos_3_sqmuxa.INIT=16'hF400;
// @38:100
  CFG2 \RxProc.un29_enable_1.CO2  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[2]),
	.Y(CO2)
);
defparam \RxProc.un29_enable_1.CO2 .INIT=4'h1;
// @38:69
  CFG4 RReg_1_sqmuxa_1 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(RReg_1_sqmuxa_1_Z)
);
defparam RReg_1_sqmuxa_1.INIT=16'h4000;
// @38:69
  CFG4 bitpos_4_sqmuxa_2 (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(bitpos_4_sqmuxa_2_Z)
);
defparam bitpos_4_sqmuxa_2.INIT=16'h8000;
// @38:92
  CFG4 \RxProc.un18_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un18_enable)
);
defparam \RxProc.un18_enable_1.CO3 .INIT=16'h777F;
// @38:85
  CFG4 \RxProc.un11_enable_1.CO3  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(samplecnt_Z[1]),
	.D(samplecnt_Z[0]),
	.Y(un11_enable)
);
defparam \RxProc.un11_enable_1.CO3 .INIT=16'h0111;
// @38:84
  CFG4 \bitpos_RNI26KU[3]  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(RxAv_5)
);
defparam \bitpos_RNI26KU[3] .INIT=16'h0020;
// @38:70
  CFG4 \RxProc.un3_enable  (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.D(bitpos_Z[0]),
	.Y(bitpos_1_sqmuxa)
);
defparam \RxProc.un3_enable .INIT=16'h0001;
// @38:69
  CFG2 \RxProc.un21_enable  (
	.A(RxAv_5),
	.B(bitpos_1_sqmuxa),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable .INIT=4'hE;
// @38:71
  CFG2 samplecnt_0_sqmuxa (
	.A(bitpos_1_sqmuxa),
	.B(Rxd_i),
	.Y(bitpos_0_sqmuxa)
);
defparam samplecnt_0_sqmuxa.INIT=4'h2;
// @38:69
  CFG4 RReg_1_sqmuxa (
	.A(CO2),
	.B(un21_enable),
	.C(bitpos_Z[3]),
	.D(RReg_1_sqmuxa_1_Z),
	.Y(RReg_1_sqmuxa_Z)
);
defparam RReg_1_sqmuxa.INIT=16'h3100;
// @38:69
  CFG3 un1_bitpos_1_sqmuxa (
	.A(un11_enable),
	.B(Rxd_i),
	.C(un18_enable),
	.Y(un1_bitpos_1_sqmuxa_Z)
);
defparam un1_bitpos_1_sqmuxa.INIT=8'hBA;
// @38:85
  CFG3 DataO_0_sqmuxa (
	.A(RxAv_5),
	.B(Rxd_i),
	.C(un11_enable),
	.Y(DataO_0_sqmuxa_Z)
);
defparam DataO_0_sqmuxa.INIT=8'h08;
// @38:107
  CFG3 \un1_bitpos_1_1.CO0  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(CO0)
);
defparam \un1_bitpos_1_1.CO0 .INIT=8'h20;
// @38:107
  CFG3 \un1_bitpos_1_1.SUM[0]  (
	.A(bitpos_4_sqmuxa_2_Z),
	.B(un21_enable),
	.C(bitpos_Z[0]),
	.Y(N_60)
);
defparam \un1_bitpos_1_1.SUM[0] .INIT=8'hD2;
// @38:61
  CFG3 RReg_7_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_7)
);
defparam RReg_7_0.INIT=8'h40;
// @38:61
  CFG4 RReg_3_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_3)
);
defparam RReg_3_0.INIT=16'h0200;
// @38:107
  CFG2 \un1_bitpos_1_1.SUM[1]  (
	.A(CO0),
	.B(bitpos_Z[1]),
	.Y(N_61)
);
defparam \un1_bitpos_1_1.SUM[1] .INIT=4'h6;
// @38:114
  CFG3 \samplecnt_RNO[1]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(samplecnt_RNO_1[1])
);
defparam \samplecnt_RNO[1] .INIT=8'h06;
// @38:114
  CFG3 \samplecnt_RNO_0[3]  (
	.A(samplecnt_Z[1]),
	.B(samplecnt_Z[0]),
	.C(bitpos_0_sqmuxa),
	.Y(CO1)
);
defparam \samplecnt_RNO_0[3] .INIT=8'h08;
// @38:61
  CFG2 \samplecnt_RNO[0]  (
	.A(bitpos_0_sqmuxa),
	.B(samplecnt_Z[0]),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=4'hB;
// @38:61
  CFG4 RReg_6_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_6)
);
defparam RReg_6_0.INIT=16'h8000;
// @38:61
  CFG4 RReg_5_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_5)
);
defparam RReg_5_0.INIT=16'h0800;
// @38:61
  CFG4 RReg_4_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_4)
);
defparam RReg_4_0.INIT=16'h2000;
// @38:61
  CFG4 RReg_2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_2)
);
defparam RReg_2_0.INIT=16'h4000;
// @38:61
  CFG4 RReg_1_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[0]),
	.D(RReg_1_sqmuxa_Z),
	.Y(RReg_1)
);
defparam RReg_1_0.INIT=16'h0400;
// @38:61
  CFG3 RReg_8_0 (
	.A(bitpos_Z[0]),
	.B(CO2),
	.C(RReg_1_sqmuxa_Z),
	.Y(RReg_8)
);
defparam RReg_8_0.INIT=8'h80;
// @38:68
  CFG4 \bitpos_10[0]  (
	.A(bitpos_1_sqmuxa),
	.B(bitpos_0_sqmuxa),
	.C(un21_enable),
	.D(N_60),
	.Y(bitpos_10_Z[0])
);
defparam \bitpos_10[0] .INIT=16'hCDCC;
// @38:107
  CFG3 \un1_bitpos_1_1.SUM[2]  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(SUM_1[2])
);
defparam \un1_bitpos_1_1.SUM[2] .INIT=8'h78;
// @38:107
  CFG3 \un1_bitpos_1_1.CO2  (
	.A(bitpos_Z[1]),
	.B(CO0),
	.C(bitpos_Z[2]),
	.Y(CO2_0)
);
defparam \un1_bitpos_1_1.CO2 .INIT=8'h80;
// @38:61
  CFG4 RxAv_RNO (
	.A(un11_enable),
	.B(Rxd_i),
	.C(RxAv_5),
	.D(bitpos_1_sqmuxa),
	.Y(un1_enable_i)
);
defparam RxAv_RNO.INIT=16'h004F;
// @38:68
  CFG4 \bitpos_10_m2[1]  (
	.A(un1_bitpos_1_sqmuxa_Z),
	.B(bitpos_1_sqmuxa),
	.C(N_61),
	.D(un21_enable),
	.Y(bitpos_10[1])
);
defparam \bitpos_10_m2[1] .INIT=16'hE2F0;
// @38:114
  CFG4 \samplecnt_RNO[3]  (
	.A(samplecnt_Z[3]),
	.B(samplecnt_Z[2]),
	.C(bitpos_0_sqmuxa),
	.D(CO1),
	.Y(samplecnt_RNO_1[3])
);
defparam \samplecnt_RNO[3] .INIT=16'hC60A;
// @38:68
  CFG4 \bitpos_10_iv[3]  (
	.A(un21_enable),
	.B(CO2_0),
	.C(bitpos_Z[3]),
	.D(bitpos_3_sqmuxa_Z),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv[3] .INIT=16'hFF14;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_2 */

module UartRxExtClk_2 (
  RxData,
  RxComplete,
  Uart2FifoReset_i_arst_i,
  UartClk2,
  Rxd2_i
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart2FifoReset_i_arst_i ;
input UartClk2 ;
input Rxd2_i ;
wire RxComplete ;
wire Uart2FifoReset_i_arst_i ;
wire UartClk2 ;
wire Rxd2_i ;
wire Rxd_i ;
wire GND ;
wire VCC ;
// @44:79
  IBufP2Ports_0_2 ClkSyncRxd (
	.Rxd_i(Rxd_i),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2)
);
// @44:88
  UartRxRaw_2 Uart (
	.RxData(RxData[7:0]),
	.Rxd_i(Rxd_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_2 */

module IBufP2Ports_8 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_8 */

module fifo_8_13_1_3 (
  RxData,
  Uart2RxFifoCount,
  Uart2RxFifoData,
  we_i,
  re_i,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0
)
;
input [7:0] RxData ;
output [12:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input we_i ;
input re_i ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
wire we_i ;
wire re_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire [12:0] raddr_r_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [11:0] waddr_r_s;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:12] raddr_r_s_Z;
wire [12:12] waddr_r_s_Z;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNI5OJ71_Y;
wire [1:1] counter_r_RNIIFKU1_Y;
wire [2:2] counter_r_RNI08LL2_Y;
wire [3:3] counter_r_RNIF1MC3_Y;
wire [4:4] counter_r_RNIVRM34_Y;
wire [5:5] counter_r_RNIGNNQ4_Y;
wire [6:6] counter_r_RNI2KOH5_Y;
wire [7:7] counter_r_RNILHP86_Y;
wire [8:8] counter_r_RNI9GQV6_Y;
wire [9:9] counter_r_RNIUFRM7_Y;
wire [10:10] counter_r_RNIRFGB8_Y;
wire [11:11] counter_r_RNIPG509_Y;
wire [13:13] counter_r_RNO_FCO_3;
wire [13:13] counter_r_RNO_Y_3;
wire [12:12] counter_r_RNIOIQK9_Y;
wire [11:1] raddr_r_cry_Z;
wire [11:1] raddr_r_cry_Y_1;
wire [12:12] raddr_r_s_FCO_1;
wire [12:12] raddr_r_s_Y_1;
wire [11:1] waddr_r_cry_Z;
wire [11:1] waddr_r_cry_Y_1;
wire [12:12] waddr_r_s_FCO_1;
wire [12:12] waddr_r_s_Y_1;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_3;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_3;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_3;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_3;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_4032_i ;
wire N_4054_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_4039_i ;
wire N_4040_i ;
wire N_4041_i ;
wire N_4042_i ;
wire N_4043_i ;
wire N_4044_i ;
wire N_4045_i ;
wire N_4046_i ;
wire N_4047_i ;
wire N_4048_i ;
wire N_4036_i ;
wire N_4037_i ;
wire N_4038_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIP1JG_S ;
wire empty_r_RNIP1JG_Y ;
wire raddr_r_s_352_FCO ;
wire raddr_r_s_352_S ;
wire raddr_r_s_352_Y ;
wire waddr_r_s_353_FCO ;
wire waddr_r_s_353_S ;
wire waddr_r_s_353_Y ;
wire un7_counter_r_0_a2_0 ;
wire un16_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_0_10 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_9 ;
wire un16_counter_r_0_a2_8 ;
wire un16_counter_r_0_a2_7 ;
wire un7_counter_r_0_a2_9 ;
wire N_4033 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4049 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart2RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(N_4032_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_4054_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart2RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart2RxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[9]  (
	.Q(Uart2RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4039_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[8]  (
	.Q(Uart2RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4040_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[7]  (
	.Q(Uart2RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4041_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[6]  (
	.Q(Uart2RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4042_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[5]  (
	.Q(Uart2RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4043_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[4]  (
	.Q(Uart2RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4044_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[3]  (
	.Q(Uart2RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4045_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[2]  (
	.Q(Uart2RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4046_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[1]  (
	.Q(Uart2RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4047_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[0]  (
	.Q(Uart2RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4048_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[12]  (
	.Q(Uart2RxFifoCount[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4036_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[11]  (
	.Q(Uart2RxFifoCount[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4037_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[10]  (
	.Q(Uart2RxFifoCount[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4038_i),
	.EN(Uart2FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIP1JG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIP1JG_S),
	.Y(empty_r_RNIP1JG_Y),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIP1JG.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNI5OJ71[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNI5OJ71_Y[0]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNI5OJ71[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIIFKU1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIIFKU1_Y[1]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIIFKU1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI08LL2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI08LL2_Y[2]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI08LL2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIF1MC3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIF1MC3_Y[3]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIF1MC3[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIVRM34[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIVRM34_Y[4]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIVRM34[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIGNNQ4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNIGNNQ4_Y[5]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNIGNNQ4[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI2KOH5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI2KOH5_Y[6]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI2KOH5[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNILHP86[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNILHP86_Y[7]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNILHP86[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI9GQV6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI9GQV6_Y[8]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI9GQV6[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUFRM7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUFRM7_Y[9]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUFRM7[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIRFGB8[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNIRFGB8_Y[10]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNIRFGB8[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIPG509[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIPG509_Y[11]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIPG509[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_3[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_3[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIOIQK9[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIOIQK9_Y[12]),
	.B(re_i),
	.C(Uart2RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIOIQK9[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_352 (
	.FCO(raddr_r_s_352_FCO),
	.S(raddr_r_s_352_S),
	.Y(raddr_r_s_352_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_352.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_1[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_352_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_1[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_1[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_1[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_1[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_1[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_1[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_1[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_1[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_1[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_1[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_1[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_1[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_353 (
	.FCO(waddr_r_s_353_FCO),
	.S(waddr_r_s_353_S),
	.Y(waddr_r_s_353_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_353.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_1[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_353_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_1[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_1[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_1[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_1[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_1[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_1[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_1[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_1[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_1[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_1[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_1[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_1[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_3[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4032_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_3[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4032_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_3[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4032_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_3[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4032_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNIV0VJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart2RxFifoData[1])
);
defparam ram_ram_0_0_RNIV0VJ.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNIUVUJ (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart2RxFifoData[0])
);
defparam ram_ram_0_0_RNIUVUJ.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI2CUT (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(Uart2RxFifoData[3])
);
defparam ram_ram_0_1_RNI2CUT.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNI1BUT (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(Uart2RxFifoData[2])
);
defparam ram_ram_0_1_RNI1BUT.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNI5NTN (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(Uart2RxFifoData[5])
);
defparam ram_ram_0_2_RNI5NTN.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNI4MTN (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(Uart2RxFifoData[4])
);
defparam ram_ram_0_2_RNI4MTN.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNI82TH (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(Uart2RxFifoData[7])
);
defparam ram_ram_0_3_RNI82TH.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNI71TH (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(Uart2RxFifoData[6])
);
defparam ram_ram_0_3_RNI71TH.INIT=8'hD8;
// @39:68
  CFG4 empty_r_RNIRLLV (
	.A(re_i),
	.B(we_i),
	.C(Uart2RxFifoFull),
	.D(Uart2RxFifoEmpty),
	.Y(N_4054_i)
);
defparam empty_r_RNIRLLV.INIT=16'h0CA6;
// @39:82
  CFG2 \update.un7_counter_r_0_a2_0_0  (
	.A(counter_r_Z[3]),
	.B(counter_r_Z[13]),
	.Y(un7_counter_r_0_a2_0)
);
defparam \update.un7_counter_r_0_a2_0_0 .INIT=4'h1;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[10]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart2RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_10  (
	.A(counter_r_Z[12]),
	.B(Uart2RxFifoFull),
	.C(we_i),
	.D(counter_r_Z[13]),
	.Y(un16_counter_r_0_a2_0_10)
);
defparam \update.un16_counter_r_0_a2_0_10 .INIT=16'h0020;
// @39:89
  CFG2 full_r_RNI2K2F (
	.A(Uart2RxFifoFull),
	.B(we_i),
	.Y(N_4032_i)
);
defparam full_r_RNI2K2F.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0002;
// @39:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_4039_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_4040_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_4041_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_4042_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_4043_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_4044_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_4045_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_4046_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_4047_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_4048_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[12]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[12]),
	.Y(N_4036_i)
);
defparam \count_o_RNO[12] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[11]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[11]),
	.Y(N_4037_i)
);
defparam \count_o_RNO[11] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[10]  (
	.A(Uart2RxFifoFull),
	.B(counter_r_Z[10]),
	.Y(N_4038_i)
);
defparam \count_o_RNO[10] .INIT=4'hE;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_9  (
	.A(counter_r_Z[1]),
	.B(un7_counter_r_0_a2_0),
	.C(counter_r_Z[12]),
	.D(counter_r_Z[2]),
	.Y(un7_counter_r_0_a2_9)
);
defparam \update.un7_counter_r_0_a2_9 .INIT=16'h0004;
// @39:82
  CFG4 \update.un7_counter_r_0_o2  (
	.A(we_i),
	.B(counter_r_Z[0]),
	.C(Uart2RxFifoFull),
	.D(do_read_Z),
	.Y(N_4033)
);
defparam \update.un7_counter_r_0_o2 .INIT=16'hF733;
// @39:89
  CFG3 \update.un16_counter_r_0_a2_0_13  (
	.A(un16_counter_r_0_a2_0_10),
	.B(do_read_Z),
	.C(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=8'h20;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_8),
	.B(un16_counter_r_0_a2_7),
	.C(un16_counter_r_0_a2_6),
	.D(un16_counter_r_0_a2_9),
	.Y(N_4049)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_9),
	.B(N_4033),
	.C(un7_counter_r_0_a2_8),
	.D(un7_counter_r_0_a2_7),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4049),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(un16_counter_r_0_a2_0_8),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_3 */

module gated_fifo_8_13_1_3 (
  Uart2RxFifoData,
  Uart2RxFifoCount,
  RxData,
  Uart2RxFifoEmpty,
  Uart2RxFifoFull,
  Uart2FifoReset_i_data_i,
  ReadUart2,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
output [7:0] Uart2RxFifoData ;
output [12:0] Uart2RxFifoCount ;
input [7:0] RxData ;
output Uart2RxFifoEmpty ;
output Uart2RxFifoFull ;
input Uart2FifoReset_i_data_i ;
input ReadUart2 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Uart2RxFifoEmpty ;
wire Uart2RxFifoFull ;
wire Uart2FifoReset_i_data_i ;
wire ReadUart2 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart2),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:63
  fifo_8_13_1_3 fifo_i (
	.RxData(RxData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[12:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_3 */

module UartRxFifoExtClk_13_1 (
  Uart2RxFifoCount,
  Uart2RxFifoData,
  ReadUart2,
  Uart2FifoReset_i_data_i,
  Uart2RxFifoFull,
  Uart2RxFifoEmpty,
  FCCC_C0_0_GL0,
  Rxd2_i,
  UartClk2,
  Uart2FifoReset_i_arst_i
)
;
output [12:0] Uart2RxFifoCount ;
output [7:0] Uart2RxFifoData ;
input ReadUart2 ;
input Uart2FifoReset_i_data_i ;
output Uart2RxFifoFull ;
output Uart2RxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Rxd2_i ;
input UartClk2 ;
input Uart2FifoReset_i_arst_i ;
wire ReadUart2 ;
wire Uart2FifoReset_i_data_i ;
wire Uart2RxFifoFull ;
wire Uart2RxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Rxd2_i ;
wire UartClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_2 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.UartClk2(UartClk2),
	.Rxd2_i(Rxd2_i)
);
// @46:147
  IBufP2Ports_8 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:156
  gated_fifo_8_13_1_3 UartFifo (
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[12:0]),
	.RxData(RxData[7:0]),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.ReadUart2(ReadUart2),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_13_1 */

module fifo_8_13_1_4 (
  Uart2TxFifoData,
  OutgoingTxByte,
  we_i,
  re_i,
  r_ack_i,
  Uart2FifoReset_i_arst_i,
  FCCC_C0_0_GL0,
  Uart2TxFifoFull,
  Uart2TxFifoEmpty
)
;
input [7:0] Uart2TxFifoData ;
output [7:0] OutgoingTxByte ;
input we_i ;
input re_i ;
output r_ack_i ;
input Uart2FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
output Uart2TxFifoFull ;
output Uart2TxFifoEmpty ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart2FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire Uart2TxFifoFull ;
wire Uart2TxFifoEmpty ;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:0] raddr_r_Z;
wire [12:12] raddr_r_s_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [12:12] waddr_r_s_Z;
wire [11:0] waddr_r_s;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNIB2KE1_Y;
wire [1:1] counter_r_RNI2BMC2_Y;
wire [2:2] counter_r_RNIQKOA3_Y;
wire [3:3] counter_r_RNIJVQ84_Y;
wire [4:4] counter_r_RNIDBT65_Y;
wire [5:5] counter_r_RNI8OV46_Y;
wire [6:6] counter_r_RNI46237_Y;
wire [7:7] counter_r_RNI1L418_Y;
wire [8:8] counter_r_RNIV47V8_Y;
wire [9:9] counter_r_RNIUL9T9_Y;
wire [10:10] counter_r_RNI5LORA_Y;
wire [11:11] counter_r_RNIDL7QB_Y;
wire [13:13] counter_r_RNO_FCO_4;
wire [13:13] counter_r_RNO_Y_4;
wire [12:12] counter_r_RNIMMMOC_Y;
wire [11:0] raddr_r_cry_Z;
wire [0:0] raddr_r_cry_Y;
wire [11:1] raddr_r_cry_Y_0;
wire [12:12] raddr_r_s_FCO_0;
wire [12:12] raddr_r_s_Y_0;
wire [11:0] waddr_r_cry_Z;
wire [0:0] waddr_r_cry_Y;
wire [11:1] waddr_r_cry_Y_0;
wire [12:12] waddr_r_s_FCO_0;
wire [12:12] waddr_r_s_Y_0;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_4;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_4;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_4;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_4;
wire Uart2TxFifoEmpty_i ;
wire Uart2TxFifoFull_i ;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire do_count_Z ;
wire un7_counter_r ;
wire un16_counter_r ;
wire counter_r_cry_cy ;
wire empty_r_RNILQHG_S ;
wire empty_r_RNILQHG_Y ;
wire raddr_r_s_350_FCO ;
wire raddr_r_s_350_S ;
wire raddr_r_s_350_Y ;
wire waddr_r_s_351_FCO ;
wire waddr_r_s_351_S ;
wire waddr_r_s_351_Y ;
wire do_write_Z ;
wire un14_counter_r_3 ;
wire un5_counter_r_7 ;
wire un5_counter_r_2 ;
wire un5_counter_r_1 ;
wire un19_counter_r_1 ;
wire un14_counter_r_9 ;
wire un14_counter_r_7 ;
wire un9_counter_r_2_0_1 ;
wire un9_counter_r_0 ;
wire un9_counter_r_9 ;
wire un14_counter_r_11 ;
wire un5_counter_r_6_0 ;
wire un14_counter_r_13 ;
wire un19_counter_r ;
wire un9_counter_r ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 empty_r_RNI83U5 (
	.A(Uart2TxFifoEmpty),
	.Y(Uart2TxFifoEmpty_i)
);
defparam empty_r_RNI83U5.INIT=2'h1;
  CFG1 full_r_RNICOP8 (
	.A(Uart2TxFifoFull),
	.Y(Uart2TxFifoFull_i)
);
defparam full_r_RNICOP8.INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(OutgoingTxByte[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(Uart2TxFifoEmpty_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(Uart2TxFifoFull_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart2TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart2TxFifoFull),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNILQHG (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNILQHG_S),
	.Y(empty_r_RNILQHG_Y),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNILQHG.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNIB2KE1[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIB2KE1_Y[0]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIB2KE1[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI2BMC2[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNI2BMC2_Y[1]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNI2BMC2[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIQKOA3[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIQKOA3_Y[2]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIQKOA3[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIJVQ84[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIJVQ84_Y[3]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIJVQ84[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDBT65[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIDBT65_Y[4]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIDBT65[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI8OV46[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI8OV46_Y[5]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI8OV46[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI46237[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI46237_Y[6]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI46237[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI1L418[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI1L418_Y[7]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI1L418[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIV47V8[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIV47V8_Y[8]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIV47V8[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUL9T9[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUL9T9_Y[9]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUL9T9[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI5LORA[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNI5LORA_Y[10]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNI5LORA[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIDL7QB[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIDL7QB_Y[11]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIDL7QB[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_4[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_4[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIMMMOC[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIMMMOC_Y[12]),
	.B(re_i),
	.C(Uart2TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIMMMOC[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_350 (
	.FCO(raddr_r_s_350_FCO),
	.S(raddr_r_s_350_S),
	.Y(raddr_r_s_350_Y),
	.B(re_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_350.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[0]  (
	.FCO(raddr_r_cry_Z[0]),
	.S(raddr_r_s[0]),
	.Y(raddr_r_cry_Y[0]),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_350_FCO)
);
defparam \raddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y_0[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[0])
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y_0[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y_0[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y_0[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y_0[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y_0[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y_0[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y_0[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y_0[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y_0[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO_0[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y_0[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y_0[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_351 (
	.FCO(waddr_r_s_351_FCO),
	.S(waddr_r_s_351_S),
	.Y(waddr_r_s_351_Y),
	.B(we_i),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_351.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[0]  (
	.FCO(waddr_r_cry_Z[0]),
	.S(waddr_r_s[0]),
	.Y(waddr_r_cry_Y[0]),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_351_FCO)
);
defparam \waddr_r_cry[0] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y_0[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[0])
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y_0[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y_0[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y_0[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y_0[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y_0[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y_0[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y_0[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y_0[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y_0[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO_0[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y_0[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y_0[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_4[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_4[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_4[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_4[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Uart2TxFifoData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, do_write_Z}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 ram_ram_0_0_RNI9QCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(OutgoingTxByte[1])
);
defparam ram_ram_0_0_RNI9QCD.INIT=8'hD8;
  CFG3 ram_ram_0_0_RNI8PCD (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(OutgoingTxByte[0])
);
defparam ram_ram_0_0_RNI8PCD.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNIC5C7 (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(OutgoingTxByte[3])
);
defparam ram_ram_0_1_RNIC5C7.INIT=8'hD8;
  CFG3 ram_ram_0_1_RNIB4C7 (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(OutgoingTxByte[2])
);
defparam ram_ram_0_1_RNIB4C7.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIFGBH (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(OutgoingTxByte[5])
);
defparam ram_ram_0_2_RNIFGBH.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIEFBH (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(OutgoingTxByte[4])
);
defparam ram_ram_0_2_RNIEFBH.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNIIRAB (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(OutgoingTxByte[7])
);
defparam ram_ram_0_3_RNIIRAB.INIT=8'hD8;
  CFG3 ram_ram_0_3_RNIHQAB (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(OutgoingTxByte[6])
);
defparam ram_ram_0_3_RNIHQAB.INIT=8'hD8;
// @39:61
  CFG3 do_count (
	.A(re_i),
	.B(Uart2TxFifoEmpty),
	.C(do_write_Z),
	.Y(do_count_Z)
);
defparam do_count.INIT=8'hD2;
// @39:89
  CFG2 \update.un14_counter_r_3  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[8]),
	.Y(un14_counter_r_3)
);
defparam \update.un14_counter_r_3 .INIT=4'h8;
// @39:60
  CFG2 do_write (
	.A(Uart2TxFifoFull),
	.B(we_i),
	.Y(do_write_Z)
);
defparam do_write.INIT=4'h4;
// @39:82
  CFG2 \update.un5_counter_r_7  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[3]),
	.Y(un5_counter_r_7)
);
defparam \update.un5_counter_r_7 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart2TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:82
  CFG4 \update.un5_counter_r_2  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un5_counter_r_2)
);
defparam \update.un5_counter_r_2 .INIT=16'h0001;
// @39:82
  CFG4 \update.un5_counter_r_1  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un5_counter_r_1)
);
defparam \update.un5_counter_r_1 .INIT=16'h0100;
// @39:89
  CFG4 \update.un19_counter_r_1  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un19_counter_r_1)
);
defparam \update.un19_counter_r_1 .INIT=16'h0002;
// @39:89
  CFG4 \update.un14_counter_r_9  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[1]),
	.Y(un14_counter_r_9)
);
defparam \update.un14_counter_r_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un14_counter_r_7  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[12]),
	.Y(un14_counter_r_7)
);
defparam \update.un14_counter_r_7 .INIT=16'h8000;
// @39:82
  CFG4 \update.un9_counter_r_2_0_1  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un9_counter_r_2_0_1)
);
defparam \update.un9_counter_r_2_0_1 .INIT=16'h0001;
// @39:82
  CFG4 \update.un5_counter_r_4_0  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[12]),
	.C(counter_r_Z[11]),
	.D(counter_r_Z[10]),
	.Y(un9_counter_r_0)
);
defparam \update.un5_counter_r_4_0 .INIT=16'h0001;
// @39:89
  CFG4 \update.un19_counter_r_9  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[6]),
	.Y(un9_counter_r_9)
);
defparam \update.un19_counter_r_9 .INIT=16'h0001;
// @39:89
  CFG4 \update.un14_counter_r_11  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[6]),
	.C(un14_counter_r_3),
	.D(un14_counter_r_9),
	.Y(un14_counter_r_11)
);
defparam \update.un14_counter_r_11 .INIT=16'h8000;
// @39:82
  CFG4 \update.un5_counter_r_6_0  (
	.A(un5_counter_r_7),
	.B(un5_counter_r_1),
	.C(do_read_Z),
	.D(do_write_Z),
	.Y(un5_counter_r_6_0)
);
defparam \update.un5_counter_r_6_0 .INIT=16'h0080;
// @39:89
  CFG4 \update.un14_counter_r_13  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(un14_counter_r_11),
	.D(un14_counter_r_7),
	.Y(un14_counter_r_13)
);
defparam \update.un14_counter_r_13 .INIT=16'h2000;
// @39:89
  CFG4 \update.un19_counter_r  (
	.A(un19_counter_r_1),
	.B(un9_counter_r_9),
	.C(un9_counter_r_2_0_1),
	.D(un5_counter_r_7),
	.Y(un19_counter_r)
);
defparam \update.un19_counter_r .INIT=16'h8000;
// @39:82
  CFG4 \update.un9_counter_r  (
	.A(un9_counter_r_9),
	.B(un9_counter_r_2_0_1),
	.C(un9_counter_r_0),
	.D(un5_counter_r_7),
	.Y(un9_counter_r)
);
defparam \update.un9_counter_r .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r  (
	.A(do_write_Z),
	.B(un19_counter_r),
	.C(do_read_Z),
	.D(un14_counter_r_13),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r .INIT=16'hCECC;
// @39:82
  CFG4 \update.un7_counter_r  (
	.A(un9_counter_r),
	.B(un5_counter_r_6_0),
	.C(un5_counter_r_2),
	.D(un9_counter_r_0),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_4 */

module gated_fifo_8_13_1_4 (
  OutgoingTxByte,
  Uart2TxFifoData,
  CurrentState,
  Uart2TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart2TxFifoEmpty,
  WriteUart2,
  ReadStrobe,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i,
  FifoReadAck
)
;
output [7:0] OutgoingTxByte ;
input [7:0] Uart2TxFifoData ;
input [1:0] CurrentState ;
output Uart2TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart2TxFifoEmpty ;
input WriteUart2 ;
input ReadStrobe ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
output FifoReadAck ;
wire Uart2TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart2TxFifoEmpty ;
wire WriteUart2 ;
wire ReadStrobe ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire FifoReadAck ;
wire VCC ;
wire r_ack_1_sqmuxa_i_Z ;
wire GND ;
wire we_i_Z ;
wire Last_wone_i_0_sqmuxa_Z ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_i ;
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 r_ack_RNINFLM (
	.A(CurrentState[0]),
	.B(Uart2TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNINFLM.INIT=16'h551B;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart2),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @45:63
  fifo_8_13_1_4 fifo_i (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_4 */

module IBufP2Ports_14_7 (
  StartTx_i,
  StartTx,
  UartTxClk2
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk2 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk2 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk2),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_7 */

module UartTx_2 (
  OutgoingTxByte,
  StartTx_i,
  TxInProgress_i_i,
  UartTxClk2,
  Uart2FifoReset_i_arst_i,
  Tx2_c
)
;
input [7:0] OutgoingTxByte ;
input StartTx_i ;
output TxInProgress_i_i ;
input UartTxClk2 ;
input Uart2FifoReset_i_arst_i ;
output Tx2_c ;
wire StartTx_i ;
wire TxInProgress_i_i ;
wire UartTxClk2 ;
wire Uart2FifoReset_i_arst_i ;
wire Tx2_c ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire GND ;
wire TxD_3_iv_i_Z ;
wire VCC ;
wire Busy_i_1_Z ;
wire LastGo_Z ;
wire un1_busy_i_1 ;
wire TxD_2_7_2_wmux_3_FCO ;
wire TxD_2_7_2_wmux_3_S ;
wire TxD_2 ;
wire TxD_2_7_2_0_y1 ;
wire TxD_2_7_2_0_y3 ;
wire TxD_2_7_2_co1_0 ;
wire TxD_2_7_2_wmux_2_S ;
wire TxD_2_7_2_y0_0 ;
wire TxD_2_7_2_co0_0 ;
wire TxD_2_7_2_wmux_1_S ;
wire TxD_2_7_2_0_co1 ;
wire TxD_2_7_2_wmux_0_S ;
wire TxD_2_7_2_0_y0 ;
wire TxD_2_7_2_0_co0 ;
wire TxD_2_7_2_0_wmux_S ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
// @40:59
  SLE TxD (
	.Q(Tx2_c),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(TxD_3_iv_i_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(UartTxClk2),
	.D(StartTx_i),
	.EN(un1_busy_i_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 TxD_2_7_2_wmux_3 (
	.FCO(TxD_2_7_2_wmux_3_FCO),
	.S(TxD_2_7_2_wmux_3_S),
	.Y(TxD_2),
	.B(TxD_2_7_2_0_y1),
	.C(BitCnt_Z[0]),
	.D(VCC),
	.A(TxD_2_7_2_0_y3),
	.FCI(TxD_2_7_2_co1_0)
);
defparam TxD_2_7_2_wmux_3.INIT=20'h0EC2C;
  ARI1 TxD_2_7_2_wmux_2 (
	.FCO(TxD_2_7_2_co1_0),
	.S(TxD_2_7_2_wmux_2_S),
	.Y(TxD_2_7_2_0_y3),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[3]),
	.D(OutgoingTxByte[7]),
	.A(TxD_2_7_2_y0_0),
	.FCI(TxD_2_7_2_co0_0)
);
defparam TxD_2_7_2_wmux_2.INIT=20'h0F588;
  ARI1 TxD_2_7_2_wmux_1 (
	.FCO(TxD_2_7_2_co0_0),
	.S(TxD_2_7_2_wmux_1_S),
	.Y(TxD_2_7_2_y0_0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[1]),
	.D(OutgoingTxByte[5]),
	.A(BitCnt_Z[2]),
	.FCI(TxD_2_7_2_0_co1)
);
defparam TxD_2_7_2_wmux_1.INIT=20'h0FA44;
  ARI1 TxD_2_7_2_wmux_0 (
	.FCO(TxD_2_7_2_0_co1),
	.S(TxD_2_7_2_wmux_0_S),
	.Y(TxD_2_7_2_0_y1),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[2]),
	.D(OutgoingTxByte[6]),
	.A(TxD_2_7_2_0_y0),
	.FCI(TxD_2_7_2_0_co0)
);
defparam TxD_2_7_2_wmux_0.INIT=20'h0F588;
  ARI1 TxD_2_7_2_0_wmux (
	.FCO(TxD_2_7_2_0_co0),
	.S(TxD_2_7_2_0_wmux_S),
	.Y(TxD_2_7_2_0_y0),
	.B(BitCnt_Z[1]),
	.C(OutgoingTxByte[0]),
	.D(OutgoingTxByte[4]),
	.A(BitCnt_Z[2]),
	.FCI(VCC)
);
defparam TxD_2_7_2_0_wmux.INIT=20'h0FA44;
// @40:97
  CFG4 txd20_RNIIKHU (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[0]),
	.C(txd20_Z),
	.D(BitCnt_Z[1]),
	.Y(CO1)
);
defparam txd20_RNIIKHU.INIT=16'hC400;
// @40:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @40:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @40:101
  CFG4 txd20 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0010;
// @40:82
  CFG4 txd18 (
	.A(BitCnt_Z[2]),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @40:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @40:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @40:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_1)
);
defparam un1_busy_i.INIT=8'h12;
// @40:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_1),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @40:59
  CFG3 TxD_3_iv_i (
	.A(TxD_2),
	.B(BitCnt_Z[3]),
	.C(txd18_Z),
	.Y(TxD_3_iv_i_Z)
);
defparam TxD_3_iv_i.INIT=8'h0E;
// @40:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @40:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @40:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_2 */

module IBufP2Ports_9 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 O_RNIFA531 (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNIFA531.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_9 */

module UartTxFifoExtClk_13_1 (
  Uart2TxFifoData,
  Tx2_c,
  UartTxClk2,
  WriteUart2,
  Uart2TxFifoEmpty,
  Uart2TxFifoFull,
  FCCC_C0_0_GL0,
  Uart2FifoReset_i_arst_i
)
;
input [7:0] Uart2TxFifoData ;
output Tx2_c ;
input UartTxClk2 ;
input WriteUart2 ;
output Uart2TxFifoEmpty ;
output Uart2TxFifoFull ;
input FCCC_C0_0_GL0 ;
input Uart2FifoReset_i_arst_i ;
wire Tx2_c ;
wire UartTxClk2 ;
wire WriteUart2 ;
wire Uart2TxFifoEmpty ;
wire Uart2TxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Uart2FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire [7:0] OutgoingTxByte;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire un1_ReadStrobe_0_sqmuxa_2_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13_Z),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(un1_ReadStrobe_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart2FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:248
  CFG2 readstrobe13 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13_Z)
);
defparam readstrobe13.INIT=4'h4;
// @47:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_ReadStrobe_0_sqmuxa_2_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:138
  gated_fifo_8_13_1_4 UartTxFifo (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.CurrentState(CurrentState_Z[1:0]),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.WriteUart2(WriteUart2),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.FifoReadAck(FifoReadAck)
);
// @47:162
  IBufP2Ports_14_7 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk2(UartTxClk2)
);
// @47:170
  UartTx_2 UartTxUart (
	.OutgoingTxByte(OutgoingTxByte[7:0]),
	.StartTx_i(StartTx_i),
	.TxInProgress_i_i(TxInProgress_i_i),
	.UartTxClk2(UartTxClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Tx2_c(Tx2_c)
);
// @47:182
  IBufP2Ports_9 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_13_1 */

module VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  Uart3ClkDivider,
  FCCC_C0_0_GL0,
  shot_i_arst_i,
  UartClk3
)
;
input [7:0] Uart3ClkDivider ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
output UartClk3 ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire UartClk3 ;
wire [7:0] ClkDiv_Z;
wire [7:0] ClkDiv_i;
wire [7:7] ClkDiv_s_Z;
wire [6:0] ClkDiv_s;
wire [6:0] ClkDiv_cry_Z;
wire [0:0] ClkDiv_cry_Y;
wire [6:1] ClkDiv_cry_Y_0;
wire [7:7] ClkDiv_s_FCO;
wire [7:7] ClkDiv_s_Y;
wire clko_i_Z ;
wire clko_i3 ;
wire clko_i3_i ;
wire VCC ;
wire GND ;
wire un1_terminal_count_cry_0_Z ;
wire un1_terminal_count_cry_0_S_2 ;
wire un1_terminal_count_cry_0_Y_2 ;
wire un1_terminal_count_cry_1_Z ;
wire clko_i3_1 ;
wire un1_terminal_count_cry_1_Y_2 ;
wire un1_terminal_count_cry_2_Z ;
wire clko_i3_2 ;
wire un1_terminal_count_cry_2_Y_2 ;
wire un1_terminal_count_cry_3_Z ;
wire clko_i3_3 ;
wire un1_terminal_count_cry_3_Y_2 ;
wire un1_terminal_count_cry_4_Z ;
wire clko_i3_4 ;
wire un1_terminal_count_cry_4_Y_2 ;
wire un1_terminal_count_cry_5_Z ;
wire clko_i3_5 ;
wire un1_terminal_count_cry_5_Y_2 ;
wire un1_terminal_count_cry_6_Z ;
wire clko_i3_6 ;
wire un1_terminal_count_cry_6_Y_2 ;
wire clkdiv15_cry_0 ;
wire clkdiv15_cry_0_S_2 ;
wire clkdiv15_cry_0_Y_2 ;
wire clkdiv15_cry_1 ;
wire clkdiv15_cry_1_S_2 ;
wire clkdiv15_cry_1_Y_2 ;
wire clkdiv15_cry_2 ;
wire clkdiv15_cry_2_S_2 ;
wire clkdiv15_cry_2_Y_2 ;
wire clkdiv15_cry_3 ;
wire clkdiv15_cry_3_S_2 ;
wire clkdiv15_cry_3_Y_2 ;
wire clkdiv15_cry_4 ;
wire clkdiv15_cry_4_S_2 ;
wire clkdiv15_cry_4_Y_2 ;
wire clkdiv15_cry_5 ;
wire clkdiv15_cry_5_S_2 ;
wire clkdiv15_cry_5_Y_2 ;
wire clkdiv15_cry_6 ;
wire clkdiv15_cry_6_S_2 ;
wire clkdiv15_cry_6_Y_2 ;
wire ClkDiv_lcry ;
wire clkdiv15_cry_7_S_2 ;
wire clkdiv15_cry_7_Y_2 ;
wire clko_i3_cry_0 ;
wire clko_i3_cry_0_S ;
wire clko_i3_cry_0_Y ;
wire clko_i3_cry_1 ;
wire clko_i3_cry_1_S ;
wire clko_i3_cry_1_Y ;
wire clko_i3_cry_2 ;
wire clko_i3_cry_2_S ;
wire clko_i3_cry_2_Y ;
wire clko_i3_cry_3 ;
wire clko_i3_cry_3_S ;
wire clko_i3_cry_3_Y ;
wire clko_i3_cry_4 ;
wire clko_i3_cry_4_S ;
wire clko_i3_cry_4_Y ;
wire clko_i3_cry_5 ;
wire clko_i3_cry_5_S ;
wire clko_i3_cry_5_Y ;
wire clko_i3_cry_6 ;
wire clko_i3_cry_6_S ;
wire clko_i3_cry_6_Y ;
wire clko_i3_cry_7_S ;
wire clko_i3_cry_7_Y ;
wire ClkDiv_s_344_FCO ;
wire ClkDiv_s_344_S ;
wire ClkDiv_s_344_Y ;
  CLKINT clko_i_RNI81A6 (
	.Y(UartClk3),
	.A(clko_i_Z)
);
  CFG1 \op_lt.clko_i3_cry_0_RNO  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \op_lt.clko_i3_cry_0_RNO .INIT=2'h1;
  CFG1 \op_lt.clko_i3_cry_7_RNO  (
	.A(ClkDiv_Z[7]),
	.Y(ClkDiv_i[7])
);
defparam \op_lt.clko_i3_cry_7_RNO .INIT=2'h1;
  CFG1 clko_i_RNO (
	.A(clko_i3),
	.Y(clko_i3_i)
);
defparam clko_i_RNO.INIT=2'h1;
// @34:57
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:57
  SLE clko_i (
	.Q(clko_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(clko_i3_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:77
  ARI1 un1_terminal_count_cry_0 (
	.FCO(un1_terminal_count_cry_0_Z),
	.S(un1_terminal_count_cry_0_S_2),
	.Y(un1_terminal_count_cry_0_Y_2),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam un1_terminal_count_cry_0.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_1 (
	.FCO(un1_terminal_count_cry_1_Z),
	.S(clko_i3_1),
	.Y(un1_terminal_count_cry_1_Y_2),
	.B(Uart3ClkDivider[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_0_Z)
);
defparam un1_terminal_count_cry_1.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_2 (
	.FCO(un1_terminal_count_cry_2_Z),
	.S(clko_i3_2),
	.Y(un1_terminal_count_cry_2_Y_2),
	.B(Uart3ClkDivider[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_1_Z)
);
defparam un1_terminal_count_cry_2.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_3 (
	.FCO(un1_terminal_count_cry_3_Z),
	.S(clko_i3_3),
	.Y(un1_terminal_count_cry_3_Y_2),
	.B(Uart3ClkDivider[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_2_Z)
);
defparam un1_terminal_count_cry_3.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_4 (
	.FCO(un1_terminal_count_cry_4_Z),
	.S(clko_i3_4),
	.Y(un1_terminal_count_cry_4_Y_2),
	.B(Uart3ClkDivider[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_3_Z)
);
defparam un1_terminal_count_cry_4.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_5 (
	.FCO(un1_terminal_count_cry_5_Z),
	.S(clko_i3_5),
	.Y(un1_terminal_count_cry_5_Y_2),
	.B(Uart3ClkDivider[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_4_Z)
);
defparam un1_terminal_count_cry_5.INIT=20'h65500;
// @34:77
  ARI1 un1_terminal_count_cry_6 (
	.FCO(un1_terminal_count_cry_6_Z),
	.S(clko_i3_6),
	.Y(un1_terminal_count_cry_6_Y_2),
	.B(Uart3ClkDivider[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_terminal_count_cry_5_Z)
);
defparam un1_terminal_count_cry_6.INIT=20'h65500;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_0  (
	.FCO(clkdiv15_cry_0),
	.S(clkdiv15_cry_0_S_2),
	.Y(clkdiv15_cry_0_Y_2),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[0]),
	.FCI(GND)
);
defparam \op_lt.op_lt.clkdiv15_cry_0 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_1  (
	.FCO(clkdiv15_cry_1),
	.S(clkdiv15_cry_1_S_2),
	.Y(clkdiv15_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[1]),
	.FCI(clkdiv15_cry_0)
);
defparam \op_lt.op_lt.clkdiv15_cry_1 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_2  (
	.FCO(clkdiv15_cry_2),
	.S(clkdiv15_cry_2_S_2),
	.Y(clkdiv15_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[2]),
	.FCI(clkdiv15_cry_1)
);
defparam \op_lt.op_lt.clkdiv15_cry_2 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_3  (
	.FCO(clkdiv15_cry_3),
	.S(clkdiv15_cry_3_S_2),
	.Y(clkdiv15_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[3]),
	.FCI(clkdiv15_cry_2)
);
defparam \op_lt.op_lt.clkdiv15_cry_3 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_4  (
	.FCO(clkdiv15_cry_4),
	.S(clkdiv15_cry_4_S_2),
	.Y(clkdiv15_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[4]),
	.FCI(clkdiv15_cry_3)
);
defparam \op_lt.op_lt.clkdiv15_cry_4 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_5  (
	.FCO(clkdiv15_cry_5),
	.S(clkdiv15_cry_5_S_2),
	.Y(clkdiv15_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[5]),
	.FCI(clkdiv15_cry_4)
);
defparam \op_lt.op_lt.clkdiv15_cry_5 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_6  (
	.FCO(clkdiv15_cry_6),
	.S(clkdiv15_cry_6_S_2),
	.Y(clkdiv15_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[6]),
	.FCI(clkdiv15_cry_5)
);
defparam \op_lt.op_lt.clkdiv15_cry_6 .INIT=20'h5AA55;
// @27:283
  ARI1 \op_lt.op_lt.clkdiv15_cry_7  (
	.FCO(ClkDiv_lcry),
	.S(clkdiv15_cry_7_S_2),
	.Y(clkdiv15_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(Uart3ClkDivider[7]),
	.FCI(clkdiv15_cry_6)
);
defparam \op_lt.op_lt.clkdiv15_cry_7 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_0  (
	.FCO(clko_i3_cry_0),
	.S(clko_i3_cry_0_S),
	.Y(clko_i3_cry_0_Y),
	.B(Uart3ClkDivider[1]),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[0]),
	.FCI(GND)
);
defparam \op_lt.clko_i3_cry_0 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_1  (
	.FCO(clko_i3_cry_1),
	.S(clko_i3_cry_1_S),
	.Y(clko_i3_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(clko_i3_1),
	.FCI(clko_i3_cry_0)
);
defparam \op_lt.clko_i3_cry_1 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_2  (
	.FCO(clko_i3_cry_2),
	.S(clko_i3_cry_2_S),
	.Y(clko_i3_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(clko_i3_2),
	.FCI(clko_i3_cry_1)
);
defparam \op_lt.clko_i3_cry_2 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_3  (
	.FCO(clko_i3_cry_3),
	.S(clko_i3_cry_3_S),
	.Y(clko_i3_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(clko_i3_3),
	.FCI(clko_i3_cry_2)
);
defparam \op_lt.clko_i3_cry_3 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_4  (
	.FCO(clko_i3_cry_4),
	.S(clko_i3_cry_4_S),
	.Y(clko_i3_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(clko_i3_4),
	.FCI(clko_i3_cry_3)
);
defparam \op_lt.clko_i3_cry_4 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_5  (
	.FCO(clko_i3_cry_5),
	.S(clko_i3_cry_5_S),
	.Y(clko_i3_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(clko_i3_5),
	.FCI(clko_i3_cry_4)
);
defparam \op_lt.clko_i3_cry_5 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_6  (
	.FCO(clko_i3_cry_6),
	.S(clko_i3_cry_6_S),
	.Y(clko_i3_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(clko_i3_6),
	.FCI(clko_i3_cry_5)
);
defparam \op_lt.clko_i3_cry_6 .INIT=20'h5AA55;
// @34:77
  ARI1 \op_lt.clko_i3_cry_7  (
	.FCO(clko_i3),
	.S(clko_i3_cry_7_S),
	.Y(clko_i3_cry_7_Y),
	.B(un1_terminal_count_cry_6_Z),
	.C(GND),
	.D(GND),
	.A(ClkDiv_i[7]),
	.FCI(clko_i3_cry_6)
);
defparam \op_lt.clko_i3_cry_7 .INIT=20'h5AA55;
// @34:57
  ARI1 ClkDiv_s_344 (
	.FCO(ClkDiv_s_344_FCO),
	.S(ClkDiv_s_344_S),
	.Y(ClkDiv_s_344_Y),
	.B(ClkDiv_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam ClkDiv_s_344.INIT=20'h4AA00;
// @34:57
  ARI1 \ClkDiv_cry[0]  (
	.FCO(ClkDiv_cry_Z[0]),
	.S(ClkDiv_s[0]),
	.Y(ClkDiv_cry_Y[0]),
	.B(ClkDiv_Z[0]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_s_344_FCO)
);
defparam \ClkDiv_cry[0] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[1]  (
	.FCO(ClkDiv_cry_Z[1]),
	.S(ClkDiv_s[1]),
	.Y(ClkDiv_cry_Y_0[1]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[0])
);
defparam \ClkDiv_cry[1] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[2]  (
	.FCO(ClkDiv_cry_Z[2]),
	.S(ClkDiv_s[2]),
	.Y(ClkDiv_cry_Y_0[2]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[1])
);
defparam \ClkDiv_cry[2] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[3]  (
	.FCO(ClkDiv_cry_Z[3]),
	.S(ClkDiv_s[3]),
	.Y(ClkDiv_cry_Y_0[3]),
	.B(ClkDiv_Z[3]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[2])
);
defparam \ClkDiv_cry[3] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[4]  (
	.FCO(ClkDiv_cry_Z[4]),
	.S(ClkDiv_s[4]),
	.Y(ClkDiv_cry_Y_0[4]),
	.B(ClkDiv_Z[4]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[3])
);
defparam \ClkDiv_cry[4] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[5]  (
	.FCO(ClkDiv_cry_Z[5]),
	.S(ClkDiv_s[5]),
	.Y(ClkDiv_cry_Y_0[5]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[4])
);
defparam \ClkDiv_cry[5] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_s[7]  (
	.FCO(ClkDiv_s_FCO[7]),
	.S(ClkDiv_s_Z[7]),
	.Y(ClkDiv_s_Y[7]),
	.B(ClkDiv_Z[7]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[6])
);
defparam \ClkDiv_s[7] .INIT=20'h48800;
// @34:57
  ARI1 \ClkDiv_cry[6]  (
	.FCO(ClkDiv_cry_Z[6]),
	.S(ClkDiv_s[6]),
	.Y(ClkDiv_cry_Y_0[6]),
	.B(ClkDiv_Z[6]),
	.C(ClkDiv_lcry),
	.D(GND),
	.A(VCC),
	.FCI(ClkDiv_cry_Z[5])
);
defparam \ClkDiv_cry[6] .INIT=20'h48800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 (
  SUM_2_0,
  ClkDiv,
  SUM_1_0_0,
  UartClk3,
  shot_i_arst_i,
  CO0_2,
  UartTxClk3
)
;
input SUM_2_0 ;
output [2:1] ClkDiv ;
input SUM_1_0_0 ;
input UartClk3 ;
input shot_i_arst_i ;
output CO0_2 ;
output UartTxClk3 ;
wire SUM_2_0 ;
wire SUM_1_0_0 ;
wire UartClk3 ;
wire shot_i_arst_i ;
wire CO0_2 ;
wire UartTxClk3 ;
wire [3:3] ClkDiv_Z;
wire [3:3] SUM_0;
wire div_i_Z ;
wire CO0_2_i ;
wire VCC ;
wire N_2701_i ;
wire GND ;
  CLKINT div_i_RNIESK2 (
	.Y(UartTxClk3),
	.A(div_i_Z)
);
  CFG1 \ClkDiv_RNO[0]  (
	.A(CO0_2),
	.Y(CO0_2_i)
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
// @35:55
  SLE div_i (
	.Q(div_i_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(N_2701_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[2]  (
	.Q(ClkDiv[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_1_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv_Z[1]  (
	.Q(ClkDiv[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(SUM_2_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:55
  SLE \ClkDiv[0]  (
	.Q(CO0_2),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_2_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:67
  CFG4 \un17_clkdiv_1.SUM_0[3]  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_2),
	.Y(SUM_0[3])
);
defparam \un17_clkdiv_1.SUM_0[3] .INIT=16'h6AAA;
// @35:55
  CFG4 \un17_clkdiv_1.N_2701_i  (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv[2]),
	.C(ClkDiv[1]),
	.D(CO0_2),
	.Y(N_2701_i)
);
defparam \un17_clkdiv_1.N_2701_i .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 */

module UartRxRaw_3 (
  RxData,
  UartClk3,
  Uart3FifoReset_i_arst_i,
  RxComplete
)
;
output [7:0] RxData ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
output RxComplete ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire RxComplete ;
wire [7:0] RReg_Z;
wire [7:0] RRegce_Z;
wire [3:1] samplecnt_Z;
wire [3:0] bitpos_Z;
wire [3:3] bitpos_10;
wire [1:1] bitpos_10_Z;
wire [0:0] bitpos_10_i_0_Z;
wire CO0 ;
wire CO0_i ;
wire VCC ;
wire N_4076_i ;
wire un1_enable_i ;
wire GND ;
wire N_4063_i ;
wire N_45_i_i ;
wire N_44_i_i ;
wire N_4057_i ;
wire N_52_i_i ;
wire N_4058_i ;
wire un21_enable ;
wire N_4071 ;
wire N_4070 ;
wire N_55 ;
wire N_4065 ;
wire bitpos_10_sm0 ;
wire RReg_1_sqmuxa_i_Z ;
wire N_4067 ;
wire N_4062_i ;
wire N_4073 ;
  CFG1 \samplecnt_RNO[0]  (
	.A(CO0),
	.Y(CO0_i)
);
defparam \samplecnt_RNO[0] .INIT=2'h1;
// @38:61
  SLE RxAv (
	.Q(RxComplete),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4076_i),
	.EN(un1_enable_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(CO0_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[3]  (
	.Q(RReg_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[2]  (
	.Q(RReg_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[2]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[1]  (
	.Q(RReg_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[0]  (
	.Q(RReg_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[7]  (
	.Q(RxData[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[7]),
	.EN(N_4063_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[6]  (
	.Q(RxData[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[6]),
	.EN(N_4063_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[5]  (
	.Q(RxData[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[5]),
	.EN(N_4063_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[4]  (
	.Q(RxData[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[4]),
	.EN(N_4063_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[3]  (
	.Q(RxData[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[3]),
	.EN(N_4063_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[2]  (
	.Q(RxData[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[2]),
	.EN(N_4063_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[1]  (
	.Q(RxData[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[1]),
	.EN(N_4063_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \DataO[0]  (
	.Q(RxData[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(RReg_Z[0]),
	.EN(N_4063_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[3]  (
	.Q(samplecnt_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_45_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[2]  (
	.Q(samplecnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_44_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \samplecnt[1]  (
	.Q(samplecnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4057_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[3]  (
	.Q(bitpos_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[2]  (
	.Q(bitpos_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_52_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[1]  (
	.Q(bitpos_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(bitpos_10_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \bitpos[0]  (
	.Q(bitpos_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(N_4058_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[7]  (
	.Q(RReg_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[7]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[6]  (
	.Q(RReg_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[6]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[5]  (
	.Q(RReg_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[5]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:61
  SLE \RReg[4]  (
	.Q(RReg_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartClk3),
	.D(VCC),
	.EN(RRegce_Z[4]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:69
  CFG4 \RxProc.un21_enable_0_a2  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(bitpos_Z[3]),
	.D(bitpos_Z[0]),
	.Y(un21_enable)
);
defparam \RxProc.un21_enable_0_a2 .INIT=16'h0041;
// @38:101
  CFG2 _decfrac0_i_o2_0 (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.Y(N_4071)
);
defparam _decfrac0_i_o2_0.INIT=4'hE;
// @38:85
  CFG4 DataO_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[3]),
	.B(CO0),
	.C(samplecnt_Z[2]),
	.D(samplecnt_Z[1]),
	.Y(N_4070)
);
defparam DataO_1_sqmuxa_i_o2.INIT=16'hFEFA;
// @38:69
  CFG3 RReg_1_sqmuxa_i_a2 (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[2]),
	.C(bitpos_Z[1]),
	.Y(N_55)
);
defparam RReg_1_sqmuxa_i_a2.INIT=8'h01;
// @38:69
  CFG3 RReg_1_sqmuxa_i_o2 (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_4065)
);
defparam RReg_1_sqmuxa_i_o2.INIT=8'h7F;
// @38:68
  CFG4 \bitpos_10_i_0[0]  (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(N_4071),
	.Y(bitpos_10_i_0_Z[0])
);
defparam \bitpos_10_i_0[0] .INIT=16'hF0F1;
// @38:68
  CFG4 bitpos_10s2_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(un21_enable),
	.D(N_4071),
	.Y(bitpos_10_sm0)
);
defparam bitpos_10s2_0.INIT=16'h0F1F;
// @38:61
  CFG3 \samplecnt_RNO[2]  (
	.A(samplecnt_Z[2]),
	.B(samplecnt_Z[1]),
	.C(CO0),
	.Y(N_44_i_i)
);
defparam \samplecnt_RNO[2] .INIT=8'h6A;
// @38:61
  CFG2 \samplecnt_RNO[1]  (
	.A(CO0),
	.B(samplecnt_Z[1]),
	.Y(N_4057_i)
);
defparam \samplecnt_RNO[1] .INIT=4'h6;
// @38:69
  CFG4 RReg_1_sqmuxa_i (
	.A(N_4065),
	.B(un21_enable),
	.C(samplecnt_Z[3]),
	.D(N_55),
	.Y(RReg_1_sqmuxa_i_Z)
);
defparam RReg_1_sqmuxa_i.INIT=16'hFFFE;
// @38:68
  CFG3 \bitpos_10_i_o2_0[0]  (
	.A(samplecnt_Z[3]),
	.B(bitpos_Z[0]),
	.C(N_4065),
	.Y(N_4067)
);
defparam \bitpos_10_i_o2_0[0] .INIT=8'hF7;
// @38:61
  CFG4 RxAv_RNO_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_4062_i),
	.D(N_4071),
	.Y(un1_enable_i)
);
defparam RxAv_RNO_0.INIT=16'h0F0E;
// @38:61
  CFG3 RxAv_RNO (
	.A(bitpos_Z[3]),
	.B(bitpos_Z[1]),
	.C(N_4071),
	.Y(N_4076_i)
);
defparam RxAv_RNO.INIT=8'h08;
// @38:61
  CFG2 \samplecnt_RNO[3]  (
	.A(N_4065),
	.B(samplecnt_Z[3]),
	.Y(N_45_i_i)
);
defparam \samplecnt_RNO[3] .INIT=4'h9;
// @38:61
  CFG4 \RRegce[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[3])
);
defparam \RRegce[3] .INIT=16'h0008;
// @38:61
  CFG4 \RRegce[2]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[2])
);
defparam \RRegce[2] .INIT=16'h0002;
// @38:61
  CFG4 \RRegce[1]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[1])
);
defparam \RRegce[1] .INIT=16'h0400;
// @38:61
  CFG4 \RRegce[7]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[7])
);
defparam \RRegce[7] .INIT=16'h0004;
// @38:61
  CFG3 \RRegce[6]  (
	.A(bitpos_Z[1]),
	.B(N_4071),
	.C(RReg_1_sqmuxa_i_Z),
	.Y(RRegce_Z[6])
);
defparam \RRegce[6] .INIT=8'h01;
// @38:61
  CFG4 \RRegce[5]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[5])
);
defparam \RRegce[5] .INIT=16'h0800;
// @38:61
  CFG4 \RRegce[4]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[0]),
	.C(RReg_1_sqmuxa_i_Z),
	.D(bitpos_Z[1]),
	.Y(RRegce_Z[4])
);
defparam \RRegce[4] .INIT=16'h0200;
// @38:61
  CFG3 \RRegce[0]  (
	.A(bitpos_Z[1]),
	.B(N_4071),
	.C(RReg_1_sqmuxa_i_Z),
	.Y(RRegce_Z[0])
);
defparam \RRegce[0] .INIT=8'h02;
// @38:61
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_4071),
	.D(N_4070),
	.Y(N_4063_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951.INIT=16'h0800;
// @38:68
  CFG4 DataO_1_sqmuxa_i_o2_RNI7T951_0 (
	.A(bitpos_Z[1]),
	.B(bitpos_Z[3]),
	.C(N_4071),
	.D(N_4070),
	.Y(N_4062_i)
);
defparam DataO_1_sqmuxa_i_o2_RNI7T951_0.INIT=16'h0008;
// @38:68
  CFG3 \bitpos_10_iv_0_o2[3]  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(N_4067),
	.Y(N_4073)
);
defparam \bitpos_10_iv_0_o2[3] .INIT=8'hF7;
// @38:61
  CFG4 \bitpos_RNO[0]  (
	.A(bitpos_Z[0]),
	.B(samplecnt_Z[3]),
	.C(bitpos_10_i_0_Z[0]),
	.D(N_4065),
	.Y(N_4058_i)
);
defparam \bitpos_RNO[0] .INIT=16'h0A06;
// @38:68
  CFG4 \bitpos_10[1]  (
	.A(bitpos_10_sm0),
	.B(N_4067),
	.C(bitpos_Z[1]),
	.D(N_4070),
	.Y(bitpos_10_Z[1])
);
defparam \bitpos_10[1] .INIT=16'h82D7;
// @38:61
  CFG4 \un1_bitpos_1_1.N_52_i_i  (
	.A(bitpos_Z[2]),
	.B(bitpos_Z[1]),
	.C(un21_enable),
	.D(N_4067),
	.Y(N_52_i_i)
);
defparam \un1_bitpos_1_1.N_52_i_i .INIT=16'hAAA6;
// @38:68
  CFG4 \bitpos_10_iv_0[3]  (
	.A(bitpos_Z[3]),
	.B(un21_enable),
	.C(N_4062_i),
	.D(N_4073),
	.Y(bitpos_10[3])
);
defparam \bitpos_10_iv_0[3] .INIT=16'hF2F1;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxRaw_3 */

module UartRxExtClk_3 (
  RxData,
  RxComplete,
  Uart3FifoReset_i_arst_i,
  UartClk3
)
;
output [7:0] RxData ;
output RxComplete ;
input Uart3FifoReset_i_arst_i ;
input UartClk3 ;
wire RxComplete ;
wire Uart3FifoReset_i_arst_i ;
wire UartClk3 ;
wire GND ;
wire VCC ;
// @44:88
  UartRxRaw_3 Uart (
	.RxData(RxData[7:0]),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.RxComplete(RxComplete)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxExtClk_3 */

module IBufP2Ports_10 (
  Dbg1,
  RxComplete,
  FCCC_C0_0_GL0
)
;
output Dbg1 ;
input RxComplete ;
input FCCC_C0_0_GL0 ;
wire Dbg1 ;
wire RxComplete ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RxComplete),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(Dbg1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_10 */

module fifo_8_13_1_5 (
  RxData,
  Uart3RxFifoCount,
  Uart3RxFifoData,
  we_i,
  re_i,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  Uart3FifoReset_i_arst_i,
  FCCC_C0_0_GL0
)
;
input [7:0] RxData ;
output [12:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input we_i ;
input re_i ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input Uart3FifoReset_i_arst_i ;
input FCCC_C0_0_GL0 ;
wire we_i ;
wire re_i ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire Uart3FifoReset_i_arst_i ;
wire FCCC_C0_0_GL0 ;
wire [12:0] raddr_r_Z;
wire [11:0] raddr_r_s;
wire [12:0] waddr_r_Z;
wire [11:0] waddr_r_s;
wire [1:0] ram_ram_0_3_OLDA_Z;
wire [1:0] ram_ram_0_2_OLDA_Z;
wire [1:0] ram_ram_0_1_OLDA_Z;
wire [1:0] ram_ram_0_0_OLDA_Z;
wire [12:12] raddr_r_s_Z;
wire [12:12] waddr_r_s_Z;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNIK0S61_Y;
wire [1:1] counter_r_RNIASTV1_Y;
wire [2:2] counter_r_RNI1PVO2_Y;
wire [3:3] counter_r_RNIPM1I3_Y;
wire [4:4] counter_r_RNIIL3B4_Y;
wire [5:5] counter_r_RNICL545_Y;
wire [6:6] counter_r_RNI7M7T5_Y;
wire [7:7] counter_r_RNI3O9M6_Y;
wire [8:8] counter_r_RNI0RBF7_Y;
wire [9:9] counter_r_RNIUUD88_Y;
wire [10:10] counter_r_RNI464P8_Y;
wire [11:11] counter_r_RNIBEQ99_Y;
wire [13:13] counter_r_RNO_FCO_5;
wire [13:13] counter_r_RNO_Y_5;
wire [12:12] counter_r_RNIJNGQ9_Y;
wire [11:1] raddr_r_cry_Z;
wire [11:1] raddr_r_cry_Y;
wire [12:12] raddr_r_s_FCO;
wire [12:12] raddr_r_s_Y;
wire [11:1] waddr_r_cry_Z;
wire [11:1] waddr_r_cry_Y;
wire [12:12] waddr_r_s_FCO;
wire [12:12] waddr_r_s_Y;
wire [1:0] ram_ram_0_0_NEWA;
wire [1:0] ram_ram_0_0_B_DOUT_5;
wire [1:0] ram_ram_0_1_NEWA;
wire [1:0] ram_ram_0_1_B_DOUT_5;
wire [1:0] ram_ram_0_2_NEWA;
wire [1:0] ram_ram_0_2_B_DOUT_5;
wire [1:0] ram_ram_0_3_NEWA;
wire [1:0] ram_ram_0_3_B_DOUT_5;
wire ram_ram_0_3_en_Z ;
wire VCC ;
wire do_read_Z ;
wire GND ;
wire ram_ram_0_2_en_Z ;
wire ram_ram_0_1_en_Z ;
wire ram_ram_0_0_en_Z ;
wire N_4085_i ;
wire N_4107_i ;
wire un7_counter_r ;
wire un16_counter_r ;
wire N_4092_i ;
wire N_4093_i ;
wire N_4094_i ;
wire N_4095_i ;
wire N_4096_i ;
wire N_4097_i ;
wire N_4098_i ;
wire N_4099_i ;
wire N_4100_i ;
wire N_4101_i ;
wire N_4089_i ;
wire N_4090_i ;
wire N_4091_i ;
wire counter_r_cry_cy ;
wire empty_r_RNIV5QD_S ;
wire empty_r_RNIV5QD_Y ;
wire raddr_r_s_348_FCO ;
wire raddr_r_s_348_S ;
wire raddr_r_s_348_Y ;
wire waddr_r_s_349_FCO ;
wire waddr_r_s_349_S ;
wire waddr_r_s_349_Y ;
wire un7_counter_r_0_a2_0 ;
wire un16_counter_r_0_a2_6 ;
wire un7_counter_r_0_a2_8 ;
wire un7_counter_r_0_a2_7 ;
wire un16_counter_r_0_a2_0_10 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_9 ;
wire un16_counter_r_0_a2_8 ;
wire un16_counter_r_0_a2_7 ;
wire un7_counter_r_0_a2_9 ;
wire N_4086 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4102 ;
wire N_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
wire NC60 ;
wire NC61 ;
wire NC62 ;
wire NC63 ;
wire NC64 ;
wire NC65 ;
wire NC66 ;
wire NC67 ;
wire NC68 ;
wire NC69 ;
wire NC70 ;
wire NC71 ;
wire NC72 ;
wire NC73 ;
wire NC74 ;
wire NC75 ;
wire NC76 ;
wire NC77 ;
wire NC78 ;
wire NC79 ;
wire NC80 ;
wire NC81 ;
wire NC82 ;
wire NC83 ;
wire NC84 ;
wire NC85 ;
wire NC86 ;
wire NC87 ;
wire NC88 ;
wire NC89 ;
wire NC90 ;
wire NC91 ;
wire NC92 ;
wire NC93 ;
wire NC94 ;
wire NC95 ;
wire NC96 ;
wire NC97 ;
wire NC98 ;
wire NC99 ;
wire NC100 ;
wire NC101 ;
wire NC102 ;
wire NC103 ;
wire NC104 ;
wire NC105 ;
wire NC106 ;
wire NC107 ;
wire NC108 ;
wire NC109 ;
wire NC110 ;
wire NC111 ;
wire NC112 ;
wire NC113 ;
wire NC114 ;
wire NC115 ;
wire NC116 ;
wire NC117 ;
wire NC118 ;
wire NC119 ;
wire NC120 ;
wire NC121 ;
wire NC122 ;
wire NC123 ;
wire NC124 ;
wire NC125 ;
wire NC126 ;
wire NC127 ;
wire NC128 ;
wire NC129 ;
wire NC130 ;
wire NC131 ;
  CFG1 \raddr_r_RNO[0]  (
	.A(raddr_r_Z[0]),
	.Y(raddr_r_s[0])
);
defparam \raddr_r_RNO[0] .INIT=2'h1;
  CFG1 \waddr_r_RNO[0]  (
	.A(waddr_r_Z[0]),
	.Y(waddr_r_s[0])
);
defparam \waddr_r_RNO[0] .INIT=2'h1;
  SLE ram_ram_0_3_en (
	.Q(ram_ram_0_3_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[0]  (
	.Q(ram_ram_0_3_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_3_OLDA[1]  (
	.Q(ram_ram_0_3_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_2_en (
	.Q(ram_ram_0_2_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[0]  (
	.Q(ram_ram_0_2_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_2_OLDA[1]  (
	.Q(ram_ram_0_2_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_1_en (
	.Q(ram_ram_0_1_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[0]  (
	.Q(ram_ram_0_1_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_1_OLDA[1]  (
	.Q(ram_ram_0_1_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE ram_ram_0_0_en (
	.Q(ram_ram_0_0_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[0]  (
	.Q(ram_ram_0_0_OLDA_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE \ram_ram_0_0_OLDA[1]  (
	.Q(ram_ram_0_0_OLDA_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Uart3RxFifoData[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[12]  (
	.Q(raddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s_Z[12]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[11]  (
	.Q(raddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[11]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[10]  (
	.Q(raddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[10]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[9]  (
	.Q(raddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[9]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[8]  (
	.Q(raddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[8]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[7]  (
	.Q(raddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[7]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[6]  (
	.Q(raddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[6]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[5]  (
	.Q(raddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[5]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[4]  (
	.Q(raddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[4]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[3]  (
	.Q(raddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[3]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[2]  (
	.Q(raddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[2]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[1]  (
	.Q(raddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[1]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \raddr_r[0]  (
	.Q(raddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(raddr_r_s[0]),
	.EN(do_read_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[12]  (
	.Q(waddr_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s_Z[12]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[11]  (
	.Q(waddr_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[11]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[10]  (
	.Q(waddr_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[10]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[9]  (
	.Q(waddr_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[9]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[8]  (
	.Q(waddr_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[8]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[7]  (
	.Q(waddr_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[7]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[6]  (
	.Q(waddr_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[6]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[5]  (
	.Q(waddr_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[5]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[4]  (
	.Q(waddr_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[4]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[3]  (
	.Q(waddr_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[3]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[2]  (
	.Q(waddr_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[2]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[1]  (
	.Q(waddr_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[1]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \waddr_r[0]  (
	.Q(waddr_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(waddr_r_s[0]),
	.EN(N_4085_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(N_4107_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart3RxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart3RxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[9]  (
	.Q(Uart3RxFifoCount[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4092_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[8]  (
	.Q(Uart3RxFifoCount[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4093_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[7]  (
	.Q(Uart3RxFifoCount[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4094_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[6]  (
	.Q(Uart3RxFifoCount[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4095_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[5]  (
	.Q(Uart3RxFifoCount[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4096_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[4]  (
	.Q(Uart3RxFifoCount[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4097_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[3]  (
	.Q(Uart3RxFifoCount[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4098_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[2]  (
	.Q(Uart3RxFifoCount[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4099_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[1]  (
	.Q(Uart3RxFifoCount[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4100_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[0]  (
	.Q(Uart3RxFifoCount[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4101_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[12]  (
	.Q(Uart3RxFifoCount[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4089_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[11]  (
	.Q(Uart3RxFifoCount[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4090_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \count_o[10]  (
	.Q(Uart3RxFifoCount[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4091_i),
	.EN(Uart3FifoReset_i_data_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIV5QD (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIV5QD_S),
	.Y(empty_r_RNIV5QD_Y),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIV5QD.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNIK0S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIK0S61_Y[0]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIK0S61[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIASTV1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIASTV1_Y[1]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIASTV1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI1PVO2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNI1PVO2_Y[2]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNI1PVO2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIPM1I3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIPM1I3_Y[3]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIPM1I3[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIIL3B4[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNIIL3B4_Y[4]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNIIL3B4[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNICL545[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNICL545_Y[5]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNICL545[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI7M7T5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI7M7T5_Y[6]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI7M7T5[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI3O9M6[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNI3O9M6_Y[7]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNI3O9M6[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI0RBF7[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNI0RBF7_Y[8]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNI0RBF7[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIUUD88[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIUUD88_Y[9]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIUUD88[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI464P8[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNI464P8_Y[10]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNI464P8[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIBEQ99[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIBEQ99_Y[11]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIBEQ99[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_5[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_5[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIJNGQ9[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIJNGQ9_Y[12]),
	.B(re_i),
	.C(Uart3RxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIJNGQ9[12] .INIT=20'h5DD22;
// @39:68
  ARI1 raddr_r_s_348 (
	.FCO(raddr_r_s_348_FCO),
	.S(raddr_r_s_348_S),
	.Y(raddr_r_s_348_Y),
	.B(raddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam raddr_r_s_348.INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[1]  (
	.FCO(raddr_r_cry_Z[1]),
	.S(raddr_r_s[1]),
	.Y(raddr_r_cry_Y[1]),
	.B(raddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_s_348_FCO)
);
defparam \raddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[2]  (
	.FCO(raddr_r_cry_Z[2]),
	.S(raddr_r_s[2]),
	.Y(raddr_r_cry_Y[2]),
	.B(raddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[1])
);
defparam \raddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[3]  (
	.FCO(raddr_r_cry_Z[3]),
	.S(raddr_r_s[3]),
	.Y(raddr_r_cry_Y[3]),
	.B(raddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[2])
);
defparam \raddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[4]  (
	.FCO(raddr_r_cry_Z[4]),
	.S(raddr_r_s[4]),
	.Y(raddr_r_cry_Y[4]),
	.B(raddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[3])
);
defparam \raddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[5]  (
	.FCO(raddr_r_cry_Z[5]),
	.S(raddr_r_s[5]),
	.Y(raddr_r_cry_Y[5]),
	.B(raddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[4])
);
defparam \raddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[6]  (
	.FCO(raddr_r_cry_Z[6]),
	.S(raddr_r_s[6]),
	.Y(raddr_r_cry_Y[6]),
	.B(raddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[5])
);
defparam \raddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[7]  (
	.FCO(raddr_r_cry_Z[7]),
	.S(raddr_r_s[7]),
	.Y(raddr_r_cry_Y[7]),
	.B(raddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[6])
);
defparam \raddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[8]  (
	.FCO(raddr_r_cry_Z[8]),
	.S(raddr_r_s[8]),
	.Y(raddr_r_cry_Y[8]),
	.B(raddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[7])
);
defparam \raddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[9]  (
	.FCO(raddr_r_cry_Z[9]),
	.S(raddr_r_s[9]),
	.Y(raddr_r_cry_Y[9]),
	.B(raddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[8])
);
defparam \raddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[10]  (
	.FCO(raddr_r_cry_Z[10]),
	.S(raddr_r_s[10]),
	.Y(raddr_r_cry_Y[10]),
	.B(raddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[9])
);
defparam \raddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_s[12]  (
	.FCO(raddr_r_s_FCO[12]),
	.S(raddr_r_s_Z[12]),
	.Y(raddr_r_s_Y[12]),
	.B(raddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[11])
);
defparam \raddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \raddr_r_cry[11]  (
	.FCO(raddr_r_cry_Z[11]),
	.S(raddr_r_s[11]),
	.Y(raddr_r_cry_Y[11]),
	.B(raddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(raddr_r_cry_Z[10])
);
defparam \raddr_r_cry[11] .INIT=20'h4AA00;
// @39:68
  ARI1 waddr_r_s_349 (
	.FCO(waddr_r_s_349_FCO),
	.S(waddr_r_s_349_S),
	.Y(waddr_r_s_349_Y),
	.B(waddr_r_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam waddr_r_s_349.INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[1]  (
	.FCO(waddr_r_cry_Z[1]),
	.S(waddr_r_s[1]),
	.Y(waddr_r_cry_Y[1]),
	.B(waddr_r_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_s_349_FCO)
);
defparam \waddr_r_cry[1] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[2]  (
	.FCO(waddr_r_cry_Z[2]),
	.S(waddr_r_s[2]),
	.Y(waddr_r_cry_Y[2]),
	.B(waddr_r_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[1])
);
defparam \waddr_r_cry[2] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[3]  (
	.FCO(waddr_r_cry_Z[3]),
	.S(waddr_r_s[3]),
	.Y(waddr_r_cry_Y[3]),
	.B(waddr_r_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[2])
);
defparam \waddr_r_cry[3] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[4]  (
	.FCO(waddr_r_cry_Z[4]),
	.S(waddr_r_s[4]),
	.Y(waddr_r_cry_Y[4]),
	.B(waddr_r_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[3])
);
defparam \waddr_r_cry[4] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[5]  (
	.FCO(waddr_r_cry_Z[5]),
	.S(waddr_r_s[5]),
	.Y(waddr_r_cry_Y[5]),
	.B(waddr_r_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[4])
);
defparam \waddr_r_cry[5] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[6]  (
	.FCO(waddr_r_cry_Z[6]),
	.S(waddr_r_s[6]),
	.Y(waddr_r_cry_Y[6]),
	.B(waddr_r_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[5])
);
defparam \waddr_r_cry[6] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[7]  (
	.FCO(waddr_r_cry_Z[7]),
	.S(waddr_r_s[7]),
	.Y(waddr_r_cry_Y[7]),
	.B(waddr_r_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[6])
);
defparam \waddr_r_cry[7] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[8]  (
	.FCO(waddr_r_cry_Z[8]),
	.S(waddr_r_s[8]),
	.Y(waddr_r_cry_Y[8]),
	.B(waddr_r_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[7])
);
defparam \waddr_r_cry[8] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[9]  (
	.FCO(waddr_r_cry_Z[9]),
	.S(waddr_r_s[9]),
	.Y(waddr_r_cry_Y[9]),
	.B(waddr_r_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[8])
);
defparam \waddr_r_cry[9] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[10]  (
	.FCO(waddr_r_cry_Z[10]),
	.S(waddr_r_s[10]),
	.Y(waddr_r_cry_Y[10]),
	.B(waddr_r_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[9])
);
defparam \waddr_r_cry[10] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_s[12]  (
	.FCO(waddr_r_s_FCO[12]),
	.S(waddr_r_s_Z[12]),
	.Y(waddr_r_s_Y[12]),
	.B(waddr_r_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[11])
);
defparam \waddr_r_s[12] .INIT=20'h4AA00;
// @39:68
  ARI1 \waddr_r_cry[11]  (
	.FCO(waddr_r_cry_Z[11]),
	.S(waddr_r_s[11]),
	.Y(waddr_r_cry_Y[11]),
	.B(waddr_r_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(waddr_r_cry_Z[10])
);
defparam \waddr_r_cry[11] .INIT=20'h4AA00;
// @39:46
  RAM1K18 ram_ram_0_0 (
	.A_DOUT({NC15, NC14, NC13, NC12, NC11, NC10, NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_ram_0_0_NEWA[1:0]}),
	.B_DOUT({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16, ram_ram_0_0_B_DOUT_5[1:0]}),
	.BUSY(NC32),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[1:0]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4085_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_0.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%0%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_1 (
	.A_DOUT({NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, ram_ram_0_1_NEWA[1:0]}),
	.B_DOUT({NC64, NC63, NC62, NC61, NC60, NC59, NC58, NC57, NC56, NC55, NC54, NC53, NC52, NC51, NC50, NC49, ram_ram_0_1_B_DOUT_5[1:0]}),
	.BUSY(NC65),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[3:2]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4085_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_1.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%1%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_2 (
	.A_DOUT({NC81, NC80, NC79, NC78, NC77, NC76, NC75, NC74, NC73, NC72, NC71, NC70, NC69, NC68, NC67, NC66, ram_ram_0_2_NEWA[1:0]}),
	.B_DOUT({NC97, NC96, NC95, NC94, NC93, NC92, NC91, NC90, NC89, NC88, NC87, NC86, NC85, NC84, NC83, NC82, ram_ram_0_2_B_DOUT_5[1:0]}),
	.BUSY(NC98),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[5:4]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4085_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_2.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%2%DUAL-PORT%ECC_EN-0";
// @39:46
  RAM1K18 ram_ram_0_3 (
	.A_DOUT({NC114, NC113, NC112, NC111, NC110, NC109, NC108, NC107, NC106, NC105, NC104, NC103, NC102, NC101, NC100, NC99, ram_ram_0_3_NEWA[1:0]}),
	.B_DOUT({NC130, NC129, NC128, NC127, NC126, NC125, NC124, NC123, NC122, NC121, NC120, NC119, NC118, NC117, NC116, NC115, ram_ram_0_3_B_DOUT_5[1:0]}),
	.BUSY(NC131),
	.A_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A_ADDR({raddr_r_Z[12:0], GND}),
	.A_WEN({GND, GND}),
	.B_CLK(FCCC_C0_0_GL0),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, RxData[7:6]}),
	.B_ADDR({waddr_r_Z[12:0], GND}),
	.B_WEN({GND, N_4085_i}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, GND, VCC}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, GND, VCC}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
defparam ram_ram_0_3.RAMINDEX="ram[7:0]%8192-8192%8-8%SPEED%0%3%DUAL-PORT%ECC_EN-0";
  CFG3 \ram_ram_0_0_OLDA_RNI8PIQ[1]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[1]),
	.C(ram_ram_0_0_OLDA_Z[1]),
	.Y(Uart3RxFifoData[1])
);
defparam \ram_ram_0_0_OLDA_RNI8PIQ[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_0_OLDA_RNI7OIQ[0]  (
	.A(ram_ram_0_0_en_Z),
	.B(ram_ram_0_0_NEWA[0]),
	.C(ram_ram_0_0_OLDA_Z[0]),
	.Y(Uart3RxFifoData[0])
);
defparam \ram_ram_0_0_OLDA_RNI7OIQ[0] .INIT=8'hD8;
  CFG3 \ram_ram_0_1_OLDA_RNIB4IK[1]  (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[1]),
	.C(ram_ram_0_1_OLDA_Z[1]),
	.Y(Uart3RxFifoData[3])
);
defparam \ram_ram_0_1_OLDA_RNIB4IK[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_1_OLDA_RNIA3IK[0]  (
	.A(ram_ram_0_1_en_Z),
	.B(ram_ram_0_1_NEWA[0]),
	.C(ram_ram_0_1_OLDA_Z[0]),
	.Y(Uart3RxFifoData[2])
);
defparam \ram_ram_0_1_OLDA_RNIA3IK[0] .INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIEFHU (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[1]),
	.C(ram_ram_0_2_OLDA_Z[1]),
	.Y(Uart3RxFifoData[5])
);
defparam ram_ram_0_2_RNIEFHU.INIT=8'hD8;
  CFG3 ram_ram_0_2_RNIDEHU (
	.A(ram_ram_0_2_en_Z),
	.B(ram_ram_0_2_NEWA[0]),
	.C(ram_ram_0_2_OLDA_Z[0]),
	.Y(Uart3RxFifoData[4])
);
defparam ram_ram_0_2_RNIDEHU.INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNIHQGO[1]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[1]),
	.C(ram_ram_0_3_OLDA_Z[1]),
	.Y(Uart3RxFifoData[7])
);
defparam \ram_ram_0_3_OLDA_RNIHQGO[1] .INIT=8'hD8;
  CFG3 \ram_ram_0_3_OLDA_RNIGPGO[0]  (
	.A(ram_ram_0_3_en_Z),
	.B(ram_ram_0_3_NEWA[0]),
	.C(ram_ram_0_3_OLDA_Z[0]),
	.Y(Uart3RxFifoData[6])
);
defparam \ram_ram_0_3_OLDA_RNIGPGO[0] .INIT=8'hD8;
// @39:68
  CFG4 empty_r_RNI7RL11 (
	.A(re_i),
	.B(we_i),
	.C(Uart3RxFifoFull),
	.D(Uart3RxFifoEmpty),
	.Y(N_4107_i)
);
defparam empty_r_RNI7RL11.INIT=16'h0CA6;
// @39:82
  CFG2 \update.un7_counter_r_0_a2_0_0  (
	.A(counter_r_Z[3]),
	.B(counter_r_Z[13]),
	.Y(un7_counter_r_0_a2_0)
);
defparam \update.un7_counter_r_0_a2_0_0 .INIT=4'h1;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_6  (
	.A(counter_r_Z[6]),
	.B(counter_r_Z[10]),
	.Y(un16_counter_r_0_a2_6)
);
defparam \update.un16_counter_r_0_a2_6 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart3RxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_8  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un7_counter_r_0_a2_8)
);
defparam \update.un7_counter_r_0_a2_8 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_7  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[6]),
	.C(counter_r_Z[5]),
	.D(counter_r_Z[4]),
	.Y(un7_counter_r_0_a2_7)
);
defparam \update.un7_counter_r_0_a2_7 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_10  (
	.A(counter_r_Z[12]),
	.B(Uart3RxFifoFull),
	.C(we_i),
	.D(counter_r_Z[13]),
	.Y(un16_counter_r_0_a2_0_10)
);
defparam \update.un16_counter_r_0_a2_0_10 .INIT=16'h0020;
// @39:89
  CFG2 full_r_RNI8LRJ (
	.A(Uart3RxFifoFull),
	.B(we_i),
	.Y(N_4085_i)
);
defparam full_r_RNI8LRJ.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[11]),
	.B(counter_r_Z[10]),
	.C(counter_r_Z[8]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[7]),
	.C(counter_r_Z[6]),
	.D(counter_r_Z[4]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[2]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_9  (
	.A(counter_r_Z[7]),
	.B(counter_r_Z[5]),
	.C(counter_r_Z[4]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_9)
);
defparam \update.un16_counter_r_0_a2_9 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_8  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[3]),
	.C(counter_r_Z[1]),
	.D(counter_r_Z[0]),
	.Y(un16_counter_r_0_a2_8)
);
defparam \update.un16_counter_r_0_a2_8 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_7  (
	.A(counter_r_Z[13]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[9]),
	.D(counter_r_Z[8]),
	.Y(un16_counter_r_0_a2_7)
);
defparam \update.un16_counter_r_0_a2_7 .INIT=16'h0002;
// @39:68
  CFG2 \count_o_RNO[9]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[9]),
	.Y(N_4092_i)
);
defparam \count_o_RNO[9] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[8]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[8]),
	.Y(N_4093_i)
);
defparam \count_o_RNO[8] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[7]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[7]),
	.Y(N_4094_i)
);
defparam \count_o_RNO[7] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[6]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[6]),
	.Y(N_4095_i)
);
defparam \count_o_RNO[6] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[5]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[5]),
	.Y(N_4096_i)
);
defparam \count_o_RNO[5] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[4]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[4]),
	.Y(N_4097_i)
);
defparam \count_o_RNO[4] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[3]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[3]),
	.Y(N_4098_i)
);
defparam \count_o_RNO[3] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[2]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[2]),
	.Y(N_4099_i)
);
defparam \count_o_RNO[2] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[1]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[1]),
	.Y(N_4100_i)
);
defparam \count_o_RNO[1] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[0]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[0]),
	.Y(N_4101_i)
);
defparam \count_o_RNO[0] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[12]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[12]),
	.Y(N_4089_i)
);
defparam \count_o_RNO[12] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[11]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[11]),
	.Y(N_4090_i)
);
defparam \count_o_RNO[11] .INIT=4'hE;
// @39:68
  CFG2 \count_o_RNO[10]  (
	.A(Uart3RxFifoFull),
	.B(counter_r_Z[10]),
	.Y(N_4091_i)
);
defparam \count_o_RNO[10] .INIT=4'hE;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_9  (
	.A(counter_r_Z[1]),
	.B(un7_counter_r_0_a2_0),
	.C(counter_r_Z[12]),
	.D(counter_r_Z[2]),
	.Y(un7_counter_r_0_a2_9)
);
defparam \update.un7_counter_r_0_a2_9 .INIT=16'h0004;
// @39:82
  CFG4 \update.un7_counter_r_0_o2  (
	.A(we_i),
	.B(counter_r_Z[0]),
	.C(Uart3RxFifoFull),
	.D(do_read_Z),
	.Y(N_4086)
);
defparam \update.un7_counter_r_0_o2 .INIT=16'hF733;
// @39:89
  CFG3 \update.un16_counter_r_0_a2_0_13  (
	.A(un16_counter_r_0_a2_0_10),
	.B(do_read_Z),
	.C(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=8'h20;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(un16_counter_r_0_a2_8),
	.B(un16_counter_r_0_a2_7),
	.C(un16_counter_r_0_a2_6),
	.D(un16_counter_r_0_a2_9),
	.Y(N_4102)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h8000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(un7_counter_r_0_a2_9),
	.B(N_4086),
	.C(un7_counter_r_0_a2_8),
	.D(un7_counter_r_0_a2_7),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4102),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(un16_counter_r_0_a2_0_8),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_5 */

module gated_fifo_8_13_1_5 (
  Uart3RxFifoData,
  Uart3RxFifoCount,
  RxData,
  Uart3RxFifoEmpty,
  Uart3RxFifoFull,
  Uart3FifoReset_i_data_i,
  ReadUart3,
  Dbg1,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
output [7:0] Uart3RxFifoData ;
output [12:0] Uart3RxFifoCount ;
input [7:0] RxData ;
output Uart3RxFifoEmpty ;
output Uart3RxFifoFull ;
input Uart3FifoReset_i_data_i ;
input ReadUart3 ;
input Dbg1 ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire Uart3RxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart3FifoReset_i_data_i ;
wire ReadUart3 ;
wire Dbg1 ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire we_i_Z ;
wire VCC ;
wire Last_wone_i_0_sqmuxa_Z ;
wire GND ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire N_1 ;
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Dbg1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadUart3),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(Dbg1),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:63
  fifo_8_13_1_5 fifo_i (
	.RxData(RxData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[12:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_5 */

module UartRxFifoExtClk_13_0 (
  Uart3RxFifoCount,
  Uart3RxFifoData,
  ReadUart3,
  Uart3FifoReset_i_data_i,
  Uart3RxFifoFull,
  Uart3RxFifoEmpty,
  FCCC_C0_0_GL0,
  UartClk3,
  Uart3FifoReset_i_arst_i
)
;
output [12:0] Uart3RxFifoCount ;
output [7:0] Uart3RxFifoData ;
input ReadUart3 ;
input Uart3FifoReset_i_data_i ;
output Uart3RxFifoFull ;
output Uart3RxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input UartClk3 ;
input Uart3FifoReset_i_arst_i ;
wire ReadUart3 ;
wire Uart3FifoReset_i_data_i ;
wire Uart3RxFifoFull ;
wire Uart3RxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire UartClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire [7:0] RxData;
wire RxComplete ;
wire Dbg1 ;
wire GND ;
wire VCC ;
// @46:133
  UartRxExtClk_3 Uart (
	.RxData(RxData[7:0]),
	.RxComplete(RxComplete),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.UartClk3(UartClk3)
);
// @46:147
  IBufP2Ports_10 ClkSyncWrite (
	.Dbg1(Dbg1),
	.RxComplete(RxComplete),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @46:156
  gated_fifo_8_13_1_5 UartFifo (
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[12:0]),
	.RxData(RxData[7:0]),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.ReadUart3(ReadUart3),
	.Dbg1(Dbg1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartRxFifoExtClk_13_0 */

module fifo_8_13_1_6 (
  we_i,
  re_i,
  r_ack_i,
  Uart3TxFifoFull,
  Uart3TxFifoEmpty,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input we_i ;
input re_i ;
output r_ack_i ;
output Uart3TxFifoFull ;
output Uart3TxFifoEmpty ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire we_i ;
wire re_i ;
wire r_ack_i ;
wire Uart3TxFifoFull ;
wire Uart3TxFifoEmpty ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [13:0] counter_r_Z;
wire [13:0] counter_r_s;
wire [12:0] counter_r_cry;
wire [0:0] counter_r_RNIQ8S61_Y;
wire [1:1] counter_r_RNIQ7HT1_Y;
wire [2:2] counter_r_RNIR76K2_Y;
wire [3:3] counter_r_RNIT8RA3_Y;
wire [4:4] counter_r_RNI0BG14_Y;
wire [5:5] counter_r_RNI4E5O4_Y;
wire [6:6] counter_r_RNI9IQE5_Y;
wire [7:7] counter_r_RNIFNF56_Y;
wire [8:8] counter_r_RNIMT4S6_Y;
wire [9:9] counter_r_RNIU4QI7_Y;
wire [10:10] counter_r_RNIET178_Y;
wire [11:11] counter_r_RNIVM9R8_Y;
wire [13:13] counter_r_RNO_FCO_6;
wire [13:13] counter_r_RNO_Y_6;
wire [12:12] counter_r_RNIHHHF9_Y;
wire VCC ;
wire do_count_0_x2_Z ;
wire GND ;
wire un7_counter_r ;
wire un16_counter_r ;
wire do_read_Z ;
wire counter_r_cry_cy ;
wire empty_r_RNIRA7G_S ;
wire empty_r_RNIRA7G_Y ;
wire un16_counter_r_0_a2_11_3 ;
wire un16_counter_r_0_a2_0_10 ;
wire un16_counter_r_0_a2_0_9 ;
wire un16_counter_r_0_a2_0_8 ;
wire un16_counter_r_0_a2_0_7 ;
wire un16_counter_r_0_a2_11_4 ;
wire N_4110_10 ;
wire N_4110_11 ;
wire N_4108 ;
wire un16_counter_r_0_a2_0_13 ;
wire N_4110 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @39:68
  SLE \counter_r[13]  (
	.Q(counter_r_Z[13]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[13]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[12]  (
	.Q(counter_r_Z[12]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[12]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[11]  (
	.Q(counter_r_Z[11]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[11]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[10]  (
	.Q(counter_r_Z[10]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[10]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[9]  (
	.Q(counter_r_Z[9]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[9]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[8]  (
	.Q(counter_r_Z[8]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[8]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[7]  (
	.Q(counter_r_Z[7]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[7]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[6]  (
	.Q(counter_r_Z[6]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[6]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[5]  (
	.Q(counter_r_Z[5]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[5]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[4]  (
	.Q(counter_r_Z[4]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[4]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[3]  (
	.Q(counter_r_Z[3]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[3]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[2]  (
	.Q(counter_r_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[2]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[1]  (
	.Q(counter_r_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[1]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE \counter_r[0]  (
	.Q(counter_r_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_r_s[0]),
	.EN(do_count_0_x2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE empty_r (
	.Q(Uart3TxFifoEmpty),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un7_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:68
  SLE full_r (
	.Q(Uart3TxFifoFull),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un16_counter_r),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:123
  SLE r_ack (
	.Q(r_ack_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(do_read_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:59
  ARI1 empty_r_RNIRA7G (
	.FCO(counter_r_cry_cy),
	.S(empty_r_RNIRA7G_S),
	.Y(empty_r_RNIRA7G_Y),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam empty_r_RNIRA7G.INIT=20'h4DD00;
// @39:59
  ARI1 \counter_r_RNIQ8S61[0]  (
	.FCO(counter_r_cry[0]),
	.S(counter_r_s[0]),
	.Y(counter_r_RNIQ8S61_Y[0]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[0]),
	.FCI(counter_r_cry_cy)
);
defparam \counter_r_RNIQ8S61[0] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIQ7HT1[1]  (
	.FCO(counter_r_cry[1]),
	.S(counter_r_s[1]),
	.Y(counter_r_RNIQ7HT1_Y[1]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[1]),
	.FCI(counter_r_cry[0])
);
defparam \counter_r_RNIQ7HT1[1] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIR76K2[2]  (
	.FCO(counter_r_cry[2]),
	.S(counter_r_s[2]),
	.Y(counter_r_RNIR76K2_Y[2]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[2]),
	.FCI(counter_r_cry[1])
);
defparam \counter_r_RNIR76K2[2] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIT8RA3[3]  (
	.FCO(counter_r_cry[3]),
	.S(counter_r_s[3]),
	.Y(counter_r_RNIT8RA3_Y[3]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[3]),
	.FCI(counter_r_cry[2])
);
defparam \counter_r_RNIT8RA3[3] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI0BG14[4]  (
	.FCO(counter_r_cry[4]),
	.S(counter_r_s[4]),
	.Y(counter_r_RNI0BG14_Y[4]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[4]),
	.FCI(counter_r_cry[3])
);
defparam \counter_r_RNI0BG14[4] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI4E5O4[5]  (
	.FCO(counter_r_cry[5]),
	.S(counter_r_s[5]),
	.Y(counter_r_RNI4E5O4_Y[5]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[5]),
	.FCI(counter_r_cry[4])
);
defparam \counter_r_RNI4E5O4[5] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNI9IQE5[6]  (
	.FCO(counter_r_cry[6]),
	.S(counter_r_s[6]),
	.Y(counter_r_RNI9IQE5_Y[6]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[6]),
	.FCI(counter_r_cry[5])
);
defparam \counter_r_RNI9IQE5[6] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIFNF56[7]  (
	.FCO(counter_r_cry[7]),
	.S(counter_r_s[7]),
	.Y(counter_r_RNIFNF56_Y[7]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[7]),
	.FCI(counter_r_cry[6])
);
defparam \counter_r_RNIFNF56[7] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIMT4S6[8]  (
	.FCO(counter_r_cry[8]),
	.S(counter_r_s[8]),
	.Y(counter_r_RNIMT4S6_Y[8]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[8]),
	.FCI(counter_r_cry[7])
);
defparam \counter_r_RNIMT4S6[8] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIU4QI7[9]  (
	.FCO(counter_r_cry[9]),
	.S(counter_r_s[9]),
	.Y(counter_r_RNIU4QI7_Y[9]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[9]),
	.FCI(counter_r_cry[8])
);
defparam \counter_r_RNIU4QI7[9] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIET178[10]  (
	.FCO(counter_r_cry[10]),
	.S(counter_r_s[10]),
	.Y(counter_r_RNIET178_Y[10]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[10]),
	.FCI(counter_r_cry[9])
);
defparam \counter_r_RNIET178[10] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNIVM9R8[11]  (
	.FCO(counter_r_cry[11]),
	.S(counter_r_s[11]),
	.Y(counter_r_RNIVM9R8_Y[11]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[11]),
	.FCI(counter_r_cry[10])
);
defparam \counter_r_RNIVM9R8[11] .INIT=20'h5DD22;
// @39:59
  ARI1 \counter_r_RNO[13]  (
	.FCO(counter_r_RNO_FCO_6[13]),
	.S(counter_r_s[13]),
	.Y(counter_r_RNO_Y_6[13]),
	.B(counter_r_Z[13]),
	.C(do_read_Z),
	.D(GND),
	.A(VCC),
	.FCI(counter_r_cry[12])
);
defparam \counter_r_RNO[13] .INIT=20'h46600;
// @39:59
  ARI1 \counter_r_RNIHHHF9[12]  (
	.FCO(counter_r_cry[12]),
	.S(counter_r_s[12]),
	.Y(counter_r_RNIHHHF9_Y[12]),
	.B(re_i),
	.C(Uart3TxFifoEmpty),
	.D(GND),
	.A(counter_r_Z[12]),
	.FCI(counter_r_cry[11])
);
defparam \counter_r_RNIHHHF9[12] .INIT=20'h5DD22;
// @39:61
  CFG4 do_count_0_x2 (
	.A(we_i),
	.B(Uart3TxFifoFull),
	.C(re_i),
	.D(Uart3TxFifoEmpty),
	.Y(do_count_0_x2_Z)
);
defparam do_count_0_x2.INIT=16'h22D2;
// @39:89
  CFG2 \update.un16_counter_r_0_a2_11_3  (
	.A(counter_r_Z[2]),
	.B(counter_r_Z[3]),
	.Y(un16_counter_r_0_a2_11_3)
);
defparam \update.un16_counter_r_0_a2_11_3 .INIT=4'h1;
// @39:59
  CFG2 do_read (
	.A(Uart3TxFifoEmpty),
	.B(re_i),
	.Y(do_read_Z)
);
defparam do_read.INIT=4'h4;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_10  (
	.A(Uart3TxFifoFull),
	.B(we_i),
	.C(counter_r_Z[0]),
	.D(counter_r_Z[13]),
	.Y(un16_counter_r_0_a2_0_10)
);
defparam \update.un16_counter_r_0_a2_0_10 .INIT=16'h0040;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_9  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[1]),
	.Y(un16_counter_r_0_a2_0_9)
);
defparam \update.un16_counter_r_0_a2_0_9 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_8  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_0_8)
);
defparam \update.un16_counter_r_0_a2_0_8 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_0_7  (
	.A(counter_r_Z[5]),
	.B(counter_r_Z[4]),
	.C(counter_r_Z[3]),
	.D(counter_r_Z[2]),
	.Y(un16_counter_r_0_a2_0_7)
);
defparam \update.un16_counter_r_0_a2_0_7 .INIT=16'h8000;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11_4  (
	.A(counter_r_Z[9]),
	.B(counter_r_Z[8]),
	.C(counter_r_Z[7]),
	.D(counter_r_Z[6]),
	.Y(un16_counter_r_0_a2_11_4)
);
defparam \update.un16_counter_r_0_a2_11_4 .INIT=16'h0001;
// @39:82
  CFG4 \update.un7_counter_r_0_a2_10  (
	.A(counter_r_Z[12]),
	.B(counter_r_Z[11]),
	.C(counter_r_Z[10]),
	.D(counter_r_Z[1]),
	.Y(N_4110_10)
);
defparam \update.un7_counter_r_0_a2_10 .INIT=16'h0001;
// @39:89
  CFG4 \update.un16_counter_r_0_a2_11  (
	.A(counter_r_Z[4]),
	.B(counter_r_Z[5]),
	.C(un16_counter_r_0_a2_11_4),
	.D(un16_counter_r_0_a2_11_3),
	.Y(N_4110_11)
);
defparam \update.un16_counter_r_0_a2_11 .INIT=16'h1000;
// @39:82
  CFG4 \update.un7_counter_r_0_o2  (
	.A(we_i),
	.B(Uart3TxFifoFull),
	.C(counter_r_Z[0]),
	.D(do_read_Z),
	.Y(N_4108)
);
defparam \update.un7_counter_r_0_o2 .INIT=16'hDF0F;
// @39:89
  CFG3 \update.un16_counter_r_0_a2_0_13  (
	.A(un16_counter_r_0_a2_0_10),
	.B(do_read_Z),
	.C(un16_counter_r_0_a2_0_7),
	.Y(un16_counter_r_0_a2_0_13)
);
defparam \update.un16_counter_r_0_a2_0_13 .INIT=8'h20;
// @39:89
  CFG4 \update.un16_counter_r_0_a2  (
	.A(counter_r_Z[0]),
	.B(counter_r_Z[13]),
	.C(N_4110_11),
	.D(N_4110_10),
	.Y(N_4110)
);
defparam \update.un16_counter_r_0_a2 .INIT=16'h4000;
// @39:82
  CFG4 \update.un7_counter_r_0_a2  (
	.A(counter_r_Z[13]),
	.B(N_4110_10),
	.C(N_4110_11),
	.D(N_4108),
	.Y(un7_counter_r)
);
defparam \update.un7_counter_r_0_a2 .INIT=16'h4000;
// @39:89
  CFG4 \update.un16_counter_r_0  (
	.A(N_4110),
	.B(un16_counter_r_0_a2_0_13),
	.C(un16_counter_r_0_a2_0_9),
	.D(un16_counter_r_0_a2_0_8),
	.Y(un16_counter_r)
);
defparam \update.un16_counter_r_0 .INIT=16'hEAAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fifo_8_13_1_6 */

module gated_fifo_8_13_1_6 (
  CurrentState,
  Uart3TxFifoFull,
  un1_NextState_1_sqmuxa_i_1,
  Uart3TxFifoEmpty,
  WriteUart3,
  ReadStrobe,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i,
  FifoReadAck
)
;
input [1:0] CurrentState ;
output Uart3TxFifoFull ;
output un1_NextState_1_sqmuxa_i_1 ;
output Uart3TxFifoEmpty ;
input WriteUart3 ;
input ReadStrobe ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
output FifoReadAck ;
wire Uart3TxFifoFull ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire Uart3TxFifoEmpty ;
wire WriteUart3 ;
wire ReadStrobe ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire FifoReadAck ;
wire VCC ;
wire r_ack_1_sqmuxa_i_Z ;
wire GND ;
wire we_i_Z ;
wire Last_wone_i_0_sqmuxa_Z ;
wire re_i_Z ;
wire Last_rone_i_0_sqmuxa_Z ;
wire Last_wone_i_Z ;
wire Last_rone_i_Z ;
wire r_ack_i ;
// @45:86
  SLE r_ack (
	.Q(FifoReadAck),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(r_ack_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE we_i (
	.Q(we_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_wone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE re_i (
	.Q(re_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Last_rone_i_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_wone_i (
	.Q(Last_wone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(WriteUart3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:86
  SLE Last_rone_i (
	.Q(Last_rone_i_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ReadStrobe),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 r_ack_RNI3LNC1 (
	.A(CurrentState[0]),
	.B(Uart3TxFifoEmpty),
	.C(FifoReadAck),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i_1)
);
defparam r_ack_RNI3LNC1.INIT=16'h551B;
// @45:178
  CFG2 Last_wone_i_0_sqmuxa (
	.A(WriteUart3),
	.B(Last_wone_i_Z),
	.Y(Last_wone_i_0_sqmuxa_Z)
);
defparam Last_wone_i_0_sqmuxa.INIT=4'h2;
// @45:145
  CFG2 Last_rone_i_0_sqmuxa (
	.A(ReadStrobe),
	.B(Last_rone_i_Z),
	.Y(Last_rone_i_0_sqmuxa_Z)
);
defparam Last_rone_i_0_sqmuxa.INIT=4'h2;
// @45:86
  CFG2 r_ack_1_sqmuxa_i (
	.A(ReadStrobe),
	.B(r_ack_i),
	.Y(r_ack_1_sqmuxa_i_Z)
);
defparam r_ack_1_sqmuxa_i.INIT=4'hD;
// @45:63
  fifo_8_13_1_6 fifo_i (
	.we_i(we_i_Z),
	.re_i(re_i_Z),
	.r_ack_i(r_ack_i),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* gated_fifo_8_13_1_6 */

module IBufP2Ports_14_11 (
  StartTx_i,
  StartTx,
  UartTxClk3
)
;
output StartTx_i ;
input StartTx ;
input UartTxClk3 ;
wire StartTx_i ;
wire StartTx ;
wire UartTxClk3 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(StartTx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(StartTx_i),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(UartTxClk3),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_14_11 */

module UartTx_3 (
  StartTx_i,
  UartTxClk3,
  Uart3FifoReset_i_arst_i,
  TxInProgress_i_i
)
;
input StartTx_i ;
input UartTxClk3 ;
input Uart3FifoReset_i_arst_i ;
output TxInProgress_i_i ;
wire StartTx_i ;
wire UartTxClk3 ;
wire Uart3FifoReset_i_arst_i ;
wire TxInProgress_i_i ;
wire [3:0] BitCnt_Z;
wire [3:0] BitCnt_7;
wire VCC ;
wire Busy_i_1_Z ;
wire GND ;
wire LastGo_Z ;
wire un1_busy_i_2 ;
wire txd20_Z ;
wire CO1 ;
wire CO0 ;
wire un1_txd19 ;
wire txd18_Z ;
wire BitCnt_0_sqmuxa_Z ;
wire BitCnt_0_sqmuxa_1_Z ;
wire N_1 ;
// @40:59
  SLE Busy_i (
	.Q(TxInProgress_i_i),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(Busy_i_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[3]  (
	.Q(BitCnt_Z[3]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[2]  (
	.Q(BitCnt_Z[2]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[1]  (
	.Q(BitCnt_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE \BitCnt[0]  (
	.Q(BitCnt_Z[0]),
	.ADn(GND),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(BitCnt_7[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:59
  SLE LastGo (
	.Q(LastGo_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(UartTxClk3),
	.D(StartTx_i),
	.EN(un1_busy_i_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @40:97
  CFG4 txd20_RNIU84V (
	.A(BitCnt_Z[3]),
	.B(txd20_Z),
	.C(BitCnt_Z[1]),
	.D(BitCnt_Z[0]),
	.Y(CO1)
);
defparam txd20_RNIU84V.INIT=16'hD000;
// @40:97
  CFG3 \BitCnt_7_f0_RNO[1]  (
	.A(txd20_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_Z[3]),
	.Y(CO0)
);
defparam \BitCnt_7_f0_RNO[1] .INIT=8'h8C;
// @40:79
  CFG2 Busy_i_1_0 (
	.A(txd20_Z),
	.B(BitCnt_Z[3]),
	.Y(un1_txd19)
);
defparam Busy_i_1_0.INIT=4'hB;
// @40:101
  CFG4 txd20 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd20_Z)
);
defparam txd20.INIT=16'h0004;
// @40:82
  CFG4 txd18 (
	.A(BitCnt_Z[0]),
	.B(BitCnt_Z[3]),
	.C(BitCnt_Z[2]),
	.D(BitCnt_Z[1]),
	.Y(txd18_Z)
);
defparam txd18.INIT=16'h8000;
// @40:79
  CFG2 Busy_i_1 (
	.A(un1_txd19),
	.B(txd18_Z),
	.Y(Busy_i_1_Z)
);
defparam Busy_i_1.INIT=4'hE;
// @40:108
  CFG2 BitCnt_0_sqmuxa_1 (
	.A(un1_txd19),
	.B(BitCnt_0_sqmuxa_Z),
	.Y(BitCnt_0_sqmuxa_1_Z)
);
defparam BitCnt_0_sqmuxa_1.INIT=4'h4;
// @40:71
  CFG3 un1_busy_i (
	.A(LastGo_Z),
	.B(TxInProgress_i_i),
	.C(StartTx_i),
	.Y(un1_busy_i_2)
);
defparam un1_busy_i.INIT=8'h12;
// @40:75
  CFG2 BitCnt_0_sqmuxa (
	.A(un1_busy_i_2),
	.B(StartTx_i),
	.Y(BitCnt_0_sqmuxa_Z)
);
defparam BitCnt_0_sqmuxa.INIT=4'h8;
// @40:79
  CFG4 \BitCnt_7_f0[0]  (
	.A(txd18_Z),
	.B(BitCnt_Z[0]),
	.C(BitCnt_0_sqmuxa_1_Z),
	.D(un1_txd19),
	.Y(BitCnt_7[0])
);
defparam \BitCnt_7_f0[0] .INIT=16'h5154;
// @40:79
  CFG4 \BitCnt_7_f0[1]  (
	.A(CO0),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[1]),
	.D(txd18_Z),
	.Y(BitCnt_7[1])
);
defparam \BitCnt_7_f0[1] .INIT=16'h00DE;
// @40:79
  CFG4 \BitCnt_7_f0[3]  (
	.A(BitCnt_Z[3]),
	.B(BitCnt_Z[2]),
	.C(CO1),
	.D(txd18_Z),
	.Y(BitCnt_7[3])
);
defparam \BitCnt_7_f0[3] .INIT=16'h006A;
// @40:79
  CFG4 \BitCnt_7_f0[2]  (
	.A(CO1),
	.B(BitCnt_0_sqmuxa_1_Z),
	.C(BitCnt_Z[2]),
	.D(txd18_Z),
	.Y(BitCnt_7[2])
);
defparam \BitCnt_7_f0[2] .INIT=16'h00DE;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTx_3 */

module IBufP2Ports_11 (
  CurrentState,
  un1_NextState_1_sqmuxa_i,
  un1_NextState_1_sqmuxa_i_1,
  TxInProgress_i_i,
  FCCC_C0_0_GL0
)
;
input [1:0] CurrentState ;
output un1_NextState_1_sqmuxa_i ;
input un1_NextState_1_sqmuxa_i_1 ;
input TxInProgress_i_i ;
input FCCC_C0_0_GL0 ;
wire un1_NextState_1_sqmuxa_i ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire TxInProgress_i_i ;
wire FCCC_C0_0_GL0 ;
wire Temp1_Z ;
wire VCC ;
wire GND ;
wire TxInProgress ;
// @32:47
  SLE Temp1 (
	.Q(Temp1_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(TxInProgress_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:47
  SLE O (
	.Q(TxInProgress),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(Temp1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  CFG4 O_RNI4A062 (
	.A(CurrentState[0]),
	.B(un1_NextState_1_sqmuxa_i_1),
	.C(TxInProgress),
	.D(CurrentState[1]),
	.Y(un1_NextState_1_sqmuxa_i)
);
defparam O_RNI4A062.INIT=16'hCA0C;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* IBufP2Ports_11 */

module UartTxFifoExtClk_13_0 (
  UartTxClk3,
  WriteUart3,
  Uart3TxFifoEmpty,
  Uart3TxFifoFull,
  FCCC_C0_0_GL0,
  Uart3FifoReset_i_arst_i
)
;
input UartTxClk3 ;
input WriteUart3 ;
output Uart3TxFifoEmpty ;
output Uart3TxFifoFull ;
input FCCC_C0_0_GL0 ;
input Uart3FifoReset_i_arst_i ;
wire UartTxClk3 ;
wire WriteUart3 ;
wire Uart3TxFifoEmpty ;
wire Uart3TxFifoFull ;
wire FCCC_C0_0_GL0 ;
wire Uart3FifoReset_i_arst_i ;
wire [1:0] CurrentState_Z;
wire [0:0] CurrentState_i;
wire [1:0] NextState_Z;
wire VCC ;
wire GND ;
wire un1_readstrobe11_1_i ;
wire un1_NextState_1_sqmuxa_i ;
wire StartTx_Z ;
wire readstrobe13_Z ;
wire un1_readstrobe12_i ;
wire ReadStrobe_Z ;
wire un1_ReadStrobe_0_sqmuxa_2_i ;
wire FifoReadAck ;
wire un1_NextState_1_sqmuxa_i_1 ;
wire StartTx_i ;
wire TxInProgress_i_i ;
  CFG1 \NextState_RNO[0]  (
	.A(CurrentState_Z[0]),
	.Y(CurrentState_i[0])
);
defparam \NextState_RNO[0] .INIT=2'h1;
// @47:205
  SLE \CurrentState[0]  (
	.Q(CurrentState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[1]  (
	.Q(NextState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_readstrobe11_1_i),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \NextState[0]  (
	.Q(NextState_Z[0]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_i[0]),
	.EN(un1_NextState_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE StartTx (
	.Q(StartTx_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(readstrobe13_Z),
	.EN(un1_readstrobe12_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE ReadStrobe (
	.Q(ReadStrobe_Z),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(CurrentState_Z[0]),
	.EN(un1_ReadStrobe_0_sqmuxa_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:205
  SLE \CurrentState[1]  (
	.Q(CurrentState_Z[1]),
	.ADn(VCC),
	.ALn(Uart3FifoReset_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(NextState_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @47:248
  CFG2 readstrobe13 (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(readstrobe13_Z)
);
defparam readstrobe13.INIT=4'h4;
// @47:205
  CFG2 \NextState_RNO[1]  (
	.A(CurrentState_Z[0]),
	.B(CurrentState_Z[1]),
	.Y(un1_readstrobe11_1_i)
);
defparam \NextState_RNO[1] .INIT=4'h6;
// @47:205
  CFG3 ReadStrobe_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_ReadStrobe_0_sqmuxa_2_i)
);
defparam ReadStrobe_RNO.INIT=8'h1B;
// @47:205
  CFG3 StartTx_RNO (
	.A(FifoReadAck),
	.B(CurrentState_Z[1]),
	.C(CurrentState_Z[0]),
	.Y(un1_readstrobe12_i)
);
defparam StartTx_RNO.INIT=8'hCB;
// @47:138
  gated_fifo_8_13_1_6 UartTxFifo (
	.CurrentState(CurrentState_Z[1:0]),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.WriteUart3(WriteUart3),
	.ReadStrobe(ReadStrobe_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.FifoReadAck(FifoReadAck)
);
// @47:162
  IBufP2Ports_14_11 IBufStartTx (
	.StartTx_i(StartTx_i),
	.StartTx(StartTx_Z),
	.UartTxClk3(UartTxClk3)
);
// @47:170
  UartTx_3 UartTxUart (
	.StartTx_i(StartTx_i),
	.UartTxClk3(UartTxClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.TxInProgress_i_i(TxInProgress_i_i)
);
// @47:182
  IBufP2Ports_11 IBufTxInProgress_i (
	.CurrentState(CurrentState_Z[1:0]),
	.un1_NextState_1_sqmuxa_i(un1_NextState_1_sqmuxa_i),
	.un1_NextState_1_sqmuxa_i_1(un1_NextState_1_sqmuxa_i_1),
	.TxInProgress_i_i(TxInProgress_i_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UartTxFifoExtClk_13_0 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 (
  un1_DacWriteNextState_292_0_0_0_2,
  un1_DacWriteNextState_292_0_0_0_6,
  un1_DacWriteNextState_292_0_0_0_0,
  un1_DacWriteNextState_292_0_0_0_18,
  un1_DacWriteNextState_292_0_0_0_22,
  DacFSetpointToWrite,
  DacBSetpointToWrite,
  DacCSetpointToWrite,
  DacDSetpointToWrite,
  DacESetpointToWrite,
  nCsA_c,
  nCsE_c,
  nCsD_c_3,
  nCsD_c_1,
  nCsD_c_0,
  nCsC_c_3,
  nCsC_c_1,
  nCsC_c_0,
  nCsB_c,
  nCsF_c,
  un1_DacWriteNextState_292_0_0,
  un1_DacWriteNextState_292_3_0_13,
  un1_DacWriteNextState_292_3_0_10,
  un1_DacWriteNextState_292_3_0_14,
  un1_DacWriteNextState_292_3_0_9,
  un1_DacWriteNextState_292_3_0_8,
  un1_DacWriteNextState_292_3_0_7,
  un1_DacWriteNextState_292_3_0_0,
  un1_DacWriteNextState_292_3_0_4,
  un1_DacWriteNextState_292_3_0_2,
  un1_DacWriteNextState_292_3_0_3,
  un1_DacWriteNextState_292_3_0_6,
  un1_DacWriteNextState_293_0_0_0_8,
  un1_DacWriteNextState_293_0_0_0_0,
  un1_DacWriteNextState_293_0_0_0_4,
  un1_DacWriteNextState_293_0_0_0_7,
  un1_DacWriteNextState_293_0_0_0_1,
  un1_DacWriteNextState_297_0_0_3,
  un1_DacWriteNextState_297_0_0_14,
  un1_DacWriteNextState_297_0_0_8,
  un1_DacWriteNextState_297_0_0_7,
  un1_DacWriteNextState_297_0_0_4,
  un1_DacWriteNextState_297_0_0_2,
  un1_DacWriteNextState_297_0_0_1,
  un1_DacWriteNextState_297_0_0_0,
  un1_DacWriteNextState_297_0_0_13,
  un1_DacWriteNextState_296_0_0_4,
  un1_DacWriteNextState_296_0_0_18,
  un1_DacWriteNextState_296_0_0_12,
  un1_DacWriteNextState_296_0_0_11,
  un1_DacWriteNextState_296_0_0_10,
  un1_DacWriteNextState_296_0_0_9,
  un1_DacWriteNextState_296_0_0_8,
  un1_DacWriteNextState_296_0_0_7,
  un1_DacWriteNextState_296_0_0_5,
  un1_DacWriteNextState_296_0_0_0,
  un1_DacWriteNextState_296_0_0_16,
  un1_DacWriteNextState_295_0_0_0_0,
  un1_DacWriteNextState_295_0_0_0_1,
  un1_DacWriteNextState_295_0_0_0_4,
  un1_DacWriteNextState_294_0_0_0_12,
  un1_DacWriteNextState_294_0_0_0_10,
  un1_DacWriteNextState_294_0_0_0_8,
  un1_DacWriteNextState_294_0_0_0_0,
  un1_DacWriteNextState_294_0_0_0_5,
  un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2_0,
  un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2_0,
  un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2_0,
  un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1_0,
  un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1_0,
  un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1_0,
  un1_DacWriteNextState_293_0_0,
  un1_DacWriteNextState_294_0_0_14,
  un1_DacWriteNextState_294_0_0_8,
  un1_DacWriteNextState_294_0_0_7,
  un1_DacWriteNextState_294_0_0_5,
  un1_DacWriteNextState_294_0_0_3,
  un1_DacWriteNextState_294_0_0_0_d0,
  un1_DacWriteNextState_295_0_0_2,
  un1_DacWriteNextState_295_0_0_14,
  un1_DacWriteNextState_295_0_0_8,
  un1_DacWriteNextState_295_0_0_7,
  un1_DacWriteNextState_295_0_0_6,
  un1_DacWriteNextState_295_0_0_4,
  un1_DacWriteNextState_295_0_0_1,
  un1_DacWriteNextState_295_0_0_0_d0,
  StateOut_23_i_a2_i_o2_RNIJUG54_0,
  StateOut_23_i_a2_i_o2_RNIO9P54_0,
  StateOut_23_i_a2_i_o2_RNI20AM3_0,
  StateOut_23_i_a2_i_o2_RNI7BIM3_0,
  StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1_0,
  StateOut_23_i_a2_i_o2_RNICMQM3_0,
  DacWriteNextState_ns_5,
  DacWriteNextState_ns_20,
  DacWriteNextState_ns_0,
  DacWriteNextState_ns_14,
  DacWriteNextState_ns_18,
  DacWriteNextState_ns_i_i_0_0,
  DacWriteNextState_ns_i_i_0_5,
  StateOut_23_0,
  DacSetpoints_0_1,
  DacSetpoints_0_0,
  DacSetpoints_1_1_5,
  DacSetpoints_1_1_7,
  DacSetpoints_1_1_8,
  DacSetpoints_1_1_9,
  DacSetpoints_1_1_10,
  DacSetpoints_1_1_12,
  DacSetpoints_1_1_18,
  DacSetpoints_1_1_19,
  DacSetpoints_1_1_16,
  DacSetpoints_1_1_0,
  DacSetpoints_1_1_15,
  DacSetpoints_1_1_4,
  DacSetpoints_1_1_6,
  DacSetpoints_1_0_5,
  DacSetpoints_1_0_7,
  DacSetpoints_1_0_8,
  DacSetpoints_1_0_9,
  DacSetpoints_1_0_10,
  DacSetpoints_1_0_12,
  DacSetpoints_1_0_18,
  DacSetpoints_1_0_19,
  DacSetpoints_1_0_16,
  DacSetpoints_1_0_0,
  DacSetpoints_1_0_15,
  DacSetpoints_1_0_4,
  DacSetpoints_1_0_6,
  DacSetpoints_5_1,
  DacSetpoints_5_0,
  DacSetpoints_3_1_15,
  DacSetpoints_3_1_6,
  DacSetpoints_3_1_9,
  DacSetpoints_3_1_11,
  DacSetpoints_3_1_14,
  DacSetpoints_3_1_20,
  DacSetpoints_3_1_5,
  DacSetpoints_3_1_0,
  DacSetpoints_3_1_17,
  DacSetpoints_3_1_7,
  DacSetpoints_3_1_8,
  DacSetpoints_3_1_10,
  DacSetpoints_3_1_12,
  DacSetpoints_3_1_21,
  DacSetpoints_3_0_15,
  DacSetpoints_3_0_6,
  DacSetpoints_3_0_9,
  DacSetpoints_3_0_11,
  DacSetpoints_3_0_14,
  DacSetpoints_3_0_20,
  DacSetpoints_3_0_5,
  DacSetpoints_3_0_0,
  DacSetpoints_3_0_17,
  DacSetpoints_3_0_7,
  DacSetpoints_3_0_8,
  DacSetpoints_3_0_10,
  DacSetpoints_3_0_12,
  DacSetpoints_3_0_21,
  DacSetpoints_4_1_17,
  DacSetpoints_4_1_10,
  DacSetpoints_4_1_11,
  DacSetpoints_4_1_12,
  DacSetpoints_4_1_13,
  DacSetpoints_4_1_14,
  DacSetpoints_4_1_16,
  DacSetpoints_4_1_23,
  DacSetpoints_4_1_1,
  DacSetpoints_4_1_7,
  DacSetpoints_4_1_4,
  DacSetpoints_4_1_0,
  DacSetpoints_4_1_22,
  DacSetpoints_4_1_19,
  DacSetpoints_4_1_9,
  DacSetpoints_4_1_6,
  DacSetpoints_4_1_8,
  DacSetpoints_4_0_17,
  DacSetpoints_4_0_10,
  DacSetpoints_4_0_11,
  DacSetpoints_4_0_12,
  DacSetpoints_4_0_13,
  DacSetpoints_4_0_14,
  DacSetpoints_4_0_16,
  DacSetpoints_4_0_23,
  DacSetpoints_4_0_1,
  DacSetpoints_4_0_7,
  DacSetpoints_4_0_4,
  DacSetpoints_4_0_0,
  DacSetpoints_4_0_22,
  DacSetpoints_4_0_19,
  DacSetpoints_4_0_9,
  DacSetpoints_4_0_6,
  DacSetpoints_4_0_8,
  DacSetpoints_2_1_8,
  DacSetpoints_2_1_9,
  DacSetpoints_2_1_12,
  DacSetpoints_2_1_14,
  DacSetpoints_2_1_16,
  DacSetpoints_2_1_19,
  DacSetpoints_2_1_22,
  DacSetpoints_2_1_23,
  DacSetpoints_2_1_7,
  DacSetpoints_2_1_4,
  DacSetpoints_2_1_3,
  DacSetpoints_2_1_21,
  DacSetpoints_2_1_13,
  DacSetpoints_2_1_11,
  DacSetpoints_2_1_0,
  DacSetpoints_2_1_10,
  DacSetpoints_2_0_8,
  DacSetpoints_2_0_9,
  DacSetpoints_2_0_12,
  DacSetpoints_2_0_14,
  DacSetpoints_2_0_16,
  DacSetpoints_2_0_19,
  DacSetpoints_2_0_22,
  DacSetpoints_2_0_23,
  DacSetpoints_2_0_7,
  DacSetpoints_2_0_4,
  DacSetpoints_2_0_3,
  DacSetpoints_2_0_21,
  DacSetpoints_2_0_13,
  DacSetpoints_2_0_11,
  DacSetpoints_2_0_0,
  DacSetpoints_2_0_10,
  DacWriteNextState,
  DacSetpoints_5_3,
  DacSetpoints_5_2,
  DacSetpoints_0_3_11,
  DacSetpoints_0_3_16,
  DacSetpoints_0_3_14,
  DacSetpoints_0_3_2,
  DacSetpoints_0_3_0,
  DacSetpoints_0_3_13,
  DacSetpoints_0_3_15,
  DacSetpoints_0_3_18,
  DacSetpoints_0_2_11,
  DacSetpoints_0_2_16,
  DacSetpoints_0_2_14,
  DacSetpoints_0_2_2,
  DacSetpoints_0_2_0,
  DacSetpoints_0_2_13,
  DacSetpoints_0_2_15,
  DacSetpoints_0_2_18,
  DacSetpoints_3_3_14,
  DacSetpoints_3_3_1,
  DacSetpoints_3_3_3,
  DacSetpoints_3_3_4,
  DacSetpoints_3_3_5,
  DacSetpoints_3_3_6,
  DacSetpoints_3_3_13,
  DacSetpoints_3_3_15,
  DacSetpoints_3_3_18,
  DacSetpoints_3_3_20,
  DacSetpoints_3_3_21,
  DacSetpoints_3_3_22,
  DacSetpoints_3_3_0,
  DacSetpoints_3_3_16,
  DacSetpoints_3_3_7,
  DacSetpoints_3_3_2,
  DacSetpoints_3_3_19,
  DacSetpoints_3_3_23,
  DacSetpoints_3_2_14,
  DacSetpoints_3_2_1,
  DacSetpoints_3_2_3,
  DacSetpoints_3_2_4,
  DacSetpoints_3_2_5,
  DacSetpoints_3_2_6,
  DacSetpoints_3_2_13,
  DacSetpoints_3_2_15,
  DacSetpoints_3_2_18,
  DacSetpoints_3_2_20,
  DacSetpoints_3_2_21,
  DacSetpoints_3_2_22,
  DacSetpoints_3_2_0,
  DacSetpoints_3_2_16,
  DacSetpoints_3_2_7,
  DacSetpoints_3_2_2,
  DacSetpoints_3_2_19,
  DacSetpoints_3_2_23,
  DacSetpoints_4_3_9,
  DacSetpoints_4_3_17,
  DacSetpoints_4_3_22,
  DacSetpoints_4_3_8,
  DacSetpoints_4_3_2,
  DacSetpoints_4_3_5,
  DacSetpoints_4_3_15,
  DacSetpoints_4_3_18,
  DacSetpoints_4_3_20,
  DacSetpoints_4_3_21,
  DacSetpoints_4_3_3,
  DacSetpoints_4_3_16,
  DacSetpoints_4_3_23,
  DacSetpoints_4_3_1,
  DacSetpoints_4_3_7,
  DacSetpoints_4_3_4,
  DacSetpoints_4_3_0,
  DacSetpoints_4_3_19,
  DacSetpoints_4_3_6,
  DacSetpoints_4_2_9,
  DacSetpoints_4_2_17,
  DacSetpoints_4_2_22,
  DacSetpoints_4_2_8,
  DacSetpoints_4_2_2,
  DacSetpoints_4_2_5,
  DacSetpoints_4_2_15,
  DacSetpoints_4_2_18,
  DacSetpoints_4_2_20,
  DacSetpoints_4_2_21,
  DacSetpoints_4_2_3,
  DacSetpoints_4_2_16,
  DacSetpoints_4_2_23,
  DacSetpoints_4_2_1,
  DacSetpoints_4_2_7,
  DacSetpoints_4_2_4,
  DacSetpoints_4_2_0,
  DacSetpoints_4_2_19,
  DacSetpoints_4_2_6,
  DacSetpoints_2_3_16,
  DacSetpoints_2_3_19,
  DacSetpoints_2_3_23,
  DacSetpoints_2_3_7,
  DacSetpoints_2_3_4,
  DacSetpoints_2_3_3,
  DacSetpoints_2_3_21,
  DacSetpoints_2_3_0,
  DacSetpoints_2_2_16,
  DacSetpoints_2_2_19,
  DacSetpoints_2_2_23,
  DacSetpoints_2_2_7,
  DacSetpoints_2_2_4,
  DacSetpoints_2_2_3,
  DacSetpoints_2_2_21,
  DacSetpoints_2_2_0,
  DacSetpoints_1_3_12,
  DacSetpoints_1_3_19,
  DacSetpoints_1_3_16,
  DacSetpoints_1_3_0,
  DacSetpoints_1_3_15,
  DacSetpoints_1_2_12,
  DacSetpoints_1_2_19,
  DacSetpoints_1_2_16,
  DacSetpoints_1_2_0,
  DacSetpoints_1_2_15,
  DacWriteNextState_rep_4,
  DacWriteNextState_rep_0,
  DacASetpointToWrite,
  N_4117_i,
  N_4124_i,
  N_217_i,
  N_242_i,
  N_271_i,
  N_317_i,
  N_315_i,
  N_324_i,
  N_347_i,
  N_344_i,
  N_341_i,
  SpiRst_4,
  N_4128_i,
  N_337_i,
  N_335_i,
  SpiRst_3,
  N_4130_i,
  N_368_i,
  N_366_i,
  N_364_i,
  SpiRst_2,
  N_321_i,
  N_319_i,
  N_4251_i,
  N_356_i,
  N_354_i,
  N_4129_i,
  N_350_i,
  SpiRst_1,
  N_333_i,
  N_330_i,
  N_327_i,
  SpiRst_0,
  N_4122_i,
  N_4121_i,
  N_4120_i,
  N_4119_i,
  N_4118_i,
  N_4232_i,
  N_5238,
  N_4127_i,
  N_4126_i,
  N_4125_i,
  N_4123_i,
  N_222_i,
  N_220_i,
  N_215_i,
  N_213_i,
  N_211_i,
  N_209_i,
  N_207_i,
  N_205_i,
  N_203_i,
  N_236_i,
  N_234_i,
  N_226_i,
  N_224_i,
  N_229_i,
  N_249_i,
  N_247_i,
  N_245_i,
  N_240_i,
  N_238_i,
  N_269_i,
  N_267_i,
  N_265_i,
  N_263_i,
  N_261_i,
  N_259_i,
  N_4611_i,
  N_277_i,
  N_275_i,
  N_273_i,
  N_292_i,
  N_290_i,
  N_288_i,
  N_274_i_1z,
  N_4613_i_1z,
  N_300_i,
  N_276_i_1z,
  N_2171,
  N_4612,
  N_2160,
  N_2686,
  N_244,
  N_235,
  N_233,
  N_227,
  N_225,
  N_375_i,
  N_376_i,
  N_377_i,
  N_378_i,
  N_4131,
  N_4840,
  N_5144,
  N_5158,
  N_5243,
  N_5219,
  N_5293,
  N_5269,
  N_5291,
  N_5267,
  N_5124,
  N_5197,
  N_5173,
  N_5245,
  N_5221,
  N_5195,
  N_5171,
  N_5280,
  N_5256,
  N_5198,
  N_5174,
  N_5118,
  N_5135,
  N_5186,
  N_5163,
  N_5282,
  N_5258,
  N_5117,
  N_5185,
  N_5162,
  N_5200,
  N_5176,
  N_5278,
  N_5254,
  N_5277,
  N_5253,
  N_5148,
  N_5147,
  N_5127,
  N_5128,
  N_5276,
  N_5252,
  N_5279,
  N_5255,
  N_5234,
  N_5210,
  N_5233,
  N_5209,
  N_5230,
  N_5206,
  N_5181,
  N_5160,
  N_5249,
  N_5225,
  N_5126,
  N_5228,
  N_5204,
  N_5116,
  N_5235,
  N_5211,
  N_5137,
  N_5139,
  N_5182,
  N_5161,
  N_5231,
  N_5207,
  N_5140,
  N_5136,
  N_5246,
  N_5222,
  N_5146,
  N_5138,
  N_5229,
  N_5205,
  N_5288,
  N_5156,
  N_5286,
  N_5193,
  N_5155,
  N_5237,
  N_5153,
  N_5157,
  N_5202,
  N_5191,
  N_5134,
  N_5154,
  N_5239,
  N_5285,
  N_5284,
  N_5130,
  N_5240,
  N_5190,
  N_5188,
  N_5298,
  N_5236,
  N_5289,
  N_5131,
  N_5290,
  N_5241,
  N_5250,
  N_5189,
  N_5242,
  N_5287,
  N_5133,
  N_5132,
  N_5192,
  N_5194,
  N_599,
  N_594,
  DacCSetpointWritten,
  DacFSetpointWritten,
  un1_DacWriteNextState_184_1,
  DacASetpointWritten,
  DacBSetpointWritten,
  DacDSetpointWritten,
  DacESetpointWritten,
  N_4978,
  SpiRst,
  un1_MasterReset_i_a2_1z,
  N_567,
  N_379,
  N_379_2,
  N_572,
  un1_MasterReset_inv_1_0,
  shot_i,
  domachine_i,
  N_431_i,
  SpiXferCompleteOut,
  TP6_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  TP7_c
)
;
output un1_DacWriteNextState_292_0_0_0_2 ;
output un1_DacWriteNextState_292_0_0_0_6 ;
output un1_DacWriteNextState_292_0_0_0_0 ;
output un1_DacWriteNextState_292_0_0_0_18 ;
output un1_DacWriteNextState_292_0_0_0_22 ;
input [23:0] DacFSetpointToWrite ;
input [23:0] DacBSetpointToWrite ;
input [23:0] DacCSetpointToWrite ;
input [23:0] DacDSetpointToWrite ;
input [23:0] DacESetpointToWrite ;
input [3:0] nCsA_c ;
input [3:0] nCsE_c ;
input nCsD_c_3 ;
input nCsD_c_1 ;
input nCsD_c_0 ;
input nCsC_c_3 ;
input nCsC_c_1 ;
input nCsC_c_0 ;
input [3:0] nCsB_c ;
input [3:0] nCsF_c ;
output [21:20] un1_DacWriteNextState_292_0_0 ;
output un1_DacWriteNextState_292_3_0_13 ;
output un1_DacWriteNextState_292_3_0_10 ;
output un1_DacWriteNextState_292_3_0_14 ;
output un1_DacWriteNextState_292_3_0_9 ;
output un1_DacWriteNextState_292_3_0_8 ;
output un1_DacWriteNextState_292_3_0_7 ;
output un1_DacWriteNextState_292_3_0_0 ;
output un1_DacWriteNextState_292_3_0_4 ;
output un1_DacWriteNextState_292_3_0_2 ;
output un1_DacWriteNextState_292_3_0_3 ;
output un1_DacWriteNextState_292_3_0_6 ;
output un1_DacWriteNextState_293_0_0_0_8 ;
output un1_DacWriteNextState_293_0_0_0_0 ;
output un1_DacWriteNextState_293_0_0_0_4 ;
output un1_DacWriteNextState_293_0_0_0_7 ;
output un1_DacWriteNextState_293_0_0_0_1 ;
output un1_DacWriteNextState_297_0_0_3 ;
output un1_DacWriteNextState_297_0_0_14 ;
output un1_DacWriteNextState_297_0_0_8 ;
output un1_DacWriteNextState_297_0_0_7 ;
output un1_DacWriteNextState_297_0_0_4 ;
output un1_DacWriteNextState_297_0_0_2 ;
output un1_DacWriteNextState_297_0_0_1 ;
output un1_DacWriteNextState_297_0_0_0 ;
output un1_DacWriteNextState_297_0_0_13 ;
output un1_DacWriteNextState_296_0_0_4 ;
output un1_DacWriteNextState_296_0_0_18 ;
output un1_DacWriteNextState_296_0_0_12 ;
output un1_DacWriteNextState_296_0_0_11 ;
output un1_DacWriteNextState_296_0_0_10 ;
output un1_DacWriteNextState_296_0_0_9 ;
output un1_DacWriteNextState_296_0_0_8 ;
output un1_DacWriteNextState_296_0_0_7 ;
output un1_DacWriteNextState_296_0_0_5 ;
output un1_DacWriteNextState_296_0_0_0 ;
output un1_DacWriteNextState_296_0_0_16 ;
output un1_DacWriteNextState_295_0_0_0_0 ;
output un1_DacWriteNextState_295_0_0_0_1 ;
output un1_DacWriteNextState_295_0_0_0_4 ;
output un1_DacWriteNextState_294_0_0_0_12 ;
output un1_DacWriteNextState_294_0_0_0_10 ;
output un1_DacWriteNextState_294_0_0_0_8 ;
output un1_DacWriteNextState_294_0_0_0_0 ;
output un1_DacWriteNextState_294_0_0_0_5 ;
output un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2_0 ;
output un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2_0 ;
output un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2_0 ;
output un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1_0 ;
output un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1_0 ;
output un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1_0 ;
output [16:10] un1_DacWriteNextState_293_0_0 ;
output un1_DacWriteNextState_294_0_0_14 ;
output un1_DacWriteNextState_294_0_0_8 ;
output un1_DacWriteNextState_294_0_0_7 ;
output un1_DacWriteNextState_294_0_0_5 ;
output un1_DacWriteNextState_294_0_0_3 ;
output un1_DacWriteNextState_294_0_0_0_d0 ;
output un1_DacWriteNextState_295_0_0_2 ;
output un1_DacWriteNextState_295_0_0_14 ;
output un1_DacWriteNextState_295_0_0_8 ;
output un1_DacWriteNextState_295_0_0_7 ;
output un1_DacWriteNextState_295_0_0_6 ;
output un1_DacWriteNextState_295_0_0_4 ;
output un1_DacWriteNextState_295_0_0_1 ;
output un1_DacWriteNextState_295_0_0_0_d0 ;
output StateOut_23_i_a2_i_o2_RNIJUG54_0 ;
output StateOut_23_i_a2_i_o2_RNIO9P54_0 ;
output StateOut_23_i_a2_i_o2_RNI20AM3_0 ;
output StateOut_23_i_a2_i_o2_RNI7BIM3_0 ;
output StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1_0 ;
output StateOut_23_i_a2_i_o2_RNICMQM3_0 ;
output DacWriteNextState_ns_5 ;
output DacWriteNextState_ns_20 ;
output DacWriteNextState_ns_0 ;
output DacWriteNextState_ns_14 ;
output DacWriteNextState_ns_18 ;
output DacWriteNextState_ns_i_i_0_0 ;
output DacWriteNextState_ns_i_i_0_5 ;
output StateOut_23_0 ;
input [23:5] DacSetpoints_0_1 ;
input [23:5] DacSetpoints_0_0 ;
input DacSetpoints_1_1_5 ;
input DacSetpoints_1_1_7 ;
input DacSetpoints_1_1_8 ;
input DacSetpoints_1_1_9 ;
input DacSetpoints_1_1_10 ;
input DacSetpoints_1_1_12 ;
input DacSetpoints_1_1_18 ;
input DacSetpoints_1_1_19 ;
input DacSetpoints_1_1_16 ;
input DacSetpoints_1_1_0 ;
input DacSetpoints_1_1_15 ;
input DacSetpoints_1_1_4 ;
input DacSetpoints_1_1_6 ;
input DacSetpoints_1_0_5 ;
input DacSetpoints_1_0_7 ;
input DacSetpoints_1_0_8 ;
input DacSetpoints_1_0_9 ;
input DacSetpoints_1_0_10 ;
input DacSetpoints_1_0_12 ;
input DacSetpoints_1_0_18 ;
input DacSetpoints_1_0_19 ;
input DacSetpoints_1_0_16 ;
input DacSetpoints_1_0_0 ;
input DacSetpoints_1_0_15 ;
input DacSetpoints_1_0_4 ;
input DacSetpoints_1_0_6 ;
input [23:0] DacSetpoints_5_1 ;
input [23:0] DacSetpoints_5_0 ;
input DacSetpoints_3_1_15 ;
input DacSetpoints_3_1_6 ;
input DacSetpoints_3_1_9 ;
input DacSetpoints_3_1_11 ;
input DacSetpoints_3_1_14 ;
input DacSetpoints_3_1_20 ;
input DacSetpoints_3_1_5 ;
input DacSetpoints_3_1_0 ;
input DacSetpoints_3_1_17 ;
input DacSetpoints_3_1_7 ;
input DacSetpoints_3_1_8 ;
input DacSetpoints_3_1_10 ;
input DacSetpoints_3_1_12 ;
input DacSetpoints_3_1_21 ;
input DacSetpoints_3_0_15 ;
input DacSetpoints_3_0_6 ;
input DacSetpoints_3_0_9 ;
input DacSetpoints_3_0_11 ;
input DacSetpoints_3_0_14 ;
input DacSetpoints_3_0_20 ;
input DacSetpoints_3_0_5 ;
input DacSetpoints_3_0_0 ;
input DacSetpoints_3_0_17 ;
input DacSetpoints_3_0_7 ;
input DacSetpoints_3_0_8 ;
input DacSetpoints_3_0_10 ;
input DacSetpoints_3_0_12 ;
input DacSetpoints_3_0_21 ;
input DacSetpoints_4_1_17 ;
input DacSetpoints_4_1_10 ;
input DacSetpoints_4_1_11 ;
input DacSetpoints_4_1_12 ;
input DacSetpoints_4_1_13 ;
input DacSetpoints_4_1_14 ;
input DacSetpoints_4_1_16 ;
input DacSetpoints_4_1_23 ;
input DacSetpoints_4_1_1 ;
input DacSetpoints_4_1_7 ;
input DacSetpoints_4_1_4 ;
input DacSetpoints_4_1_0 ;
input DacSetpoints_4_1_22 ;
input DacSetpoints_4_1_19 ;
input DacSetpoints_4_1_9 ;
input DacSetpoints_4_1_6 ;
input DacSetpoints_4_1_8 ;
input DacSetpoints_4_0_17 ;
input DacSetpoints_4_0_10 ;
input DacSetpoints_4_0_11 ;
input DacSetpoints_4_0_12 ;
input DacSetpoints_4_0_13 ;
input DacSetpoints_4_0_14 ;
input DacSetpoints_4_0_16 ;
input DacSetpoints_4_0_23 ;
input DacSetpoints_4_0_1 ;
input DacSetpoints_4_0_7 ;
input DacSetpoints_4_0_4 ;
input DacSetpoints_4_0_0 ;
input DacSetpoints_4_0_22 ;
input DacSetpoints_4_0_19 ;
input DacSetpoints_4_0_9 ;
input DacSetpoints_4_0_6 ;
input DacSetpoints_4_0_8 ;
input DacSetpoints_2_1_8 ;
input DacSetpoints_2_1_9 ;
input DacSetpoints_2_1_12 ;
input DacSetpoints_2_1_14 ;
input DacSetpoints_2_1_16 ;
input DacSetpoints_2_1_19 ;
input DacSetpoints_2_1_22 ;
input DacSetpoints_2_1_23 ;
input DacSetpoints_2_1_7 ;
input DacSetpoints_2_1_4 ;
input DacSetpoints_2_1_3 ;
input DacSetpoints_2_1_21 ;
input DacSetpoints_2_1_13 ;
input DacSetpoints_2_1_11 ;
input DacSetpoints_2_1_0 ;
input DacSetpoints_2_1_10 ;
input DacSetpoints_2_0_8 ;
input DacSetpoints_2_0_9 ;
input DacSetpoints_2_0_12 ;
input DacSetpoints_2_0_14 ;
input DacSetpoints_2_0_16 ;
input DacSetpoints_2_0_19 ;
input DacSetpoints_2_0_22 ;
input DacSetpoints_2_0_23 ;
input DacSetpoints_2_0_7 ;
input DacSetpoints_2_0_4 ;
input DacSetpoints_2_0_3 ;
input DacSetpoints_2_0_21 ;
input DacSetpoints_2_0_13 ;
input DacSetpoints_2_0_11 ;
input DacSetpoints_2_0_0 ;
input DacSetpoints_2_0_10 ;
input [20:0] DacWriteNextState ;
input [23:0] DacSetpoints_5_3 ;
input [23:0] DacSetpoints_5_2 ;
input DacSetpoints_0_3_11 ;
input DacSetpoints_0_3_16 ;
input DacSetpoints_0_3_14 ;
input DacSetpoints_0_3_2 ;
input DacSetpoints_0_3_0 ;
input DacSetpoints_0_3_13 ;
input DacSetpoints_0_3_15 ;
input DacSetpoints_0_3_18 ;
input DacSetpoints_0_2_11 ;
input DacSetpoints_0_2_16 ;
input DacSetpoints_0_2_14 ;
input DacSetpoints_0_2_2 ;
input DacSetpoints_0_2_0 ;
input DacSetpoints_0_2_13 ;
input DacSetpoints_0_2_15 ;
input DacSetpoints_0_2_18 ;
input DacSetpoints_3_3_14 ;
input DacSetpoints_3_3_1 ;
input DacSetpoints_3_3_3 ;
input DacSetpoints_3_3_4 ;
input DacSetpoints_3_3_5 ;
input DacSetpoints_3_3_6 ;
input DacSetpoints_3_3_13 ;
input DacSetpoints_3_3_15 ;
input DacSetpoints_3_3_18 ;
input DacSetpoints_3_3_20 ;
input DacSetpoints_3_3_21 ;
input DacSetpoints_3_3_22 ;
input DacSetpoints_3_3_0 ;
input DacSetpoints_3_3_16 ;
input DacSetpoints_3_3_7 ;
input DacSetpoints_3_3_2 ;
input DacSetpoints_3_3_19 ;
input DacSetpoints_3_3_23 ;
input DacSetpoints_3_2_14 ;
input DacSetpoints_3_2_1 ;
input DacSetpoints_3_2_3 ;
input DacSetpoints_3_2_4 ;
input DacSetpoints_3_2_5 ;
input DacSetpoints_3_2_6 ;
input DacSetpoints_3_2_13 ;
input DacSetpoints_3_2_15 ;
input DacSetpoints_3_2_18 ;
input DacSetpoints_3_2_20 ;
input DacSetpoints_3_2_21 ;
input DacSetpoints_3_2_22 ;
input DacSetpoints_3_2_0 ;
input DacSetpoints_3_2_16 ;
input DacSetpoints_3_2_7 ;
input DacSetpoints_3_2_2 ;
input DacSetpoints_3_2_19 ;
input DacSetpoints_3_2_23 ;
input DacSetpoints_4_3_9 ;
input DacSetpoints_4_3_17 ;
input DacSetpoints_4_3_22 ;
input DacSetpoints_4_3_8 ;
input DacSetpoints_4_3_2 ;
input DacSetpoints_4_3_5 ;
input DacSetpoints_4_3_15 ;
input DacSetpoints_4_3_18 ;
input DacSetpoints_4_3_20 ;
input DacSetpoints_4_3_21 ;
input DacSetpoints_4_3_3 ;
input DacSetpoints_4_3_16 ;
input DacSetpoints_4_3_23 ;
input DacSetpoints_4_3_1 ;
input DacSetpoints_4_3_7 ;
input DacSetpoints_4_3_4 ;
input DacSetpoints_4_3_0 ;
input DacSetpoints_4_3_19 ;
input DacSetpoints_4_3_6 ;
input DacSetpoints_4_2_9 ;
input DacSetpoints_4_2_17 ;
input DacSetpoints_4_2_22 ;
input DacSetpoints_4_2_8 ;
input DacSetpoints_4_2_2 ;
input DacSetpoints_4_2_5 ;
input DacSetpoints_4_2_15 ;
input DacSetpoints_4_2_18 ;
input DacSetpoints_4_2_20 ;
input DacSetpoints_4_2_21 ;
input DacSetpoints_4_2_3 ;
input DacSetpoints_4_2_16 ;
input DacSetpoints_4_2_23 ;
input DacSetpoints_4_2_1 ;
input DacSetpoints_4_2_7 ;
input DacSetpoints_4_2_4 ;
input DacSetpoints_4_2_0 ;
input DacSetpoints_4_2_19 ;
input DacSetpoints_4_2_6 ;
input DacSetpoints_2_3_16 ;
input DacSetpoints_2_3_19 ;
input DacSetpoints_2_3_23 ;
input DacSetpoints_2_3_7 ;
input DacSetpoints_2_3_4 ;
input DacSetpoints_2_3_3 ;
input DacSetpoints_2_3_21 ;
input DacSetpoints_2_3_0 ;
input DacSetpoints_2_2_16 ;
input DacSetpoints_2_2_19 ;
input DacSetpoints_2_2_23 ;
input DacSetpoints_2_2_7 ;
input DacSetpoints_2_2_4 ;
input DacSetpoints_2_2_3 ;
input DacSetpoints_2_2_21 ;
input DacSetpoints_2_2_0 ;
input DacSetpoints_1_3_12 ;
input DacSetpoints_1_3_19 ;
input DacSetpoints_1_3_16 ;
input DacSetpoints_1_3_0 ;
input DacSetpoints_1_3_15 ;
input DacSetpoints_1_2_12 ;
input DacSetpoints_1_2_19 ;
input DacSetpoints_1_2_16 ;
input DacSetpoints_1_2_0 ;
input DacSetpoints_1_2_15 ;
input DacWriteNextState_rep_4 ;
input DacWriteNextState_rep_0 ;
input [23:0] DacASetpointToWrite ;
output N_4117_i ;
output N_4124_i ;
output N_217_i ;
output N_242_i ;
output N_271_i ;
output N_317_i ;
output N_315_i ;
output N_324_i ;
output N_347_i ;
output N_344_i ;
output N_341_i ;
input SpiRst_4 ;
output N_4128_i ;
output N_337_i ;
output N_335_i ;
input SpiRst_3 ;
output N_4130_i ;
output N_368_i ;
output N_366_i ;
output N_364_i ;
input SpiRst_2 ;
output N_321_i ;
output N_319_i ;
output N_4251_i ;
output N_356_i ;
output N_354_i ;
output N_4129_i ;
output N_350_i ;
input SpiRst_1 ;
output N_333_i ;
output N_330_i ;
output N_327_i ;
input SpiRst_0 ;
output N_4122_i ;
output N_4121_i ;
output N_4120_i ;
output N_4119_i ;
output N_4118_i ;
output N_4232_i ;
input N_5238 ;
output N_4127_i ;
output N_4126_i ;
output N_4125_i ;
output N_4123_i ;
output N_222_i ;
output N_220_i ;
output N_215_i ;
output N_213_i ;
output N_211_i ;
output N_209_i ;
output N_207_i ;
output N_205_i ;
output N_203_i ;
output N_236_i ;
output N_234_i ;
output N_226_i ;
output N_224_i ;
output N_229_i ;
output N_249_i ;
output N_247_i ;
output N_245_i ;
output N_240_i ;
output N_238_i ;
output N_269_i ;
output N_267_i ;
output N_265_i ;
output N_263_i ;
output N_261_i ;
output N_259_i ;
output N_4611_i ;
output N_277_i ;
output N_275_i ;
output N_273_i ;
output N_292_i ;
output N_290_i ;
output N_288_i ;
output N_274_i_1z ;
output N_4613_i_1z ;
output N_300_i ;
output N_276_i_1z ;
output N_2171 ;
output N_4612 ;
output N_2160 ;
output N_2686 ;
output N_244 ;
output N_235 ;
output N_233 ;
output N_227 ;
output N_225 ;
output N_375_i ;
output N_376_i ;
output N_377_i ;
output N_378_i ;
output N_4131 ;
output N_4840 ;
input N_5144 ;
input N_5158 ;
input N_5243 ;
input N_5219 ;
input N_5293 ;
input N_5269 ;
input N_5291 ;
input N_5267 ;
input N_5124 ;
input N_5197 ;
input N_5173 ;
input N_5245 ;
input N_5221 ;
input N_5195 ;
input N_5171 ;
input N_5280 ;
input N_5256 ;
input N_5198 ;
input N_5174 ;
input N_5118 ;
input N_5135 ;
input N_5186 ;
input N_5163 ;
input N_5282 ;
input N_5258 ;
input N_5117 ;
input N_5185 ;
input N_5162 ;
input N_5200 ;
input N_5176 ;
input N_5278 ;
input N_5254 ;
input N_5277 ;
input N_5253 ;
input N_5148 ;
input N_5147 ;
input N_5127 ;
input N_5128 ;
input N_5276 ;
input N_5252 ;
input N_5279 ;
input N_5255 ;
input N_5234 ;
input N_5210 ;
input N_5233 ;
input N_5209 ;
input N_5230 ;
input N_5206 ;
input N_5181 ;
input N_5160 ;
input N_5249 ;
input N_5225 ;
input N_5126 ;
input N_5228 ;
input N_5204 ;
input N_5116 ;
input N_5235 ;
input N_5211 ;
input N_5137 ;
input N_5139 ;
input N_5182 ;
input N_5161 ;
input N_5231 ;
input N_5207 ;
input N_5140 ;
input N_5136 ;
input N_5246 ;
input N_5222 ;
input N_5146 ;
input N_5138 ;
input N_5229 ;
input N_5205 ;
input N_5288 ;
input N_5156 ;
input N_5286 ;
input N_5193 ;
input N_5155 ;
input N_5237 ;
input N_5153 ;
input N_5157 ;
input N_5202 ;
input N_5191 ;
input N_5134 ;
input N_5154 ;
input N_5239 ;
input N_5285 ;
input N_5284 ;
input N_5130 ;
input N_5240 ;
input N_5190 ;
input N_5188 ;
input N_5298 ;
input N_5236 ;
input N_5289 ;
input N_5131 ;
input N_5290 ;
input N_5241 ;
input N_5250 ;
input N_5189 ;
input N_5242 ;
input N_5287 ;
input N_5133 ;
input N_5132 ;
input N_5192 ;
input N_5194 ;
output N_599 ;
output N_594 ;
input DacCSetpointWritten ;
input DacFSetpointWritten ;
input un1_DacWriteNextState_184_1 ;
input DacASetpointWritten ;
input DacBSetpointWritten ;
input DacDSetpointWritten ;
input DacESetpointWritten ;
output N_4978 ;
input SpiRst ;
output un1_MasterReset_i_a2_1z ;
output N_567 ;
output N_379 ;
output N_379_2 ;
output N_572 ;
output un1_MasterReset_inv_1_0 ;
input shot_i ;
input domachine_i ;
output N_431_i ;
output SpiXferCompleteOut ;
output TP6_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output TP7_c ;
wire un1_DacWriteNextState_292_0_0_0_2 ;
wire un1_DacWriteNextState_292_0_0_0_6 ;
wire un1_DacWriteNextState_292_0_0_0_0 ;
wire un1_DacWriteNextState_292_0_0_0_18 ;
wire un1_DacWriteNextState_292_0_0_0_22 ;
wire nCsD_c_3 ;
wire nCsD_c_1 ;
wire nCsD_c_0 ;
wire nCsC_c_3 ;
wire nCsC_c_1 ;
wire nCsC_c_0 ;
wire un1_DacWriteNextState_292_3_0_13 ;
wire un1_DacWriteNextState_292_3_0_10 ;
wire un1_DacWriteNextState_292_3_0_14 ;
wire un1_DacWriteNextState_292_3_0_9 ;
wire un1_DacWriteNextState_292_3_0_8 ;
wire un1_DacWriteNextState_292_3_0_7 ;
wire un1_DacWriteNextState_292_3_0_0 ;
wire un1_DacWriteNextState_292_3_0_4 ;
wire un1_DacWriteNextState_292_3_0_2 ;
wire un1_DacWriteNextState_292_3_0_3 ;
wire un1_DacWriteNextState_292_3_0_6 ;
wire un1_DacWriteNextState_293_0_0_0_8 ;
wire un1_DacWriteNextState_293_0_0_0_0 ;
wire un1_DacWriteNextState_293_0_0_0_4 ;
wire un1_DacWriteNextState_293_0_0_0_7 ;
wire un1_DacWriteNextState_293_0_0_0_1 ;
wire un1_DacWriteNextState_297_0_0_3 ;
wire un1_DacWriteNextState_297_0_0_14 ;
wire un1_DacWriteNextState_297_0_0_8 ;
wire un1_DacWriteNextState_297_0_0_7 ;
wire un1_DacWriteNextState_297_0_0_4 ;
wire un1_DacWriteNextState_297_0_0_2 ;
wire un1_DacWriteNextState_297_0_0_1 ;
wire un1_DacWriteNextState_297_0_0_0 ;
wire un1_DacWriteNextState_297_0_0_13 ;
wire un1_DacWriteNextState_296_0_0_4 ;
wire un1_DacWriteNextState_296_0_0_18 ;
wire un1_DacWriteNextState_296_0_0_12 ;
wire un1_DacWriteNextState_296_0_0_11 ;
wire un1_DacWriteNextState_296_0_0_10 ;
wire un1_DacWriteNextState_296_0_0_9 ;
wire un1_DacWriteNextState_296_0_0_8 ;
wire un1_DacWriteNextState_296_0_0_7 ;
wire un1_DacWriteNextState_296_0_0_5 ;
wire un1_DacWriteNextState_296_0_0_0 ;
wire un1_DacWriteNextState_296_0_0_16 ;
wire un1_DacWriteNextState_295_0_0_0_0 ;
wire un1_DacWriteNextState_295_0_0_0_1 ;
wire un1_DacWriteNextState_295_0_0_0_4 ;
wire un1_DacWriteNextState_294_0_0_0_12 ;
wire un1_DacWriteNextState_294_0_0_0_10 ;
wire un1_DacWriteNextState_294_0_0_0_8 ;
wire un1_DacWriteNextState_294_0_0_0_0 ;
wire un1_DacWriteNextState_294_0_0_0_5 ;
wire un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1_0 ;
wire un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1_0 ;
wire un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1_0 ;
wire un1_DacWriteNextState_294_0_0_14 ;
wire un1_DacWriteNextState_294_0_0_8 ;
wire un1_DacWriteNextState_294_0_0_7 ;
wire un1_DacWriteNextState_294_0_0_5 ;
wire un1_DacWriteNextState_294_0_0_3 ;
wire un1_DacWriteNextState_294_0_0_0_d0 ;
wire un1_DacWriteNextState_295_0_0_2 ;
wire un1_DacWriteNextState_295_0_0_14 ;
wire un1_DacWriteNextState_295_0_0_8 ;
wire un1_DacWriteNextState_295_0_0_7 ;
wire un1_DacWriteNextState_295_0_0_6 ;
wire un1_DacWriteNextState_295_0_0_4 ;
wire un1_DacWriteNextState_295_0_0_1 ;
wire un1_DacWriteNextState_295_0_0_0_d0 ;
wire StateOut_23_i_a2_i_o2_RNIJUG54_0 ;
wire StateOut_23_i_a2_i_o2_RNIO9P54_0 ;
wire StateOut_23_i_a2_i_o2_RNI20AM3_0 ;
wire StateOut_23_i_a2_i_o2_RNI7BIM3_0 ;
wire StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1_0 ;
wire StateOut_23_i_a2_i_o2_RNICMQM3_0 ;
wire DacWriteNextState_ns_5 ;
wire DacWriteNextState_ns_20 ;
wire DacWriteNextState_ns_0 ;
wire DacWriteNextState_ns_14 ;
wire DacWriteNextState_ns_18 ;
wire DacWriteNextState_ns_i_i_0_0 ;
wire DacWriteNextState_ns_i_i_0_5 ;
wire StateOut_23_0 ;
wire DacSetpoints_1_1_5 ;
wire DacSetpoints_1_1_7 ;
wire DacSetpoints_1_1_8 ;
wire DacSetpoints_1_1_9 ;
wire DacSetpoints_1_1_10 ;
wire DacSetpoints_1_1_12 ;
wire DacSetpoints_1_1_18 ;
wire DacSetpoints_1_1_19 ;
wire DacSetpoints_1_1_16 ;
wire DacSetpoints_1_1_0 ;
wire DacSetpoints_1_1_15 ;
wire DacSetpoints_1_1_4 ;
wire DacSetpoints_1_1_6 ;
wire DacSetpoints_1_0_5 ;
wire DacSetpoints_1_0_7 ;
wire DacSetpoints_1_0_8 ;
wire DacSetpoints_1_0_9 ;
wire DacSetpoints_1_0_10 ;
wire DacSetpoints_1_0_12 ;
wire DacSetpoints_1_0_18 ;
wire DacSetpoints_1_0_19 ;
wire DacSetpoints_1_0_16 ;
wire DacSetpoints_1_0_0 ;
wire DacSetpoints_1_0_15 ;
wire DacSetpoints_1_0_4 ;
wire DacSetpoints_1_0_6 ;
wire DacSetpoints_3_1_15 ;
wire DacSetpoints_3_1_6 ;
wire DacSetpoints_3_1_9 ;
wire DacSetpoints_3_1_11 ;
wire DacSetpoints_3_1_14 ;
wire DacSetpoints_3_1_20 ;
wire DacSetpoints_3_1_5 ;
wire DacSetpoints_3_1_0 ;
wire DacSetpoints_3_1_17 ;
wire DacSetpoints_3_1_7 ;
wire DacSetpoints_3_1_8 ;
wire DacSetpoints_3_1_10 ;
wire DacSetpoints_3_1_12 ;
wire DacSetpoints_3_1_21 ;
wire DacSetpoints_3_0_15 ;
wire DacSetpoints_3_0_6 ;
wire DacSetpoints_3_0_9 ;
wire DacSetpoints_3_0_11 ;
wire DacSetpoints_3_0_14 ;
wire DacSetpoints_3_0_20 ;
wire DacSetpoints_3_0_5 ;
wire DacSetpoints_3_0_0 ;
wire DacSetpoints_3_0_17 ;
wire DacSetpoints_3_0_7 ;
wire DacSetpoints_3_0_8 ;
wire DacSetpoints_3_0_10 ;
wire DacSetpoints_3_0_12 ;
wire DacSetpoints_3_0_21 ;
wire DacSetpoints_4_1_17 ;
wire DacSetpoints_4_1_10 ;
wire DacSetpoints_4_1_11 ;
wire DacSetpoints_4_1_12 ;
wire DacSetpoints_4_1_13 ;
wire DacSetpoints_4_1_14 ;
wire DacSetpoints_4_1_16 ;
wire DacSetpoints_4_1_23 ;
wire DacSetpoints_4_1_1 ;
wire DacSetpoints_4_1_7 ;
wire DacSetpoints_4_1_4 ;
wire DacSetpoints_4_1_0 ;
wire DacSetpoints_4_1_22 ;
wire DacSetpoints_4_1_19 ;
wire DacSetpoints_4_1_9 ;
wire DacSetpoints_4_1_6 ;
wire DacSetpoints_4_1_8 ;
wire DacSetpoints_4_0_17 ;
wire DacSetpoints_4_0_10 ;
wire DacSetpoints_4_0_11 ;
wire DacSetpoints_4_0_12 ;
wire DacSetpoints_4_0_13 ;
wire DacSetpoints_4_0_14 ;
wire DacSetpoints_4_0_16 ;
wire DacSetpoints_4_0_23 ;
wire DacSetpoints_4_0_1 ;
wire DacSetpoints_4_0_7 ;
wire DacSetpoints_4_0_4 ;
wire DacSetpoints_4_0_0 ;
wire DacSetpoints_4_0_22 ;
wire DacSetpoints_4_0_19 ;
wire DacSetpoints_4_0_9 ;
wire DacSetpoints_4_0_6 ;
wire DacSetpoints_4_0_8 ;
wire DacSetpoints_2_1_8 ;
wire DacSetpoints_2_1_9 ;
wire DacSetpoints_2_1_12 ;
wire DacSetpoints_2_1_14 ;
wire DacSetpoints_2_1_16 ;
wire DacSetpoints_2_1_19 ;
wire DacSetpoints_2_1_22 ;
wire DacSetpoints_2_1_23 ;
wire DacSetpoints_2_1_7 ;
wire DacSetpoints_2_1_4 ;
wire DacSetpoints_2_1_3 ;
wire DacSetpoints_2_1_21 ;
wire DacSetpoints_2_1_13 ;
wire DacSetpoints_2_1_11 ;
wire DacSetpoints_2_1_0 ;
wire DacSetpoints_2_1_10 ;
wire DacSetpoints_2_0_8 ;
wire DacSetpoints_2_0_9 ;
wire DacSetpoints_2_0_12 ;
wire DacSetpoints_2_0_14 ;
wire DacSetpoints_2_0_16 ;
wire DacSetpoints_2_0_19 ;
wire DacSetpoints_2_0_22 ;
wire DacSetpoints_2_0_23 ;
wire DacSetpoints_2_0_7 ;
wire DacSetpoints_2_0_4 ;
wire DacSetpoints_2_0_3 ;
wire DacSetpoints_2_0_21 ;
wire DacSetpoints_2_0_13 ;
wire DacSetpoints_2_0_11 ;
wire DacSetpoints_2_0_0 ;
wire DacSetpoints_2_0_10 ;
wire DacSetpoints_0_3_11 ;
wire DacSetpoints_0_3_16 ;
wire DacSetpoints_0_3_14 ;
wire DacSetpoints_0_3_2 ;
wire DacSetpoints_0_3_0 ;
wire DacSetpoints_0_3_13 ;
wire DacSetpoints_0_3_15 ;
wire DacSetpoints_0_3_18 ;
wire DacSetpoints_0_2_11 ;
wire DacSetpoints_0_2_16 ;
wire DacSetpoints_0_2_14 ;
wire DacSetpoints_0_2_2 ;
wire DacSetpoints_0_2_0 ;
wire DacSetpoints_0_2_13 ;
wire DacSetpoints_0_2_15 ;
wire DacSetpoints_0_2_18 ;
wire DacSetpoints_3_3_14 ;
wire DacSetpoints_3_3_1 ;
wire DacSetpoints_3_3_3 ;
wire DacSetpoints_3_3_4 ;
wire DacSetpoints_3_3_5 ;
wire DacSetpoints_3_3_6 ;
wire DacSetpoints_3_3_13 ;
wire DacSetpoints_3_3_15 ;
wire DacSetpoints_3_3_18 ;
wire DacSetpoints_3_3_20 ;
wire DacSetpoints_3_3_21 ;
wire DacSetpoints_3_3_22 ;
wire DacSetpoints_3_3_0 ;
wire DacSetpoints_3_3_16 ;
wire DacSetpoints_3_3_7 ;
wire DacSetpoints_3_3_2 ;
wire DacSetpoints_3_3_19 ;
wire DacSetpoints_3_3_23 ;
wire DacSetpoints_3_2_14 ;
wire DacSetpoints_3_2_1 ;
wire DacSetpoints_3_2_3 ;
wire DacSetpoints_3_2_4 ;
wire DacSetpoints_3_2_5 ;
wire DacSetpoints_3_2_6 ;
wire DacSetpoints_3_2_13 ;
wire DacSetpoints_3_2_15 ;
wire DacSetpoints_3_2_18 ;
wire DacSetpoints_3_2_20 ;
wire DacSetpoints_3_2_21 ;
wire DacSetpoints_3_2_22 ;
wire DacSetpoints_3_2_0 ;
wire DacSetpoints_3_2_16 ;
wire DacSetpoints_3_2_7 ;
wire DacSetpoints_3_2_2 ;
wire DacSetpoints_3_2_19 ;
wire DacSetpoints_3_2_23 ;
wire DacSetpoints_4_3_9 ;
wire DacSetpoints_4_3_17 ;
wire DacSetpoints_4_3_22 ;
wire DacSetpoints_4_3_8 ;
wire DacSetpoints_4_3_2 ;
wire DacSetpoints_4_3_5 ;
wire DacSetpoints_4_3_15 ;
wire DacSetpoints_4_3_18 ;
wire DacSetpoints_4_3_20 ;
wire DacSetpoints_4_3_21 ;
wire DacSetpoints_4_3_3 ;
wire DacSetpoints_4_3_16 ;
wire DacSetpoints_4_3_23 ;
wire DacSetpoints_4_3_1 ;
wire DacSetpoints_4_3_7 ;
wire DacSetpoints_4_3_4 ;
wire DacSetpoints_4_3_0 ;
wire DacSetpoints_4_3_19 ;
wire DacSetpoints_4_3_6 ;
wire DacSetpoints_4_2_9 ;
wire DacSetpoints_4_2_17 ;
wire DacSetpoints_4_2_22 ;
wire DacSetpoints_4_2_8 ;
wire DacSetpoints_4_2_2 ;
wire DacSetpoints_4_2_5 ;
wire DacSetpoints_4_2_15 ;
wire DacSetpoints_4_2_18 ;
wire DacSetpoints_4_2_20 ;
wire DacSetpoints_4_2_21 ;
wire DacSetpoints_4_2_3 ;
wire DacSetpoints_4_2_16 ;
wire DacSetpoints_4_2_23 ;
wire DacSetpoints_4_2_1 ;
wire DacSetpoints_4_2_7 ;
wire DacSetpoints_4_2_4 ;
wire DacSetpoints_4_2_0 ;
wire DacSetpoints_4_2_19 ;
wire DacSetpoints_4_2_6 ;
wire DacSetpoints_2_3_16 ;
wire DacSetpoints_2_3_19 ;
wire DacSetpoints_2_3_23 ;
wire DacSetpoints_2_3_7 ;
wire DacSetpoints_2_3_4 ;
wire DacSetpoints_2_3_3 ;
wire DacSetpoints_2_3_21 ;
wire DacSetpoints_2_3_0 ;
wire DacSetpoints_2_2_16 ;
wire DacSetpoints_2_2_19 ;
wire DacSetpoints_2_2_23 ;
wire DacSetpoints_2_2_7 ;
wire DacSetpoints_2_2_4 ;
wire DacSetpoints_2_2_3 ;
wire DacSetpoints_2_2_21 ;
wire DacSetpoints_2_2_0 ;
wire DacSetpoints_1_3_12 ;
wire DacSetpoints_1_3_19 ;
wire DacSetpoints_1_3_16 ;
wire DacSetpoints_1_3_0 ;
wire DacSetpoints_1_3_15 ;
wire DacSetpoints_1_2_12 ;
wire DacSetpoints_1_2_19 ;
wire DacSetpoints_1_2_16 ;
wire DacSetpoints_1_2_0 ;
wire DacSetpoints_1_2_15 ;
wire DacWriteNextState_rep_4 ;
wire DacWriteNextState_rep_0 ;
wire N_4117_i ;
wire N_4124_i ;
wire N_217_i ;
wire N_242_i ;
wire N_271_i ;
wire N_317_i ;
wire N_315_i ;
wire N_324_i ;
wire N_347_i ;
wire N_344_i ;
wire N_341_i ;
wire SpiRst_4 ;
wire N_4128_i ;
wire N_337_i ;
wire N_335_i ;
wire SpiRst_3 ;
wire N_4130_i ;
wire N_368_i ;
wire N_366_i ;
wire N_364_i ;
wire SpiRst_2 ;
wire N_321_i ;
wire N_319_i ;
wire N_4251_i ;
wire N_356_i ;
wire N_354_i ;
wire N_4129_i ;
wire N_350_i ;
wire SpiRst_1 ;
wire N_333_i ;
wire N_330_i ;
wire N_327_i ;
wire SpiRst_0 ;
wire N_4122_i ;
wire N_4121_i ;
wire N_4120_i ;
wire N_4119_i ;
wire N_4118_i ;
wire N_4232_i ;
wire N_5238 ;
wire N_4127_i ;
wire N_4126_i ;
wire N_4125_i ;
wire N_4123_i ;
wire N_222_i ;
wire N_220_i ;
wire N_215_i ;
wire N_213_i ;
wire N_211_i ;
wire N_209_i ;
wire N_207_i ;
wire N_205_i ;
wire N_203_i ;
wire N_236_i ;
wire N_234_i ;
wire N_226_i ;
wire N_224_i ;
wire N_229_i ;
wire N_249_i ;
wire N_247_i ;
wire N_245_i ;
wire N_240_i ;
wire N_238_i ;
wire N_269_i ;
wire N_267_i ;
wire N_265_i ;
wire N_263_i ;
wire N_261_i ;
wire N_259_i ;
wire N_4611_i ;
wire N_277_i ;
wire N_275_i ;
wire N_273_i ;
wire N_292_i ;
wire N_290_i ;
wire N_288_i ;
wire N_274_i_1z ;
wire N_4613_i_1z ;
wire N_300_i ;
wire N_276_i_1z ;
wire N_2171 ;
wire N_4612 ;
wire N_2160 ;
wire N_2686 ;
wire N_244 ;
wire N_235 ;
wire N_233 ;
wire N_227 ;
wire N_225 ;
wire N_375_i ;
wire N_376_i ;
wire N_377_i ;
wire N_378_i ;
wire N_4131 ;
wire N_4840 ;
wire N_5144 ;
wire N_5158 ;
wire N_5243 ;
wire N_5219 ;
wire N_5293 ;
wire N_5269 ;
wire N_5291 ;
wire N_5267 ;
wire N_5124 ;
wire N_5197 ;
wire N_5173 ;
wire N_5245 ;
wire N_5221 ;
wire N_5195 ;
wire N_5171 ;
wire N_5280 ;
wire N_5256 ;
wire N_5198 ;
wire N_5174 ;
wire N_5118 ;
wire N_5135 ;
wire N_5186 ;
wire N_5163 ;
wire N_5282 ;
wire N_5258 ;
wire N_5117 ;
wire N_5185 ;
wire N_5162 ;
wire N_5200 ;
wire N_5176 ;
wire N_5278 ;
wire N_5254 ;
wire N_5277 ;
wire N_5253 ;
wire N_5148 ;
wire N_5147 ;
wire N_5127 ;
wire N_5128 ;
wire N_5276 ;
wire N_5252 ;
wire N_5279 ;
wire N_5255 ;
wire N_5234 ;
wire N_5210 ;
wire N_5233 ;
wire N_5209 ;
wire N_5230 ;
wire N_5206 ;
wire N_5181 ;
wire N_5160 ;
wire N_5249 ;
wire N_5225 ;
wire N_5126 ;
wire N_5228 ;
wire N_5204 ;
wire N_5116 ;
wire N_5235 ;
wire N_5211 ;
wire N_5137 ;
wire N_5139 ;
wire N_5182 ;
wire N_5161 ;
wire N_5231 ;
wire N_5207 ;
wire N_5140 ;
wire N_5136 ;
wire N_5246 ;
wire N_5222 ;
wire N_5146 ;
wire N_5138 ;
wire N_5229 ;
wire N_5205 ;
wire N_5288 ;
wire N_5156 ;
wire N_5286 ;
wire N_5193 ;
wire N_5155 ;
wire N_5237 ;
wire N_5153 ;
wire N_5157 ;
wire N_5202 ;
wire N_5191 ;
wire N_5134 ;
wire N_5154 ;
wire N_5239 ;
wire N_5285 ;
wire N_5284 ;
wire N_5130 ;
wire N_5240 ;
wire N_5190 ;
wire N_5188 ;
wire N_5298 ;
wire N_5236 ;
wire N_5289 ;
wire N_5131 ;
wire N_5290 ;
wire N_5241 ;
wire N_5250 ;
wire N_5189 ;
wire N_5242 ;
wire N_5287 ;
wire N_5133 ;
wire N_5132 ;
wire N_5192 ;
wire N_5194 ;
wire N_599 ;
wire N_594 ;
wire DacCSetpointWritten ;
wire DacFSetpointWritten ;
wire un1_DacWriteNextState_184_1 ;
wire DacASetpointWritten ;
wire DacBSetpointWritten ;
wire DacDSetpointWritten ;
wire DacESetpointWritten ;
wire N_4978 ;
wire SpiRst ;
wire un1_MasterReset_i_a2_1z ;
wire N_567 ;
wire N_379 ;
wire N_379_2 ;
wire N_572 ;
wire un1_MasterReset_inv_1_0 ;
wire shot_i ;
wire domachine_i ;
wire N_431_i ;
wire SpiXferCompleteOut ;
wire TP6_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire TP7_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_0_a2_0_0_Z;
wire [3:3] StateOut_23_i_a3_0_a2_0_a2_0_Z;
wire [1:1] StateOut_23_i_a3_0_a2_0_a2_5_Z;
wire [1:1] StateOut_23_i_a3_0_a2_0_a2_4_Z;
wire [16:16] un1_DacWriteNextState_292_i_0_a2_0_Z;
wire [23:23] un1_DacWriteNextState_292_0_0_a2_2_1_Z;
wire [2:2] StateOut_23_i_a3_0_a2_0_a2_2_Z;
wire [22:8] un1_DacWriteNextState_295_0_0_0_Z;
wire [15:10] un1_DacWriteNextState_293_0_0_0_Z;
wire [22:8] un1_DacWriteNextState_297_0_0_0_Z;
wire [22:8] un1_DacWriteNextState_296_0_0_0_Z;
wire [22:8] un1_DacWriteNextState_294_0_0_0_Z;
wire [15:8] un1_DacWriteNextState_292_3_0_0_Z;
wire [14:10] un1_DacWriteNextState_294_0_0_0_0_Z;
wire [8:8] un1_DacWriteNextState_293_0_0_0_0_Z;
wire [21:0] un1_DacWriteNextState_296_i_0_0_Z;
wire [21:0] un1_DacWriteNextState_294_i_0_0_Z;
wire [20:1] un1_DacWriteNextState_295_i_0_0_Z;
wire [21:2] un1_DacWriteNextState_293_i_0_0_Z;
wire [6:0] un1_DacWriteNextState_297_i_0_0_Z;
wire [23:23] un1_DacWriteNextState_292_0_0_0_0_Z;
wire [12:9] un1_DacWriteNextState_292_3_0_1_Z;
wire [16:16] un1_DacWriteNextState_295_0_0_1_Z;
wire [16:16] un1_DacWriteNextState_297_0_0_1_Z;
wire [16:16] un1_DacWriteNextState_293_0_0_1_Z;
wire [16:16] un1_DacWriteNextState_296_0_0_1_Z;
wire [16:16] un1_DacWriteNextState_294_0_0_1_Z;
wire [23:23] un1_DacWriteNextState_296_i_0_1_Z;
wire [23:23] un1_DacWriteNextState_293_i_0_1_Z;
wire [23:23] un1_DacWriteNextState_294_i_0_1_Z;
wire [23:23] un1_DacWriteNextState_297_i_0_1_Z;
wire [23:23] un1_DacWriteNextState_295_i_0_1_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire TP7_crs ;
wire un1_rst_1_set_Z ;
wire un1_rst_3_rs_Z ;
wire VCC ;
wire un1_rst_3_i ;
wire N_719 ;
wire N_442 ;
wire GND ;
wire N_623_i_i ;
wire XferComplete_ice_Z ;
wire un6_clkdiv_cry_3_S ;
wire un6_clkdiv_cry_1_S ;
wire un6_clkdiv_s_1_362_FCO ;
wire un6_clkdiv_s_1_362_S ;
wire un6_clkdiv_s_1_362_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S ;
wire un6_clkdiv_cry_2_Y ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S ;
wire un6_clkdiv_cry_4_Y ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S ;
wire un6_clkdiv_cry_5_Y ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S ;
wire un6_clkdiv_cry_6_Y ;
wire un6_clkdiv_s_8_FCO ;
wire un6_clkdiv_s_8_S ;
wire un6_clkdiv_s_8_Y ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S ;
wire un6_clkdiv_cry_7_Y ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_1 ;
wire Mosi_i_3_23_1_wmux_0_Y_1 ;
wire N_3534 ;
wire N_3535 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_1 ;
wire N_3528 ;
wire N_3531 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_2 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_2 ;
wire Mosi_i_3_18_2_wmux_3_FCO_0 ;
wire Mosi_i_3_18_2_wmux_3_S_0 ;
wire N_3544 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_0 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_0 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_0 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_0 ;
wire N_537 ;
wire N_94 ;
wire un3_clkdivlto8_Z ;
wire ANB3 ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_2 ;
wire Mosi_i_3_21_1_Z ;
wire Mosi_i_3 ;
wire N_569 ;
wire N_539 ;
wire un5_xfercomplete_i_1 ;
wire N_5435 ;
wire N_5428 ;
wire N_5427 ;
wire N_5425 ;
wire N_5418 ;
wire N_5412 ;
wire N_5411 ;
wire N_5406 ;
wire N_5405 ;
wire N_771 ;
wire N_766 ;
wire N_758 ;
wire N_756 ;
wire N_752 ;
wire N_744 ;
wire N_742 ;
wire N_740 ;
wire N_738 ;
wire N_737 ;
wire N_736 ;
wire N_733 ;
wire N_732 ;
wire N_731 ;
wire N_730 ;
wire N_729 ;
wire N_728 ;
wire N_726 ;
wire N_724 ;
wire N_723 ;
wire N_722 ;
wire N_721 ;
wire N_734 ;
wire N_743 ;
wire N_768 ;
wire un3_clkdivlto8_2_Z ;
wire un20_dacasetpointwritten_i_i_o2_3_Z ;
wire un9_dacasetpointwritten_i_i_o2_3_Z ;
wire un3_clkdivlt8 ;
wire N_1426 ;
wire N_1411 ;
wire un5_xfercomplete_i_fc ;
wire N_4977 ;
wire N_414 ;
wire N_411 ;
wire N_409 ;
wire N_5086 ;
wire N_402 ;
wire N_5082 ;
wire N_5066 ;
wire N_5047 ;
wire N_5045 ;
wire N_325 ;
wire N_298 ;
wire N_293 ;
wire N_283 ;
wire N_252 ;
wire N_237 ;
wire N_206 ;
wire N_1423 ;
wire N_4894 ;
wire N_4890 ;
wire N_4883 ;
wire N_4880 ;
wire N_4877 ;
wire N_4816 ;
wire N_4813 ;
wire N_4810 ;
wire N_4807 ;
wire N_4804 ;
wire N_4801 ;
wire N_4798 ;
wire N_4795 ;
wire N_4791 ;
wire N_4788 ;
wire N_4785 ;
wire N_4782 ;
wire N_4779 ;
wire N_4773 ;
wire N_4761 ;
wire N_4758 ;
wire N_4755 ;
wire N_4749 ;
wire N_4740 ;
wire N_4737 ;
wire N_4725 ;
wire N_4716 ;
wire N_4712 ;
wire N_5034 ;
wire N_873 ;
wire N_4770 ;
wire N_4776 ;
wire N_5016 ;
wire N_5061 ;
wire N_3528_2 ;
wire N_3534_1 ;
wire N_4688_2 ;
wire N_4714 ;
wire N_601 ;
wire N_415 ;
wire N_412 ;
wire N_410 ;
wire N_5087 ;
wire N_403 ;
wire N_5083 ;
wire N_5069 ;
wire N_5064 ;
wire N_363 ;
wire N_360 ;
wire N_357 ;
wire N_5055 ;
wire N_5052 ;
wire N_5048 ;
wire N_5046 ;
wire N_5044 ;
wire N_5043 ;
wire N_332 ;
wire N_5037 ;
wire N_5035 ;
wire N_5033 ;
wire N_312 ;
wire N_309 ;
wire N_306 ;
wire N_299 ;
wire N_294 ;
wire N_287 ;
wire N_5031 ;
wire N_281 ;
wire N_278 ;
wire N_272 ;
wire N_266 ;
wire N_260 ;
wire N_253 ;
wire N_5026 ;
wire N_239 ;
wire N_5024 ;
wire N_230 ;
wire N_5022 ;
wire N_221 ;
wire N_212 ;
wire N_208 ;
wire N_5020 ;
wire N_4893 ;
wire N_4889 ;
wire N_4886 ;
wire N_4885 ;
wire N_4882 ;
wire N_4879 ;
wire N_4876 ;
wire N_4815 ;
wire N_4812 ;
wire N_4809 ;
wire N_4806 ;
wire N_4803 ;
wire N_4800 ;
wire N_4797 ;
wire N_4794 ;
wire N_4792 ;
wire N_4789 ;
wire N_4786 ;
wire N_4783 ;
wire N_4780 ;
wire N_4774 ;
wire N_4768 ;
wire N_4762 ;
wire N_4759 ;
wire N_4756 ;
wire N_4750 ;
wire N_4747 ;
wire N_4744 ;
wire N_4741 ;
wire N_4738 ;
wire N_4732 ;
wire N_4729 ;
wire N_4726 ;
wire N_4720 ;
wire N_4717 ;
wire N_4713 ;
wire N_4705 ;
wire N_4702 ;
wire N_881 ;
wire N_876 ;
wire N_4700 ;
wire N_4697 ;
wire N_4694 ;
wire N_4691 ;
wire N_318 ;
wire N_5017 ;
wire N_872 ;
wire N_4753 ;
wire N_4765 ;
wire N_4771 ;
wire N_4777 ;
wire N_536 ;
wire N_4976 ;
wire N_145 ;
wire m38_i_0 ;
wire m43_i_0 ;
wire m100_i_0 ;
wire m78_i_0 ;
wire m105_i_0 ;
wire m120_i_0 ;
wire m73_i_0 ;
wire m133_0_0 ;
wire m95_i_0 ;
wire m115_i_0 ;
wire N_291 ;
wire N_4980 ;
wire N_605 ;
wire N_577 ;
wire N_600 ;
wire N_1291 ;
wire N_146 ;
wire N_606 ;
wire N_4754 ;
wire N_4775 ;
wire N_4757 ;
wire N_4739 ;
wire N_4727 ;
wire N_4715 ;
wire SpiBitPos_1_sqmuxa_fc ;
wire SpiBitPos_1_sqmuxa_fc_0 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_4818 ;
wire N_4688_1 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIJCQF (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIJCQF.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 Mosi_i_RNI4O8I (
	.A(TP7_crs),
	.B(un1_rst_1_set_Z),
	.C(un1_rst_3_rs_Z),
	.Y(TP7_c)
);
defparam Mosi_i_RNI4O8I.INIT=8'hEA;
// @37:89
  SLE Mosi_i (
	.Q(TP7_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_719),
	.EN(N_442),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_Z),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(N_442),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_Z),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(TP6_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_623_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacASetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_362 (
	.FCO(un6_clkdiv_s_1_362_FCO),
	.S(un6_clkdiv_s_1_362_S),
	.Y(un6_clkdiv_s_1_362_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_362.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S),
	.Y(un6_clkdiv_cry_1_Y),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_362_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S),
	.Y(un6_clkdiv_cry_2_Y),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S),
	.Y(un6_clkdiv_cry_3_Y),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S),
	.Y(un6_clkdiv_cry_4_Y),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S),
	.Y(un6_clkdiv_cry_5_Y),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S),
	.Y(un6_clkdiv_cry_6_Y),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO),
	.S(un6_clkdiv_s_8_S),
	.Y(un6_clkdiv_s_8_Y),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S),
	.Y(un6_clkdiv_cry_7_Y),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_1),
	.Y(Mosi_i_3_23_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[3]),
	.C(N_3534),
	.D(N_3535),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_1),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_3528),
	.D(N_3531),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_2),
	.Y(N_3531),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_2),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_0),
	.S(Mosi_i_3_18_2_wmux_3_S_0),
	.Y(N_3544),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_0),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_0),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_0),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_0),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @48:1472
  CFG4 \StateOut_23_a3_0_a2_0_a2_0[0]  (
	.A(DacWriteNextState[20]),
	.B(N_431_i),
	.C(DacWriteNextState_rep_4),
	.D(DacWriteNextState[8]),
	.Y(N_537)
);
defparam \StateOut_23_a3_0_a2_0_a2_0[0] .INIT=16'h0001;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_a2_1_a2[11]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState_rep_4),
	.C(N_431_i),
	.Y(N_94)
);
defparam \un1_DacWriteNextState_297_0_a2_1_a2[11] .INIT=8'h01;
// @48:1453
  CFG3 un1_MasterReset_inv_1_0_0_a2 (
	.A(domachine_i),
	.B(DacWriteNextState[9]),
	.C(shot_i),
	.Y(un1_MasterReset_inv_1_0)
);
defparam un1_MasterReset_inv_1_0_0_a2.INIT=8'h08;
// @48:1472
  CFG4 WriteDacs_cnst_i_a3_0_a2 (
	.A(DacWriteNextState[1]),
	.B(DacWriteNextState[3]),
	.C(N_572),
	.D(N_379_2),
	.Y(N_379)
);
defparam WriteDacs_cnst_i_a3_0_a2.INIT=16'hFEFF;
// @37:114
  CFG4 \SpiBitPos_6_1.ANB3  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[3]),
	.C(un3_clkdivlto8_Z),
	.D(TP6_c),
	.Y(ANB3)
);
defparam \SpiBitPos_6_1.ANB3 .INIT=16'h0400;
// @37:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_3544),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_2)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_Z),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_1),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_2),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_i_m2_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_Z)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @32:47
  CFG2 \un1_Mosi_i_0_sqmuxa_1_i_0_a2_0_0[0]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0_a2_0_0_Z[0])
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0_a2_0_0[0] .INIT=4'h8;
// @48:1472
  CFG2 \StateOut_23_i_a3_0_a2_0_a2_0[3]  (
	.A(DacWriteNextState[0]),
	.B(DacWriteNextState[11]),
	.Y(StateOut_23_i_a3_0_a2_0_a2_0_Z[3])
);
defparam \StateOut_23_i_a3_0_a2_0_a2_0[3] .INIT=4'h1;
// @48:1472
  CFG2 \StateOut_23_i_a3_0_o2_i_o2[2]  (
	.A(DacWriteNextState[13]),
	.B(DacWriteNextState[15]),
	.Y(N_569)
);
defparam \StateOut_23_i_a3_0_o2_i_o2[2] .INIT=4'hE;
// @48:1472
  CFG2 \StateOut_23_i_a2_i_o2[3]  (
	.A(DacWriteNextState_rep_0),
	.B(DacWriteNextState[4]),
	.Y(N_431_i)
);
defparam \StateOut_23_i_a2_i_o2[3] .INIT=4'hE;
// @48:1472
  CFG2 \StateOut_23_i_a2_0_o2[2]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState_rep_4),
	.Y(N_567)
);
defparam \StateOut_23_i_a2_0_o2[2] .INIT=4'hE;
// @48:1453
  CFG2 un1_MasterReset_i_a2 (
	.A(domachine_i),
	.B(shot_i),
	.Y(un1_MasterReset_i_a2_1z)
);
defparam un1_MasterReset_i_a2.INIT=4'h2;
// @37:89
  CFG2 un1_rst_1 (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @37:89
  CFG2 un1_rst_3 (
	.A(DacASetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @48:1472
  CFG2 WriteDacs_cnst_i_a3_2_0_a2_0_a2 (
	.A(DacWriteNextState[5]),
	.B(DacWriteNextState[7]),
	.Y(N_379_2)
);
defparam WriteDacs_cnst_i_a3_2_0_a2_0_a2.INIT=4'h1;
// @48:1472
  CFG2 \StateOut_23_i_a3_0_a2_0_a3[3]  (
	.A(DacWriteNextState[1]),
	.B(DacWriteNextState[3]),
	.Y(N_539)
);
defparam \StateOut_23_i_a3_0_a2_0_a3[3] .INIT=4'h1;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un5_xfercomplete_i_1)
);
defparam un5_xfercomplete_ilto4_1.INIT=4'hE;
// @48:775
  CFG2 m1_i_i_o2 (
	.A(DacWriteNextState[18]),
	.B(DacWriteNextState[20]),
	.Y(N_4978)
);
defparam m1_i_i_o2.INIT=4'hE;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_i_m2[17]  (
	.A(DacSetpoints_4_0_17),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_4_1_17),
	.Y(N_5435)
);
defparam \un1_DacWriteNextState_293_0_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[9]  (
	.A(DacSetpoints_4_2_9),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3_9),
	.Y(N_5428)
);
defparam \un1_DacWriteNextState_293_1_i_m2[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[17]  (
	.A(DacSetpoints_4_2_17),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3_17),
	.Y(N_5427)
);
defparam \un1_DacWriteNextState_293_1_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[22]  (
	.A(DacSetpoints_4_2_22),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3_22),
	.Y(N_5425)
);
defparam \un1_DacWriteNextState_293_1_i_m2[22] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_i_m2[17]  (
	.A(DacSetpoints_3_0_15),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_3_1_15),
	.Y(N_5418)
);
defparam \un1_DacWriteNextState_294_0_i_m2[17] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2_i_m2[14]  (
	.A(DacSetpoints_3_2_14),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_14),
	.Y(N_5412)
);
defparam \un1_DacWriteNextState_294_1_i_m2_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2_i_m2[8]  (
	.A(DacSetpoints_4_2_8),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3_8),
	.Y(N_5411)
);
defparam \un1_DacWriteNextState_293_1_i_m2_i_m2[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[14]  (
	.A(DacSetpoints_5_2[14]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[14]),
	.Y(N_5406)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[14] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2_i_m2[11]  (
	.A(DacSetpoints_5_2[11]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[11]),
	.Y(N_5405)
);
defparam \un1_DacWriteNextState_292_1_i_m2_i_m2[11] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_i_m2[9]  (
	.A(DacSetpoints_5_0[9]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[9]),
	.Y(N_771)
);
defparam \un1_DacWriteNextState_292_0_i_m2[9] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_i_m2[15]  (
	.A(DacSetpoints_5_0[15]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[15]),
	.Y(N_766)
);
defparam \un1_DacWriteNextState_292_0_i_m2[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2[8]  (
	.A(DacSetpoints_5_2[8]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[8]),
	.Y(N_758)
);
defparam \un1_DacWriteNextState_292_1_i_m2[8] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2[10]  (
	.A(DacSetpoints_5_2[10]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[10]),
	.Y(N_756)
);
defparam \un1_DacWriteNextState_292_1_i_m2[10] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1_i_m2[15]  (
	.A(DacSetpoints_5_2[15]),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_5_3[15]),
	.Y(N_752)
);
defparam \un1_DacWriteNextState_292_1_i_m2[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[2]  (
	.A(DacSetpoints_4_2_2),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3_2),
	.Y(N_744)
);
defparam \un1_DacWriteNextState_293_1_i_m2[2] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[5]  (
	.A(DacSetpoints_4_2_5),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3_5),
	.Y(N_742)
);
defparam \un1_DacWriteNextState_293_1_i_m2[5] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[15]  (
	.A(DacSetpoints_4_2_15),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3_15),
	.Y(N_740)
);
defparam \un1_DacWriteNextState_293_1_i_m2[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[18]  (
	.A(DacSetpoints_4_2_18),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3_18),
	.Y(N_738)
);
defparam \un1_DacWriteNextState_293_1_i_m2[18] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[20]  (
	.A(DacSetpoints_4_2_20),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3_20),
	.Y(N_737)
);
defparam \un1_DacWriteNextState_293_1_i_m2[20] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[21]  (
	.A(DacSetpoints_4_2_21),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3_21),
	.Y(N_736)
);
defparam \un1_DacWriteNextState_293_1_i_m2[21] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[1]  (
	.A(DacSetpoints_3_2_1),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_1),
	.Y(N_733)
);
defparam \un1_DacWriteNextState_294_1_i_m2[1] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[3]  (
	.A(DacSetpoints_3_2_3),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_3),
	.Y(N_732)
);
defparam \un1_DacWriteNextState_294_1_i_m2[3] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[4]  (
	.A(DacSetpoints_3_2_4),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_4),
	.Y(N_731)
);
defparam \un1_DacWriteNextState_294_1_i_m2[4] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[5]  (
	.A(DacSetpoints_3_2_5),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_5),
	.Y(N_730)
);
defparam \un1_DacWriteNextState_294_1_i_m2[5] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[6]  (
	.A(DacSetpoints_3_2_6),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_6),
	.Y(N_729)
);
defparam \un1_DacWriteNextState_294_1_i_m2[6] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[13]  (
	.A(DacSetpoints_3_2_13),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_13),
	.Y(N_728)
);
defparam \un1_DacWriteNextState_294_1_i_m2[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[15]  (
	.A(DacSetpoints_3_2_15),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_15),
	.Y(N_726)
);
defparam \un1_DacWriteNextState_294_1_i_m2[15] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[18]  (
	.A(DacSetpoints_3_2_18),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_18),
	.Y(N_724)
);
defparam \un1_DacWriteNextState_294_1_i_m2[18] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[20]  (
	.A(DacSetpoints_3_2_20),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_20),
	.Y(N_723)
);
defparam \un1_DacWriteNextState_294_1_i_m2[20] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[21]  (
	.A(DacSetpoints_3_2_21),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_21),
	.Y(N_722)
);
defparam \un1_DacWriteNextState_294_1_i_m2[21] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[22]  (
	.A(DacSetpoints_3_2_22),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_22),
	.Y(N_721)
);
defparam \un1_DacWriteNextState_294_1_i_m2[22] .INIT=8'hE2;
// @37:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_3535)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_1_i_m2[0]  (
	.A(DacSetpoints_3_2_0),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_3_3_0),
	.Y(N_734)
);
defparam \un1_DacWriteNextState_294_1_i_m2[0] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_1_i_m2[3]  (
	.A(DacSetpoints_4_2_3),
	.B(DacWriteNextState[2]),
	.C(DacSetpoints_4_3_3),
	.Y(N_743)
);
defparam \un1_DacWriteNextState_293_1_i_m2[3] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_i_m2[12]  (
	.A(DacSetpoints_5_0[12]),
	.B(DacWriteNextState[6]),
	.C(DacSetpoints_5_1[12]),
	.Y(N_768)
);
defparam \un1_DacWriteNextState_292_0_i_m2[12] .INIT=8'hE2;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @48:1472
  CFG4 \StateOut_23_i_a3_0_a2_0_a2_5[1]  (
	.A(DacWriteNextState[1]),
	.B(DacWriteNextState[18]),
	.C(DacWriteNextState[9]),
	.D(DacWriteNextState[5]),
	.Y(StateOut_23_i_a3_0_a2_0_a2_5_Z[1])
);
defparam \StateOut_23_i_a3_0_a2_0_a2_5[1] .INIT=16'h0001;
// @48:1472
  CFG4 \StateOut_23_i_a3_0_a2_0_a2_4[1]  (
	.A(DacWriteNextState_rep_4),
	.B(DacWriteNextState[10]),
	.C(DacWriteNextState_rep_0),
	.D(DacWriteNextState[17]),
	.Y(StateOut_23_i_a3_0_a2_0_a2_4_Z[1])
);
defparam \StateOut_23_i_a3_0_a2_0_a2_4[1] .INIT=16'h0001;
// @48:1453
  CFG4 un20_dacasetpointwritten_i_i_o2_3 (
	.A(DacESetpointWritten),
	.B(DacDSetpointWritten),
	.C(DacBSetpointWritten),
	.D(DacASetpointWritten),
	.Y(un20_dacasetpointwritten_i_i_o2_3_Z)
);
defparam un20_dacasetpointwritten_i_i_o2_3.INIT=16'h7FFF;
// @48:1453
  CFG4 un9_dacasetpointwritten_i_i_o2_3 (
	.A(DacESetpointWritten),
	.B(DacDSetpointWritten),
	.C(DacBSetpointWritten),
	.D(DacASetpointWritten),
	.Y(un9_dacasetpointwritten_i_i_o2_3_Z)
);
defparam un9_dacasetpointwritten_i_i_o2_3.INIT=16'hFFFE;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @48:1453
  CFG2 \un1_DacWriteNextState_292_3_0_a2_3[11]  (
	.A(N_567),
	.B(DacWriteNextState[12]),
	.Y(N_1426)
);
defparam \un1_DacWriteNextState_292_3_0_a2_3[11] .INIT=4'h4;
// @48:1453
  CFG2 \un1_DacWriteNextState_292_3_0_a2_2[5]  (
	.A(N_431_i),
	.B(N_567),
	.Y(N_1411)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2[5] .INIT=4'h4;
// @48:775
  CFG2 un5_xfercomplete_ilto4_1_RNIPCKH (
	.A(un5_xfercomplete_i_1),
	.B(SpiBitPos_Z[2]),
	.Y(un5_xfercomplete_i_fc)
);
defparam un5_xfercomplete_ilto4_1_RNIPCKH.INIT=4'hE;
// @48:1453
  CFG3 un1_DacWriteNextState_243_0_a2_0_a2_0_o3 (
	.A(DacWriteNextState[18]),
	.B(DacWriteNextState[16]),
	.C(DacWriteNextState[14]),
	.Y(N_4977)
);
defparam un1_DacWriteNextState_243_0_a2_0_a2_0_o3.INIT=8'hFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2[21]  (
	.A(DacSetpoints_5_2[21]),
	.B(DacSetpoints_5_3[21]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_414)
);
defparam \un1_DacWriteNextState_292_0_0_a2[21] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2[20]  (
	.A(DacSetpoints_5_2[20]),
	.B(DacSetpoints_5_3[20]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_411)
);
defparam \un1_DacWriteNextState_292_0_0_a2[20] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_i_0_a2_0[16]  (
	.A(DacSetpoints_5_2[16]),
	.B(DacSetpoints_5_3[16]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_409)
);
defparam \un1_DacWriteNextState_292_i_0_a2_0[16] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2[7]  (
	.A(DacSetpoints_5_2[7]),
	.B(DacSetpoints_5_3[7]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_5086)
);
defparam \un1_DacWriteNextState_292_3_0_a2[7] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2[4]  (
	.A(DacSetpoints_5_2[4]),
	.B(DacSetpoints_5_3[4]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_402)
);
defparam \un1_DacWriteNextState_292_3_0_a2[4] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2[3]  (
	.A(DacSetpoints_5_2[3]),
	.B(DacSetpoints_5_3[3]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_5082)
);
defparam \un1_DacWriteNextState_292_3_0_a2[3] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2[9]  (
	.A(DacSetpoints_5_2[9]),
	.B(DacSetpoints_5_3[9]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_5066)
);
defparam \un1_DacWriteNextState_292_3_0_a2[9] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2[16]  (
	.A(DacSetpoints_4_2_16),
	.B(DacSetpoints_4_3_16),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_5047)
);
defparam \un1_DacWriteNextState_293_0_0_a2[16] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_a2[23]  (
	.A(DacSetpoints_4_2_23),
	.B(DacSetpoints_4_3_23),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_5045)
);
defparam \un1_DacWriteNextState_293_i_0_a2[23] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2[16]  (
	.A(DacSetpoints_3_2_16),
	.B(DacSetpoints_3_3_16),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_325)
);
defparam \un1_DacWriteNextState_294_0_0_a2[16] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2[16]  (
	.A(DacSetpoints_2_2_16),
	.B(DacSetpoints_2_3_16),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_298)
);
defparam \un1_DacWriteNextState_295_0_0_a2[16] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_a2_0[19]  (
	.A(DacSetpoints_2_2_19),
	.B(DacSetpoints_2_3_19),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_293)
);
defparam \un1_DacWriteNextState_295_i_0_a2_0[19] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_a2[23]  (
	.A(DacSetpoints_2_2_23),
	.B(DacSetpoints_2_3_23),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_283)
);
defparam \un1_DacWriteNextState_295_i_0_a2[23] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2[16]  (
	.A(DacSetpoints_1_2_12),
	.B(DacSetpoints_1_3_12),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_252)
);
defparam \un1_DacWriteNextState_296_0_0_a2[16] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_a2[23]  (
	.A(DacSetpoints_1_2_19),
	.B(DacSetpoints_1_3_19),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_237)
);
defparam \un1_DacWriteNextState_296_i_0_a2[23] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a2_0[16]  (
	.A(DacSetpoints_0_2_11),
	.B(DacSetpoints_0_3_11),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_206)
);
defparam \un1_DacWriteNextState_297_0_0_a2_0[16] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2_0[22]  (
	.A(DacSetpoints_5_1[22]),
	.B(DacSetpoints_5_0[22]),
	.C(N_567),
	.D(DacWriteNextState[6]),
	.Y(N_1423)
);
defparam \un1_DacWriteNextState_292_0_0_a2_0[22] .INIT=16'hA0C0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2_0[1]  (
	.A(DacSetpoints_4_2_1),
	.B(DacSetpoints_4_3_1),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4894)
);
defparam \un1_DacWriteNextState_293_0_0_a2_0[1] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2_0[18]  (
	.A(DacSetpoints_5_2[18]),
	.B(DacSetpoints_5_3[18]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4890)
);
defparam \un1_DacWriteNextState_292_0_0_a2_0[18] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2_0[5]  (
	.A(DacSetpoints_5_2[5]),
	.B(DacSetpoints_5_3[5]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4883)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0[5] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2_0[1]  (
	.A(DacSetpoints_5_2[1]),
	.B(DacSetpoints_5_3[1]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4880)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0[1] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2_0[0]  (
	.A(DacSetpoints_5_2[0]),
	.B(DacSetpoints_5_3[0]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4877)
);
defparam \un1_DacWriteNextState_292_0_0_a2_0[0] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a2_0[21]  (
	.A(DacSetpoints_0_2_16),
	.B(DacSetpoints_0_3_16),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4816)
);
defparam \un1_DacWriteNextState_297_0_0_a2_0[21] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2_0[20]  (
	.A(DacSetpoints_1_2_16),
	.B(DacSetpoints_1_3_16),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4813)
);
defparam \un1_DacWriteNextState_296_0_0_a2_0[20] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2_0[4]  (
	.A(DacSetpoints_1_2_0),
	.B(DacSetpoints_1_3_0),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4810)
);
defparam \un1_DacWriteNextState_296_0_0_a2_0[4] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2_0[7]  (
	.A(DacSetpoints_2_2_7),
	.B(DacSetpoints_2_3_7),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4807)
);
defparam \un1_DacWriteNextState_295_0_0_a2_0[7] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2_0[4]  (
	.A(DacSetpoints_2_2_4),
	.B(DacSetpoints_2_3_4),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4804)
);
defparam \un1_DacWriteNextState_295_0_0_a2_0[4] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2_0[3]  (
	.A(DacSetpoints_2_2_3),
	.B(DacSetpoints_2_3_3),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4801)
);
defparam \un1_DacWriteNextState_295_0_0_a2_0[3] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2_0[7]  (
	.A(DacSetpoints_3_2_7),
	.B(DacSetpoints_3_3_7),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4798)
);
defparam \un1_DacWriteNextState_294_0_0_a2_0[7] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2_0[2]  (
	.A(DacSetpoints_3_2_2),
	.B(DacSetpoints_3_3_2),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4795)
);
defparam \un1_DacWriteNextState_294_0_0_a2_0[2] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2[7]  (
	.A(DacSetpoints_4_2_7),
	.B(DacSetpoints_4_3_7),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4791)
);
defparam \un1_DacWriteNextState_293_0_0_a2[7] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2[4]  (
	.A(DacSetpoints_4_2_4),
	.B(DacSetpoints_4_3_4),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4788)
);
defparam \un1_DacWriteNextState_293_0_0_a2[4] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2[0]  (
	.A(DacSetpoints_4_2_0),
	.B(DacSetpoints_4_3_0),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4785)
);
defparam \un1_DacWriteNextState_293_0_0_a2[0] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2[6]  (
	.A(DacSetpoints_5_2[6]),
	.B(DacSetpoints_5_3[6]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4782)
);
defparam \un1_DacWriteNextState_292_0_0_a2[6] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2[2]  (
	.A(DacSetpoints_5_2[2]),
	.B(DacSetpoints_5_3[2]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4779)
);
defparam \un1_DacWriteNextState_292_0_0_a2[2] .INIT=16'hC0A0;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNIR3SJ[3]  (
	.A(DacSetpoints_0_2_14),
	.B(DacSetpoints_0_3_14),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4773)
);
defparam \StateOut_23_i_a2_i_o2_RNIR3SJ[3] .INIT=16'hC0A0;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNIL7131[3]  (
	.A(DacSetpoints_0_2_2),
	.B(DacSetpoints_0_3_2),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4761)
);
defparam \StateOut_23_i_a2_i_o2_RNIL7131[3] .INIT=16'hC0A0;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNIH3131[3]  (
	.A(DacSetpoints_0_2_0),
	.B(DacSetpoints_0_3_0),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4758)
);
defparam \StateOut_23_i_a2_i_o2_RNIH3131[3] .INIT=16'hC0A0;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNITFQS[3]  (
	.A(DacSetpoints_1_2_15),
	.B(DacSetpoints_1_3_15),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4755)
);
defparam \StateOut_23_i_a2_i_o2_RNITFQS[3] .INIT=16'hC0A0;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNIHFQL[3]  (
	.A(DacSetpoints_2_2_21),
	.B(DacSetpoints_2_3_21),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4749)
);
defparam \StateOut_23_i_a2_i_o2_RNIHFQL[3] .INIT=16'hC0A0;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNIBD9C[3]  (
	.A(DacSetpoints_2_2_0),
	.B(DacSetpoints_2_3_0),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4740)
);
defparam \StateOut_23_i_a2_i_o2_RNIBD9C[3] .INIT=16'hC0A0;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNI18NE[3]  (
	.A(DacSetpoints_3_2_19),
	.B(DacSetpoints_3_3_19),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4737)
);
defparam \StateOut_23_i_a2_i_o2_RNI18NE[3] .INIT=16'hC0A0;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNI3KLN[3]  (
	.A(DacSetpoints_4_2_19),
	.B(DacSetpoints_4_3_19),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4725)
);
defparam \StateOut_23_i_a2_i_o2_RNI3KLN[3] .INIT=16'hC0A0;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNIRDIL[3]  (
	.A(DacSetpoints_4_2_6),
	.B(DacSetpoints_4_3_6),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4716)
);
defparam \StateOut_23_i_a2_i_o2_RNIRDIL[3] .INIT=16'hC0A0;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNI50K01[3]  (
	.A(DacSetpoints_5_2[19]),
	.B(DacSetpoints_5_3[19]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4712)
);
defparam \StateOut_23_i_a2_i_o2_RNI50K01[3] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_a2[23]  (
	.A(DacSetpoints_3_2_23),
	.B(DacSetpoints_3_3_23),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_5034)
);
defparam \un1_DacWriteNextState_294_i_0_a2[23] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2_0[23]  (
	.A(DacSetpoints_5_2[23]),
	.B(DacSetpoints_5_3[23]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_873)
);
defparam \un1_DacWriteNextState_292_0_0_a2_0[23] .INIT=16'hC0A0;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNIP1SJ[3]  (
	.A(DacSetpoints_0_2_13),
	.B(DacSetpoints_0_3_13),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4770)
);
defparam \StateOut_23_i_a2_i_o2_RNIP1SJ[3] .INIT=16'hC0A0;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNIBLTJ[3]  (
	.A(DacSetpoints_0_2_15),
	.B(DacSetpoints_0_3_15),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4776)
);
defparam \StateOut_23_i_a2_i_o2_RNIBLTJ[3] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_a2_0[23]  (
	.A(DacSetpoints_0_2_18),
	.B(DacSetpoints_0_3_18),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_5016)
);
defparam \un1_DacWriteNextState_297_i_0_a2_0[23] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2[12]  (
	.A(DacSetpoints_5_2[12]),
	.B(DacSetpoints_5_3[12]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_5061)
);
defparam \un1_DacWriteNextState_292_3_0_a2[12] .INIT=16'hC0A0;
// @37:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3528_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @37:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3534_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_m2_2[22]  (
	.A(DacSetpoints_5_2[22]),
	.B(DacSetpoints_5_3[22]),
	.C(N_431_i),
	.D(DacWriteNextState[2]),
	.Y(N_4688_2)
);
defparam \un1_DacWriteNextState_292_0_0_m2_2[22] .INIT=16'hC0A0;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_i_0_a2_0_0[16]  (
	.A(DacFSetpointToWrite[16]),
	.B(DacWriteNextState[20]),
	.C(N_94),
	.Y(un1_DacWriteNextState_292_i_0_a2_0_Z[16])
);
defparam \un1_DacWriteNextState_292_i_0_a2_0_0[16] .INIT=8'hD0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2_2_1[23]  (
	.A(DacFSetpointToWrite[23]),
	.B(DacWriteNextState[16]),
	.C(DacWriteNextState[12]),
	.D(N_4978),
	.Y(un1_DacWriteNextState_292_0_0_a2_2_1_Z[23])
);
defparam \un1_DacWriteNextState_292_0_0_a2_2_1[23] .INIT=16'h0002;
// @48:1472
  CFG4 \StateOut_23_i_a3_0_a2_0_a2_2[2]  (
	.A(DacWriteNextState[0]),
	.B(DacWriteNextState[16]),
	.C(DacWriteNextState[14]),
	.D(N_569),
	.Y(StateOut_23_i_a3_0_a2_0_a2_2_Z[2])
);
defparam \StateOut_23_i_a3_0_a2_0_a2_2[2] .INIT=16'h0001;
// @48:1472
  CFG4 WriteDacs_cnst_i_a3_2_0_0_o2_i_o2 (
	.A(DacWriteNextState[11]),
	.B(N_569),
	.C(DacWriteNextState[19]),
	.D(DacWriteNextState[17]),
	.Y(N_572)
);
defparam WriteDacs_cnst_i_a3_2_0_0_o2_i_o2.INIT=16'hFFFE;
// @48:775
  CFG3 \un1_DacWriteNextState_297_0_a2_1_a2_RNI9T7T[11]  (
	.A(N_94),
	.B(DacWriteNextState[16]),
	.C(un1_DacWriteNextState_184_1),
	.Y(N_4714)
);
defparam \un1_DacWriteNextState_297_0_a2_1_a2_RNI9T7T[11] .INIT=8'h80;
// @48:1453
  CFG3 un20_dacasetpointwritten_i_i_o2 (
	.A(DacFSetpointWritten),
	.B(DacCSetpointWritten),
	.C(un20_dacasetpointwritten_i_i_o2_3_Z),
	.Y(N_594)
);
defparam un20_dacasetpointwritten_i_i_o2.INIT=8'hF7;
// @48:1453
  CFG3 un9_dacasetpointwritten_i_i_o2 (
	.A(DacFSetpointWritten),
	.B(DacCSetpointWritten),
	.C(un9_dacasetpointwritten_i_i_o2_3_Z),
	.Y(N_599)
);
defparam un9_dacasetpointwritten_i_i_o2.INIT=8'hFE;
// @37:131
  CFG4 un5_xfercomplete_ilto4_i_o2 (
	.A(SpiBitPos_Z[2]),
	.B(un5_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(N_601)
);
defparam un5_xfercomplete_ilto4_i_o2.INIT=16'hFFFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2_0[21]  (
	.A(DacSetpoints_5_0[21]),
	.B(DacSetpoints_5_1[21]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_415)
);
defparam \un1_DacWriteNextState_292_0_0_a2_0[21] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2_0[20]  (
	.A(DacSetpoints_5_0[20]),
	.B(DacSetpoints_5_1[20]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_412)
);
defparam \un1_DacWriteNextState_292_0_0_a2_0[20] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_i_0_a2_1[16]  (
	.A(DacSetpoints_5_0[16]),
	.B(DacSetpoints_5_1[16]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_410)
);
defparam \un1_DacWriteNextState_292_i_0_a2_1[16] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2_0[7]  (
	.A(DacSetpoints_5_0[7]),
	.B(DacSetpoints_5_1[7]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5087)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0[7] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2_0[4]  (
	.A(DacSetpoints_5_0[4]),
	.B(DacSetpoints_5_1[4]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_403)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0[4] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2_0[3]  (
	.A(DacSetpoints_5_0[3]),
	.B(DacSetpoints_5_1[3]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5083)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0[3] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2_0[8]  (
	.A(DacSetpoints_5_0[8]),
	.B(DacSetpoints_5_1[8]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5069)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0[8] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2_0[10]  (
	.A(DacSetpoints_5_0[10]),
	.B(DacSetpoints_5_1[10]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5064)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0[10] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2_0[10]  (
	.A(DacSetpoints_4_0_10),
	.B(DacSetpoints_4_1_10),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_363)
);
defparam \un1_DacWriteNextState_293_0_0_a2_0[10] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2_0[11]  (
	.A(DacSetpoints_4_0_11),
	.B(DacSetpoints_4_1_11),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_360)
);
defparam \un1_DacWriteNextState_293_0_0_a2_0[11] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2_0[12]  (
	.A(DacSetpoints_4_0_12),
	.B(DacSetpoints_4_1_12),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_357)
);
defparam \un1_DacWriteNextState_293_0_0_a2_0[12] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2_0[13]  (
	.A(DacSetpoints_4_0_13),
	.B(DacSetpoints_4_1_13),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5055)
);
defparam \un1_DacWriteNextState_293_0_0_a2_0[13] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2_0[14]  (
	.A(DacSetpoints_4_0_14),
	.B(DacSetpoints_4_1_14),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5052)
);
defparam \un1_DacWriteNextState_293_0_0_a2_0[14] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2_0[16]  (
	.A(DacSetpoints_4_0_16),
	.B(DacSetpoints_4_1_16),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5048)
);
defparam \un1_DacWriteNextState_293_0_0_a2_0[16] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_a2_0[23]  (
	.A(DacSetpoints_4_0_23),
	.B(DacSetpoints_4_1_23),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5046)
);
defparam \un1_DacWriteNextState_293_i_0_a2_0[23] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2_0[8]  (
	.A(DacSetpoints_3_0_6),
	.B(DacSetpoints_3_1_6),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5044)
);
defparam \un1_DacWriteNextState_294_0_0_a2_0[8] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2_0[11]  (
	.A(DacSetpoints_3_0_9),
	.B(DacSetpoints_3_1_9),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5043)
);
defparam \un1_DacWriteNextState_294_0_0_a2_0[11] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2_0[13]  (
	.A(DacSetpoints_3_0_11),
	.B(DacSetpoints_3_1_11),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_332)
);
defparam \un1_DacWriteNextState_294_0_0_a2_0[13] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2_0[16]  (
	.A(DacSetpoints_3_0_14),
	.B(DacSetpoints_3_1_14),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5037)
);
defparam \un1_DacWriteNextState_294_0_0_a2_0[16] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2_0[22]  (
	.A(DacSetpoints_3_0_20),
	.B(DacSetpoints_3_1_20),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5035)
);
defparam \un1_DacWriteNextState_294_0_0_a2_0[22] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2_0[8]  (
	.A(DacSetpoints_2_0_8),
	.B(DacSetpoints_2_1_8),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5033)
);
defparam \un1_DacWriteNextState_295_0_0_a2_0[8] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2_0[9]  (
	.A(DacSetpoints_2_0_9),
	.B(DacSetpoints_2_1_9),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_312)
);
defparam \un1_DacWriteNextState_295_0_0_a2_0[9] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2_0[12]  (
	.A(DacSetpoints_2_0_12),
	.B(DacSetpoints_2_1_12),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_309)
);
defparam \un1_DacWriteNextState_295_0_0_a2_0[12] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2_0[14]  (
	.A(DacSetpoints_2_0_14),
	.B(DacSetpoints_2_1_14),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_306)
);
defparam \un1_DacWriteNextState_295_0_0_a2_0[14] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2_0[16]  (
	.A(DacSetpoints_2_0_16),
	.B(DacSetpoints_2_1_16),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_299)
);
defparam \un1_DacWriteNextState_295_0_0_a2_0[16] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_a2_1[19]  (
	.A(DacSetpoints_2_0_19),
	.B(DacSetpoints_2_1_19),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_294)
);
defparam \un1_DacWriteNextState_295_i_0_a2_1[19] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2_0[22]  (
	.A(DacSetpoints_2_0_22),
	.B(DacSetpoints_2_1_22),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_287)
);
defparam \un1_DacWriteNextState_295_0_0_a2_0[22] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_a2_0[23]  (
	.A(DacSetpoints_2_0_23),
	.B(DacSetpoints_2_1_23),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5031)
);
defparam \un1_DacWriteNextState_295_i_0_a2_0[23] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2_0[9]  (
	.A(DacSetpoints_1_0_5),
	.B(DacSetpoints_1_1_5),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_281)
);
defparam \un1_DacWriteNextState_296_0_0_a2_0[9] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2_0[11]  (
	.A(DacSetpoints_1_0_7),
	.B(DacSetpoints_1_1_7),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_278)
);
defparam \un1_DacWriteNextState_296_0_0_a2_0[11] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2_0[12]  (
	.A(DacSetpoints_1_0_8),
	.B(DacSetpoints_1_1_8),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_272)
);
defparam \un1_DacWriteNextState_296_0_0_a2_0[12] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2_0[13]  (
	.A(DacSetpoints_1_0_9),
	.B(DacSetpoints_1_1_9),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_266)
);
defparam \un1_DacWriteNextState_296_0_0_a2_0[13] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2_0[14]  (
	.A(DacSetpoints_1_0_10),
	.B(DacSetpoints_1_1_10),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_260)
);
defparam \un1_DacWriteNextState_296_0_0_a2_0[14] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2_0[16]  (
	.A(DacSetpoints_1_0_12),
	.B(DacSetpoints_1_1_12),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_253)
);
defparam \un1_DacWriteNextState_296_0_0_a2_0[16] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2_0[22]  (
	.A(DacSetpoints_1_0_18),
	.B(DacSetpoints_1_1_18),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5026)
);
defparam \un1_DacWriteNextState_296_0_0_a2_0[22] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_a2_0[23]  (
	.A(DacSetpoints_1_0_19),
	.B(DacSetpoints_1_1_19),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_239)
);
defparam \un1_DacWriteNextState_296_i_0_a2_0[23] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a2_0[8]  (
	.A(DacSetpoints_0_0[8]),
	.B(DacSetpoints_0_1[8]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5024)
);
defparam \un1_DacWriteNextState_297_0_0_a2_0[8] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a2_0[9]  (
	.A(DacSetpoints_0_0[9]),
	.B(DacSetpoints_0_1[9]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_230)
);
defparam \un1_DacWriteNextState_297_0_0_a2_0[9] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a2_0[10]  (
	.A(DacSetpoints_0_0[10]),
	.B(DacSetpoints_0_1[10]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5022)
);
defparam \un1_DacWriteNextState_297_0_0_a2_0[10] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a2_0[12]  (
	.A(DacSetpoints_0_0[12]),
	.B(DacSetpoints_0_1[12]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_221)
);
defparam \un1_DacWriteNextState_297_0_0_a2_0[12] .INIT=16'hC0A0;
// @48:1453
  CFG2 \un1_DacWriteNextState_297_0_0_a2[15]  (
	.A(N_94),
	.B(un1_DacWriteNextState_184_1),
	.Y(N_212)
);
defparam \un1_DacWriteNextState_297_0_0_a2[15] .INIT=4'h2;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a2_1[16]  (
	.A(DacSetpoints_0_0[16]),
	.B(DacSetpoints_0_1[16]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_208)
);
defparam \un1_DacWriteNextState_297_0_0_a2_1[16] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a2_0[22]  (
	.A(DacSetpoints_0_0[22]),
	.B(DacSetpoints_0_1[22]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5020)
);
defparam \un1_DacWriteNextState_297_0_0_a2_0[22] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2[1]  (
	.A(DacSetpoints_4_0_1),
	.B(DacSetpoints_4_1_1),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4893)
);
defparam \un1_DacWriteNextState_293_0_0_a2[1] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2[18]  (
	.A(DacSetpoints_5_0[18]),
	.B(DacSetpoints_5_1[18]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4889)
);
defparam \un1_DacWriteNextState_292_0_0_a2[18] .INIT=16'hC0A0;
// @48:1453
  CFG2 \un1_DacWriteNextState_292_3_0_a2_0[11]  (
	.A(N_431_i),
	.B(N_1426),
	.Y(N_4886)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0[11] .INIT=4'h4;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2[11]  (
	.A(DacSetpoints_5_0[11]),
	.B(DacSetpoints_5_1[11]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4885)
);
defparam \un1_DacWriteNextState_292_3_0_a2[11] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2[5]  (
	.A(DacSetpoints_5_0[5]),
	.B(DacSetpoints_5_1[5]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4882)
);
defparam \un1_DacWriteNextState_292_3_0_a2[5] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2[1]  (
	.A(DacSetpoints_5_0[1]),
	.B(DacSetpoints_5_1[1]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4879)
);
defparam \un1_DacWriteNextState_292_3_0_a2[1] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2[0]  (
	.A(DacSetpoints_5_0[0]),
	.B(DacSetpoints_5_1[0]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4876)
);
defparam \un1_DacWriteNextState_292_0_0_a2[0] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a2[21]  (
	.A(DacSetpoints_0_0[21]),
	.B(DacSetpoints_0_1[21]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4815)
);
defparam \un1_DacWriteNextState_297_0_0_a2[21] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2[20]  (
	.A(DacSetpoints_1_0_16),
	.B(DacSetpoints_1_1_16),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4812)
);
defparam \un1_DacWriteNextState_296_0_0_a2[20] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2[4]  (
	.A(DacSetpoints_1_0_0),
	.B(DacSetpoints_1_1_0),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4809)
);
defparam \un1_DacWriteNextState_296_0_0_a2[4] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2[7]  (
	.A(DacSetpoints_2_0_7),
	.B(DacSetpoints_2_1_7),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4806)
);
defparam \un1_DacWriteNextState_295_0_0_a2[7] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2[4]  (
	.A(DacSetpoints_2_0_4),
	.B(DacSetpoints_2_1_4),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4803)
);
defparam \un1_DacWriteNextState_295_0_0_a2[4] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2[3]  (
	.A(DacSetpoints_2_0_3),
	.B(DacSetpoints_2_1_3),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4800)
);
defparam \un1_DacWriteNextState_295_0_0_a2[3] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2[7]  (
	.A(DacSetpoints_3_0_5),
	.B(DacSetpoints_3_1_5),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4797)
);
defparam \un1_DacWriteNextState_294_0_0_a2[7] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2[2]  (
	.A(DacSetpoints_3_0_0),
	.B(DacSetpoints_3_1_0),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4794)
);
defparam \un1_DacWriteNextState_294_0_0_a2[2] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2_0[7]  (
	.A(DacSetpoints_4_0_7),
	.B(DacSetpoints_4_1_7),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4792)
);
defparam \un1_DacWriteNextState_293_0_0_a2_0[7] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2_0[4]  (
	.A(DacSetpoints_4_0_4),
	.B(DacSetpoints_4_1_4),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4789)
);
defparam \un1_DacWriteNextState_293_0_0_a2_0[4] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2_0[0]  (
	.A(DacSetpoints_4_0_0),
	.B(DacSetpoints_4_1_0),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4786)
);
defparam \un1_DacWriteNextState_293_0_0_a2_0[0] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2_0[6]  (
	.A(DacSetpoints_5_0[6]),
	.B(DacSetpoints_5_1[6]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4783)
);
defparam \un1_DacWriteNextState_292_0_0_a2_0[6] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2_0[2]  (
	.A(DacSetpoints_5_0[2]),
	.B(DacSetpoints_5_1[2]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4780)
);
defparam \un1_DacWriteNextState_292_0_0_a2_0[2] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNI4EBC1[5]  (
	.A(DacSetpoints_0_0[19]),
	.B(DacSetpoints_0_1[19]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4774)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNI4EBC1[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIQ3BC1[5]  (
	.A(DacSetpoints_0_0[14]),
	.B(DacSetpoints_0_1[14]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4768)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIQ3BC1[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIULS71[5]  (
	.A(DacSetpoints_0_0[7]),
	.B(DacSetpoints_0_1[7]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4762)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIULS71[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIQHS71[5]  (
	.A(DacSetpoints_0_0[5]),
	.B(DacSetpoints_0_1[5]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4759)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIQHS71[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNI6Q951[5]  (
	.A(DacSetpoints_1_0_15),
	.B(DacSetpoints_1_1_15),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4756)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNI6Q951[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIQP9U[5]  (
	.A(DacSetpoints_2_0_21),
	.B(DacSetpoints_2_1_21),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4750)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIQP9U[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNISP7U[5]  (
	.A(DacSetpoints_2_0_13),
	.B(DacSetpoints_2_1_13),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4747)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNISP7U[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIOL7U[5]  (
	.A(DacSetpoints_2_0_11),
	.B(DacSetpoints_2_1_11),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4744)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIOL7U[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIKR411[5]  (
	.A(DacSetpoints_2_0_0),
	.B(DacSetpoints_2_1_0),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4741)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIKR411[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIAI671[5]  (
	.A(DacSetpoints_3_0_17),
	.B(DacSetpoints_3_1_17),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4738)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIAI671[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNI8OP51[5]  (
	.A(DacSetpoints_3_0_7),
	.B(DacSetpoints_3_1_7),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4732)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNI8OP51[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNI0K601[5]  (
	.A(DacSetpoints_4_0_22),
	.B(DacSetpoints_4_1_22),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4729)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNI0K601[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNICU401[5]  (
	.A(DacSetpoints_4_0_19),
	.B(DacSetpoints_4_1_19),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4726)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNICU401[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIA2EQ[5]  (
	.A(DacSetpoints_4_0_9),
	.B(DacSetpoints_4_1_9),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4720)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIA2EQ[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNI4SDQ[5]  (
	.A(DacSetpoints_4_0_6),
	.B(DacSetpoints_4_1_6),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4717)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNI4SDQ[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIEA3P[5]  (
	.A(DacSetpoints_5_0[19]),
	.B(DacSetpoints_5_1[19]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4713)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIEA3P[5] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_a2[10]  (
	.A(DacSetpoints_2_0_10),
	.B(DacSetpoints_2_1_10),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4705)
);
defparam \un1_DacWriteNextState_295_0_0_a2[10] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_a2[8]  (
	.A(DacSetpoints_1_0_4),
	.B(DacSetpoints_1_1_4),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4702)
);
defparam \un1_DacWriteNextState_296_0_0_a2[8] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a2[11]  (
	.A(DacSetpoints_0_0[11]),
	.B(DacSetpoints_0_1[11]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_881)
);
defparam \un1_DacWriteNextState_297_0_0_a2[11] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_a2[14]  (
	.A(DacSetpoints_5_0[14]),
	.B(DacSetpoints_5_1[14]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_876)
);
defparam \un1_DacWriteNextState_292_3_0_a2[14] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_a2[8]  (
	.A(DacSetpoints_4_0_8),
	.B(DacSetpoints_4_1_8),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4700)
);
defparam \un1_DacWriteNextState_293_0_0_a2[8] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2[10]  (
	.A(DacSetpoints_3_0_8),
	.B(DacSetpoints_3_1_8),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4697)
);
defparam \un1_DacWriteNextState_294_0_0_a2[10] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2[12]  (
	.A(DacSetpoints_3_0_10),
	.B(DacSetpoints_3_1_10),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4694)
);
defparam \un1_DacWriteNextState_294_0_0_a2[12] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_a2[14]  (
	.A(DacSetpoints_3_0_12),
	.B(DacSetpoints_3_1_12),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4691)
);
defparam \un1_DacWriteNextState_294_0_0_a2[14] .INIT=16'hC0A0;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_a2_0[23]  (
	.A(DacSetpoints_3_0_21),
	.B(DacSetpoints_3_1_21),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_318)
);
defparam \un1_DacWriteNextState_294_i_0_a2_0[23] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_a2_1[23]  (
	.A(DacSetpoints_0_0[23]),
	.B(DacSetpoints_0_1[23]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_5017)
);
defparam \un1_DacWriteNextState_297_i_0_a2_1[23] .INIT=16'h3050;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_a2[23]  (
	.A(DacSetpoints_5_0[23]),
	.B(DacSetpoints_5_1[23]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_872)
);
defparam \un1_DacWriteNextState_292_0_0_a2[23] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIK7951[5]  (
	.A(DacSetpoints_1_0_6),
	.B(DacSetpoints_1_1_6),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4753)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIK7951[5] .INIT=16'h3050;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIO1BC1[5]  (
	.A(DacSetpoints_0_0[13]),
	.B(DacSetpoints_0_1[13]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4765)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIO1BC1[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNI2CBC1[5]  (
	.A(DacSetpoints_0_0[18]),
	.B(DacSetpoints_0_1[18]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4771)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNI2CBC1[5] .INIT=16'hC0A0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIKVCC1[5]  (
	.A(DacSetpoints_0_0[20]),
	.B(DacSetpoints_0_1[20]),
	.C(N_1411),
	.D(DacWriteNextState[6]),
	.Y(N_4777)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIKVCC1[5] .INIT=16'hC0A0;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_0_a3[15]  (
	.A(N_94),
	.B(DacWriteNextState[16]),
	.C(N_4978),
	.Y(N_536)
);
defparam \un1_DacWriteNextState_297_0_0_a3[15] .INIT=8'h02;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_o2_i_o2[1]  (
	.A(DacWriteNextState[12]),
	.B(DacWriteNextState[16]),
	.C(N_4978),
	.D(DacWriteNextState[14]),
	.Y(N_4976)
);
defparam \un1_DacWriteNextState_293_0_o2_i_o2[1] .INIT=16'hFFFE;
// @48:1453
  CFG2 \un1_DacWriteNextState_297_0_0_o2[16]  (
	.A(N_4977),
	.B(DacWriteNextState[12]),
	.Y(N_145)
);
defparam \un1_DacWriteNextState_297_0_0_o2[16] .INIT=4'hE;
// @37:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_3528_2),
	.Y(N_3528)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @37:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_3534_1),
	.Y(N_3534)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_0_0[14]  (
	.A(N_4886),
	.B(N_5194),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_295_0_0_0_Z[14])
);
defparam \un1_DacWriteNextState_295_0_0_0[14] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_0_0[12]  (
	.A(N_4886),
	.B(N_5192),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_295_0_0_0_Z[12])
);
defparam \un1_DacWriteNextState_295_0_0_0[12] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_0_0[12]  (
	.A(N_4886),
	.B(N_5132),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_293_0_0_0_Z[12])
);
defparam \un1_DacWriteNextState_293_0_0_0[12] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_0_0[13]  (
	.A(N_4886),
	.B(N_5133),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_293_0_0_0_Z[13])
);
defparam \un1_DacWriteNextState_293_0_0_0[13] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_0_0[11]  (
	.A(N_4886),
	.B(N_5287),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_297_0_0_0_Z[11])
);
defparam \un1_DacWriteNextState_297_0_0_0[11] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_0_0[14]  (
	.A(N_4886),
	.B(N_5242),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_296_0_0_0_Z[14])
);
defparam \un1_DacWriteNextState_296_0_0_0[14] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_0_0[9]  (
	.A(N_4886),
	.B(N_5189),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_295_0_0_0_Z[9])
);
defparam \un1_DacWriteNextState_295_0_0_0[9] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_0_0[22]  (
	.A(N_4886),
	.B(N_5250),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_296_0_0_0_Z[22])
);
defparam \un1_DacWriteNextState_296_0_0_0[22] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_0_0[13]  (
	.A(N_4886),
	.B(N_5241),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_296_0_0_0_Z[13])
);
defparam \un1_DacWriteNextState_296_0_0_0[13] .INIT=8'hEA;
// @48:775
  CFG3 \un1_DacWriteNextState_292_3_0_a2_0_RNIPKCA[11]  (
	.A(N_4886),
	.B(N_5290),
	.C(N_431_i),
	.Y(m38_i_0)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0_RNIPKCA[11] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_0_0[11]  (
	.A(N_4886),
	.B(N_5131),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_293_0_0_0_Z[11])
);
defparam \un1_DacWriteNextState_293_0_0_0[11] .INIT=8'hEA;
// @48:775
  CFG3 \un1_DacWriteNextState_292_3_0_a2_0_RNIOJCA[11]  (
	.A(N_4886),
	.B(N_5289),
	.C(N_431_i),
	.Y(m43_i_0)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0_RNIOJCA[11] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_0_0[8]  (
	.A(N_4886),
	.B(N_5236),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_296_0_0_0_Z[8])
);
defparam \un1_DacWriteNextState_296_0_0_0[8] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_0_0[22]  (
	.A(N_4886),
	.B(N_5298),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_297_0_0_0_Z[22])
);
defparam \un1_DacWriteNextState_297_0_0_0[22] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_0_0[13]  (
	.A(N_431_i),
	.B(N_4886),
	.C(N_728),
	.Y(un1_DacWriteNextState_294_0_0_0_Z[13])
);
defparam \un1_DacWriteNextState_294_0_0_0[13] .INIT=8'hEC;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_3_0_0[14]  (
	.A(N_4886),
	.B(N_5406),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_292_3_0_0_Z[14])
);
defparam \un1_DacWriteNextState_292_3_0_0[14] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_0_0[8]  (
	.A(N_4886),
	.B(N_5188),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_295_0_0_0_Z[8])
);
defparam \un1_DacWriteNextState_295_0_0_0[8] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_0_0[10]  (
	.A(N_4886),
	.B(N_5190),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_295_0_0_0_Z[10])
);
defparam \un1_DacWriteNextState_295_0_0_0[10] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_0_0[12]  (
	.A(N_4886),
	.B(N_5240),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_296_0_0_0_Z[12])
);
defparam \un1_DacWriteNextState_296_0_0_0[12] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_0_0[10]  (
	.A(N_4886),
	.B(N_5130),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_293_0_0_0_Z[10])
);
defparam \un1_DacWriteNextState_293_0_0_0[10] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_0_0[8]  (
	.A(N_4886),
	.B(N_5284),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_297_0_0_0_Z[8])
);
defparam \un1_DacWriteNextState_297_0_0_0[8] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_0_0[9]  (
	.A(N_4886),
	.B(N_5285),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_297_0_0_0_Z[9])
);
defparam \un1_DacWriteNextState_297_0_0_0[9] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_3_0_0[11]  (
	.A(N_4886),
	.B(N_5405),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_292_3_0_0_Z[11])
);
defparam \un1_DacWriteNextState_292_3_0_0[11] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_0_0[11]  (
	.A(N_4886),
	.B(N_5239),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_296_0_0_0_Z[11])
);
defparam \un1_DacWriteNextState_296_0_0_0[11] .INIT=8'hEA;
// @48:775
  CFG3 \un1_DacWriteNextState_292_3_0_a2_0_RNIAA9M[11]  (
	.A(N_4886),
	.B(N_5154),
	.C(N_431_i),
	.Y(m100_i_0)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0_RNIAA9M[11] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_0_0[14]  (
	.A(N_4886),
	.B(N_5134),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_293_0_0_0_Z[14])
);
defparam \un1_DacWriteNextState_293_0_0_0[14] .INIT=8'hEA;
// @48:775
  CFG3 \un1_DacWriteNextState_292_3_0_a2_0_RNIK5EH[11]  (
	.A(N_4886),
	.B(N_5191),
	.C(N_431_i),
	.Y(m78_i_0)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0_RNIK5EH[11] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_0_0[22]  (
	.A(N_4886),
	.B(N_5202),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_295_0_0_0_Z[22])
);
defparam \un1_DacWriteNextState_295_0_0_0[22] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_0_0_0[12]  (
	.A(N_4886),
	.B(N_5157),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_294_0_0_0_0_Z[12])
);
defparam \un1_DacWriteNextState_294_0_0_0_0[12] .INIT=8'hEA;
// @48:775
  CFG3 \un1_DacWriteNextState_293_1_i_m2_RNIOPUG[22]  (
	.A(N_4886),
	.B(N_5425),
	.C(N_431_i),
	.Y(m105_i_0)
);
defparam \un1_DacWriteNextState_293_1_i_m2_RNIOPUG[22] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_0_0[22]  (
	.A(N_431_i),
	.B(N_4886),
	.C(N_721),
	.Y(un1_DacWriteNextState_294_0_0_0_Z[22])
);
defparam \un1_DacWriteNextState_294_0_0_0[22] .INIT=8'hEC;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_0_0_0[14]  (
	.A(N_4886),
	.B(N_5412),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_294_0_0_0_0_Z[14])
);
defparam \un1_DacWriteNextState_294_0_0_0_0[14] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_0_0[8]  (
	.A(N_4886),
	.B(N_5153),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_294_0_0_0_Z[8])
);
defparam \un1_DacWriteNextState_294_0_0_0[8] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_0_0_0[8]  (
	.A(N_4886),
	.B(N_5411),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_293_0_0_0_0_Z[8])
);
defparam \un1_DacWriteNextState_293_0_0_0_0[8] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_0_0[9]  (
	.A(N_4886),
	.B(N_5237),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_296_0_0_0_Z[9])
);
defparam \un1_DacWriteNextState_296_0_0_0[9] .INIT=8'hEA;
// @48:775
  CFG3 \un1_DacWriteNextState_293_1_i_m2_RNIDUJF[9]  (
	.A(N_4886),
	.B(N_5428),
	.C(N_431_i),
	.Y(m120_i_0)
);
defparam \un1_DacWriteNextState_293_1_i_m2_RNIDUJF[9] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_0_0_0[10]  (
	.A(N_4886),
	.B(N_5155),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_294_0_0_0_0_Z[10])
);
defparam \un1_DacWriteNextState_294_0_0_0_0[10] .INIT=8'hEA;
// @48:775
  CFG3 \un1_DacWriteNextState_292_3_0_a2_0_RNIM7EH[11]  (
	.A(N_4886),
	.B(N_5193),
	.C(N_431_i),
	.Y(m73_i_0)
);
defparam \un1_DacWriteNextState_292_3_0_a2_0_RNIM7EH[11] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_0_0[10]  (
	.A(N_4886),
	.B(N_5286),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_297_0_0_0_Z[10])
);
defparam \un1_DacWriteNextState_297_0_0_0[10] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_3_0_0[10]  (
	.A(N_431_i),
	.B(N_4886),
	.C(N_756),
	.Y(un1_DacWriteNextState_292_3_0_0_Z[10])
);
defparam \un1_DacWriteNextState_292_3_0_0[10] .INIT=8'hEC;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_0_0[11]  (
	.A(N_4886),
	.B(N_5156),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_294_0_0_0_Z[11])
);
defparam \un1_DacWriteNextState_294_0_0_0[11] .INIT=8'hEA;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_3_0_0[8]  (
	.A(N_431_i),
	.B(N_4886),
	.C(N_758),
	.Y(un1_DacWriteNextState_292_3_0_0_Z[8])
);
defparam \un1_DacWriteNextState_292_3_0_0[8] .INIT=8'hEC;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_0_0[12]  (
	.A(N_4886),
	.B(N_5288),
	.C(N_431_i),
	.Y(un1_DacWriteNextState_297_0_0_0_Z[12])
);
defparam \un1_DacWriteNextState_297_0_0_0[12] .INIT=8'hEA;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0[1]  (
	.A(N_5205),
	.B(N_5229),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_296_i_0_0_Z[1])
);
defparam \un1_DacWriteNextState_296_i_0_0[1] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0[4]  (
	.A(N_731),
	.B(N_5138),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_294_i_0_0_Z[4])
);
defparam \un1_DacWriteNextState_294_i_0_0[4] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0[18]  (
	.A(N_724),
	.B(N_5146),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_294_i_0_0_Z[18])
);
defparam \un1_DacWriteNextState_294_i_0_0[18] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0[18]  (
	.A(N_5222),
	.B(N_5246),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_296_i_0_0_Z[18])
);
defparam \un1_DacWriteNextState_296_i_0_0[18] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0[1]  (
	.A(N_733),
	.B(N_5136),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_294_i_0_0_Z[1])
);
defparam \un1_DacWriteNextState_294_i_0_0[1] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0[6]  (
	.A(N_729),
	.B(N_5140),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_294_i_0_0_Z[6])
);
defparam \un1_DacWriteNextState_294_i_0_0[6] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0[3]  (
	.A(N_5207),
	.B(N_5231),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_296_i_0_0_Z[3])
);
defparam \un1_DacWriteNextState_296_i_0_0[3] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0[2]  (
	.A(N_5161),
	.B(N_5182),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_295_i_0_0_Z[2])
);
defparam \un1_DacWriteNextState_295_i_0_0[2] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0[5]  (
	.A(N_730),
	.B(N_5139),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_294_i_0_0_Z[5])
);
defparam \un1_DacWriteNextState_294_i_0_0[5] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0[3]  (
	.A(N_732),
	.B(N_5137),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_294_i_0_0_Z[3])
);
defparam \un1_DacWriteNextState_294_i_0_0[3] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0[7]  (
	.A(N_5211),
	.B(N_5235),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_296_i_0_0_Z[7])
);
defparam \un1_DacWriteNextState_296_i_0_0[7] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_0[2]  (
	.A(N_744),
	.B(N_5116),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_293_i_0_0_Z[2])
);
defparam \un1_DacWriteNextState_293_i_0_0[2] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0[0]  (
	.A(N_5204),
	.B(N_5228),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_296_i_0_0_Z[0])
);
defparam \un1_DacWriteNextState_296_i_0_0[0] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_0[18]  (
	.A(N_738),
	.B(N_5126),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_293_i_0_0_Z[18])
);
defparam \un1_DacWriteNextState_293_i_0_0[18] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0[21]  (
	.A(N_5225),
	.B(N_5249),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_296_i_0_0_Z[21])
);
defparam \un1_DacWriteNextState_296_i_0_0[21] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0[1]  (
	.A(N_5160),
	.B(N_5181),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_295_i_0_0_Z[1])
);
defparam \un1_DacWriteNextState_295_i_0_0[1] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0[2]  (
	.A(N_5206),
	.B(N_5230),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_296_i_0_0_Z[2])
);
defparam \un1_DacWriteNextState_296_i_0_0[2] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0[5]  (
	.A(N_5209),
	.B(N_5233),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_296_i_0_0_Z[5])
);
defparam \un1_DacWriteNextState_296_i_0_0[5] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0[6]  (
	.A(N_5210),
	.B(N_5234),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_296_i_0_0_Z[6])
);
defparam \un1_DacWriteNextState_296_i_0_0[6] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_0[3]  (
	.A(N_5255),
	.B(N_5279),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_297_i_0_0_Z[3])
);
defparam \un1_DacWriteNextState_297_i_0_0[3] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_0[0]  (
	.A(N_5252),
	.B(N_5276),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_297_i_0_0_Z[0])
);
defparam \un1_DacWriteNextState_297_i_0_0[0] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_0[21]  (
	.A(N_736),
	.B(N_5128),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_293_i_0_0_Z[21])
);
defparam \un1_DacWriteNextState_293_i_0_0[21] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_0[20]  (
	.A(N_737),
	.B(N_5127),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_293_i_0_0_Z[20])
);
defparam \un1_DacWriteNextState_293_i_0_0[20] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0[20]  (
	.A(N_723),
	.B(N_5147),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_294_i_0_0_Z[20])
);
defparam \un1_DacWriteNextState_294_i_0_0[20] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0[21]  (
	.A(N_722),
	.B(N_5148),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_294_i_0_0_Z[21])
);
defparam \un1_DacWriteNextState_294_i_0_0[21] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_0[1]  (
	.A(N_5253),
	.B(N_5277),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_297_i_0_0_Z[1])
);
defparam \un1_DacWriteNextState_297_i_0_0[1] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_0[2]  (
	.A(N_5254),
	.B(N_5278),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_297_i_0_0_Z[2])
);
defparam \un1_DacWriteNextState_297_i_0_0[2] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0[20]  (
	.A(N_5176),
	.B(N_5200),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_295_i_0_0_Z[20])
);
defparam \un1_DacWriteNextState_295_i_0_0[20] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0[5]  (
	.A(N_5162),
	.B(N_5185),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_295_i_0_0_Z[5])
);
defparam \un1_DacWriteNextState_295_i_0_0[5] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_0[3]  (
	.A(N_743),
	.B(N_5117),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_293_i_0_0_Z[3])
);
defparam \un1_DacWriteNextState_293_i_0_0[3] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_0[6]  (
	.A(N_5258),
	.B(N_5282),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_297_i_0_0_Z[6])
);
defparam \un1_DacWriteNextState_297_i_0_0[6] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0[6]  (
	.A(N_5163),
	.B(N_5186),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_295_i_0_0_Z[6])
);
defparam \un1_DacWriteNextState_295_i_0_0[6] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0[0]  (
	.A(N_734),
	.B(N_5135),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_294_i_0_0_Z[0])
);
defparam \un1_DacWriteNextState_294_i_0_0[0] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_0[5]  (
	.A(N_742),
	.B(N_5118),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_293_i_0_0_Z[5])
);
defparam \un1_DacWriteNextState_293_i_0_0[5] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0[18]  (
	.A(N_5174),
	.B(N_5198),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_295_i_0_0_Z[18])
);
defparam \un1_DacWriteNextState_295_i_0_0[18] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_0[4]  (
	.A(N_5256),
	.B(N_5280),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_297_i_0_0_Z[4])
);
defparam \un1_DacWriteNextState_297_i_0_0[4] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_0[15]  (
	.A(N_5171),
	.B(N_5195),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_295_0_0_0_Z[15])
);
defparam \un1_DacWriteNextState_295_0_0_0[15] .INIT=16'hECA0;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0[17]  (
	.A(N_5221),
	.B(N_5245),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_296_i_0_0_Z[17])
);
defparam \un1_DacWriteNextState_296_i_0_0[17] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0[17]  (
	.A(N_5173),
	.B(N_5197),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_295_i_0_0_Z[17])
);
defparam \un1_DacWriteNextState_295_i_0_0[17] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_0[15]  (
	.A(N_740),
	.B(N_5124),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_293_0_0_0_Z[15])
);
defparam \un1_DacWriteNextState_293_0_0_0[15] .INIT=16'hECA0;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_0[15]  (
	.A(N_5267),
	.B(N_5291),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_297_0_0_0_Z[15])
);
defparam \un1_DacWriteNextState_297_0_0_0[15] .INIT=16'hECA0;
// @48:775
  CFG4 \un1_DacWriteNextState_292_3_0_a2_2_RNIIVIP[5]  (
	.A(N_5269),
	.B(N_5293),
	.C(N_1411),
	.D(N_431_i),
	.Y(m133_0_0)
);
defparam \un1_DacWriteNextState_292_3_0_a2_2_RNIIVIP[5] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_0[15]  (
	.A(N_5219),
	.B(N_5243),
	.C(N_1411),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_296_0_0_0_Z[15])
);
defparam \un1_DacWriteNextState_296_0_0_0[15] .INIT=16'hECA0;
// @48:775
  CFG4 \un1_DacWriteNextState_294_0_i_m2_RNIGOFO[17]  (
	.A(N_5158),
	.B(N_5418),
	.C(N_431_i),
	.D(N_1411),
	.Y(m95_i_0)
);
defparam \un1_DacWriteNextState_294_0_i_m2_RNIGOFO[17] .INIT=16'h7350;
// @48:775
  CFG4 \un1_DacWriteNextState_293_0_i_m2_RNII4NL[17]  (
	.A(N_5427),
	.B(N_5435),
	.C(N_431_i),
	.D(N_1411),
	.Y(m115_i_0)
);
defparam \un1_DacWriteNextState_293_0_i_m2_RNII4NL[17] .INIT=16'h7350;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_0[15]  (
	.A(N_726),
	.B(N_5144),
	.C(N_431_i),
	.D(N_1411),
	.Y(un1_DacWriteNextState_294_0_0_0_Z[15])
);
defparam \un1_DacWriteNextState_294_0_0_0[15] .INIT=16'hECA0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_0[15]  (
	.A(N_431_i),
	.B(N_1411),
	.C(N_752),
	.D(N_766),
	.Y(un1_DacWriteNextState_292_3_0_0_Z[15])
);
defparam \un1_DacWriteNextState_292_3_0_0[15] .INIT=16'hECA0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_0_0[23]  (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[12]),
	.C(N_94),
	.D(N_873),
	.Y(un1_DacWriteNextState_292_0_0_0_0_Z[23])
);
defparam \un1_DacWriteNextState_292_0_0_0_0[23] .INIT=16'hFF20;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_a2[19]  (
	.A(DacWriteNextState[16]),
	.B(DacCSetpointToWrite[19]),
	.C(N_94),
	.D(N_4978),
	.Y(N_291)
);
defparam \un1_DacWriteNextState_295_i_0_a2[19] .INIT=16'h5010;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdivlto8_Z)
);
defparam un3_clkdivlto8.INIT=16'hFFF7;
// @48:1453
  CFG2 \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2[21]  (
	.A(N_94),
	.B(N_4976),
	.Y(N_4980)
);
defparam \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2[21] .INIT=4'hD;
// @48:1453
  CFG3 \un1_nCsDacs1_i_i_0_o2[2]  (
	.A(DacWriteNextState[1]),
	.B(N_572),
	.C(DacWriteNextState[3]),
	.Y(N_605)
);
defparam \un1_nCsDacs1_i_i_0_o2[2] .INIT=8'hDC;
// @48:1453
  CFG2 \DacWriteNextState_ns_i_0_i_a2[21]  (
	.A(N_594),
	.B(DacWriteNextState[1]),
	.Y(N_4840)
);
defparam \DacWriteNextState_ns_i_0_i_a2[21] .INIT=4'h4;
// @48:1453
  CFG2 \un1_nCsDacs1_i_i_0_o2[3]  (
	.A(N_572),
	.B(DacWriteNextState[1]),
	.Y(N_577)
);
defparam \un1_nCsDacs1_i_i_0_o2[3] .INIT=4'hE;
// @48:1453
  CFG3 \un1_nCsDacs0_i_i_o2_i_o2[1]  (
	.A(DacWriteNextState[5]),
	.B(N_539),
	.C(N_572),
	.Y(N_600)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2[1] .INIT=8'hF8;
// @48:1472
  CFG2 \StateOut_23_a3_0_a2_0_a2_0_a2[0]  (
	.A(N_537),
	.B(N_4977),
	.Y(N_1291)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_a2[0] .INIT=4'h2;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_o2[23]  (
	.A(DacWriteNextState[12]),
	.B(DacWriteNextState[16]),
	.C(N_4978),
	.D(DacWriteNextState[14]),
	.Y(N_146)
);
defparam \un1_DacWriteNextState_297_i_0_o2[23] .INIT=16'hAAFE;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2[0]  (
	.A(DacWriteNextState[5]),
	.B(DacWriteNextState[7]),
	.C(N_572),
	.D(N_539),
	.Y(N_606)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2[0] .INIT=16'hF4F0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_1[12]  (
	.A(N_4886),
	.B(N_1411),
	.C(N_768),
	.D(N_5061),
	.Y(un1_DacWriteNextState_292_3_0_1_Z[12])
);
defparam \un1_DacWriteNextState_292_3_0_1[12] .INIT=16'hFFEA;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0_1[9]  (
	.A(N_4886),
	.B(N_1411),
	.C(N_771),
	.D(N_5066),
	.Y(un1_DacWriteNextState_292_3_0_1_Z[9])
);
defparam \un1_DacWriteNextState_292_3_0_1[9] .INIT=16'hFFEA;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_1[16]  (
	.A(N_94),
	.B(N_299),
	.C(N_145),
	.D(N_298),
	.Y(un1_DacWriteNextState_295_0_0_1_Z[16])
);
defparam \un1_DacWriteNextState_295_0_0_1[16] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_1[16]  (
	.A(N_94),
	.B(N_208),
	.C(N_145),
	.D(N_206),
	.Y(un1_DacWriteNextState_297_0_0_1_Z[16])
);
defparam \un1_DacWriteNextState_297_0_0_1[16] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_1[16]  (
	.A(N_94),
	.B(N_5048),
	.C(N_145),
	.D(N_5047),
	.Y(un1_DacWriteNextState_293_0_0_1_Z[16])
);
defparam \un1_DacWriteNextState_293_0_0_1[16] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0_1[16]  (
	.A(N_94),
	.B(N_253),
	.C(N_145),
	.D(N_252),
	.Y(un1_DacWriteNextState_296_0_0_1_Z[16])
);
defparam \un1_DacWriteNextState_296_0_0_1[16] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_1[16]  (
	.A(N_94),
	.B(N_5037),
	.C(N_145),
	.D(N_325),
	.Y(un1_DacWriteNextState_294_0_0_1_Z[16])
);
defparam \un1_DacWriteNextState_294_0_0_1[16] .INIT=16'hFFEC;
// @48:1472
  CFG4 \StateOut_23_a3_0_a2_3_a2[0]  (
	.A(DacWriteNextState[0]),
	.B(DacWriteNextState[10]),
	.C(N_1291),
	.D(DacWriteNextState[12]),
	.Y(StateOut_23_0)
);
defparam \StateOut_23_a3_0_a2_3_a2[0] .INIT=16'h0010;
// @48:775
  CFG4 \un1_DacWriteNextState_293_0_o2_i_o2_RNI62GS[1]  (
	.A(DacWriteNextState[12]),
	.B(DacBSetpointToWrite[10]),
	.C(N_94),
	.D(N_4976),
	.Y(N_4754)
);
defparam \un1_DacWriteNextState_293_0_o2_i_o2_RNI62GS[1] .INIT=16'h5010;
// @37:89
  CFG3 XferComplete_ice (
	.A(TP6_c),
	.B(N_601),
	.C(un3_clkdivlto8_Z),
	.Y(XferComplete_ice_Z)
);
defparam XferComplete_ice.INIT=8'h01;
// @48:1453
  CFG4 \DacWriteNextState_ns_0_0[5]  (
	.A(DacWriteNextState[17]),
	.B(DacWriteNextState[16]),
	.C(N_599),
	.D(N_594),
	.Y(DacWriteNextState_ns_5)
);
defparam \DacWriteNextState_ns_0_0[5] .INIT=16'hC0EA;
// @48:1453
  CFG4 \DacWriteNextState_ns_i_i_0[4]  (
	.A(DacWriteNextState[18]),
	.B(DacWriteNextState[17]),
	.C(N_594),
	.D(N_599),
	.Y(DacWriteNextState_ns_i_i_0_0)
);
defparam \DacWriteNextState_ns_i_i_0[4] .INIT=16'h40EA;
// @48:1453
  CFG4 \DacWriteNextState_ns_0_0[20]  (
	.A(N_599),
	.B(N_594),
	.C(DacWriteNextState_rep_0),
	.D(DacWriteNextState[1]),
	.Y(DacWriteNextState_ns_20)
);
defparam \DacWriteNextState_ns_0_0[20] .INIT=16'hDC50;
// @48:1453
  CFG4 \DacWriteNextState_ns_i_i_0[9]  (
	.A(DacWriteNextState[13]),
	.B(DacWriteNextState[12]),
	.C(N_599),
	.D(N_594),
	.Y(DacWriteNextState_ns_i_i_0_5)
);
defparam \DacWriteNextState_ns_i_i_0[9] .INIT=16'hC0EA;
// @48:775
  CFG4 \StateOut_23_a3_0_a2_0_a2_0_RNIBF181[0]  (
	.A(DacWriteNextState[18]),
	.B(DacASetpointToWrite[19]),
	.C(N_537),
	.D(un1_DacWriteNextState_184_1),
	.Y(N_4775)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_RNIBF181[0] .INIT=16'h4000;
// @48:775
  CFG4 \StateOut_23_a3_0_a2_0_a2_0_RNIC2D61[0]  (
	.A(DacWriteNextState[18]),
	.B(DacBSetpointToWrite[19]),
	.C(N_537),
	.D(un1_DacWriteNextState_184_1),
	.Y(N_4757)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_RNIC2D61[0] .INIT=16'h4000;
// @48:775
  CFG4 \StateOut_23_a3_0_a2_0_a2_0_RNIE8431[0]  (
	.A(DacWriteNextState[18]),
	.B(DacDSetpointToWrite[19]),
	.C(N_537),
	.D(un1_DacWriteNextState_184_1),
	.Y(N_4739)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_RNIE8431[0] .INIT=16'h4000;
// @48:775
  CFG4 \StateOut_23_a3_0_a2_0_a2_0_RNIFRF11[0]  (
	.A(DacWriteNextState[18]),
	.B(DacESetpointToWrite[19]),
	.C(N_537),
	.D(un1_DacWriteNextState_184_1),
	.Y(N_4727)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_RNIFRF11[0] .INIT=16'h4000;
// @48:775
  CFG4 \StateOut_23_a3_0_a2_0_a2_0_RNIGERV[0]  (
	.A(DacWriteNextState[18]),
	.B(DacFSetpointToWrite[19]),
	.C(N_537),
	.D(un1_DacWriteNextState_184_1),
	.Y(N_4715)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_RNIGERV[0] .INIT=16'h4000;
// @48:1453
  CFG3 \DacWriteNextState_ns_0_0[0]  (
	.A(DacWriteNextState[0]),
	.B(N_594),
	.C(DacWriteNextState[11]),
	.Y(DacWriteNextState_ns_0)
);
defparam \DacWriteNextState_ns_0_0[0] .INIT=8'hBA;
// @48:1453
  CFG4 \DacWriteNextState_ns_0_0[14]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[7]),
	.C(N_594),
	.D(N_599),
	.Y(DacWriteNextState_ns_14)
);
defparam \DacWriteNextState_ns_0_0[14] .INIT=16'hC0EA;
// @48:1453
  CFG4 \DacWriteNextState_ns_i_i_0[17]  (
	.A(DacWriteNextState[5]),
	.B(DacWriteNextState[4]),
	.C(N_594),
	.D(N_599),
	.Y(N_4131)
);
defparam \DacWriteNextState_ns_i_i_0[17] .INIT=16'hCE0A;
// @48:1453
  CFG4 \DacWriteNextState_ns_0_0[18]  (
	.A(DacWriteNextState[4]),
	.B(DacWriteNextState[3]),
	.C(N_599),
	.D(N_594),
	.Y(DacWriteNextState_ns_18)
);
defparam \DacWriteNextState_ns_0_0[18] .INIT=16'hCE0A;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_2_S),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_4_S),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_5_S),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_6_S),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_cry_7_S),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h8;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_Z),
	.B(un6_clkdiv_s_8_S),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h8;
// @48:1453
  CFG2 WriteDacs_cnst_i_a3_2_0_0_o2_i_o2_RNI4QU3 (
	.A(N_4976),
	.B(N_572),
	.Y(N_378_i)
);
defparam WriteDacs_cnst_i_a3_2_0_0_o2_i_o2_RNI4QU3.INIT=4'hE;
// @48:1453
  CFG4 \StateOut_23_i_a3_0_a2_0_a2_0_RNIPVQO[3]  (
	.A(DacWriteNextState[12]),
	.B(StateOut_23_i_a3_0_a2_0_a2_0_Z[3]),
	.C(N_539),
	.D(N_431_i),
	.Y(N_377_i)
);
defparam \StateOut_23_i_a3_0_a2_0_a2_0_RNIPVQO[3] .INIT=16'hFFBF;
// @48:1453
  CFG3 \StateOut_23_i_a3_0_a2_0_a2_2_RNIBD3L[2]  (
	.A(StateOut_23_i_a3_0_a2_0_a2_2_Z[2]),
	.B(N_567),
	.C(N_379_2),
	.Y(N_376_i)
);
defparam \StateOut_23_i_a3_0_a2_0_a2_2_RNIBD3L[2] .INIT=8'hDF;
// @48:1453
  CFG4 \StateOut_23_i_a3_0_a2_0_a2_4_RNIML0A1[1]  (
	.A(DacWriteNextState[13]),
	.B(DacWriteNextState[14]),
	.C(StateOut_23_i_a3_0_a2_0_a2_4_Z[1]),
	.D(StateOut_23_i_a3_0_a2_0_a2_5_Z[1]),
	.Y(N_375_i)
);
defparam \StateOut_23_i_a3_0_a2_0_a2_4_RNIML0A1[1] .INIT=16'hEFFF;
// @37:114
  CFG3 Mosi_i_7_i_m2 (
	.A(DacASetpointToWrite[23]),
	.B(un3_clkdivlto8_Z),
	.C(Mosi_i_3),
	.Y(N_719)
);
defparam Mosi_i_7_i_m2.INIT=8'hB8;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_1[23]  (
	.A(N_94),
	.B(N_239),
	.C(N_146),
	.D(N_237),
	.Y(un1_DacWriteNextState_296_i_0_1_Z[23])
);
defparam \un1_DacWriteNextState_296_i_0_1[23] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_1[23]  (
	.A(N_94),
	.B(N_5046),
	.C(N_146),
	.D(N_5045),
	.Y(un1_DacWriteNextState_293_i_0_1_Z[23])
);
defparam \un1_DacWriteNextState_293_i_0_1[23] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_1[23]  (
	.A(N_146),
	.B(N_5034),
	.C(N_94),
	.D(N_318),
	.Y(un1_DacWriteNextState_294_i_0_1_Z[23])
);
defparam \un1_DacWriteNextState_294_i_0_1[23] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_1[23]  (
	.A(N_94),
	.B(N_5017),
	.C(N_146),
	.D(N_5016),
	.Y(un1_DacWriteNextState_297_i_0_1_Z[23])
);
defparam \un1_DacWriteNextState_297_i_0_1[23] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_1[23]  (
	.A(N_94),
	.B(N_5031),
	.C(N_146),
	.D(N_283),
	.Y(un1_DacWriteNextState_295_i_0_1_Z[23])
);
defparam \un1_DacWriteNextState_295_i_0_1[23] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_0[14]  (
	.A(un1_DacWriteNextState_294_0_0_0_0_Z[14]),
	.B(DacDSetpointToWrite[14]),
	.C(N_4691),
	.D(N_1291),
	.Y(un1_DacWriteNextState_294_0_0_0_12)
);
defparam \un1_DacWriteNextState_294_0_0_0[14] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_0[12]  (
	.A(un1_DacWriteNextState_294_0_0_0_0_Z[12]),
	.B(DacDSetpointToWrite[12]),
	.C(N_4694),
	.D(N_1291),
	.Y(un1_DacWriteNextState_294_0_0_0_10)
);
defparam \un1_DacWriteNextState_294_0_0_0[12] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_0[10]  (
	.A(un1_DacWriteNextState_294_0_0_0_0_Z[10]),
	.B(DacDSetpointToWrite[10]),
	.C(N_4697),
	.D(N_1291),
	.Y(un1_DacWriteNextState_294_0_0_0_8)
);
defparam \un1_DacWriteNextState_294_0_0_0[10] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_0[8]  (
	.A(un1_DacWriteNextState_293_0_0_0_0_Z[8]),
	.B(DacESetpointToWrite[8]),
	.C(N_4700),
	.D(N_1291),
	.Y(un1_DacWriteNextState_293_0_0_0_8)
);
defparam \un1_DacWriteNextState_293_0_0_0[8] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0[14]  (
	.A(DacFSetpointToWrite[14]),
	.B(un1_DacWriteNextState_292_3_0_0_Z[14]),
	.C(N_1291),
	.D(N_876),
	.Y(un1_DacWriteNextState_292_3_0_13)
);
defparam \un1_DacWriteNextState_292_3_0[14] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0[11]  (
	.A(DacASetpointToWrite[11]),
	.B(un1_DacWriteNextState_297_0_0_0_Z[11]),
	.C(N_1291),
	.D(N_881),
	.Y(un1_DacWriteNextState_297_0_0_3)
);
defparam \un1_DacWriteNextState_297_0_0[11] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0[8]  (
	.A(un1_DacWriteNextState_296_0_0_0_Z[8]),
	.B(DacBSetpointToWrite[8]),
	.C(N_4702),
	.D(N_1291),
	.Y(un1_DacWriteNextState_296_0_0_4)
);
defparam \un1_DacWriteNextState_296_0_0[8] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0[10]  (
	.A(un1_DacWriteNextState_295_0_0_0_Z[10]),
	.B(DacCSetpointToWrite[10]),
	.C(N_4705),
	.D(N_1291),
	.Y(un1_DacWriteNextState_295_0_0_2)
);
defparam \un1_DacWriteNextState_295_0_0[10] .INIT=16'hFEFA;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNICMQM3[3]  (
	.A(N_4714),
	.B(N_4713),
	.C(N_4712),
	.D(N_4715),
	.Y(StateOut_23_i_a2_i_o2_RNICMQM3_0)
);
defparam \StateOut_23_i_a2_i_o2_RNICMQM3[3] .INIT=16'hFFFE;
// @48:775
  CFG4 \StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1[0]  (
	.A(m120_i_0),
	.B(DacESetpointToWrite[9]),
	.C(N_4720),
	.D(N_1291),
	.Y(StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1_0)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1[0] .INIT=16'hFEFA;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNI7BIM3[3]  (
	.A(N_4725),
	.B(N_4727),
	.C(N_4714),
	.D(N_4726),
	.Y(StateOut_23_i_a2_i_o2_RNI7BIM3_0)
);
defparam \StateOut_23_i_a2_i_o2_RNI7BIM3[3] .INIT=16'hFFFE;
// @48:775
  CFG4 \StateOut_23_a3_0_a2_0_a2_0_a2_RNILDPN1[0]  (
	.A(m105_i_0),
	.B(DacESetpointToWrite[22]),
	.C(N_4729),
	.D(N_1291),
	.Y(N_225)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_a2_RNILDPN1[0] .INIT=16'hFEFA;
// @48:775
  CFG4 \StateOut_23_a3_0_a2_0_a2_0_a2_RNI3QE42[0]  (
	.A(m100_i_0),
	.B(DacDSetpointToWrite[9]),
	.C(N_4732),
	.D(N_1291),
	.Y(N_227)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_a2_RNI3QE42[0] .INIT=16'hFEFA;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNI20AM3[3]  (
	.A(N_4737),
	.B(N_4739),
	.C(N_4714),
	.D(N_4738),
	.Y(StateOut_23_i_a2_i_o2_RNI20AM3_0)
);
defparam \StateOut_23_i_a2_i_o2_RNI20AM3[3] .INIT=16'hFFFE;
// @48:775
  CFG4 \StateOut_23_a3_0_a2_0_a2_0_a2_RNI5IHP1[0]  (
	.A(m78_i_0),
	.B(DacCSetpointToWrite[11]),
	.C(N_4744),
	.D(N_1291),
	.Y(N_233)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_a2_RNI5IHP1[0] .INIT=16'hFEFA;
// @48:775
  CFG4 \StateOut_23_a3_0_a2_0_a2_0_a2_RNIDQHP1[0]  (
	.A(m73_i_0),
	.B(DacCSetpointToWrite[13]),
	.C(N_4747),
	.D(N_1291),
	.Y(N_235)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_a2_RNIDQHP1[0] .INIT=16'hFEFA;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNIO9P54[3]  (
	.A(N_4755),
	.B(N_4757),
	.C(N_4714),
	.D(N_4756),
	.Y(StateOut_23_i_a2_i_o2_RNIO9P54_0)
);
defparam \StateOut_23_i_a2_i_o2_RNIO9P54[3] .INIT=16'hFFFE;
// @48:775
  CFG4 \StateOut_23_a3_0_a2_0_a2_0_a2_RNIDCS32[0]  (
	.A(m38_i_0),
	.B(DacASetpointToWrite[14]),
	.C(N_4768),
	.D(N_1291),
	.Y(N_244)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_a2_RNIDCS32[0] .INIT=16'hFEFA;
// @48:775
  CFG4 \StateOut_23_i_a2_i_o2_RNIJUG54[3]  (
	.A(N_4773),
	.B(N_4775),
	.C(N_4714),
	.D(N_4774),
	.Y(StateOut_23_i_a2_i_o2_RNIJUG54_0)
);
defparam \StateOut_23_i_a2_i_o2_RNIJUG54[3] .INIT=16'hFFFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0[11]  (
	.A(un1_DacWriteNextState_292_3_0_0_Z[11]),
	.B(DacFSetpointToWrite[11]),
	.C(N_4885),
	.D(N_1291),
	.Y(un1_DacWriteNextState_292_3_0_10)
);
defparam \un1_DacWriteNextState_292_3_0[11] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0[22]  (
	.A(un1_DacWriteNextState_297_0_0_0_Z[22]),
	.B(DacASetpointToWrite[22]),
	.C(N_5020),
	.D(N_1291),
	.Y(un1_DacWriteNextState_297_0_0_14)
);
defparam \un1_DacWriteNextState_297_0_0[22] .INIT=16'hFEFA;
// @48:1453
  CFG3 \un1_DacWriteNextState_297_0_0[16]  (
	.A(N_537),
	.B(un1_DacWriteNextState_297_0_0_1_Z[16]),
	.C(DacASetpointToWrite[16]),
	.Y(un1_DacWriteNextState_297_0_0_8)
);
defparam \un1_DacWriteNextState_297_0_0[16] .INIT=8'hEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0[15]  (
	.A(DacASetpointToWrite[15]),
	.B(un1_DacWriteNextState_297_0_0_0_Z[15]),
	.C(N_536),
	.D(N_212),
	.Y(un1_DacWriteNextState_297_0_0_7)
);
defparam \un1_DacWriteNextState_297_0_0[15] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0[12]  (
	.A(DacASetpointToWrite[12]),
	.B(un1_DacWriteNextState_297_0_0_0_Z[12]),
	.C(N_1291),
	.D(N_221),
	.Y(un1_DacWriteNextState_297_0_0_4)
);
defparam \un1_DacWriteNextState_297_0_0[12] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0[10]  (
	.A(un1_DacWriteNextState_297_0_0_0_Z[10]),
	.B(DacASetpointToWrite[10]),
	.C(N_5022),
	.D(N_1291),
	.Y(un1_DacWriteNextState_297_0_0_2)
);
defparam \un1_DacWriteNextState_297_0_0[10] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0[9]  (
	.A(DacASetpointToWrite[9]),
	.B(un1_DacWriteNextState_297_0_0_0_Z[9]),
	.C(N_1291),
	.D(N_230),
	.Y(un1_DacWriteNextState_297_0_0_1)
);
defparam \un1_DacWriteNextState_297_0_0[9] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0[8]  (
	.A(un1_DacWriteNextState_297_0_0_0_Z[8]),
	.B(DacASetpointToWrite[8]),
	.C(N_5024),
	.D(N_1291),
	.Y(un1_DacWriteNextState_297_0_0_0)
);
defparam \un1_DacWriteNextState_297_0_0[8] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0[22]  (
	.A(un1_DacWriteNextState_296_0_0_0_Z[22]),
	.B(DacBSetpointToWrite[22]),
	.C(N_5026),
	.D(N_1291),
	.Y(un1_DacWriteNextState_296_0_0_18)
);
defparam \un1_DacWriteNextState_296_0_0[22] .INIT=16'hFEFA;
// @48:1453
  CFG3 \un1_DacWriteNextState_296_0_0[16]  (
	.A(N_537),
	.B(un1_DacWriteNextState_296_0_0_1_Z[16]),
	.C(DacBSetpointToWrite[16]),
	.Y(un1_DacWriteNextState_296_0_0_12)
);
defparam \un1_DacWriteNextState_296_0_0[16] .INIT=8'hEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0[15]  (
	.A(DacBSetpointToWrite[15]),
	.B(un1_DacWriteNextState_296_0_0_0_Z[15]),
	.C(N_536),
	.D(N_212),
	.Y(un1_DacWriteNextState_296_0_0_11)
);
defparam \un1_DacWriteNextState_296_0_0[15] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0[14]  (
	.A(DacBSetpointToWrite[14]),
	.B(un1_DacWriteNextState_296_0_0_0_Z[14]),
	.C(N_1291),
	.D(N_260),
	.Y(un1_DacWriteNextState_296_0_0_10)
);
defparam \un1_DacWriteNextState_296_0_0[14] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0[13]  (
	.A(DacBSetpointToWrite[13]),
	.B(un1_DacWriteNextState_296_0_0_0_Z[13]),
	.C(N_1291),
	.D(N_266),
	.Y(un1_DacWriteNextState_296_0_0_9)
);
defparam \un1_DacWriteNextState_296_0_0[13] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0[12]  (
	.A(DacBSetpointToWrite[12]),
	.B(un1_DacWriteNextState_296_0_0_0_Z[12]),
	.C(N_1291),
	.D(N_272),
	.Y(un1_DacWriteNextState_296_0_0_8)
);
defparam \un1_DacWriteNextState_296_0_0[12] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0[11]  (
	.A(DacBSetpointToWrite[11]),
	.B(un1_DacWriteNextState_296_0_0_0_Z[11]),
	.C(N_1291),
	.D(N_278),
	.Y(un1_DacWriteNextState_296_0_0_7)
);
defparam \un1_DacWriteNextState_296_0_0[11] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0[9]  (
	.A(DacBSetpointToWrite[9]),
	.B(un1_DacWriteNextState_296_0_0_0_Z[9]),
	.C(N_1291),
	.D(N_281),
	.Y(un1_DacWriteNextState_296_0_0_5)
);
defparam \un1_DacWriteNextState_296_0_0[9] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0[22]  (
	.A(DacCSetpointToWrite[22]),
	.B(un1_DacWriteNextState_295_0_0_0_Z[22]),
	.C(N_1291),
	.D(N_287),
	.Y(un1_DacWriteNextState_295_0_0_14)
);
defparam \un1_DacWriteNextState_295_0_0[22] .INIT=16'hFFEC;
// @48:1453
  CFG3 \un1_DacWriteNextState_295_0_0[16]  (
	.A(N_537),
	.B(un1_DacWriteNextState_295_0_0_1_Z[16]),
	.C(DacCSetpointToWrite[16]),
	.Y(un1_DacWriteNextState_295_0_0_8)
);
defparam \un1_DacWriteNextState_295_0_0[16] .INIT=8'hEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0[15]  (
	.A(DacCSetpointToWrite[15]),
	.B(un1_DacWriteNextState_295_0_0_0_Z[15]),
	.C(N_536),
	.D(N_212),
	.Y(un1_DacWriteNextState_295_0_0_7)
);
defparam \un1_DacWriteNextState_295_0_0[15] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0[14]  (
	.A(DacCSetpointToWrite[14]),
	.B(un1_DacWriteNextState_295_0_0_0_Z[14]),
	.C(N_1291),
	.D(N_306),
	.Y(un1_DacWriteNextState_295_0_0_6)
);
defparam \un1_DacWriteNextState_295_0_0[14] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0[12]  (
	.A(DacCSetpointToWrite[12]),
	.B(un1_DacWriteNextState_295_0_0_0_Z[12]),
	.C(N_1291),
	.D(N_309),
	.Y(un1_DacWriteNextState_295_0_0_4)
);
defparam \un1_DacWriteNextState_295_0_0[12] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0[9]  (
	.A(DacCSetpointToWrite[9]),
	.B(un1_DacWriteNextState_295_0_0_0_Z[9]),
	.C(N_1291),
	.D(N_312),
	.Y(un1_DacWriteNextState_295_0_0_1)
);
defparam \un1_DacWriteNextState_295_0_0[9] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0[8]  (
	.A(un1_DacWriteNextState_295_0_0_0_Z[8]),
	.B(DacCSetpointToWrite[8]),
	.C(N_5033),
	.D(N_1291),
	.Y(un1_DacWriteNextState_295_0_0_0_d0)
);
defparam \un1_DacWriteNextState_295_0_0[8] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0[22]  (
	.A(un1_DacWriteNextState_294_0_0_0_Z[22]),
	.B(DacDSetpointToWrite[22]),
	.C(N_5035),
	.D(N_1291),
	.Y(un1_DacWriteNextState_294_0_0_14)
);
defparam \un1_DacWriteNextState_294_0_0[22] .INIT=16'hFEFA;
// @48:1453
  CFG3 \un1_DacWriteNextState_294_0_0[16]  (
	.A(N_537),
	.B(un1_DacWriteNextState_294_0_0_1_Z[16]),
	.C(DacDSetpointToWrite[16]),
	.Y(un1_DacWriteNextState_294_0_0_8)
);
defparam \un1_DacWriteNextState_294_0_0[16] .INIT=8'hEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0[15]  (
	.A(DacDSetpointToWrite[15]),
	.B(un1_DacWriteNextState_294_0_0_0_Z[15]),
	.C(N_536),
	.D(N_212),
	.Y(un1_DacWriteNextState_294_0_0_7)
);
defparam \un1_DacWriteNextState_294_0_0[15] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0[13]  (
	.A(DacDSetpointToWrite[13]),
	.B(un1_DacWriteNextState_294_0_0_0_Z[13]),
	.C(N_1291),
	.D(N_332),
	.Y(un1_DacWriteNextState_294_0_0_5)
);
defparam \un1_DacWriteNextState_294_0_0[13] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0[11]  (
	.A(un1_DacWriteNextState_294_0_0_0_Z[11]),
	.B(DacDSetpointToWrite[11]),
	.C(N_5043),
	.D(N_1291),
	.Y(un1_DacWriteNextState_294_0_0_3)
);
defparam \un1_DacWriteNextState_294_0_0[11] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0[8]  (
	.A(un1_DacWriteNextState_294_0_0_0_Z[8]),
	.B(DacDSetpointToWrite[8]),
	.C(N_5044),
	.D(N_1291),
	.Y(un1_DacWriteNextState_294_0_0_0_d0)
);
defparam \un1_DacWriteNextState_294_0_0[8] .INIT=16'hFEFA;
// @48:1453
  CFG3 \un1_DacWriteNextState_293_0_0_cZ[16]  (
	.A(N_537),
	.B(un1_DacWriteNextState_293_0_0_1_Z[16]),
	.C(DacESetpointToWrite[16]),
	.Y(un1_DacWriteNextState_293_0_0[16])
);
defparam \un1_DacWriteNextState_293_0_0_cZ[16] .INIT=8'hEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_cZ[15]  (
	.A(DacESetpointToWrite[15]),
	.B(un1_DacWriteNextState_293_0_0_0_Z[15]),
	.C(N_536),
	.D(N_212),
	.Y(un1_DacWriteNextState_293_0_0[15])
);
defparam \un1_DacWriteNextState_293_0_0_cZ[15] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_cZ[14]  (
	.A(un1_DacWriteNextState_293_0_0_0_Z[14]),
	.B(DacESetpointToWrite[14]),
	.C(N_5052),
	.D(N_1291),
	.Y(un1_DacWriteNextState_293_0_0[14])
);
defparam \un1_DacWriteNextState_293_0_0_cZ[14] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_cZ[13]  (
	.A(un1_DacWriteNextState_293_0_0_0_Z[13]),
	.B(DacESetpointToWrite[13]),
	.C(N_5055),
	.D(N_1291),
	.Y(un1_DacWriteNextState_293_0_0[13])
);
defparam \un1_DacWriteNextState_293_0_0_cZ[13] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_cZ[12]  (
	.A(DacESetpointToWrite[12]),
	.B(un1_DacWriteNextState_293_0_0_0_Z[12]),
	.C(N_1291),
	.D(N_357),
	.Y(un1_DacWriteNextState_293_0_0[12])
);
defparam \un1_DacWriteNextState_293_0_0_cZ[12] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_cZ[11]  (
	.A(DacESetpointToWrite[11]),
	.B(un1_DacWriteNextState_293_0_0_0_Z[11]),
	.C(N_1291),
	.D(N_360),
	.Y(un1_DacWriteNextState_293_0_0[11])
);
defparam \un1_DacWriteNextState_293_0_0_cZ[11] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_cZ[10]  (
	.A(DacESetpointToWrite[10]),
	.B(un1_DacWriteNextState_293_0_0_0_Z[10]),
	.C(N_1291),
	.D(N_363),
	.Y(un1_DacWriteNextState_293_0_0[10])
);
defparam \un1_DacWriteNextState_293_0_0_cZ[10] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0[15]  (
	.A(DacFSetpointToWrite[15]),
	.B(un1_DacWriteNextState_292_3_0_0_Z[15]),
	.C(N_536),
	.D(N_212),
	.Y(un1_DacWriteNextState_292_3_0_14)
);
defparam \un1_DacWriteNextState_292_3_0[15] .INIT=16'hFFEC;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0[10]  (
	.A(un1_DacWriteNextState_292_3_0_0_Z[10]),
	.B(DacFSetpointToWrite[10]),
	.C(N_5064),
	.D(N_1291),
	.Y(un1_DacWriteNextState_292_3_0_9)
);
defparam \un1_DacWriteNextState_292_3_0[10] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0[9]  (
	.A(N_4977),
	.B(DacFSetpointToWrite[9]),
	.C(un1_DacWriteNextState_292_3_0_1_Z[9]),
	.D(N_537),
	.Y(un1_DacWriteNextState_292_3_0_8)
);
defparam \un1_DacWriteNextState_292_3_0[9] .INIT=16'hF4F0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0[8]  (
	.A(un1_DacWriteNextState_292_3_0_0_Z[8]),
	.B(DacFSetpointToWrite[8]),
	.C(N_5069),
	.D(N_1291),
	.Y(un1_DacWriteNextState_292_3_0_7)
);
defparam \un1_DacWriteNextState_292_3_0[8] .INIT=16'hFEFA;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1[21]  (
	.A(DacESetpointToWrite[6]),
	.B(N_4716),
	.C(N_4717),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1[21] .INIT=16'hFCFE;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1[21]  (
	.A(DacCSetpointToWrite[0]),
	.B(N_4740),
	.C(N_4741),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1[21] .INIT=16'hFCFE;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1[21]  (
	.A(DacCSetpointToWrite[21]),
	.B(N_4749),
	.C(N_4750),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1[21] .INIT=16'hFCFE;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2[21]  (
	.A(DacASetpointToWrite[5]),
	.B(N_4758),
	.C(N_4759),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2[21] .INIT=16'hFCFE;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2[21]  (
	.A(DacASetpointToWrite[7]),
	.B(N_4761),
	.C(N_4762),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2[21] .INIT=16'hFCFE;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2[21]  (
	.A(DacASetpointToWrite[20]),
	.B(N_4776),
	.C(N_4777),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2_0)
);
defparam \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2[21] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_0[2]  (
	.A(DacFSetpointToWrite[2]),
	.B(N_4779),
	.C(N_4780),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_0_0_0_2)
);
defparam \un1_DacWriteNextState_292_0_0_0[2] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_0[6]  (
	.A(DacFSetpointToWrite[6]),
	.B(N_4782),
	.C(N_4783),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_0_0_0_6)
);
defparam \un1_DacWriteNextState_292_0_0_0[6] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_0[0]  (
	.A(DacESetpointToWrite[0]),
	.B(N_4785),
	.C(N_4786),
	.D(N_4980),
	.Y(un1_DacWriteNextState_293_0_0_0_0)
);
defparam \un1_DacWriteNextState_293_0_0_0[0] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_0[4]  (
	.A(DacESetpointToWrite[4]),
	.B(N_4788),
	.C(N_4789),
	.D(N_4980),
	.Y(un1_DacWriteNextState_293_0_0_0_4)
);
defparam \un1_DacWriteNextState_293_0_0_0[4] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_0[7]  (
	.A(DacESetpointToWrite[7]),
	.B(N_4791),
	.C(N_4792),
	.D(N_4980),
	.Y(un1_DacWriteNextState_293_0_0_0_7)
);
defparam \un1_DacWriteNextState_293_0_0_0[7] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_0[2]  (
	.A(DacDSetpointToWrite[2]),
	.B(N_4795),
	.C(N_4794),
	.D(N_4980),
	.Y(un1_DacWriteNextState_294_0_0_0_0)
);
defparam \un1_DacWriteNextState_294_0_0_0[2] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_0_0_0[7]  (
	.A(DacDSetpointToWrite[7]),
	.B(N_4798),
	.C(N_4797),
	.D(N_4980),
	.Y(un1_DacWriteNextState_294_0_0_0_5)
);
defparam \un1_DacWriteNextState_294_0_0_0[7] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_0[3]  (
	.A(DacCSetpointToWrite[3]),
	.B(N_4801),
	.C(N_4800),
	.D(N_4980),
	.Y(un1_DacWriteNextState_295_0_0_0_0)
);
defparam \un1_DacWriteNextState_295_0_0_0[3] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_0[4]  (
	.A(DacCSetpointToWrite[4]),
	.B(N_4804),
	.C(N_4803),
	.D(N_4980),
	.Y(un1_DacWriteNextState_295_0_0_0_1)
);
defparam \un1_DacWriteNextState_295_0_0_0[4] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_0_0_0[7]  (
	.A(DacCSetpointToWrite[7]),
	.B(N_4807),
	.C(N_4806),
	.D(N_4980),
	.Y(un1_DacWriteNextState_295_0_0_0_4)
);
defparam \un1_DacWriteNextState_295_0_0_0[7] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0[4]  (
	.A(DacBSetpointToWrite[4]),
	.B(N_4810),
	.C(N_4809),
	.D(N_4980),
	.Y(un1_DacWriteNextState_296_0_0_0)
);
defparam \un1_DacWriteNextState_296_0_0[4] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_0_0[20]  (
	.A(DacBSetpointToWrite[20]),
	.B(N_4813),
	.C(N_4812),
	.D(N_4980),
	.Y(un1_DacWriteNextState_296_0_0_16)
);
defparam \un1_DacWriteNextState_296_0_0[20] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0[21]  (
	.A(DacASetpointToWrite[21]),
	.B(N_4816),
	.C(N_4815),
	.D(N_4980),
	.Y(un1_DacWriteNextState_297_0_0_13)
);
defparam \un1_DacWriteNextState_297_0_0[21] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_0[0]  (
	.A(DacFSetpointToWrite[0]),
	.B(N_4877),
	.C(N_4876),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_0_0_0_0)
);
defparam \un1_DacWriteNextState_292_0_0_0[0] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0[1]  (
	.A(DacFSetpointToWrite[1]),
	.B(N_4880),
	.C(N_4879),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_3_0_0)
);
defparam \un1_DacWriteNextState_292_3_0[1] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0[5]  (
	.A(DacFSetpointToWrite[5]),
	.B(N_4883),
	.C(N_4882),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_3_0_4)
);
defparam \un1_DacWriteNextState_292_3_0[5] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_0[18]  (
	.A(DacFSetpointToWrite[18]),
	.B(N_4890),
	.C(N_4889),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_0_0_0_18)
);
defparam \un1_DacWriteNextState_292_0_0_0[18] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_0_0_0[1]  (
	.A(DacESetpointToWrite[1]),
	.B(N_4894),
	.C(N_4893),
	.D(N_4980),
	.Y(un1_DacWriteNextState_293_0_0_0_1)
);
defparam \un1_DacWriteNextState_293_0_0_0[1] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0[3]  (
	.A(N_5082),
	.B(DacFSetpointToWrite[3]),
	.C(N_4980),
	.D(N_5083),
	.Y(un1_DacWriteNextState_292_3_0_2)
);
defparam \un1_DacWriteNextState_292_3_0[3] .INIT=16'hFFAE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0[4]  (
	.A(DacFSetpointToWrite[4]),
	.B(N_402),
	.C(N_403),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_3_0_3)
);
defparam \un1_DacWriteNextState_292_3_0[4] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0[7]  (
	.A(N_5086),
	.B(DacFSetpointToWrite[7]),
	.C(N_4980),
	.D(N_5087),
	.Y(un1_DacWriteNextState_292_3_0_6)
);
defparam \un1_DacWriteNextState_292_3_0[7] .INIT=16'hFFAE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_cZ[20]  (
	.A(DacFSetpointToWrite[20]),
	.B(N_411),
	.C(N_412),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_0_0[20])
);
defparam \un1_DacWriteNextState_292_0_0_cZ[20] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_cZ[21]  (
	.A(DacFSetpointToWrite[21]),
	.B(N_414),
	.C(N_415),
	.D(N_4980),
	.Y(un1_DacWriteNextState_292_0_0[21])
);
defparam \un1_DacWriteNextState_292_0_0_cZ[21] .INIT=16'hFCFE;
// @48:775
  CFG4 Sck_i_RNIC7U51 (
	.A(TP6_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlto8_Z),
	.D(un5_xfercomplete_i_fc),
	.Y(SpiBitPos_1_sqmuxa_fc)
);
defparam Sck_i_RNIC7U51.INIT=16'h0200;
// @48:775
  CFG4 un5_xfercomplete_ilto4_1_RNIS6ER (
	.A(TP6_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlto8_Z),
	.D(un5_xfercomplete_i_1),
	.Y(SpiBitPos_1_sqmuxa_fc_0)
);
defparam un5_xfercomplete_ilto4_1_RNIS6ER.INIT=16'h0200;
// @48:775
  CFG4 \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIMJQB2[21]  (
	.A(DacASetpointToWrite[18]),
	.B(N_4770),
	.C(N_4771),
	.D(N_4980),
	.Y(N_2686)
);
defparam \un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIMJQB2[21] .INIT=16'hFCFE;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_3_0[12]  (
	.A(N_4977),
	.B(DacFSetpointToWrite[12]),
	.C(un1_DacWriteNextState_292_3_0_1_Z[12]),
	.D(N_537),
	.Y(N_2160)
);
defparam \un1_DacWriteNextState_292_3_0[12] .INIT=16'hF4F0;
// @48:775
  CFG4 \StateOut_23_a3_0_a2_0_a2_0_a2_RNI98S32[0]  (
	.A(m43_i_0),
	.B(DacASetpointToWrite[13]),
	.C(N_4765),
	.D(N_1291),
	.Y(N_4612)
);
defparam \StateOut_23_a3_0_a2_0_a2_0_a2_RNI98S32[0] .INIT=16'hFEFA;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_0[23]  (
	.A(un1_DacWriteNextState_292_0_0_0_0_Z[23]),
	.B(N_872),
	.C(un1_DacWriteNextState_292_0_0_a2_2_1_Z[23]),
	.D(N_94),
	.Y(N_2171)
);
defparam \un1_DacWriteNextState_292_0_0_0[23] .INIT=16'hFEEE;
// @37:126
  CFG4 SpiBitPos_1_sqmuxa (
	.A(TP6_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlto8_Z),
	.D(N_601),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=16'h0200;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0_0_a2[0]  (
	.A(TP6_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlto8_Z),
	.D(N_601),
	.Y(N_4818)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0_0_a2[0] .INIT=16'h0100;
// @48:1453
  CFG4 N_276_i (
	.A(DacWriteNextState[14]),
	.B(DacWriteNextState[13]),
	.C(N_594),
	.D(N_599),
	.Y(N_276_i_1z)
);
defparam N_276_i.INIT=16'h40E0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_i_0_a2_0_RNI35MN[16]  (
	.A(un1_DacWriteNextState_292_i_0_a2_0_Z[16]),
	.B(N_410),
	.C(N_145),
	.D(N_409),
	.Y(N_300_i)
);
defparam \un1_DacWriteNextState_292_i_0_a2_0_RNI35MN[16] .INIT=16'h0031;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_0_0_m2_1[22]  (
	.A(N_1426),
	.B(N_1423),
	.C(N_431_i),
	.Y(N_4688_1)
);
defparam \un1_DacWriteNextState_292_0_0_m2_1[22] .INIT=8'h0E;
// @48:1453
  CFG4 N_4613_i (
	.A(N_599),
	.B(N_594),
	.C(DacWriteNextState_rep_0),
	.D(DacWriteNextState[3]),
	.Y(N_4613_i_1z)
);
defparam N_4613_i.INIT=16'h22A0;
// @48:1453
  CFG4 N_274_i (
	.A(DacWriteNextState[16]),
	.B(DacWriteNextState[15]),
	.C(N_594),
	.D(N_599),
	.Y(N_274_i_1z)
);
defparam N_274_i.INIT=16'h40E0;
// @37:114
  CFG2 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[0]),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=4'h6;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_i_0_0[0]  (
	.A(un1_Mosi_i_0_sqmuxa_1_i_0_a2_0_0_Z[0]),
	.B(un5_xfercomplete_i_fc),
	.C(un3_clkdivlto8_Z),
	.D(N_4818),
	.Y(N_442)
);
defparam \un1_Mosi_i_0_sqmuxa_1_i_0_0[0] .INIT=16'hFF20;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_0_RNI2D741[5]  (
	.A(N_4976),
	.B(DacESetpointToWrite[5]),
	.C(un1_DacWriteNextState_293_i_0_0_Z[5]),
	.D(N_94),
	.Y(N_288_i)
);
defparam \un1_DacWriteNextState_293_i_0_0_RNI2D741[5] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_0_RNIU8741[3]  (
	.A(N_4976),
	.B(DacESetpointToWrite[3]),
	.C(un1_DacWriteNextState_293_i_0_0_Z[3]),
	.D(N_94),
	.Y(N_290_i)
);
defparam \un1_DacWriteNextState_293_i_0_0_RNIU8741[3] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_0_RNIS6741[2]  (
	.A(N_4976),
	.B(DacESetpointToWrite[2]),
	.C(un1_DacWriteNextState_293_i_0_0_Z[2]),
	.D(N_94),
	.Y(N_292_i)
);
defparam \un1_DacWriteNextState_293_i_0_0_RNIS6741[2] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_0_RNIUKBJ[21]  (
	.A(N_4976),
	.B(DacESetpointToWrite[21]),
	.C(un1_DacWriteNextState_293_i_0_0_Z[21]),
	.D(N_94),
	.Y(N_273_i)
);
defparam \un1_DacWriteNextState_293_i_0_0_RNIUKBJ[21] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_0_RNISIBJ[20]  (
	.A(N_4976),
	.B(DacESetpointToWrite[20]),
	.C(un1_DacWriteNextState_293_i_0_0_Z[20]),
	.D(N_94),
	.Y(N_275_i)
);
defparam \un1_DacWriteNextState_293_i_0_0_RNISIBJ[20] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_0_RNIAV9J[18]  (
	.A(N_4976),
	.B(DacESetpointToWrite[18]),
	.C(un1_DacWriteNextState_293_i_0_0_Z[18]),
	.D(N_94),
	.Y(N_277_i)
);
defparam \un1_DacWriteNextState_293_i_0_0_RNIAV9J[18] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a3_RNIC5NT[15]  (
	.A(DacESetpointToWrite[17]),
	.B(m115_i_0),
	.C(N_536),
	.D(N_212),
	.Y(N_4611_i)
);
defparam \un1_DacWriteNextState_297_0_0_a3_RNIC5NT[15] .INIT=16'h0023;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0_RNI46IK[6]  (
	.A(N_4976),
	.B(DacDSetpointToWrite[6]),
	.C(un1_DacWriteNextState_294_i_0_0_Z[6]),
	.D(N_94),
	.Y(N_259_i)
);
defparam \un1_DacWriteNextState_294_i_0_0_RNI46IK[6] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0_RNI24IK[5]  (
	.A(N_4976),
	.B(DacDSetpointToWrite[5]),
	.C(un1_DacWriteNextState_294_i_0_0_Z[5]),
	.D(N_94),
	.Y(N_261_i)
);
defparam \un1_DacWriteNextState_294_i_0_0_RNI24IK[5] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0_RNI02IK[4]  (
	.A(N_4976),
	.B(DacDSetpointToWrite[4]),
	.C(un1_DacWriteNextState_294_i_0_0_Z[4]),
	.D(N_94),
	.Y(N_263_i)
);
defparam \un1_DacWriteNextState_294_i_0_0_RNI02IK[4] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0_RNIUVHK[3]  (
	.A(N_4976),
	.B(DacDSetpointToWrite[3]),
	.C(un1_DacWriteNextState_294_i_0_0_Z[3]),
	.D(N_94),
	.Y(N_265_i)
);
defparam \un1_DacWriteNextState_294_i_0_0_RNIUVHK[3] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0_RNIQRHK[1]  (
	.A(N_4976),
	.B(DacDSetpointToWrite[1]),
	.C(un1_DacWriteNextState_294_i_0_0_Z[1]),
	.D(N_94),
	.Y(N_267_i)
);
defparam \un1_DacWriteNextState_294_i_0_0_RNIQRHK[1] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0_RNIOPHK[0]  (
	.A(N_4976),
	.B(DacDSetpointToWrite[0]),
	.C(un1_DacWriteNextState_294_i_0_0_Z[0]),
	.D(N_94),
	.Y(N_269_i)
);
defparam \un1_DacWriteNextState_294_i_0_0_RNIOPHK[0] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0_RNISKS41[2]  (
	.A(N_4976),
	.B(DacCSetpointToWrite[2]),
	.C(un1_DacWriteNextState_295_i_0_0_Z[2]),
	.D(N_94),
	.Y(N_238_i)
);
defparam \un1_DacWriteNextState_295_i_0_0_RNISKS41[2] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0_RNIQIS41[1]  (
	.A(N_4976),
	.B(DacCSetpointToWrite[1]),
	.C(un1_DacWriteNextState_295_i_0_0_Z[1]),
	.D(N_94),
	.Y(N_240_i)
);
defparam \un1_DacWriteNextState_295_i_0_0_RNIQIS41[1] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0_RNIUBDU[21]  (
	.A(N_4976),
	.B(DacDSetpointToWrite[21]),
	.C(un1_DacWriteNextState_294_i_0_0_Z[21]),
	.D(N_94),
	.Y(N_245_i)
);
defparam \un1_DacWriteNextState_294_i_0_0_RNIUBDU[21] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0_RNIS9DU[20]  (
	.A(N_4976),
	.B(DacDSetpointToWrite[20]),
	.C(un1_DacWriteNextState_294_i_0_0_Z[20]),
	.D(N_94),
	.Y(N_247_i)
);
defparam \un1_DacWriteNextState_294_i_0_0_RNIS9DU[20] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_0_RNIAMBU[18]  (
	.A(N_4976),
	.B(DacDSetpointToWrite[18]),
	.C(un1_DacWriteNextState_294_i_0_0_Z[18]),
	.D(N_94),
	.Y(N_249_i)
);
defparam \un1_DacWriteNextState_294_i_0_0_RNIAMBU[18] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a3_RNI96421[15]  (
	.A(DacDSetpointToWrite[17]),
	.B(m95_i_0),
	.C(N_536),
	.D(N_212),
	.Y(N_229_i)
);
defparam \un1_DacWriteNextState_297_0_0_a3_RNI96421[15] .INIT=16'h0023;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0_RNIADDP[18]  (
	.A(N_4976),
	.B(DacCSetpointToWrite[18]),
	.C(un1_DacWriteNextState_295_i_0_0_Z[18]),
	.D(N_94),
	.Y(N_224_i)
);
defparam \un1_DacWriteNextState_295_i_0_0_RNIADDP[18] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0_RNICRDI[17]  (
	.A(DacCSetpointToWrite[17]),
	.B(un1_DacWriteNextState_295_i_0_0_Z[17]),
	.C(N_536),
	.D(N_212),
	.Y(N_226_i)
);
defparam \un1_DacWriteNextState_295_i_0_0_RNICRDI[17] .INIT=16'h0023;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0_RNI4TS41[6]  (
	.A(N_4976),
	.B(DacCSetpointToWrite[6]),
	.C(un1_DacWriteNextState_295_i_0_0_Z[6]),
	.D(N_94),
	.Y(N_234_i)
);
defparam \un1_DacWriteNextState_295_i_0_0_RNI4TS41[6] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0_RNI2RS41[5]  (
	.A(N_4976),
	.B(DacCSetpointToWrite[5]),
	.C(un1_DacWriteNextState_295_i_0_0_Z[5]),
	.D(N_94),
	.Y(N_236_i)
);
defparam \un1_DacWriteNextState_295_i_0_0_RNI2RS41[5] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0_RNI6M751[7]  (
	.A(N_4976),
	.B(DacBSetpointToWrite[7]),
	.C(un1_DacWriteNextState_296_i_0_0_Z[7]),
	.D(N_94),
	.Y(N_203_i)
);
defparam \un1_DacWriteNextState_296_i_0_0_RNI6M751[7] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0_RNI4K751[6]  (
	.A(N_4976),
	.B(DacBSetpointToWrite[6]),
	.C(un1_DacWriteNextState_296_i_0_0_Z[6]),
	.D(N_94),
	.Y(N_205_i)
);
defparam \un1_DacWriteNextState_296_i_0_0_RNI4K751[6] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0_RNI2I751[5]  (
	.A(N_4976),
	.B(DacBSetpointToWrite[5]),
	.C(un1_DacWriteNextState_296_i_0_0_Z[5]),
	.D(N_94),
	.Y(N_207_i)
);
defparam \un1_DacWriteNextState_296_i_0_0_RNI2I751[5] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0_RNIUD751[3]  (
	.A(N_4976),
	.B(DacBSetpointToWrite[3]),
	.C(un1_DacWriteNextState_296_i_0_0_Z[3]),
	.D(N_94),
	.Y(N_209_i)
);
defparam \un1_DacWriteNextState_296_i_0_0_RNIUD751[3] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0_RNISB751[2]  (
	.A(N_4976),
	.B(DacBSetpointToWrite[2]),
	.C(un1_DacWriteNextState_296_i_0_0_Z[2]),
	.D(N_94),
	.Y(N_211_i)
);
defparam \un1_DacWriteNextState_296_i_0_0_RNISB751[2] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0_RNIQ9751[1]  (
	.A(N_4976),
	.B(DacBSetpointToWrite[1]),
	.C(un1_DacWriteNextState_296_i_0_0_Z[1]),
	.D(N_94),
	.Y(N_213_i)
);
defparam \un1_DacWriteNextState_296_i_0_0_RNIQ9751[1] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0_RNIO7751[0]  (
	.A(N_4976),
	.B(DacBSetpointToWrite[0]),
	.C(un1_DacWriteNextState_296_i_0_0_Z[0]),
	.D(N_94),
	.Y(N_215_i)
);
defparam \un1_DacWriteNextState_296_i_0_0_RNIO7751[0] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_0_RNIS0FP[20]  (
	.A(N_4976),
	.B(DacCSetpointToWrite[20]),
	.C(un1_DacWriteNextState_295_i_0_0_Z[20]),
	.D(N_94),
	.Y(N_220_i)
);
defparam \un1_DacWriteNextState_295_i_0_0_RNIS0FP[20] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_a2_0_RNI896M[19]  (
	.A(N_294),
	.B(N_212),
	.C(N_293),
	.D(N_291),
	.Y(N_222_i)
);
defparam \un1_DacWriteNextState_295_i_0_a2_0_RNI896M[19] .INIT=16'h0001;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_0_RNIOUHL[0]  (
	.A(N_4976),
	.B(DacASetpointToWrite[0]),
	.C(un1_DacWriteNextState_297_i_0_0_Z[0]),
	.D(N_94),
	.Y(N_4123_i)
);
defparam \un1_DacWriteNextState_297_i_0_0_RNIOUHL[0] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0_RNIUPGK[21]  (
	.A(N_4976),
	.B(DacBSetpointToWrite[21]),
	.C(un1_DacWriteNextState_296_i_0_0_Z[21]),
	.D(N_94),
	.Y(N_4125_i)
);
defparam \un1_DacWriteNextState_296_i_0_0_RNIUPGK[21] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0_RNIA4FK[18]  (
	.A(N_4976),
	.B(DacBSetpointToWrite[18]),
	.C(un1_DacWriteNextState_296_i_0_0_Z[18]),
	.D(N_94),
	.Y(N_4126_i)
);
defparam \un1_DacWriteNextState_296_i_0_0_RNIA4FK[18] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_0_RNICIFD[17]  (
	.A(DacBSetpointToWrite[17]),
	.B(un1_DacWriteNextState_296_i_0_0_Z[17]),
	.C(N_536),
	.D(N_212),
	.Y(N_4127_i)
);
defparam \un1_DacWriteNextState_296_i_0_0_RNICIFD[17] .INIT=16'h0023;
// @48:1453
  CFG4 \StateOut_23_i_a2_i_o2_RNI7JIF2[3]  (
	.A(N_4754),
	.B(N_4753),
	.C(N_5238),
	.D(N_431_i),
	.Y(N_4232_i)
);
defparam \StateOut_23_i_a2_i_o2_RNI7JIF2[3] .INIT=16'h1011;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_0_RNI4BIL[6]  (
	.A(N_4976),
	.B(DacASetpointToWrite[6]),
	.C(un1_DacWriteNextState_297_i_0_0_Z[6]),
	.D(N_94),
	.Y(N_4118_i)
);
defparam \un1_DacWriteNextState_297_i_0_0_RNI4BIL[6] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_0_RNI07IL[4]  (
	.A(N_4976),
	.B(DacASetpointToWrite[4]),
	.C(un1_DacWriteNextState_297_i_0_0_Z[4]),
	.D(N_94),
	.Y(N_4119_i)
);
defparam \un1_DacWriteNextState_297_i_0_0_RNI07IL[4] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_0_RNIU4IL[3]  (
	.A(N_4976),
	.B(DacASetpointToWrite[3]),
	.C(un1_DacWriteNextState_297_i_0_0_Z[3]),
	.D(N_94),
	.Y(N_4120_i)
);
defparam \un1_DacWriteNextState_297_i_0_0_RNIU4IL[3] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_0_RNIS2IL[2]  (
	.A(N_4976),
	.B(DacASetpointToWrite[2]),
	.C(un1_DacWriteNextState_297_i_0_0_Z[2]),
	.D(N_94),
	.Y(N_4121_i)
);
defparam \un1_DacWriteNextState_297_i_0_0_RNIS2IL[2] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_0_RNIQ0IL[1]  (
	.A(N_4976),
	.B(DacASetpointToWrite[1]),
	.C(un1_DacWriteNextState_297_i_0_0_Z[1]),
	.D(N_94),
	.Y(N_4122_i)
);
defparam \un1_DacWriteNextState_297_i_0_0_RNIQ0IL[1] .INIT=16'h040F;
// @48:1453
  CFG4 \un1_nCsDacs1_i_i_0_o2_RNIHOP91[2]  (
	.A(nCsE_c[2]),
	.B(SpiRst_0),
	.C(N_379),
	.D(N_605),
	.Y(N_327_i)
);
defparam \un1_nCsDacs1_i_i_0_o2_RNIHOP91[2] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2_RNI78R91[1]  (
	.A(nCsE_c[1]),
	.B(SpiRst_0),
	.C(N_379),
	.D(N_600),
	.Y(N_330_i)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2_RNI78R91[1] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2_RNI56R91[0]  (
	.A(nCsE_c[0]),
	.B(SpiRst_0),
	.C(N_379),
	.D(N_606),
	.Y(N_333_i)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2_RNI56R91[0] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs1_i_i_0_o2_RNIL8891[3]  (
	.A(nCsF_c[3]),
	.B(SpiRst_1),
	.C(N_379),
	.D(N_577),
	.Y(N_350_i)
);
defparam \un1_nCsDacs1_i_i_0_o2_RNIL8891[3] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs1_i_i_0_o2_RNIJ6891[2]  (
	.A(nCsF_c[2]),
	.B(SpiRst_1),
	.C(N_379),
	.D(N_605),
	.Y(N_4129_i)
);
defparam \un1_nCsDacs1_i_i_0_o2_RNIJ6891[2] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2_RNI9M991[1]  (
	.A(nCsF_c[1]),
	.B(SpiRst_1),
	.C(N_379),
	.D(N_600),
	.Y(N_354_i)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2_RNI9M991[1] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2_RNI7K991[0]  (
	.A(nCsF_c[0]),
	.B(SpiRst_1),
	.C(N_379),
	.D(N_606),
	.Y(N_356_i)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2_RNI7K991[0] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_0_0_a3_RNI8K481[15]  (
	.A(DacASetpointToWrite[17]),
	.B(m133_0_0),
	.C(N_536),
	.D(N_212),
	.Y(N_4251_i)
);
defparam \un1_DacWriteNextState_297_0_0_a3_RNI8K481[15] .INIT=16'h0023;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2_RNIVF1C1[1]  (
	.A(nCsA_c[1]),
	.B(SpiRst),
	.C(N_379),
	.D(N_600),
	.Y(N_319_i)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2_RNIVF1C1[1] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2_RNITD1C1[0]  (
	.A(nCsA_c[0]),
	.B(SpiRst),
	.C(N_379),
	.D(N_606),
	.Y(N_321_i)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2_RNITD1C1[0] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs1_i_i_0_o2_RNIDGEB1[3]  (
	.A(nCsB_c[3]),
	.B(SpiRst_2),
	.C(N_379),
	.D(N_577),
	.Y(N_364_i)
);
defparam \un1_nCsDacs1_i_i_0_o2_RNIDGEB1[3] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs1_i_i_0_o2_RNIBEEB1[2]  (
	.A(nCsB_c[2]),
	.B(SpiRst_2),
	.C(N_379),
	.D(N_605),
	.Y(N_366_i)
);
defparam \un1_nCsDacs1_i_i_0_o2_RNIBEEB1[2] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2_RNI1UFB1[1]  (
	.A(nCsB_c[1]),
	.B(SpiRst_2),
	.C(N_379),
	.D(N_600),
	.Y(N_368_i)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2_RNI1UFB1[1] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2_RNIVRFB1[0]  (
	.A(nCsB_c[0]),
	.B(SpiRst_2),
	.C(N_379),
	.D(N_606),
	.Y(N_4130_i)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2_RNIVRFB1[0] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs1_i_i_0_o2_RNIFUSQ[3]  (
	.A(nCsC_c_3),
	.B(SpiRst_3),
	.C(N_379),
	.D(N_577),
	.Y(N_335_i)
);
defparam \un1_nCsDacs1_i_i_0_o2_RNIFUSQ[3] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2_RNI3CUQ[1]  (
	.A(nCsC_c_1),
	.B(SpiRst_3),
	.C(N_379),
	.D(N_600),
	.Y(N_337_i)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2_RNI3CUQ[1] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2_RNI1AUQ[0]  (
	.A(nCsC_c_0),
	.B(SpiRst_3),
	.C(N_379),
	.D(N_606),
	.Y(N_4128_i)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2_RNI1AUQ[0] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs1_i_i_0_o2_RNIHCBA1[3]  (
	.A(nCsD_c_3),
	.B(SpiRst_4),
	.C(N_379),
	.D(N_577),
	.Y(N_341_i)
);
defparam \un1_nCsDacs1_i_i_0_o2_RNIHCBA1[3] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2_RNI5QCA1[1]  (
	.A(nCsD_c_1),
	.B(SpiRst_4),
	.C(N_379),
	.D(N_600),
	.Y(N_344_i)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2_RNI5QCA1[1] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs0_i_i_o2_i_o2_RNI3OCA1[0]  (
	.A(nCsD_c_0),
	.B(SpiRst_4),
	.C(N_379),
	.D(N_606),
	.Y(N_347_i)
);
defparam \un1_nCsDacs0_i_i_o2_i_o2_RNI3OCA1[0] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs1_i_i_0_o2_RNIJQP91[3]  (
	.A(nCsE_c[3]),
	.B(SpiRst_0),
	.C(N_379),
	.D(N_577),
	.Y(N_324_i)
);
defparam \un1_nCsDacs1_i_i_0_o2_RNIJQP91[3] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs1_i_i_0_o2_RNIB20C1[3]  (
	.A(nCsA_c[3]),
	.B(SpiRst),
	.C(N_379),
	.D(N_577),
	.Y(N_315_i)
);
defparam \un1_nCsDacs1_i_i_0_o2_RNIB20C1[3] .INIT=16'hC8FA;
// @48:1453
  CFG4 \un1_nCsDacs1_i_i_0_o2_RNI900C1[2]  (
	.A(nCsA_c[2]),
	.B(SpiRst),
	.C(N_379),
	.D(N_605),
	.Y(N_317_i)
);
defparam \un1_nCsDacs1_i_i_0_o2_RNI900C1[2] .INIT=16'hC8FA;
// @37:89
  CFG4 Sck_i_RNO (
	.A(TP6_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdivlto8_Z),
	.D(N_601),
	.Y(N_623_i_i)
);
defparam Sck_i_RNO.INIT=16'hA9AA;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h9C;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(SpiBitPos_1_sqmuxa_fc),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(SpiBitPos_Z[4]),
	.D(ANB3),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'hC396;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_fc_0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
// @48:1453
  CFG4 \un1_DacWriteNextState_293_i_0_1_RNIJVPS[23]  (
	.A(N_94),
	.B(un1_DacWriteNextState_293_i_0_1_Z[23]),
	.C(DacESetpointToWrite[23]),
	.D(DacWriteNextState[14]),
	.Y(N_271_i)
);
defparam \un1_DacWriteNextState_293_i_0_1_RNIJVPS[23] .INIT=16'h3331;
// @48:1453
  CFG4 \un1_DacWriteNextState_294_i_0_1_RNIJMRN[23]  (
	.A(N_94),
	.B(un1_DacWriteNextState_294_i_0_1_Z[23]),
	.C(DacDSetpointToWrite[23]),
	.D(DacWriteNextState[14]),
	.Y(N_242_i)
);
defparam \un1_DacWriteNextState_294_i_0_1_RNIJMRN[23] .INIT=16'h3331;
// @48:1453
  CFG4 \un1_DacWriteNextState_295_i_0_1_RNIJDT21[23]  (
	.A(N_94),
	.B(un1_DacWriteNextState_295_i_0_1_Z[23]),
	.C(DacCSetpointToWrite[23]),
	.D(DacWriteNextState[14]),
	.Y(N_217_i)
);
defparam \un1_DacWriteNextState_295_i_0_1_RNIJDT21[23] .INIT=16'h3331;
// @48:1453
  CFG4 \un1_DacWriteNextState_296_i_0_1_RNIJ4VT[23]  (
	.A(N_94),
	.B(un1_DacWriteNextState_296_i_0_1_Z[23]),
	.C(DacBSetpointToWrite[23]),
	.D(DacWriteNextState[14]),
	.Y(N_4124_i)
);
defparam \un1_DacWriteNextState_296_i_0_1_RNIJ4VT[23] .INIT=16'h3331;
// @48:1453
  CFG4 \un1_DacWriteNextState_297_i_0_1_RNIJR091[23]  (
	.A(N_94),
	.B(un1_DacWriteNextState_297_i_0_1_Z[23]),
	.C(DacASetpointToWrite[23]),
	.D(DacWriteNextState[14]),
	.Y(N_4117_i)
);
defparam \un1_DacWriteNextState_297_i_0_1_RNIJR091[23] .INIT=16'h3331;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_0_0_0[22]  (
	.A(N_4688_1),
	.B(N_1291),
	.C(DacFSetpointToWrite[22]),
	.D(N_4688_2),
	.Y(un1_DacWriteNextState_292_0_0_0_22)
);
defparam \un1_DacWriteNextState_292_0_0_0[22] .INIT=16'hFFEA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1 (
  DacASetpointToWrite,
  DacWriteNextState_rep_4,
  DacWriteNextState_rep_0,
  DacSetpoints_1_2_12,
  DacSetpoints_1_2_19,
  DacSetpoints_1_2_16,
  DacSetpoints_1_2_0,
  DacSetpoints_1_2_15,
  DacSetpoints_1_3_12,
  DacSetpoints_1_3_19,
  DacSetpoints_1_3_16,
  DacSetpoints_1_3_0,
  DacSetpoints_1_3_15,
  DacSetpoints_2_2_16,
  DacSetpoints_2_2_19,
  DacSetpoints_2_2_23,
  DacSetpoints_2_2_7,
  DacSetpoints_2_2_4,
  DacSetpoints_2_2_3,
  DacSetpoints_2_2_21,
  DacSetpoints_2_2_0,
  DacSetpoints_2_3_16,
  DacSetpoints_2_3_19,
  DacSetpoints_2_3_23,
  DacSetpoints_2_3_7,
  DacSetpoints_2_3_4,
  DacSetpoints_2_3_3,
  DacSetpoints_2_3_21,
  DacSetpoints_2_3_0,
  DacSetpoints_4_2_9,
  DacSetpoints_4_2_17,
  DacSetpoints_4_2_22,
  DacSetpoints_4_2_8,
  DacSetpoints_4_2_2,
  DacSetpoints_4_2_5,
  DacSetpoints_4_2_15,
  DacSetpoints_4_2_18,
  DacSetpoints_4_2_20,
  DacSetpoints_4_2_21,
  DacSetpoints_4_2_3,
  DacSetpoints_4_2_16,
  DacSetpoints_4_2_23,
  DacSetpoints_4_2_1,
  DacSetpoints_4_2_7,
  DacSetpoints_4_2_4,
  DacSetpoints_4_2_0,
  DacSetpoints_4_2_19,
  DacSetpoints_4_2_6,
  DacSetpoints_4_3_9,
  DacSetpoints_4_3_17,
  DacSetpoints_4_3_22,
  DacSetpoints_4_3_8,
  DacSetpoints_4_3_2,
  DacSetpoints_4_3_5,
  DacSetpoints_4_3_15,
  DacSetpoints_4_3_18,
  DacSetpoints_4_3_20,
  DacSetpoints_4_3_21,
  DacSetpoints_4_3_3,
  DacSetpoints_4_3_16,
  DacSetpoints_4_3_23,
  DacSetpoints_4_3_1,
  DacSetpoints_4_3_7,
  DacSetpoints_4_3_4,
  DacSetpoints_4_3_0,
  DacSetpoints_4_3_19,
  DacSetpoints_4_3_6,
  DacSetpoints_3_2_14,
  DacSetpoints_3_2_1,
  DacSetpoints_3_2_3,
  DacSetpoints_3_2_4,
  DacSetpoints_3_2_5,
  DacSetpoints_3_2_6,
  DacSetpoints_3_2_13,
  DacSetpoints_3_2_15,
  DacSetpoints_3_2_18,
  DacSetpoints_3_2_20,
  DacSetpoints_3_2_21,
  DacSetpoints_3_2_22,
  DacSetpoints_3_2_0,
  DacSetpoints_3_2_16,
  DacSetpoints_3_2_7,
  DacSetpoints_3_2_2,
  DacSetpoints_3_2_19,
  DacSetpoints_3_2_23,
  DacSetpoints_3_3_14,
  DacSetpoints_3_3_1,
  DacSetpoints_3_3_3,
  DacSetpoints_3_3_4,
  DacSetpoints_3_3_5,
  DacSetpoints_3_3_6,
  DacSetpoints_3_3_13,
  DacSetpoints_3_3_15,
  DacSetpoints_3_3_18,
  DacSetpoints_3_3_20,
  DacSetpoints_3_3_21,
  DacSetpoints_3_3_22,
  DacSetpoints_3_3_0,
  DacSetpoints_3_3_16,
  DacSetpoints_3_3_7,
  DacSetpoints_3_3_2,
  DacSetpoints_3_3_19,
  DacSetpoints_3_3_23,
  DacSetpoints_0_2_11,
  DacSetpoints_0_2_16,
  DacSetpoints_0_2_14,
  DacSetpoints_0_2_2,
  DacSetpoints_0_2_0,
  DacSetpoints_0_2_13,
  DacSetpoints_0_2_15,
  DacSetpoints_0_2_18,
  DacSetpoints_0_3_11,
  DacSetpoints_0_3_16,
  DacSetpoints_0_3_14,
  DacSetpoints_0_3_2,
  DacSetpoints_0_3_0,
  DacSetpoints_0_3_13,
  DacSetpoints_0_3_15,
  DacSetpoints_0_3_18,
  DacSetpoints_5_2,
  DacSetpoints_5_3,
  DacWriteNextState,
  DacSetpoints_2_0_8,
  DacSetpoints_2_0_9,
  DacSetpoints_2_0_12,
  DacSetpoints_2_0_14,
  DacSetpoints_2_0_16,
  DacSetpoints_2_0_19,
  DacSetpoints_2_0_22,
  DacSetpoints_2_0_23,
  DacSetpoints_2_0_7,
  DacSetpoints_2_0_4,
  DacSetpoints_2_0_3,
  DacSetpoints_2_0_21,
  DacSetpoints_2_0_13,
  DacSetpoints_2_0_11,
  DacSetpoints_2_0_0,
  DacSetpoints_2_0_10,
  DacSetpoints_2_1_8,
  DacSetpoints_2_1_9,
  DacSetpoints_2_1_12,
  DacSetpoints_2_1_14,
  DacSetpoints_2_1_16,
  DacSetpoints_2_1_19,
  DacSetpoints_2_1_22,
  DacSetpoints_2_1_23,
  DacSetpoints_2_1_7,
  DacSetpoints_2_1_4,
  DacSetpoints_2_1_3,
  DacSetpoints_2_1_21,
  DacSetpoints_2_1_13,
  DacSetpoints_2_1_11,
  DacSetpoints_2_1_0,
  DacSetpoints_2_1_10,
  DacSetpoints_4_0_17,
  DacSetpoints_4_0_10,
  DacSetpoints_4_0_11,
  DacSetpoints_4_0_12,
  DacSetpoints_4_0_13,
  DacSetpoints_4_0_14,
  DacSetpoints_4_0_16,
  DacSetpoints_4_0_23,
  DacSetpoints_4_0_1,
  DacSetpoints_4_0_7,
  DacSetpoints_4_0_4,
  DacSetpoints_4_0_0,
  DacSetpoints_4_0_22,
  DacSetpoints_4_0_19,
  DacSetpoints_4_0_9,
  DacSetpoints_4_0_6,
  DacSetpoints_4_0_8,
  DacSetpoints_4_1_17,
  DacSetpoints_4_1_10,
  DacSetpoints_4_1_11,
  DacSetpoints_4_1_12,
  DacSetpoints_4_1_13,
  DacSetpoints_4_1_14,
  DacSetpoints_4_1_16,
  DacSetpoints_4_1_23,
  DacSetpoints_4_1_1,
  DacSetpoints_4_1_7,
  DacSetpoints_4_1_4,
  DacSetpoints_4_1_0,
  DacSetpoints_4_1_22,
  DacSetpoints_4_1_19,
  DacSetpoints_4_1_9,
  DacSetpoints_4_1_6,
  DacSetpoints_4_1_8,
  DacSetpoints_3_0_15,
  DacSetpoints_3_0_6,
  DacSetpoints_3_0_9,
  DacSetpoints_3_0_11,
  DacSetpoints_3_0_14,
  DacSetpoints_3_0_20,
  DacSetpoints_3_0_5,
  DacSetpoints_3_0_0,
  DacSetpoints_3_0_17,
  DacSetpoints_3_0_7,
  DacSetpoints_3_0_8,
  DacSetpoints_3_0_10,
  DacSetpoints_3_0_12,
  DacSetpoints_3_0_21,
  DacSetpoints_3_1_15,
  DacSetpoints_3_1_6,
  DacSetpoints_3_1_9,
  DacSetpoints_3_1_11,
  DacSetpoints_3_1_14,
  DacSetpoints_3_1_20,
  DacSetpoints_3_1_5,
  DacSetpoints_3_1_0,
  DacSetpoints_3_1_17,
  DacSetpoints_3_1_7,
  DacSetpoints_3_1_8,
  DacSetpoints_3_1_10,
  DacSetpoints_3_1_12,
  DacSetpoints_3_1_21,
  DacSetpoints_5_0,
  DacSetpoints_5_1,
  DacSetpoints_1_0_5,
  DacSetpoints_1_0_7,
  DacSetpoints_1_0_8,
  DacSetpoints_1_0_9,
  DacSetpoints_1_0_10,
  DacSetpoints_1_0_12,
  DacSetpoints_1_0_18,
  DacSetpoints_1_0_19,
  DacSetpoints_1_0_16,
  DacSetpoints_1_0_0,
  DacSetpoints_1_0_15,
  DacSetpoints_1_0_4,
  DacSetpoints_1_0_6,
  DacSetpoints_1_1_5,
  DacSetpoints_1_1_7,
  DacSetpoints_1_1_8,
  DacSetpoints_1_1_9,
  DacSetpoints_1_1_10,
  DacSetpoints_1_1_12,
  DacSetpoints_1_1_18,
  DacSetpoints_1_1_19,
  DacSetpoints_1_1_16,
  DacSetpoints_1_1_0,
  DacSetpoints_1_1_15,
  DacSetpoints_1_1_4,
  DacSetpoints_1_1_6,
  DacSetpoints_0_0,
  DacSetpoints_0_1,
  StateOut_23_0,
  DacWriteNextState_ns_i_i_0_0,
  DacWriteNextState_ns_i_i_0_5,
  DacWriteNextState_ns_7,
  DacWriteNextState_ns_3,
  DacWriteNextState_ns_10,
  DacWriteNextState_ns_13,
  DacWriteNextState_ns_5,
  DacWriteNextState_ns_20,
  DacWriteNextState_ns_0,
  DacWriteNextState_ns_14,
  DacWriteNextState_ns_18,
  StateOut_23_i_a2_i_o2_RNICMQM3_0,
  StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1_0,
  StateOut_23_i_a2_i_o2_RNI7BIM3_0,
  StateOut_23_i_a2_i_o2_RNI20AM3_0,
  StateOut_23_i_a2_i_o2_RNIO9P54_0,
  StateOut_23_i_a2_i_o2_RNIJUG54_0,
  un1_DacWriteNextState_295_0_0_2,
  un1_DacWriteNextState_295_0_0_14,
  un1_DacWriteNextState_295_0_0_8,
  un1_DacWriteNextState_295_0_0_7,
  un1_DacWriteNextState_295_0_0_6,
  un1_DacWriteNextState_295_0_0_4,
  un1_DacWriteNextState_295_0_0_1,
  un1_DacWriteNextState_295_0_0_0_d0,
  un1_DacWriteNextState_294_0_0_14,
  un1_DacWriteNextState_294_0_0_8,
  un1_DacWriteNextState_294_0_0_7,
  un1_DacWriteNextState_294_0_0_5,
  un1_DacWriteNextState_294_0_0_3,
  un1_DacWriteNextState_294_0_0_0_d0,
  un1_DacWriteNextState_293_0_0,
  un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1_0,
  un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1_0,
  un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1_0,
  un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2_0,
  un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2_0,
  un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2_0,
  un1_DacWriteNextState_294_0_0_0_12,
  un1_DacWriteNextState_294_0_0_0_10,
  un1_DacWriteNextState_294_0_0_0_8,
  un1_DacWriteNextState_294_0_0_0_0,
  un1_DacWriteNextState_294_0_0_0_5,
  un1_DacWriteNextState_295_0_0_0_0,
  un1_DacWriteNextState_295_0_0_0_1,
  un1_DacWriteNextState_295_0_0_0_4,
  un1_DacWriteNextState_296_0_0_4,
  un1_DacWriteNextState_296_0_0_18,
  un1_DacWriteNextState_296_0_0_12,
  un1_DacWriteNextState_296_0_0_11,
  un1_DacWriteNextState_296_0_0_10,
  un1_DacWriteNextState_296_0_0_9,
  un1_DacWriteNextState_296_0_0_8,
  un1_DacWriteNextState_296_0_0_7,
  un1_DacWriteNextState_296_0_0_5,
  un1_DacWriteNextState_296_0_0_0,
  un1_DacWriteNextState_296_0_0_16,
  un1_DacWriteNextState_297_0_0_3,
  un1_DacWriteNextState_297_0_0_14,
  un1_DacWriteNextState_297_0_0_8,
  un1_DacWriteNextState_297_0_0_7,
  un1_DacWriteNextState_297_0_0_4,
  un1_DacWriteNextState_297_0_0_2,
  un1_DacWriteNextState_297_0_0_1,
  un1_DacWriteNextState_297_0_0_0,
  un1_DacWriteNextState_297_0_0_13,
  un1_DacWriteNextState_293_0_0_0_8,
  un1_DacWriteNextState_293_0_0_0_0,
  un1_DacWriteNextState_293_0_0_0_4,
  un1_DacWriteNextState_293_0_0_0_7,
  un1_DacWriteNextState_293_0_0_0_1,
  un1_DacWriteNextState_292_3_0_13,
  un1_DacWriteNextState_292_3_0_10,
  un1_DacWriteNextState_292_3_0_14,
  un1_DacWriteNextState_292_3_0_9,
  un1_DacWriteNextState_292_3_0_8,
  un1_DacWriteNextState_292_3_0_7,
  un1_DacWriteNextState_292_3_0_0,
  un1_DacWriteNextState_292_3_0_4,
  un1_DacWriteNextState_292_3_0_2,
  un1_DacWriteNextState_292_3_0_3,
  un1_DacWriteNextState_292_3_0_6,
  un1_DacWriteNextState_292_0_0,
  nCsF_c,
  nCsB_c,
  nCsC_c_3,
  nCsC_c_1,
  nCsC_c_0,
  nCsD_c_3,
  nCsD_c_1,
  nCsD_c_0,
  nCsE_c,
  nCsA_c,
  DacESetpointToWrite,
  DacDSetpointToWrite,
  DacCSetpointToWrite,
  DacBSetpointToWrite,
  DacFSetpointToWrite,
  un1_DacWriteNextState_292_0_0_0_2,
  un1_DacWriteNextState_292_0_0_0_6,
  un1_DacWriteNextState_292_0_0_0_0,
  un1_DacWriteNextState_292_0_0_0_18,
  un1_DacWriteNextState_292_0_0_0_22,
  DacSetpointReadAddressChannel_0,
  DacSetpointReadedAddressController,
  DacSetpointReadedAddressDac,
  TP7_c,
  TP6_c,
  N_431_i,
  shot_i,
  N_572,
  N_379_2,
  N_379,
  N_567,
  un1_MasterReset_i_a2,
  N_4978,
  DacESetpointWritten,
  DacDSetpointWritten,
  DacBSetpointWritten,
  un1_DacWriteNextState_184_1,
  DacFSetpointWritten,
  DacCSetpointWritten,
  N_5194,
  N_5192,
  N_5132,
  N_5133,
  N_5287,
  N_5242,
  N_5189,
  N_5250,
  N_5241,
  N_5290,
  N_5131,
  N_5289,
  N_5236,
  N_5298,
  N_5188,
  N_5190,
  N_5240,
  N_5130,
  N_5284,
  N_5285,
  N_5239,
  N_5154,
  N_5134,
  N_5191,
  N_5202,
  N_5157,
  N_5153,
  N_5237,
  N_5155,
  N_5193,
  N_5286,
  N_5156,
  N_5288,
  N_5205,
  N_5229,
  N_5138,
  N_5146,
  N_5222,
  N_5246,
  N_5136,
  N_5140,
  N_5207,
  N_5231,
  N_5161,
  N_5182,
  N_5139,
  N_5137,
  N_5211,
  N_5235,
  N_5116,
  N_5204,
  N_5228,
  N_5126,
  N_5225,
  N_5249,
  N_5160,
  N_5181,
  N_5206,
  N_5230,
  N_5209,
  N_5233,
  N_5210,
  N_5234,
  N_5255,
  N_5279,
  N_5252,
  N_5276,
  N_5128,
  N_5127,
  N_5147,
  N_5148,
  N_5253,
  N_5277,
  N_5254,
  N_5278,
  N_5176,
  N_5200,
  N_5162,
  N_5185,
  N_5117,
  N_5258,
  N_5282,
  N_5163,
  N_5186,
  N_5135,
  N_5118,
  N_5174,
  N_5198,
  N_5256,
  N_5280,
  N_5171,
  N_5195,
  N_5221,
  N_5245,
  N_5173,
  N_5197,
  N_5124,
  N_5267,
  N_5291,
  N_5269,
  N_5293,
  N_5219,
  N_5243,
  N_5158,
  N_5144,
  N_4840,
  N_4131,
  N_378_i,
  N_377_i,
  N_376_i,
  N_375_i,
  N_225,
  N_227,
  N_233,
  N_235,
  N_244,
  N_2686,
  N_2160,
  N_4612,
  N_2171,
  N_276_i,
  N_300_i,
  N_4613_i,
  N_274_i,
  N_288_i,
  N_290_i,
  N_292_i,
  N_273_i,
  N_275_i,
  N_277_i,
  N_4611_i,
  N_259_i,
  N_261_i,
  N_263_i,
  N_265_i,
  N_267_i,
  N_269_i,
  N_238_i,
  N_240_i,
  N_245_i,
  N_247_i,
  N_249_i,
  N_229_i,
  N_224_i,
  N_226_i,
  N_234_i,
  N_236_i,
  N_203_i,
  N_205_i,
  N_207_i,
  N_209_i,
  N_211_i,
  N_213_i,
  N_215_i,
  N_220_i,
  N_222_i,
  N_4123_i,
  N_4125_i,
  N_4126_i,
  N_4127_i,
  N_5238,
  N_4232_i,
  N_4118_i,
  N_4119_i,
  N_4120_i,
  N_4121_i,
  N_4122_i,
  SpiRst_4,
  N_327_i,
  N_330_i,
  N_333_i,
  SpiRst_3,
  N_350_i,
  N_4129_i,
  N_354_i,
  N_356_i,
  N_4251_i,
  N_319_i,
  N_321_i,
  SpiRst_2,
  N_364_i,
  N_366_i,
  N_368_i,
  N_4130_i,
  SpiRst_1,
  N_335_i,
  N_337_i,
  N_4128_i,
  SpiRst_0,
  N_341_i,
  N_344_i,
  N_347_i,
  N_324_i,
  N_315_i,
  N_317_i,
  N_271_i,
  N_242_i,
  N_217_i,
  N_4124_i,
  N_4117_i,
  N_594,
  N_599,
  DacSetpointReadAddressChannel_lcry,
  un3_dacsetpointreadaddresschannellt5,
  domachine_i,
  un1_MasterReset_inv_3_1z,
  un1_MasterReset_inv_2_1z,
  un1_MasterReset_inv_1z,
  un1_MasterReset_inv_17_1z,
  un1_MasterReset_inv_14_1z,
  un1_MasterReset_inv_13_1z,
  un1_MasterReset_inv_11_1z,
  un1_MasterReset_inv_10_1z,
  un1_MasterReset_inv_23_1z,
  un1_MasterReset_inv_20_1z,
  un1_MasterReset_inv_22_1z,
  un1_MasterReset_inv_5_1z,
  un1_MasterReset_inv_7_1z,
  un1_MasterReset_inv_8_1z,
  un1_MasterReset_inv_12_1z,
  un1_MasterReset_inv_15_1z,
  un1_MasterReset_inv_1_1z,
  un1_MasterReset_inv_4_1z,
  N_365,
  un1_MasterReset_inv_16_1z,
  un1_MasterReset_inv_18_1z,
  un1_MasterReset_inv_19_1z,
  un1_MasterReset_inv_21_1z,
  un1_MasterReset_inv_6_1z,
  un1_MasterReset_inv_9_1z,
  TP8_c,
  LastWriteDac_1z,
  lastwritedac4_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacASetpointToWrite ;
input DacWriteNextState_rep_4 ;
input DacWriteNextState_rep_0 ;
input DacSetpoints_1_2_12 ;
input DacSetpoints_1_2_19 ;
input DacSetpoints_1_2_16 ;
input DacSetpoints_1_2_0 ;
input DacSetpoints_1_2_15 ;
input DacSetpoints_1_3_12 ;
input DacSetpoints_1_3_19 ;
input DacSetpoints_1_3_16 ;
input DacSetpoints_1_3_0 ;
input DacSetpoints_1_3_15 ;
input DacSetpoints_2_2_16 ;
input DacSetpoints_2_2_19 ;
input DacSetpoints_2_2_23 ;
input DacSetpoints_2_2_7 ;
input DacSetpoints_2_2_4 ;
input DacSetpoints_2_2_3 ;
input DacSetpoints_2_2_21 ;
input DacSetpoints_2_2_0 ;
input DacSetpoints_2_3_16 ;
input DacSetpoints_2_3_19 ;
input DacSetpoints_2_3_23 ;
input DacSetpoints_2_3_7 ;
input DacSetpoints_2_3_4 ;
input DacSetpoints_2_3_3 ;
input DacSetpoints_2_3_21 ;
input DacSetpoints_2_3_0 ;
input DacSetpoints_4_2_9 ;
input DacSetpoints_4_2_17 ;
input DacSetpoints_4_2_22 ;
input DacSetpoints_4_2_8 ;
input DacSetpoints_4_2_2 ;
input DacSetpoints_4_2_5 ;
input DacSetpoints_4_2_15 ;
input DacSetpoints_4_2_18 ;
input DacSetpoints_4_2_20 ;
input DacSetpoints_4_2_21 ;
input DacSetpoints_4_2_3 ;
input DacSetpoints_4_2_16 ;
input DacSetpoints_4_2_23 ;
input DacSetpoints_4_2_1 ;
input DacSetpoints_4_2_7 ;
input DacSetpoints_4_2_4 ;
input DacSetpoints_4_2_0 ;
input DacSetpoints_4_2_19 ;
input DacSetpoints_4_2_6 ;
input DacSetpoints_4_3_9 ;
input DacSetpoints_4_3_17 ;
input DacSetpoints_4_3_22 ;
input DacSetpoints_4_3_8 ;
input DacSetpoints_4_3_2 ;
input DacSetpoints_4_3_5 ;
input DacSetpoints_4_3_15 ;
input DacSetpoints_4_3_18 ;
input DacSetpoints_4_3_20 ;
input DacSetpoints_4_3_21 ;
input DacSetpoints_4_3_3 ;
input DacSetpoints_4_3_16 ;
input DacSetpoints_4_3_23 ;
input DacSetpoints_4_3_1 ;
input DacSetpoints_4_3_7 ;
input DacSetpoints_4_3_4 ;
input DacSetpoints_4_3_0 ;
input DacSetpoints_4_3_19 ;
input DacSetpoints_4_3_6 ;
input DacSetpoints_3_2_14 ;
input DacSetpoints_3_2_1 ;
input DacSetpoints_3_2_3 ;
input DacSetpoints_3_2_4 ;
input DacSetpoints_3_2_5 ;
input DacSetpoints_3_2_6 ;
input DacSetpoints_3_2_13 ;
input DacSetpoints_3_2_15 ;
input DacSetpoints_3_2_18 ;
input DacSetpoints_3_2_20 ;
input DacSetpoints_3_2_21 ;
input DacSetpoints_3_2_22 ;
input DacSetpoints_3_2_0 ;
input DacSetpoints_3_2_16 ;
input DacSetpoints_3_2_7 ;
input DacSetpoints_3_2_2 ;
input DacSetpoints_3_2_19 ;
input DacSetpoints_3_2_23 ;
input DacSetpoints_3_3_14 ;
input DacSetpoints_3_3_1 ;
input DacSetpoints_3_3_3 ;
input DacSetpoints_3_3_4 ;
input DacSetpoints_3_3_5 ;
input DacSetpoints_3_3_6 ;
input DacSetpoints_3_3_13 ;
input DacSetpoints_3_3_15 ;
input DacSetpoints_3_3_18 ;
input DacSetpoints_3_3_20 ;
input DacSetpoints_3_3_21 ;
input DacSetpoints_3_3_22 ;
input DacSetpoints_3_3_0 ;
input DacSetpoints_3_3_16 ;
input DacSetpoints_3_3_7 ;
input DacSetpoints_3_3_2 ;
input DacSetpoints_3_3_19 ;
input DacSetpoints_3_3_23 ;
input DacSetpoints_0_2_11 ;
input DacSetpoints_0_2_16 ;
input DacSetpoints_0_2_14 ;
input DacSetpoints_0_2_2 ;
input DacSetpoints_0_2_0 ;
input DacSetpoints_0_2_13 ;
input DacSetpoints_0_2_15 ;
input DacSetpoints_0_2_18 ;
input DacSetpoints_0_3_11 ;
input DacSetpoints_0_3_16 ;
input DacSetpoints_0_3_14 ;
input DacSetpoints_0_3_2 ;
input DacSetpoints_0_3_0 ;
input DacSetpoints_0_3_13 ;
input DacSetpoints_0_3_15 ;
input DacSetpoints_0_3_18 ;
input [23:0] DacSetpoints_5_2 ;
input [23:0] DacSetpoints_5_3 ;
input [20:0] DacWriteNextState ;
input DacSetpoints_2_0_8 ;
input DacSetpoints_2_0_9 ;
input DacSetpoints_2_0_12 ;
input DacSetpoints_2_0_14 ;
input DacSetpoints_2_0_16 ;
input DacSetpoints_2_0_19 ;
input DacSetpoints_2_0_22 ;
input DacSetpoints_2_0_23 ;
input DacSetpoints_2_0_7 ;
input DacSetpoints_2_0_4 ;
input DacSetpoints_2_0_3 ;
input DacSetpoints_2_0_21 ;
input DacSetpoints_2_0_13 ;
input DacSetpoints_2_0_11 ;
input DacSetpoints_2_0_0 ;
input DacSetpoints_2_0_10 ;
input DacSetpoints_2_1_8 ;
input DacSetpoints_2_1_9 ;
input DacSetpoints_2_1_12 ;
input DacSetpoints_2_1_14 ;
input DacSetpoints_2_1_16 ;
input DacSetpoints_2_1_19 ;
input DacSetpoints_2_1_22 ;
input DacSetpoints_2_1_23 ;
input DacSetpoints_2_1_7 ;
input DacSetpoints_2_1_4 ;
input DacSetpoints_2_1_3 ;
input DacSetpoints_2_1_21 ;
input DacSetpoints_2_1_13 ;
input DacSetpoints_2_1_11 ;
input DacSetpoints_2_1_0 ;
input DacSetpoints_2_1_10 ;
input DacSetpoints_4_0_17 ;
input DacSetpoints_4_0_10 ;
input DacSetpoints_4_0_11 ;
input DacSetpoints_4_0_12 ;
input DacSetpoints_4_0_13 ;
input DacSetpoints_4_0_14 ;
input DacSetpoints_4_0_16 ;
input DacSetpoints_4_0_23 ;
input DacSetpoints_4_0_1 ;
input DacSetpoints_4_0_7 ;
input DacSetpoints_4_0_4 ;
input DacSetpoints_4_0_0 ;
input DacSetpoints_4_0_22 ;
input DacSetpoints_4_0_19 ;
input DacSetpoints_4_0_9 ;
input DacSetpoints_4_0_6 ;
input DacSetpoints_4_0_8 ;
input DacSetpoints_4_1_17 ;
input DacSetpoints_4_1_10 ;
input DacSetpoints_4_1_11 ;
input DacSetpoints_4_1_12 ;
input DacSetpoints_4_1_13 ;
input DacSetpoints_4_1_14 ;
input DacSetpoints_4_1_16 ;
input DacSetpoints_4_1_23 ;
input DacSetpoints_4_1_1 ;
input DacSetpoints_4_1_7 ;
input DacSetpoints_4_1_4 ;
input DacSetpoints_4_1_0 ;
input DacSetpoints_4_1_22 ;
input DacSetpoints_4_1_19 ;
input DacSetpoints_4_1_9 ;
input DacSetpoints_4_1_6 ;
input DacSetpoints_4_1_8 ;
input DacSetpoints_3_0_15 ;
input DacSetpoints_3_0_6 ;
input DacSetpoints_3_0_9 ;
input DacSetpoints_3_0_11 ;
input DacSetpoints_3_0_14 ;
input DacSetpoints_3_0_20 ;
input DacSetpoints_3_0_5 ;
input DacSetpoints_3_0_0 ;
input DacSetpoints_3_0_17 ;
input DacSetpoints_3_0_7 ;
input DacSetpoints_3_0_8 ;
input DacSetpoints_3_0_10 ;
input DacSetpoints_3_0_12 ;
input DacSetpoints_3_0_21 ;
input DacSetpoints_3_1_15 ;
input DacSetpoints_3_1_6 ;
input DacSetpoints_3_1_9 ;
input DacSetpoints_3_1_11 ;
input DacSetpoints_3_1_14 ;
input DacSetpoints_3_1_20 ;
input DacSetpoints_3_1_5 ;
input DacSetpoints_3_1_0 ;
input DacSetpoints_3_1_17 ;
input DacSetpoints_3_1_7 ;
input DacSetpoints_3_1_8 ;
input DacSetpoints_3_1_10 ;
input DacSetpoints_3_1_12 ;
input DacSetpoints_3_1_21 ;
input [23:0] DacSetpoints_5_0 ;
input [23:0] DacSetpoints_5_1 ;
input DacSetpoints_1_0_5 ;
input DacSetpoints_1_0_7 ;
input DacSetpoints_1_0_8 ;
input DacSetpoints_1_0_9 ;
input DacSetpoints_1_0_10 ;
input DacSetpoints_1_0_12 ;
input DacSetpoints_1_0_18 ;
input DacSetpoints_1_0_19 ;
input DacSetpoints_1_0_16 ;
input DacSetpoints_1_0_0 ;
input DacSetpoints_1_0_15 ;
input DacSetpoints_1_0_4 ;
input DacSetpoints_1_0_6 ;
input DacSetpoints_1_1_5 ;
input DacSetpoints_1_1_7 ;
input DacSetpoints_1_1_8 ;
input DacSetpoints_1_1_9 ;
input DacSetpoints_1_1_10 ;
input DacSetpoints_1_1_12 ;
input DacSetpoints_1_1_18 ;
input DacSetpoints_1_1_19 ;
input DacSetpoints_1_1_16 ;
input DacSetpoints_1_1_0 ;
input DacSetpoints_1_1_15 ;
input DacSetpoints_1_1_4 ;
input DacSetpoints_1_1_6 ;
input [23:5] DacSetpoints_0_0 ;
input [23:5] DacSetpoints_0_1 ;
output StateOut_23_0 ;
output DacWriteNextState_ns_i_i_0_0 ;
output DacWriteNextState_ns_i_i_0_5 ;
output DacWriteNextState_ns_7 ;
output DacWriteNextState_ns_3 ;
output DacWriteNextState_ns_10 ;
output DacWriteNextState_ns_13 ;
output DacWriteNextState_ns_5 ;
output DacWriteNextState_ns_20 ;
output DacWriteNextState_ns_0 ;
output DacWriteNextState_ns_14 ;
output DacWriteNextState_ns_18 ;
output StateOut_23_i_a2_i_o2_RNICMQM3_0 ;
output StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1_0 ;
output StateOut_23_i_a2_i_o2_RNI7BIM3_0 ;
output StateOut_23_i_a2_i_o2_RNI20AM3_0 ;
output StateOut_23_i_a2_i_o2_RNIO9P54_0 ;
output StateOut_23_i_a2_i_o2_RNIJUG54_0 ;
output un1_DacWriteNextState_295_0_0_2 ;
output un1_DacWriteNextState_295_0_0_14 ;
output un1_DacWriteNextState_295_0_0_8 ;
output un1_DacWriteNextState_295_0_0_7 ;
output un1_DacWriteNextState_295_0_0_6 ;
output un1_DacWriteNextState_295_0_0_4 ;
output un1_DacWriteNextState_295_0_0_1 ;
output un1_DacWriteNextState_295_0_0_0_d0 ;
output un1_DacWriteNextState_294_0_0_14 ;
output un1_DacWriteNextState_294_0_0_8 ;
output un1_DacWriteNextState_294_0_0_7 ;
output un1_DacWriteNextState_294_0_0_5 ;
output un1_DacWriteNextState_294_0_0_3 ;
output un1_DacWriteNextState_294_0_0_0_d0 ;
output [16:10] un1_DacWriteNextState_293_0_0 ;
output un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1_0 ;
output un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1_0 ;
output un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1_0 ;
output un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2_0 ;
output un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2_0 ;
output un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2_0 ;
output un1_DacWriteNextState_294_0_0_0_12 ;
output un1_DacWriteNextState_294_0_0_0_10 ;
output un1_DacWriteNextState_294_0_0_0_8 ;
output un1_DacWriteNextState_294_0_0_0_0 ;
output un1_DacWriteNextState_294_0_0_0_5 ;
output un1_DacWriteNextState_295_0_0_0_0 ;
output un1_DacWriteNextState_295_0_0_0_1 ;
output un1_DacWriteNextState_295_0_0_0_4 ;
output un1_DacWriteNextState_296_0_0_4 ;
output un1_DacWriteNextState_296_0_0_18 ;
output un1_DacWriteNextState_296_0_0_12 ;
output un1_DacWriteNextState_296_0_0_11 ;
output un1_DacWriteNextState_296_0_0_10 ;
output un1_DacWriteNextState_296_0_0_9 ;
output un1_DacWriteNextState_296_0_0_8 ;
output un1_DacWriteNextState_296_0_0_7 ;
output un1_DacWriteNextState_296_0_0_5 ;
output un1_DacWriteNextState_296_0_0_0 ;
output un1_DacWriteNextState_296_0_0_16 ;
output un1_DacWriteNextState_297_0_0_3 ;
output un1_DacWriteNextState_297_0_0_14 ;
output un1_DacWriteNextState_297_0_0_8 ;
output un1_DacWriteNextState_297_0_0_7 ;
output un1_DacWriteNextState_297_0_0_4 ;
output un1_DacWriteNextState_297_0_0_2 ;
output un1_DacWriteNextState_297_0_0_1 ;
output un1_DacWriteNextState_297_0_0_0 ;
output un1_DacWriteNextState_297_0_0_13 ;
output un1_DacWriteNextState_293_0_0_0_8 ;
output un1_DacWriteNextState_293_0_0_0_0 ;
output un1_DacWriteNextState_293_0_0_0_4 ;
output un1_DacWriteNextState_293_0_0_0_7 ;
output un1_DacWriteNextState_293_0_0_0_1 ;
output un1_DacWriteNextState_292_3_0_13 ;
output un1_DacWriteNextState_292_3_0_10 ;
output un1_DacWriteNextState_292_3_0_14 ;
output un1_DacWriteNextState_292_3_0_9 ;
output un1_DacWriteNextState_292_3_0_8 ;
output un1_DacWriteNextState_292_3_0_7 ;
output un1_DacWriteNextState_292_3_0_0 ;
output un1_DacWriteNextState_292_3_0_4 ;
output un1_DacWriteNextState_292_3_0_2 ;
output un1_DacWriteNextState_292_3_0_3 ;
output un1_DacWriteNextState_292_3_0_6 ;
output [21:20] un1_DacWriteNextState_292_0_0 ;
input [3:0] nCsF_c ;
input [3:0] nCsB_c ;
input nCsC_c_3 ;
input nCsC_c_1 ;
input nCsC_c_0 ;
input nCsD_c_3 ;
input nCsD_c_1 ;
input nCsD_c_0 ;
input [3:0] nCsE_c ;
input [3:0] nCsA_c ;
input [23:0] DacESetpointToWrite ;
input [23:0] DacDSetpointToWrite ;
input [23:0] DacCSetpointToWrite ;
input [23:0] DacBSetpointToWrite ;
input [23:0] DacFSetpointToWrite ;
output un1_DacWriteNextState_292_0_0_0_2 ;
output un1_DacWriteNextState_292_0_0_0_6 ;
output un1_DacWriteNextState_292_0_0_0_0 ;
output un1_DacWriteNextState_292_0_0_0_18 ;
output un1_DacWriteNextState_292_0_0_0_22 ;
input DacSetpointReadAddressChannel_0 ;
input [2:0] DacSetpointReadedAddressController ;
input [1:0] DacSetpointReadedAddressDac ;
output TP7_c ;
output TP6_c ;
output N_431_i ;
input shot_i ;
output N_572 ;
output N_379_2 ;
output N_379 ;
output N_567 ;
output un1_MasterReset_i_a2 ;
output N_4978 ;
input DacESetpointWritten ;
input DacDSetpointWritten ;
input DacBSetpointWritten ;
input un1_DacWriteNextState_184_1 ;
input DacFSetpointWritten ;
input DacCSetpointWritten ;
input N_5194 ;
input N_5192 ;
input N_5132 ;
input N_5133 ;
input N_5287 ;
input N_5242 ;
input N_5189 ;
input N_5250 ;
input N_5241 ;
input N_5290 ;
input N_5131 ;
input N_5289 ;
input N_5236 ;
input N_5298 ;
input N_5188 ;
input N_5190 ;
input N_5240 ;
input N_5130 ;
input N_5284 ;
input N_5285 ;
input N_5239 ;
input N_5154 ;
input N_5134 ;
input N_5191 ;
input N_5202 ;
input N_5157 ;
input N_5153 ;
input N_5237 ;
input N_5155 ;
input N_5193 ;
input N_5286 ;
input N_5156 ;
input N_5288 ;
input N_5205 ;
input N_5229 ;
input N_5138 ;
input N_5146 ;
input N_5222 ;
input N_5246 ;
input N_5136 ;
input N_5140 ;
input N_5207 ;
input N_5231 ;
input N_5161 ;
input N_5182 ;
input N_5139 ;
input N_5137 ;
input N_5211 ;
input N_5235 ;
input N_5116 ;
input N_5204 ;
input N_5228 ;
input N_5126 ;
input N_5225 ;
input N_5249 ;
input N_5160 ;
input N_5181 ;
input N_5206 ;
input N_5230 ;
input N_5209 ;
input N_5233 ;
input N_5210 ;
input N_5234 ;
input N_5255 ;
input N_5279 ;
input N_5252 ;
input N_5276 ;
input N_5128 ;
input N_5127 ;
input N_5147 ;
input N_5148 ;
input N_5253 ;
input N_5277 ;
input N_5254 ;
input N_5278 ;
input N_5176 ;
input N_5200 ;
input N_5162 ;
input N_5185 ;
input N_5117 ;
input N_5258 ;
input N_5282 ;
input N_5163 ;
input N_5186 ;
input N_5135 ;
input N_5118 ;
input N_5174 ;
input N_5198 ;
input N_5256 ;
input N_5280 ;
input N_5171 ;
input N_5195 ;
input N_5221 ;
input N_5245 ;
input N_5173 ;
input N_5197 ;
input N_5124 ;
input N_5267 ;
input N_5291 ;
input N_5269 ;
input N_5293 ;
input N_5219 ;
input N_5243 ;
input N_5158 ;
input N_5144 ;
output N_4840 ;
output N_4131 ;
output N_378_i ;
output N_377_i ;
output N_376_i ;
output N_375_i ;
output N_225 ;
output N_227 ;
output N_233 ;
output N_235 ;
output N_244 ;
output N_2686 ;
output N_2160 ;
output N_4612 ;
output N_2171 ;
output N_276_i ;
output N_300_i ;
output N_4613_i ;
output N_274_i ;
output N_288_i ;
output N_290_i ;
output N_292_i ;
output N_273_i ;
output N_275_i ;
output N_277_i ;
output N_4611_i ;
output N_259_i ;
output N_261_i ;
output N_263_i ;
output N_265_i ;
output N_267_i ;
output N_269_i ;
output N_238_i ;
output N_240_i ;
output N_245_i ;
output N_247_i ;
output N_249_i ;
output N_229_i ;
output N_224_i ;
output N_226_i ;
output N_234_i ;
output N_236_i ;
output N_203_i ;
output N_205_i ;
output N_207_i ;
output N_209_i ;
output N_211_i ;
output N_213_i ;
output N_215_i ;
output N_220_i ;
output N_222_i ;
output N_4123_i ;
output N_4125_i ;
output N_4126_i ;
output N_4127_i ;
input N_5238 ;
output N_4232_i ;
output N_4118_i ;
output N_4119_i ;
output N_4120_i ;
output N_4121_i ;
output N_4122_i ;
input SpiRst_4 ;
output N_327_i ;
output N_330_i ;
output N_333_i ;
input SpiRst_3 ;
output N_350_i ;
output N_4129_i ;
output N_354_i ;
output N_356_i ;
output N_4251_i ;
output N_319_i ;
output N_321_i ;
input SpiRst_2 ;
output N_364_i ;
output N_366_i ;
output N_368_i ;
output N_4130_i ;
input SpiRst_1 ;
output N_335_i ;
output N_337_i ;
output N_4128_i ;
input SpiRst_0 ;
output N_341_i ;
output N_344_i ;
output N_347_i ;
output N_324_i ;
output N_315_i ;
output N_317_i ;
output N_271_i ;
output N_242_i ;
output N_217_i ;
output N_4124_i ;
output N_4117_i ;
output N_594 ;
output N_599 ;
output DacSetpointReadAddressChannel_lcry ;
input un3_dacsetpointreadaddresschannellt5 ;
input domachine_i ;
output un1_MasterReset_inv_3_1z ;
output un1_MasterReset_inv_2_1z ;
output un1_MasterReset_inv_1z ;
output un1_MasterReset_inv_17_1z ;
output un1_MasterReset_inv_14_1z ;
output un1_MasterReset_inv_13_1z ;
output un1_MasterReset_inv_11_1z ;
output un1_MasterReset_inv_10_1z ;
output un1_MasterReset_inv_23_1z ;
output un1_MasterReset_inv_20_1z ;
output un1_MasterReset_inv_22_1z ;
output un1_MasterReset_inv_5_1z ;
output un1_MasterReset_inv_7_1z ;
output un1_MasterReset_inv_8_1z ;
output un1_MasterReset_inv_12_1z ;
output un1_MasterReset_inv_15_1z ;
output un1_MasterReset_inv_1_1z ;
output un1_MasterReset_inv_4_1z ;
output N_365 ;
output un1_MasterReset_inv_16_1z ;
output un1_MasterReset_inv_18_1z ;
output un1_MasterReset_inv_19_1z ;
output un1_MasterReset_inv_21_1z ;
output un1_MasterReset_inv_6_1z ;
output un1_MasterReset_inv_9_1z ;
input TP8_c ;
output LastWriteDac_1z ;
output lastwritedac4_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire DacWriteNextState_rep_4 ;
wire DacWriteNextState_rep_0 ;
wire DacSetpoints_1_2_12 ;
wire DacSetpoints_1_2_19 ;
wire DacSetpoints_1_2_16 ;
wire DacSetpoints_1_2_0 ;
wire DacSetpoints_1_2_15 ;
wire DacSetpoints_1_3_12 ;
wire DacSetpoints_1_3_19 ;
wire DacSetpoints_1_3_16 ;
wire DacSetpoints_1_3_0 ;
wire DacSetpoints_1_3_15 ;
wire DacSetpoints_2_2_16 ;
wire DacSetpoints_2_2_19 ;
wire DacSetpoints_2_2_23 ;
wire DacSetpoints_2_2_7 ;
wire DacSetpoints_2_2_4 ;
wire DacSetpoints_2_2_3 ;
wire DacSetpoints_2_2_21 ;
wire DacSetpoints_2_2_0 ;
wire DacSetpoints_2_3_16 ;
wire DacSetpoints_2_3_19 ;
wire DacSetpoints_2_3_23 ;
wire DacSetpoints_2_3_7 ;
wire DacSetpoints_2_3_4 ;
wire DacSetpoints_2_3_3 ;
wire DacSetpoints_2_3_21 ;
wire DacSetpoints_2_3_0 ;
wire DacSetpoints_4_2_9 ;
wire DacSetpoints_4_2_17 ;
wire DacSetpoints_4_2_22 ;
wire DacSetpoints_4_2_8 ;
wire DacSetpoints_4_2_2 ;
wire DacSetpoints_4_2_5 ;
wire DacSetpoints_4_2_15 ;
wire DacSetpoints_4_2_18 ;
wire DacSetpoints_4_2_20 ;
wire DacSetpoints_4_2_21 ;
wire DacSetpoints_4_2_3 ;
wire DacSetpoints_4_2_16 ;
wire DacSetpoints_4_2_23 ;
wire DacSetpoints_4_2_1 ;
wire DacSetpoints_4_2_7 ;
wire DacSetpoints_4_2_4 ;
wire DacSetpoints_4_2_0 ;
wire DacSetpoints_4_2_19 ;
wire DacSetpoints_4_2_6 ;
wire DacSetpoints_4_3_9 ;
wire DacSetpoints_4_3_17 ;
wire DacSetpoints_4_3_22 ;
wire DacSetpoints_4_3_8 ;
wire DacSetpoints_4_3_2 ;
wire DacSetpoints_4_3_5 ;
wire DacSetpoints_4_3_15 ;
wire DacSetpoints_4_3_18 ;
wire DacSetpoints_4_3_20 ;
wire DacSetpoints_4_3_21 ;
wire DacSetpoints_4_3_3 ;
wire DacSetpoints_4_3_16 ;
wire DacSetpoints_4_3_23 ;
wire DacSetpoints_4_3_1 ;
wire DacSetpoints_4_3_7 ;
wire DacSetpoints_4_3_4 ;
wire DacSetpoints_4_3_0 ;
wire DacSetpoints_4_3_19 ;
wire DacSetpoints_4_3_6 ;
wire DacSetpoints_3_2_14 ;
wire DacSetpoints_3_2_1 ;
wire DacSetpoints_3_2_3 ;
wire DacSetpoints_3_2_4 ;
wire DacSetpoints_3_2_5 ;
wire DacSetpoints_3_2_6 ;
wire DacSetpoints_3_2_13 ;
wire DacSetpoints_3_2_15 ;
wire DacSetpoints_3_2_18 ;
wire DacSetpoints_3_2_20 ;
wire DacSetpoints_3_2_21 ;
wire DacSetpoints_3_2_22 ;
wire DacSetpoints_3_2_0 ;
wire DacSetpoints_3_2_16 ;
wire DacSetpoints_3_2_7 ;
wire DacSetpoints_3_2_2 ;
wire DacSetpoints_3_2_19 ;
wire DacSetpoints_3_2_23 ;
wire DacSetpoints_3_3_14 ;
wire DacSetpoints_3_3_1 ;
wire DacSetpoints_3_3_3 ;
wire DacSetpoints_3_3_4 ;
wire DacSetpoints_3_3_5 ;
wire DacSetpoints_3_3_6 ;
wire DacSetpoints_3_3_13 ;
wire DacSetpoints_3_3_15 ;
wire DacSetpoints_3_3_18 ;
wire DacSetpoints_3_3_20 ;
wire DacSetpoints_3_3_21 ;
wire DacSetpoints_3_3_22 ;
wire DacSetpoints_3_3_0 ;
wire DacSetpoints_3_3_16 ;
wire DacSetpoints_3_3_7 ;
wire DacSetpoints_3_3_2 ;
wire DacSetpoints_3_3_19 ;
wire DacSetpoints_3_3_23 ;
wire DacSetpoints_0_2_11 ;
wire DacSetpoints_0_2_16 ;
wire DacSetpoints_0_2_14 ;
wire DacSetpoints_0_2_2 ;
wire DacSetpoints_0_2_0 ;
wire DacSetpoints_0_2_13 ;
wire DacSetpoints_0_2_15 ;
wire DacSetpoints_0_2_18 ;
wire DacSetpoints_0_3_11 ;
wire DacSetpoints_0_3_16 ;
wire DacSetpoints_0_3_14 ;
wire DacSetpoints_0_3_2 ;
wire DacSetpoints_0_3_0 ;
wire DacSetpoints_0_3_13 ;
wire DacSetpoints_0_3_15 ;
wire DacSetpoints_0_3_18 ;
wire DacSetpoints_2_0_8 ;
wire DacSetpoints_2_0_9 ;
wire DacSetpoints_2_0_12 ;
wire DacSetpoints_2_0_14 ;
wire DacSetpoints_2_0_16 ;
wire DacSetpoints_2_0_19 ;
wire DacSetpoints_2_0_22 ;
wire DacSetpoints_2_0_23 ;
wire DacSetpoints_2_0_7 ;
wire DacSetpoints_2_0_4 ;
wire DacSetpoints_2_0_3 ;
wire DacSetpoints_2_0_21 ;
wire DacSetpoints_2_0_13 ;
wire DacSetpoints_2_0_11 ;
wire DacSetpoints_2_0_0 ;
wire DacSetpoints_2_0_10 ;
wire DacSetpoints_2_1_8 ;
wire DacSetpoints_2_1_9 ;
wire DacSetpoints_2_1_12 ;
wire DacSetpoints_2_1_14 ;
wire DacSetpoints_2_1_16 ;
wire DacSetpoints_2_1_19 ;
wire DacSetpoints_2_1_22 ;
wire DacSetpoints_2_1_23 ;
wire DacSetpoints_2_1_7 ;
wire DacSetpoints_2_1_4 ;
wire DacSetpoints_2_1_3 ;
wire DacSetpoints_2_1_21 ;
wire DacSetpoints_2_1_13 ;
wire DacSetpoints_2_1_11 ;
wire DacSetpoints_2_1_0 ;
wire DacSetpoints_2_1_10 ;
wire DacSetpoints_4_0_17 ;
wire DacSetpoints_4_0_10 ;
wire DacSetpoints_4_0_11 ;
wire DacSetpoints_4_0_12 ;
wire DacSetpoints_4_0_13 ;
wire DacSetpoints_4_0_14 ;
wire DacSetpoints_4_0_16 ;
wire DacSetpoints_4_0_23 ;
wire DacSetpoints_4_0_1 ;
wire DacSetpoints_4_0_7 ;
wire DacSetpoints_4_0_4 ;
wire DacSetpoints_4_0_0 ;
wire DacSetpoints_4_0_22 ;
wire DacSetpoints_4_0_19 ;
wire DacSetpoints_4_0_9 ;
wire DacSetpoints_4_0_6 ;
wire DacSetpoints_4_0_8 ;
wire DacSetpoints_4_1_17 ;
wire DacSetpoints_4_1_10 ;
wire DacSetpoints_4_1_11 ;
wire DacSetpoints_4_1_12 ;
wire DacSetpoints_4_1_13 ;
wire DacSetpoints_4_1_14 ;
wire DacSetpoints_4_1_16 ;
wire DacSetpoints_4_1_23 ;
wire DacSetpoints_4_1_1 ;
wire DacSetpoints_4_1_7 ;
wire DacSetpoints_4_1_4 ;
wire DacSetpoints_4_1_0 ;
wire DacSetpoints_4_1_22 ;
wire DacSetpoints_4_1_19 ;
wire DacSetpoints_4_1_9 ;
wire DacSetpoints_4_1_6 ;
wire DacSetpoints_4_1_8 ;
wire DacSetpoints_3_0_15 ;
wire DacSetpoints_3_0_6 ;
wire DacSetpoints_3_0_9 ;
wire DacSetpoints_3_0_11 ;
wire DacSetpoints_3_0_14 ;
wire DacSetpoints_3_0_20 ;
wire DacSetpoints_3_0_5 ;
wire DacSetpoints_3_0_0 ;
wire DacSetpoints_3_0_17 ;
wire DacSetpoints_3_0_7 ;
wire DacSetpoints_3_0_8 ;
wire DacSetpoints_3_0_10 ;
wire DacSetpoints_3_0_12 ;
wire DacSetpoints_3_0_21 ;
wire DacSetpoints_3_1_15 ;
wire DacSetpoints_3_1_6 ;
wire DacSetpoints_3_1_9 ;
wire DacSetpoints_3_1_11 ;
wire DacSetpoints_3_1_14 ;
wire DacSetpoints_3_1_20 ;
wire DacSetpoints_3_1_5 ;
wire DacSetpoints_3_1_0 ;
wire DacSetpoints_3_1_17 ;
wire DacSetpoints_3_1_7 ;
wire DacSetpoints_3_1_8 ;
wire DacSetpoints_3_1_10 ;
wire DacSetpoints_3_1_12 ;
wire DacSetpoints_3_1_21 ;
wire DacSetpoints_1_0_5 ;
wire DacSetpoints_1_0_7 ;
wire DacSetpoints_1_0_8 ;
wire DacSetpoints_1_0_9 ;
wire DacSetpoints_1_0_10 ;
wire DacSetpoints_1_0_12 ;
wire DacSetpoints_1_0_18 ;
wire DacSetpoints_1_0_19 ;
wire DacSetpoints_1_0_16 ;
wire DacSetpoints_1_0_0 ;
wire DacSetpoints_1_0_15 ;
wire DacSetpoints_1_0_4 ;
wire DacSetpoints_1_0_6 ;
wire DacSetpoints_1_1_5 ;
wire DacSetpoints_1_1_7 ;
wire DacSetpoints_1_1_8 ;
wire DacSetpoints_1_1_9 ;
wire DacSetpoints_1_1_10 ;
wire DacSetpoints_1_1_12 ;
wire DacSetpoints_1_1_18 ;
wire DacSetpoints_1_1_19 ;
wire DacSetpoints_1_1_16 ;
wire DacSetpoints_1_1_0 ;
wire DacSetpoints_1_1_15 ;
wire DacSetpoints_1_1_4 ;
wire DacSetpoints_1_1_6 ;
wire StateOut_23_0 ;
wire DacWriteNextState_ns_i_i_0_0 ;
wire DacWriteNextState_ns_i_i_0_5 ;
wire DacWriteNextState_ns_7 ;
wire DacWriteNextState_ns_3 ;
wire DacWriteNextState_ns_10 ;
wire DacWriteNextState_ns_13 ;
wire DacWriteNextState_ns_5 ;
wire DacWriteNextState_ns_20 ;
wire DacWriteNextState_ns_0 ;
wire DacWriteNextState_ns_14 ;
wire DacWriteNextState_ns_18 ;
wire StateOut_23_i_a2_i_o2_RNICMQM3_0 ;
wire StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1_0 ;
wire StateOut_23_i_a2_i_o2_RNI7BIM3_0 ;
wire StateOut_23_i_a2_i_o2_RNI20AM3_0 ;
wire StateOut_23_i_a2_i_o2_RNIO9P54_0 ;
wire StateOut_23_i_a2_i_o2_RNIJUG54_0 ;
wire un1_DacWriteNextState_295_0_0_2 ;
wire un1_DacWriteNextState_295_0_0_14 ;
wire un1_DacWriteNextState_295_0_0_8 ;
wire un1_DacWriteNextState_295_0_0_7 ;
wire un1_DacWriteNextState_295_0_0_6 ;
wire un1_DacWriteNextState_295_0_0_4 ;
wire un1_DacWriteNextState_295_0_0_1 ;
wire un1_DacWriteNextState_295_0_0_0_d0 ;
wire un1_DacWriteNextState_294_0_0_14 ;
wire un1_DacWriteNextState_294_0_0_8 ;
wire un1_DacWriteNextState_294_0_0_7 ;
wire un1_DacWriteNextState_294_0_0_5 ;
wire un1_DacWriteNextState_294_0_0_3 ;
wire un1_DacWriteNextState_294_0_0_0_d0 ;
wire un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1_0 ;
wire un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1_0 ;
wire un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1_0 ;
wire un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2_0 ;
wire un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2_0 ;
wire un1_DacWriteNextState_294_0_0_0_12 ;
wire un1_DacWriteNextState_294_0_0_0_10 ;
wire un1_DacWriteNextState_294_0_0_0_8 ;
wire un1_DacWriteNextState_294_0_0_0_0 ;
wire un1_DacWriteNextState_294_0_0_0_5 ;
wire un1_DacWriteNextState_295_0_0_0_0 ;
wire un1_DacWriteNextState_295_0_0_0_1 ;
wire un1_DacWriteNextState_295_0_0_0_4 ;
wire un1_DacWriteNextState_296_0_0_4 ;
wire un1_DacWriteNextState_296_0_0_18 ;
wire un1_DacWriteNextState_296_0_0_12 ;
wire un1_DacWriteNextState_296_0_0_11 ;
wire un1_DacWriteNextState_296_0_0_10 ;
wire un1_DacWriteNextState_296_0_0_9 ;
wire un1_DacWriteNextState_296_0_0_8 ;
wire un1_DacWriteNextState_296_0_0_7 ;
wire un1_DacWriteNextState_296_0_0_5 ;
wire un1_DacWriteNextState_296_0_0_0 ;
wire un1_DacWriteNextState_296_0_0_16 ;
wire un1_DacWriteNextState_297_0_0_3 ;
wire un1_DacWriteNextState_297_0_0_14 ;
wire un1_DacWriteNextState_297_0_0_8 ;
wire un1_DacWriteNextState_297_0_0_7 ;
wire un1_DacWriteNextState_297_0_0_4 ;
wire un1_DacWriteNextState_297_0_0_2 ;
wire un1_DacWriteNextState_297_0_0_1 ;
wire un1_DacWriteNextState_297_0_0_0 ;
wire un1_DacWriteNextState_297_0_0_13 ;
wire un1_DacWriteNextState_293_0_0_0_8 ;
wire un1_DacWriteNextState_293_0_0_0_0 ;
wire un1_DacWriteNextState_293_0_0_0_4 ;
wire un1_DacWriteNextState_293_0_0_0_7 ;
wire un1_DacWriteNextState_293_0_0_0_1 ;
wire un1_DacWriteNextState_292_3_0_13 ;
wire un1_DacWriteNextState_292_3_0_10 ;
wire un1_DacWriteNextState_292_3_0_14 ;
wire un1_DacWriteNextState_292_3_0_9 ;
wire un1_DacWriteNextState_292_3_0_8 ;
wire un1_DacWriteNextState_292_3_0_7 ;
wire un1_DacWriteNextState_292_3_0_0 ;
wire un1_DacWriteNextState_292_3_0_4 ;
wire un1_DacWriteNextState_292_3_0_2 ;
wire un1_DacWriteNextState_292_3_0_3 ;
wire un1_DacWriteNextState_292_3_0_6 ;
wire nCsC_c_3 ;
wire nCsC_c_1 ;
wire nCsC_c_0 ;
wire nCsD_c_3 ;
wire nCsD_c_1 ;
wire nCsD_c_0 ;
wire un1_DacWriteNextState_292_0_0_0_2 ;
wire un1_DacWriteNextState_292_0_0_0_6 ;
wire un1_DacWriteNextState_292_0_0_0_0 ;
wire un1_DacWriteNextState_292_0_0_0_18 ;
wire un1_DacWriteNextState_292_0_0_0_22 ;
wire DacSetpointReadAddressChannel_0 ;
wire TP7_c ;
wire TP6_c ;
wire N_431_i ;
wire shot_i ;
wire N_572 ;
wire N_379_2 ;
wire N_379 ;
wire N_567 ;
wire un1_MasterReset_i_a2 ;
wire N_4978 ;
wire DacESetpointWritten ;
wire DacDSetpointWritten ;
wire DacBSetpointWritten ;
wire un1_DacWriteNextState_184_1 ;
wire DacFSetpointWritten ;
wire DacCSetpointWritten ;
wire N_5194 ;
wire N_5192 ;
wire N_5132 ;
wire N_5133 ;
wire N_5287 ;
wire N_5242 ;
wire N_5189 ;
wire N_5250 ;
wire N_5241 ;
wire N_5290 ;
wire N_5131 ;
wire N_5289 ;
wire N_5236 ;
wire N_5298 ;
wire N_5188 ;
wire N_5190 ;
wire N_5240 ;
wire N_5130 ;
wire N_5284 ;
wire N_5285 ;
wire N_5239 ;
wire N_5154 ;
wire N_5134 ;
wire N_5191 ;
wire N_5202 ;
wire N_5157 ;
wire N_5153 ;
wire N_5237 ;
wire N_5155 ;
wire N_5193 ;
wire N_5286 ;
wire N_5156 ;
wire N_5288 ;
wire N_5205 ;
wire N_5229 ;
wire N_5138 ;
wire N_5146 ;
wire N_5222 ;
wire N_5246 ;
wire N_5136 ;
wire N_5140 ;
wire N_5207 ;
wire N_5231 ;
wire N_5161 ;
wire N_5182 ;
wire N_5139 ;
wire N_5137 ;
wire N_5211 ;
wire N_5235 ;
wire N_5116 ;
wire N_5204 ;
wire N_5228 ;
wire N_5126 ;
wire N_5225 ;
wire N_5249 ;
wire N_5160 ;
wire N_5181 ;
wire N_5206 ;
wire N_5230 ;
wire N_5209 ;
wire N_5233 ;
wire N_5210 ;
wire N_5234 ;
wire N_5255 ;
wire N_5279 ;
wire N_5252 ;
wire N_5276 ;
wire N_5128 ;
wire N_5127 ;
wire N_5147 ;
wire N_5148 ;
wire N_5253 ;
wire N_5277 ;
wire N_5254 ;
wire N_5278 ;
wire N_5176 ;
wire N_5200 ;
wire N_5162 ;
wire N_5185 ;
wire N_5117 ;
wire N_5258 ;
wire N_5282 ;
wire N_5163 ;
wire N_5186 ;
wire N_5135 ;
wire N_5118 ;
wire N_5174 ;
wire N_5198 ;
wire N_5256 ;
wire N_5280 ;
wire N_5171 ;
wire N_5195 ;
wire N_5221 ;
wire N_5245 ;
wire N_5173 ;
wire N_5197 ;
wire N_5124 ;
wire N_5267 ;
wire N_5291 ;
wire N_5269 ;
wire N_5293 ;
wire N_5219 ;
wire N_5243 ;
wire N_5158 ;
wire N_5144 ;
wire N_4840 ;
wire N_4131 ;
wire N_378_i ;
wire N_377_i ;
wire N_376_i ;
wire N_375_i ;
wire N_225 ;
wire N_227 ;
wire N_233 ;
wire N_235 ;
wire N_244 ;
wire N_2686 ;
wire N_2160 ;
wire N_4612 ;
wire N_2171 ;
wire N_276_i ;
wire N_300_i ;
wire N_4613_i ;
wire N_274_i ;
wire N_288_i ;
wire N_290_i ;
wire N_292_i ;
wire N_273_i ;
wire N_275_i ;
wire N_277_i ;
wire N_4611_i ;
wire N_259_i ;
wire N_261_i ;
wire N_263_i ;
wire N_265_i ;
wire N_267_i ;
wire N_269_i ;
wire N_238_i ;
wire N_240_i ;
wire N_245_i ;
wire N_247_i ;
wire N_249_i ;
wire N_229_i ;
wire N_224_i ;
wire N_226_i ;
wire N_234_i ;
wire N_236_i ;
wire N_203_i ;
wire N_205_i ;
wire N_207_i ;
wire N_209_i ;
wire N_211_i ;
wire N_213_i ;
wire N_215_i ;
wire N_220_i ;
wire N_222_i ;
wire N_4123_i ;
wire N_4125_i ;
wire N_4126_i ;
wire N_4127_i ;
wire N_5238 ;
wire N_4232_i ;
wire N_4118_i ;
wire N_4119_i ;
wire N_4120_i ;
wire N_4121_i ;
wire N_4122_i ;
wire SpiRst_4 ;
wire N_327_i ;
wire N_330_i ;
wire N_333_i ;
wire SpiRst_3 ;
wire N_350_i ;
wire N_4129_i ;
wire N_354_i ;
wire N_356_i ;
wire N_4251_i ;
wire N_319_i ;
wire N_321_i ;
wire SpiRst_2 ;
wire N_364_i ;
wire N_366_i ;
wire N_368_i ;
wire N_4130_i ;
wire SpiRst_1 ;
wire N_335_i ;
wire N_337_i ;
wire N_4128_i ;
wire SpiRst_0 ;
wire N_341_i ;
wire N_344_i ;
wire N_347_i ;
wire N_324_i ;
wire N_315_i ;
wire N_317_i ;
wire N_271_i ;
wire N_242_i ;
wire N_217_i ;
wire N_4124_i ;
wire N_4117_i ;
wire N_594 ;
wire N_599 ;
wire DacSetpointReadAddressChannel_lcry ;
wire un3_dacsetpointreadaddresschannellt5 ;
wire domachine_i ;
wire un1_MasterReset_inv_3_1z ;
wire un1_MasterReset_inv_2_1z ;
wire un1_MasterReset_inv_1z ;
wire un1_MasterReset_inv_17_1z ;
wire un1_MasterReset_inv_14_1z ;
wire un1_MasterReset_inv_13_1z ;
wire un1_MasterReset_inv_11_1z ;
wire un1_MasterReset_inv_10_1z ;
wire un1_MasterReset_inv_23_1z ;
wire un1_MasterReset_inv_20_1z ;
wire un1_MasterReset_inv_22_1z ;
wire un1_MasterReset_inv_5_1z ;
wire un1_MasterReset_inv_7_1z ;
wire un1_MasterReset_inv_8_1z ;
wire un1_MasterReset_inv_12_1z ;
wire un1_MasterReset_inv_15_1z ;
wire un1_MasterReset_inv_1_1z ;
wire un1_MasterReset_inv_4_1z ;
wire N_365 ;
wire un1_MasterReset_inv_16_1z ;
wire un1_MasterReset_inv_18_1z ;
wire un1_MasterReset_inv_19_1z ;
wire un1_MasterReset_inv_21_1z ;
wire un1_MasterReset_inv_6_1z ;
wire un1_MasterReset_inv_9_1z ;
wire TP8_c ;
wire LastWriteDac_1z ;
wire lastwritedac4_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_Z ;
wire DacASetpointWritten ;
wire SpiRst_0_sqmuxa_2_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_382 ;
wire un1_MasterReset_inv_1_0 ;
wire N_371 ;
wire N_372 ;
wire N_373 ;
wire N_383 ;
wire N_381 ;
wire N_353 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
wire N_3835 ;
wire N_3836 ;
wire N_3837 ;
wire N_3838 ;
wire N_3839 ;
wire N_3840 ;
wire N_3841 ;
wire N_3842 ;
wire N_3843 ;
wire N_3844 ;
wire N_3845 ;
wire N_3846 ;
wire N_3847 ;
wire N_3848 ;
wire N_3849 ;
wire N_3850 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIQJT9 (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIQJT9_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIQJT9_0.INIT=2'h1;
// @43:145
  SLE LastWriteDac (
	.Q(LastWriteDac_1z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(TP8_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacASetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiRst_0_sqmuxa_2_Z),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  CFG4 un1_MasterReset_inv_9 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_382),
	.D(un1_MasterReset_inv_1_0),
	.Y(un1_MasterReset_inv_9_1z)
);
defparam un1_MasterReset_inv_9.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_6 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_371),
	.D(un1_MasterReset_inv_1_0),
	.Y(un1_MasterReset_inv_6_1z)
);
defparam un1_MasterReset_inv_6.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_21 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_372),
	.D(un1_MasterReset_inv_1_0),
	.Y(un1_MasterReset_inv_21_1z)
);
defparam un1_MasterReset_inv_21.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_19 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_373),
	.D(un1_MasterReset_inv_1_0),
	.Y(un1_MasterReset_inv_19_1z)
);
defparam un1_MasterReset_inv_19.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_18 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_383),
	.D(un1_MasterReset_inv_1_0),
	.Y(un1_MasterReset_inv_18_1z)
);
defparam un1_MasterReset_inv_18.INIT=16'h8000;
// @48:1453
  CFG4 un1_MasterReset_inv_16 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(N_381),
	.D(un1_MasterReset_inv_1_0),
	.Y(un1_MasterReset_inv_16_1z)
);
defparam un1_MasterReset_inv_16.INIT=16'h8000;
// @48:1751
  CFG2 un4_dacsetpoints_i_o3 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.Y(N_353)
);
defparam un4_dacsetpoints_i_o3.INIT=4'h7;
// @48:1751
  CFG3 un41_dacsetpoints_0_a3 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[1]),
	.C(DacSetpointReadedAddressController[0]),
	.Y(N_382)
);
defparam un41_dacsetpoints_0_a3.INIT=8'h04;
// @48:1751
  CFG3 un29_dacsetpoints_0_a3 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[1]),
	.C(DacSetpointReadedAddressController[0]),
	.Y(N_371)
);
defparam un29_dacsetpoints_0_a3.INIT=8'h40;
// @48:1751
  CFG3 un5_dacsetpoints_0_a3 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[1]),
	.C(DacSetpointReadedAddressController[0]),
	.Y(N_372)
);
defparam un5_dacsetpoints_0_a3.INIT=8'h20;
// @48:1751
  CFG3 un53_dacsetpoints_0_a3 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[1]),
	.C(DacSetpointReadedAddressController[0]),
	.Y(N_373)
);
defparam un53_dacsetpoints_0_a3.INIT=8'h10;
// @48:1751
  CFG3 un65_dacsetpoints_0_a3 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[1]),
	.C(DacSetpointReadedAddressController[0]),
	.Y(N_381)
);
defparam un65_dacsetpoints_0_a3.INIT=8'h01;
// @48:1751
  CFG3 un17_dacsetpoints_0_a3 (
	.A(DacSetpointReadedAddressController[2]),
	.B(DacSetpointReadedAddressController[1]),
	.C(DacSetpointReadedAddressController[0]),
	.Y(N_383)
);
defparam un17_dacsetpoints_0_a3.INIT=8'h02;
// @43:182
  CFG2 LastWriteDac_RNI8HMQ (
	.A(TP8_c),
	.B(LastWriteDac_1z),
	.Y(lastwritedac4_i)
);
defparam LastWriteDac_RNI8HMQ.INIT=4'h9;
// @43:182
  CFG4 SpiRst_0_sqmuxa_2 (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(SpiRst_0_sqmuxa_2_Z)
);
defparam SpiRst_0_sqmuxa_2.INIT=16'h4004;
// @43:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h6006;
// @48:1453
  CFG4 \DacWriteNextState_ns_o2[11]  (
	.A(DacSetpointReadedAddressController[0]),
	.B(N_353),
	.C(DacSetpointReadedAddressController[2]),
	.D(DacSetpointReadedAddressController[1]),
	.Y(N_365)
);
defparam \DacWriteNextState_ns_o2[11] .INIT=16'hCFDF;
// @43:145
  CFG4 LastSpiXferComplete_RNI4F0U (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNI4F0U.INIT=16'h4F04;
// @48:1453
  CFG4 un1_MasterReset_inv_4 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_382),
	.Y(un1_MasterReset_inv_4_1z)
);
defparam un1_MasterReset_inv_4.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_1 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_373),
	.Y(un1_MasterReset_inv_1_1z)
);
defparam un1_MasterReset_inv_1.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_15 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_372),
	.Y(un1_MasterReset_inv_15_1z)
);
defparam un1_MasterReset_inv_15.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv_12 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_383),
	.Y(un1_MasterReset_inv_12_1z)
);
defparam un1_MasterReset_inv_12.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_8 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_382),
	.Y(un1_MasterReset_inv_8_1z)
);
defparam un1_MasterReset_inv_8.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv_7 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_372),
	.Y(un1_MasterReset_inv_7_1z)
);
defparam un1_MasterReset_inv_7.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_5 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_372),
	.Y(un1_MasterReset_inv_5_1z)
);
defparam un1_MasterReset_inv_5.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_22 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_371),
	.Y(un1_MasterReset_inv_22_1z)
);
defparam un1_MasterReset_inv_22.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_20 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_371),
	.Y(un1_MasterReset_inv_20_1z)
);
defparam un1_MasterReset_inv_20.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_23 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_373),
	.Y(un1_MasterReset_inv_23_1z)
);
defparam un1_MasterReset_inv_23.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv_10 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_383),
	.Y(un1_MasterReset_inv_10_1z)
);
defparam un1_MasterReset_inv_10.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_11 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_373),
	.Y(un1_MasterReset_inv_11_1z)
);
defparam un1_MasterReset_inv_11.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_13 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_382),
	.Y(un1_MasterReset_inv_13_1z)
);
defparam un1_MasterReset_inv_13.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_14 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_381),
	.Y(un1_MasterReset_inv_14_1z)
);
defparam un1_MasterReset_inv_14.INIT=16'h1000;
// @48:1453
  CFG4 un1_MasterReset_inv_17 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_371),
	.Y(un1_MasterReset_inv_17_1z)
);
defparam un1_MasterReset_inv_17.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_381),
	.Y(un1_MasterReset_inv_1z)
);
defparam un1_MasterReset_inv.INIT=16'h2000;
// @48:1453
  CFG4 un1_MasterReset_inv_2 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_381),
	.Y(un1_MasterReset_inv_2_1z)
);
defparam un1_MasterReset_inv_2.INIT=16'h4000;
// @48:1453
  CFG4 un1_MasterReset_inv_3 (
	.A(DacSetpointReadedAddressDac[0]),
	.B(DacSetpointReadedAddressDac[1]),
	.C(un1_MasterReset_inv_1_0),
	.D(N_383),
	.Y(un1_MasterReset_inv_3_1z)
);
defparam un1_MasterReset_inv_3.INIT=16'h4000;
// @48:1453
  CFG4 un1_DacSetpointReadAddressChannel_0_sqmuxa (
	.A(DacSetpointReadAddressChannel_0),
	.B(DacWriteNextState[0]),
	.C(domachine_i),
	.D(un3_dacsetpointreadaddresschannellt5),
	.Y(DacSetpointReadAddressChannel_lcry)
);
defparam un1_DacSetpointReadAddressChannel_0_sqmuxa.INIT=16'hFF7F;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastSpiXferComplete_Z),
	.B(SpiXferCompleteOut),
	.C(LastWriteDac_1z),
	.D(TP8_c),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h40FF;
// @48:1453
  CFG4 \DacWriteNextState_ns[7]  (
	.A(DacWriteNextState[15]),
	.B(DacWriteNextState[14]),
	.C(N_599),
	.D(N_594),
	.Y(DacWriteNextState_ns_7)
);
defparam \DacWriteNextState_ns[7] .INIT=16'hC0EA;
// @48:1453
  CFG4 \DacWriteNextState_ns[3]  (
	.A(DacWriteNextState[19]),
	.B(DacWriteNextState[18]),
	.C(N_599),
	.D(N_594),
	.Y(DacWriteNextState_ns_3)
);
defparam \DacWriteNextState_ns[3] .INIT=16'hC0EA;
// @48:1453
  CFG4 \DacWriteNextState_ns[10]  (
	.A(DacWriteNextState[12]),
	.B(DacWriteNextState[11]),
	.C(N_594),
	.D(N_599),
	.Y(DacWriteNextState_ns_10)
);
defparam \DacWriteNextState_ns[10] .INIT=16'hC0EA;
// @48:1453
  CFG4 \DacWriteNextState_ns[13]  (
	.A(DacWriteNextState[8]),
	.B(DacWriteNextState[9]),
	.C(N_599),
	.D(N_365),
	.Y(DacWriteNextState_ns_13)
);
defparam \DacWriteNextState_ns[13] .INIT=16'hA0EC;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5 Spi (
	.un1_DacWriteNextState_292_0_0_0_2(un1_DacWriteNextState_292_0_0_0_2),
	.un1_DacWriteNextState_292_0_0_0_6(un1_DacWriteNextState_292_0_0_0_6),
	.un1_DacWriteNextState_292_0_0_0_0(un1_DacWriteNextState_292_0_0_0_0),
	.un1_DacWriteNextState_292_0_0_0_18(un1_DacWriteNextState_292_0_0_0_18),
	.un1_DacWriteNextState_292_0_0_0_22(un1_DacWriteNextState_292_0_0_0_22),
	.DacFSetpointToWrite({DacFSetpointToWrite[23:18], N_3836, DacFSetpointToWrite[16:14], N_3835, DacFSetpointToWrite[12:0]}),
	.DacBSetpointToWrite(DacBSetpointToWrite[23:0]),
	.DacCSetpointToWrite(DacCSetpointToWrite[23:0]),
	.DacDSetpointToWrite(DacDSetpointToWrite[23:0]),
	.DacESetpointToWrite(DacESetpointToWrite[23:0]),
	.nCsA_c(nCsA_c[3:0]),
	.nCsE_c(nCsE_c[3:0]),
	.nCsD_c_3(nCsD_c_3),
	.nCsD_c_1(nCsD_c_1),
	.nCsD_c_0(nCsD_c_0),
	.nCsC_c_3(nCsC_c_3),
	.nCsC_c_1(nCsC_c_1),
	.nCsC_c_0(nCsC_c_0),
	.nCsB_c(nCsB_c[3:0]),
	.nCsF_c(nCsF_c[3:0]),
	.un1_DacWriteNextState_292_0_0(un1_DacWriteNextState_292_0_0[21:20]),
	.un1_DacWriteNextState_292_3_0_13(un1_DacWriteNextState_292_3_0_13),
	.un1_DacWriteNextState_292_3_0_10(un1_DacWriteNextState_292_3_0_10),
	.un1_DacWriteNextState_292_3_0_14(un1_DacWriteNextState_292_3_0_14),
	.un1_DacWriteNextState_292_3_0_9(un1_DacWriteNextState_292_3_0_9),
	.un1_DacWriteNextState_292_3_0_8(un1_DacWriteNextState_292_3_0_8),
	.un1_DacWriteNextState_292_3_0_7(un1_DacWriteNextState_292_3_0_7),
	.un1_DacWriteNextState_292_3_0_0(un1_DacWriteNextState_292_3_0_0),
	.un1_DacWriteNextState_292_3_0_4(un1_DacWriteNextState_292_3_0_4),
	.un1_DacWriteNextState_292_3_0_2(un1_DacWriteNextState_292_3_0_2),
	.un1_DacWriteNextState_292_3_0_3(un1_DacWriteNextState_292_3_0_3),
	.un1_DacWriteNextState_292_3_0_6(un1_DacWriteNextState_292_3_0_6),
	.un1_DacWriteNextState_293_0_0_0_8(un1_DacWriteNextState_293_0_0_0_8),
	.un1_DacWriteNextState_293_0_0_0_0(un1_DacWriteNextState_293_0_0_0_0),
	.un1_DacWriteNextState_293_0_0_0_4(un1_DacWriteNextState_293_0_0_0_4),
	.un1_DacWriteNextState_293_0_0_0_7(un1_DacWriteNextState_293_0_0_0_7),
	.un1_DacWriteNextState_293_0_0_0_1(un1_DacWriteNextState_293_0_0_0_1),
	.un1_DacWriteNextState_297_0_0_3(un1_DacWriteNextState_297_0_0_3),
	.un1_DacWriteNextState_297_0_0_14(un1_DacWriteNextState_297_0_0_14),
	.un1_DacWriteNextState_297_0_0_8(un1_DacWriteNextState_297_0_0_8),
	.un1_DacWriteNextState_297_0_0_7(un1_DacWriteNextState_297_0_0_7),
	.un1_DacWriteNextState_297_0_0_4(un1_DacWriteNextState_297_0_0_4),
	.un1_DacWriteNextState_297_0_0_2(un1_DacWriteNextState_297_0_0_2),
	.un1_DacWriteNextState_297_0_0_1(un1_DacWriteNextState_297_0_0_1),
	.un1_DacWriteNextState_297_0_0_0(un1_DacWriteNextState_297_0_0_0),
	.un1_DacWriteNextState_297_0_0_13(un1_DacWriteNextState_297_0_0_13),
	.un1_DacWriteNextState_296_0_0_4(un1_DacWriteNextState_296_0_0_4),
	.un1_DacWriteNextState_296_0_0_18(un1_DacWriteNextState_296_0_0_18),
	.un1_DacWriteNextState_296_0_0_12(un1_DacWriteNextState_296_0_0_12),
	.un1_DacWriteNextState_296_0_0_11(un1_DacWriteNextState_296_0_0_11),
	.un1_DacWriteNextState_296_0_0_10(un1_DacWriteNextState_296_0_0_10),
	.un1_DacWriteNextState_296_0_0_9(un1_DacWriteNextState_296_0_0_9),
	.un1_DacWriteNextState_296_0_0_8(un1_DacWriteNextState_296_0_0_8),
	.un1_DacWriteNextState_296_0_0_7(un1_DacWriteNextState_296_0_0_7),
	.un1_DacWriteNextState_296_0_0_5(un1_DacWriteNextState_296_0_0_5),
	.un1_DacWriteNextState_296_0_0_0(un1_DacWriteNextState_296_0_0_0),
	.un1_DacWriteNextState_296_0_0_16(un1_DacWriteNextState_296_0_0_16),
	.un1_DacWriteNextState_295_0_0_0_0(un1_DacWriteNextState_295_0_0_0_0),
	.un1_DacWriteNextState_295_0_0_0_1(un1_DacWriteNextState_295_0_0_0_1),
	.un1_DacWriteNextState_295_0_0_0_4(un1_DacWriteNextState_295_0_0_0_4),
	.un1_DacWriteNextState_294_0_0_0_12(un1_DacWriteNextState_294_0_0_0_12),
	.un1_DacWriteNextState_294_0_0_0_10(un1_DacWriteNextState_294_0_0_0_10),
	.un1_DacWriteNextState_294_0_0_0_8(un1_DacWriteNextState_294_0_0_0_8),
	.un1_DacWriteNextState_294_0_0_0_0(un1_DacWriteNextState_294_0_0_0_0),
	.un1_DacWriteNextState_294_0_0_0_5(un1_DacWriteNextState_294_0_0_0_5),
	.un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2_0(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2_0),
	.un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2_0(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2_0),
	.un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2_0(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2_0),
	.un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1_0(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1_0),
	.un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1_0(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1_0),
	.un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1_0(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1_0),
	.un1_DacWriteNextState_293_0_0(un1_DacWriteNextState_293_0_0[16:10]),
	.un1_DacWriteNextState_294_0_0_14(un1_DacWriteNextState_294_0_0_14),
	.un1_DacWriteNextState_294_0_0_8(un1_DacWriteNextState_294_0_0_8),
	.un1_DacWriteNextState_294_0_0_7(un1_DacWriteNextState_294_0_0_7),
	.un1_DacWriteNextState_294_0_0_5(un1_DacWriteNextState_294_0_0_5),
	.un1_DacWriteNextState_294_0_0_3(un1_DacWriteNextState_294_0_0_3),
	.un1_DacWriteNextState_294_0_0_0_d0(un1_DacWriteNextState_294_0_0_0_d0),
	.un1_DacWriteNextState_295_0_0_2(un1_DacWriteNextState_295_0_0_2),
	.un1_DacWriteNextState_295_0_0_14(un1_DacWriteNextState_295_0_0_14),
	.un1_DacWriteNextState_295_0_0_8(un1_DacWriteNextState_295_0_0_8),
	.un1_DacWriteNextState_295_0_0_7(un1_DacWriteNextState_295_0_0_7),
	.un1_DacWriteNextState_295_0_0_6(un1_DacWriteNextState_295_0_0_6),
	.un1_DacWriteNextState_295_0_0_4(un1_DacWriteNextState_295_0_0_4),
	.un1_DacWriteNextState_295_0_0_1(un1_DacWriteNextState_295_0_0_1),
	.un1_DacWriteNextState_295_0_0_0_d0(un1_DacWriteNextState_295_0_0_0_d0),
	.StateOut_23_i_a2_i_o2_RNIJUG54_0(StateOut_23_i_a2_i_o2_RNIJUG54_0),
	.StateOut_23_i_a2_i_o2_RNIO9P54_0(StateOut_23_i_a2_i_o2_RNIO9P54_0),
	.StateOut_23_i_a2_i_o2_RNI20AM3_0(StateOut_23_i_a2_i_o2_RNI20AM3_0),
	.StateOut_23_i_a2_i_o2_RNI7BIM3_0(StateOut_23_i_a2_i_o2_RNI7BIM3_0),
	.StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1_0(StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1_0),
	.StateOut_23_i_a2_i_o2_RNICMQM3_0(StateOut_23_i_a2_i_o2_RNICMQM3_0),
	.DacWriteNextState_ns_5(DacWriteNextState_ns_5),
	.DacWriteNextState_ns_20(DacWriteNextState_ns_20),
	.DacWriteNextState_ns_0(DacWriteNextState_ns_0),
	.DacWriteNextState_ns_14(DacWriteNextState_ns_14),
	.DacWriteNextState_ns_18(DacWriteNextState_ns_18),
	.DacWriteNextState_ns_i_i_0_0(DacWriteNextState_ns_i_i_0_0),
	.DacWriteNextState_ns_i_i_0_5(DacWriteNextState_ns_i_i_0_5),
	.StateOut_23_0(StateOut_23_0),
	.DacSetpoints_0_1({DacSetpoints_0_1[23:18], N_3839, DacSetpoints_0_1[16], N_3838, DacSetpoints_0_1[14:7], N_3837, DacSetpoints_0_1[5]}),
	.DacSetpoints_0_0({DacSetpoints_0_0[23:18], N_3842, DacSetpoints_0_0[16], N_3841, DacSetpoints_0_0[14:7], N_3840, DacSetpoints_0_0[5]}),
	.DacSetpoints_1_1_5(DacSetpoints_1_1_5),
	.DacSetpoints_1_1_7(DacSetpoints_1_1_7),
	.DacSetpoints_1_1_8(DacSetpoints_1_1_8),
	.DacSetpoints_1_1_9(DacSetpoints_1_1_9),
	.DacSetpoints_1_1_10(DacSetpoints_1_1_10),
	.DacSetpoints_1_1_12(DacSetpoints_1_1_12),
	.DacSetpoints_1_1_18(DacSetpoints_1_1_18),
	.DacSetpoints_1_1_19(DacSetpoints_1_1_19),
	.DacSetpoints_1_1_16(DacSetpoints_1_1_16),
	.DacSetpoints_1_1_0(DacSetpoints_1_1_0),
	.DacSetpoints_1_1_15(DacSetpoints_1_1_15),
	.DacSetpoints_1_1_4(DacSetpoints_1_1_4),
	.DacSetpoints_1_1_6(DacSetpoints_1_1_6),
	.DacSetpoints_1_0_5(DacSetpoints_1_0_5),
	.DacSetpoints_1_0_7(DacSetpoints_1_0_7),
	.DacSetpoints_1_0_8(DacSetpoints_1_0_8),
	.DacSetpoints_1_0_9(DacSetpoints_1_0_9),
	.DacSetpoints_1_0_10(DacSetpoints_1_0_10),
	.DacSetpoints_1_0_12(DacSetpoints_1_0_12),
	.DacSetpoints_1_0_18(DacSetpoints_1_0_18),
	.DacSetpoints_1_0_19(DacSetpoints_1_0_19),
	.DacSetpoints_1_0_16(DacSetpoints_1_0_16),
	.DacSetpoints_1_0_0(DacSetpoints_1_0_0),
	.DacSetpoints_1_0_15(DacSetpoints_1_0_15),
	.DacSetpoints_1_0_4(DacSetpoints_1_0_4),
	.DacSetpoints_1_0_6(DacSetpoints_1_0_6),
	.DacSetpoints_5_1({DacSetpoints_5_1[23:18], N_3844, DacSetpoints_5_1[16:14], N_3843, DacSetpoints_5_1[12:0]}),
	.DacSetpoints_5_0({DacSetpoints_5_0[23:18], N_3846, DacSetpoints_5_0[16:14], N_3845, DacSetpoints_5_0[12:0]}),
	.DacSetpoints_3_1_15(DacSetpoints_3_1_15),
	.DacSetpoints_3_1_6(DacSetpoints_3_1_6),
	.DacSetpoints_3_1_9(DacSetpoints_3_1_9),
	.DacSetpoints_3_1_11(DacSetpoints_3_1_11),
	.DacSetpoints_3_1_14(DacSetpoints_3_1_14),
	.DacSetpoints_3_1_20(DacSetpoints_3_1_20),
	.DacSetpoints_3_1_5(DacSetpoints_3_1_5),
	.DacSetpoints_3_1_0(DacSetpoints_3_1_0),
	.DacSetpoints_3_1_17(DacSetpoints_3_1_17),
	.DacSetpoints_3_1_7(DacSetpoints_3_1_7),
	.DacSetpoints_3_1_8(DacSetpoints_3_1_8),
	.DacSetpoints_3_1_10(DacSetpoints_3_1_10),
	.DacSetpoints_3_1_12(DacSetpoints_3_1_12),
	.DacSetpoints_3_1_21(DacSetpoints_3_1_21),
	.DacSetpoints_3_0_15(DacSetpoints_3_0_15),
	.DacSetpoints_3_0_6(DacSetpoints_3_0_6),
	.DacSetpoints_3_0_9(DacSetpoints_3_0_9),
	.DacSetpoints_3_0_11(DacSetpoints_3_0_11),
	.DacSetpoints_3_0_14(DacSetpoints_3_0_14),
	.DacSetpoints_3_0_20(DacSetpoints_3_0_20),
	.DacSetpoints_3_0_5(DacSetpoints_3_0_5),
	.DacSetpoints_3_0_0(DacSetpoints_3_0_0),
	.DacSetpoints_3_0_17(DacSetpoints_3_0_17),
	.DacSetpoints_3_0_7(DacSetpoints_3_0_7),
	.DacSetpoints_3_0_8(DacSetpoints_3_0_8),
	.DacSetpoints_3_0_10(DacSetpoints_3_0_10),
	.DacSetpoints_3_0_12(DacSetpoints_3_0_12),
	.DacSetpoints_3_0_21(DacSetpoints_3_0_21),
	.DacSetpoints_4_1_17(DacSetpoints_4_1_17),
	.DacSetpoints_4_1_10(DacSetpoints_4_1_10),
	.DacSetpoints_4_1_11(DacSetpoints_4_1_11),
	.DacSetpoints_4_1_12(DacSetpoints_4_1_12),
	.DacSetpoints_4_1_13(DacSetpoints_4_1_13),
	.DacSetpoints_4_1_14(DacSetpoints_4_1_14),
	.DacSetpoints_4_1_16(DacSetpoints_4_1_16),
	.DacSetpoints_4_1_23(DacSetpoints_4_1_23),
	.DacSetpoints_4_1_1(DacSetpoints_4_1_1),
	.DacSetpoints_4_1_7(DacSetpoints_4_1_7),
	.DacSetpoints_4_1_4(DacSetpoints_4_1_4),
	.DacSetpoints_4_1_0(DacSetpoints_4_1_0),
	.DacSetpoints_4_1_22(DacSetpoints_4_1_22),
	.DacSetpoints_4_1_19(DacSetpoints_4_1_19),
	.DacSetpoints_4_1_9(DacSetpoints_4_1_9),
	.DacSetpoints_4_1_6(DacSetpoints_4_1_6),
	.DacSetpoints_4_1_8(DacSetpoints_4_1_8),
	.DacSetpoints_4_0_17(DacSetpoints_4_0_17),
	.DacSetpoints_4_0_10(DacSetpoints_4_0_10),
	.DacSetpoints_4_0_11(DacSetpoints_4_0_11),
	.DacSetpoints_4_0_12(DacSetpoints_4_0_12),
	.DacSetpoints_4_0_13(DacSetpoints_4_0_13),
	.DacSetpoints_4_0_14(DacSetpoints_4_0_14),
	.DacSetpoints_4_0_16(DacSetpoints_4_0_16),
	.DacSetpoints_4_0_23(DacSetpoints_4_0_23),
	.DacSetpoints_4_0_1(DacSetpoints_4_0_1),
	.DacSetpoints_4_0_7(DacSetpoints_4_0_7),
	.DacSetpoints_4_0_4(DacSetpoints_4_0_4),
	.DacSetpoints_4_0_0(DacSetpoints_4_0_0),
	.DacSetpoints_4_0_22(DacSetpoints_4_0_22),
	.DacSetpoints_4_0_19(DacSetpoints_4_0_19),
	.DacSetpoints_4_0_9(DacSetpoints_4_0_9),
	.DacSetpoints_4_0_6(DacSetpoints_4_0_6),
	.DacSetpoints_4_0_8(DacSetpoints_4_0_8),
	.DacSetpoints_2_1_8(DacSetpoints_2_1_8),
	.DacSetpoints_2_1_9(DacSetpoints_2_1_9),
	.DacSetpoints_2_1_12(DacSetpoints_2_1_12),
	.DacSetpoints_2_1_14(DacSetpoints_2_1_14),
	.DacSetpoints_2_1_16(DacSetpoints_2_1_16),
	.DacSetpoints_2_1_19(DacSetpoints_2_1_19),
	.DacSetpoints_2_1_22(DacSetpoints_2_1_22),
	.DacSetpoints_2_1_23(DacSetpoints_2_1_23),
	.DacSetpoints_2_1_7(DacSetpoints_2_1_7),
	.DacSetpoints_2_1_4(DacSetpoints_2_1_4),
	.DacSetpoints_2_1_3(DacSetpoints_2_1_3),
	.DacSetpoints_2_1_21(DacSetpoints_2_1_21),
	.DacSetpoints_2_1_13(DacSetpoints_2_1_13),
	.DacSetpoints_2_1_11(DacSetpoints_2_1_11),
	.DacSetpoints_2_1_0(DacSetpoints_2_1_0),
	.DacSetpoints_2_1_10(DacSetpoints_2_1_10),
	.DacSetpoints_2_0_8(DacSetpoints_2_0_8),
	.DacSetpoints_2_0_9(DacSetpoints_2_0_9),
	.DacSetpoints_2_0_12(DacSetpoints_2_0_12),
	.DacSetpoints_2_0_14(DacSetpoints_2_0_14),
	.DacSetpoints_2_0_16(DacSetpoints_2_0_16),
	.DacSetpoints_2_0_19(DacSetpoints_2_0_19),
	.DacSetpoints_2_0_22(DacSetpoints_2_0_22),
	.DacSetpoints_2_0_23(DacSetpoints_2_0_23),
	.DacSetpoints_2_0_7(DacSetpoints_2_0_7),
	.DacSetpoints_2_0_4(DacSetpoints_2_0_4),
	.DacSetpoints_2_0_3(DacSetpoints_2_0_3),
	.DacSetpoints_2_0_21(DacSetpoints_2_0_21),
	.DacSetpoints_2_0_13(DacSetpoints_2_0_13),
	.DacSetpoints_2_0_11(DacSetpoints_2_0_11),
	.DacSetpoints_2_0_0(DacSetpoints_2_0_0),
	.DacSetpoints_2_0_10(DacSetpoints_2_0_10),
	.DacWriteNextState(DacWriteNextState[20:0]),
	.DacSetpoints_5_3({DacSetpoints_5_3[23:18], N_3848, DacSetpoints_5_3[16:14], N_3847, DacSetpoints_5_3[12:0]}),
	.DacSetpoints_5_2({DacSetpoints_5_2[23:18], N_3850, DacSetpoints_5_2[16:14], N_3849, DacSetpoints_5_2[12:0]}),
	.DacSetpoints_0_3_11(DacSetpoints_0_3_11),
	.DacSetpoints_0_3_16(DacSetpoints_0_3_16),
	.DacSetpoints_0_3_14(DacSetpoints_0_3_14),
	.DacSetpoints_0_3_2(DacSetpoints_0_3_2),
	.DacSetpoints_0_3_0(DacSetpoints_0_3_0),
	.DacSetpoints_0_3_13(DacSetpoints_0_3_13),
	.DacSetpoints_0_3_15(DacSetpoints_0_3_15),
	.DacSetpoints_0_3_18(DacSetpoints_0_3_18),
	.DacSetpoints_0_2_11(DacSetpoints_0_2_11),
	.DacSetpoints_0_2_16(DacSetpoints_0_2_16),
	.DacSetpoints_0_2_14(DacSetpoints_0_2_14),
	.DacSetpoints_0_2_2(DacSetpoints_0_2_2),
	.DacSetpoints_0_2_0(DacSetpoints_0_2_0),
	.DacSetpoints_0_2_13(DacSetpoints_0_2_13),
	.DacSetpoints_0_2_15(DacSetpoints_0_2_15),
	.DacSetpoints_0_2_18(DacSetpoints_0_2_18),
	.DacSetpoints_3_3_14(DacSetpoints_3_3_14),
	.DacSetpoints_3_3_1(DacSetpoints_3_3_1),
	.DacSetpoints_3_3_3(DacSetpoints_3_3_3),
	.DacSetpoints_3_3_4(DacSetpoints_3_3_4),
	.DacSetpoints_3_3_5(DacSetpoints_3_3_5),
	.DacSetpoints_3_3_6(DacSetpoints_3_3_6),
	.DacSetpoints_3_3_13(DacSetpoints_3_3_13),
	.DacSetpoints_3_3_15(DacSetpoints_3_3_15),
	.DacSetpoints_3_3_18(DacSetpoints_3_3_18),
	.DacSetpoints_3_3_20(DacSetpoints_3_3_20),
	.DacSetpoints_3_3_21(DacSetpoints_3_3_21),
	.DacSetpoints_3_3_22(DacSetpoints_3_3_22),
	.DacSetpoints_3_3_0(DacSetpoints_3_3_0),
	.DacSetpoints_3_3_16(DacSetpoints_3_3_16),
	.DacSetpoints_3_3_7(DacSetpoints_3_3_7),
	.DacSetpoints_3_3_2(DacSetpoints_3_3_2),
	.DacSetpoints_3_3_19(DacSetpoints_3_3_19),
	.DacSetpoints_3_3_23(DacSetpoints_3_3_23),
	.DacSetpoints_3_2_14(DacSetpoints_3_2_14),
	.DacSetpoints_3_2_1(DacSetpoints_3_2_1),
	.DacSetpoints_3_2_3(DacSetpoints_3_2_3),
	.DacSetpoints_3_2_4(DacSetpoints_3_2_4),
	.DacSetpoints_3_2_5(DacSetpoints_3_2_5),
	.DacSetpoints_3_2_6(DacSetpoints_3_2_6),
	.DacSetpoints_3_2_13(DacSetpoints_3_2_13),
	.DacSetpoints_3_2_15(DacSetpoints_3_2_15),
	.DacSetpoints_3_2_18(DacSetpoints_3_2_18),
	.DacSetpoints_3_2_20(DacSetpoints_3_2_20),
	.DacSetpoints_3_2_21(DacSetpoints_3_2_21),
	.DacSetpoints_3_2_22(DacSetpoints_3_2_22),
	.DacSetpoints_3_2_0(DacSetpoints_3_2_0),
	.DacSetpoints_3_2_16(DacSetpoints_3_2_16),
	.DacSetpoints_3_2_7(DacSetpoints_3_2_7),
	.DacSetpoints_3_2_2(DacSetpoints_3_2_2),
	.DacSetpoints_3_2_19(DacSetpoints_3_2_19),
	.DacSetpoints_3_2_23(DacSetpoints_3_2_23),
	.DacSetpoints_4_3_9(DacSetpoints_4_3_9),
	.DacSetpoints_4_3_17(DacSetpoints_4_3_17),
	.DacSetpoints_4_3_22(DacSetpoints_4_3_22),
	.DacSetpoints_4_3_8(DacSetpoints_4_3_8),
	.DacSetpoints_4_3_2(DacSetpoints_4_3_2),
	.DacSetpoints_4_3_5(DacSetpoints_4_3_5),
	.DacSetpoints_4_3_15(DacSetpoints_4_3_15),
	.DacSetpoints_4_3_18(DacSetpoints_4_3_18),
	.DacSetpoints_4_3_20(DacSetpoints_4_3_20),
	.DacSetpoints_4_3_21(DacSetpoints_4_3_21),
	.DacSetpoints_4_3_3(DacSetpoints_4_3_3),
	.DacSetpoints_4_3_16(DacSetpoints_4_3_16),
	.DacSetpoints_4_3_23(DacSetpoints_4_3_23),
	.DacSetpoints_4_3_1(DacSetpoints_4_3_1),
	.DacSetpoints_4_3_7(DacSetpoints_4_3_7),
	.DacSetpoints_4_3_4(DacSetpoints_4_3_4),
	.DacSetpoints_4_3_0(DacSetpoints_4_3_0),
	.DacSetpoints_4_3_19(DacSetpoints_4_3_19),
	.DacSetpoints_4_3_6(DacSetpoints_4_3_6),
	.DacSetpoints_4_2_9(DacSetpoints_4_2_9),
	.DacSetpoints_4_2_17(DacSetpoints_4_2_17),
	.DacSetpoints_4_2_22(DacSetpoints_4_2_22),
	.DacSetpoints_4_2_8(DacSetpoints_4_2_8),
	.DacSetpoints_4_2_2(DacSetpoints_4_2_2),
	.DacSetpoints_4_2_5(DacSetpoints_4_2_5),
	.DacSetpoints_4_2_15(DacSetpoints_4_2_15),
	.DacSetpoints_4_2_18(DacSetpoints_4_2_18),
	.DacSetpoints_4_2_20(DacSetpoints_4_2_20),
	.DacSetpoints_4_2_21(DacSetpoints_4_2_21),
	.DacSetpoints_4_2_3(DacSetpoints_4_2_3),
	.DacSetpoints_4_2_16(DacSetpoints_4_2_16),
	.DacSetpoints_4_2_23(DacSetpoints_4_2_23),
	.DacSetpoints_4_2_1(DacSetpoints_4_2_1),
	.DacSetpoints_4_2_7(DacSetpoints_4_2_7),
	.DacSetpoints_4_2_4(DacSetpoints_4_2_4),
	.DacSetpoints_4_2_0(DacSetpoints_4_2_0),
	.DacSetpoints_4_2_19(DacSetpoints_4_2_19),
	.DacSetpoints_4_2_6(DacSetpoints_4_2_6),
	.DacSetpoints_2_3_16(DacSetpoints_2_3_16),
	.DacSetpoints_2_3_19(DacSetpoints_2_3_19),
	.DacSetpoints_2_3_23(DacSetpoints_2_3_23),
	.DacSetpoints_2_3_7(DacSetpoints_2_3_7),
	.DacSetpoints_2_3_4(DacSetpoints_2_3_4),
	.DacSetpoints_2_3_3(DacSetpoints_2_3_3),
	.DacSetpoints_2_3_21(DacSetpoints_2_3_21),
	.DacSetpoints_2_3_0(DacSetpoints_2_3_0),
	.DacSetpoints_2_2_16(DacSetpoints_2_2_16),
	.DacSetpoints_2_2_19(DacSetpoints_2_2_19),
	.DacSetpoints_2_2_23(DacSetpoints_2_2_23),
	.DacSetpoints_2_2_7(DacSetpoints_2_2_7),
	.DacSetpoints_2_2_4(DacSetpoints_2_2_4),
	.DacSetpoints_2_2_3(DacSetpoints_2_2_3),
	.DacSetpoints_2_2_21(DacSetpoints_2_2_21),
	.DacSetpoints_2_2_0(DacSetpoints_2_2_0),
	.DacSetpoints_1_3_12(DacSetpoints_1_3_12),
	.DacSetpoints_1_3_19(DacSetpoints_1_3_19),
	.DacSetpoints_1_3_16(DacSetpoints_1_3_16),
	.DacSetpoints_1_3_0(DacSetpoints_1_3_0),
	.DacSetpoints_1_3_15(DacSetpoints_1_3_15),
	.DacSetpoints_1_2_12(DacSetpoints_1_2_12),
	.DacSetpoints_1_2_19(DacSetpoints_1_2_19),
	.DacSetpoints_1_2_16(DacSetpoints_1_2_16),
	.DacSetpoints_1_2_0(DacSetpoints_1_2_0),
	.DacSetpoints_1_2_15(DacSetpoints_1_2_15),
	.DacWriteNextState_rep_4(DacWriteNextState_rep_4),
	.DacWriteNextState_rep_0(DacWriteNextState_rep_0),
	.DacASetpointToWrite(DacASetpointToWrite[23:0]),
	.N_4117_i(N_4117_i),
	.N_4124_i(N_4124_i),
	.N_217_i(N_217_i),
	.N_242_i(N_242_i),
	.N_271_i(N_271_i),
	.N_317_i(N_317_i),
	.N_315_i(N_315_i),
	.N_324_i(N_324_i),
	.N_347_i(N_347_i),
	.N_344_i(N_344_i),
	.N_341_i(N_341_i),
	.SpiRst_4(SpiRst_0),
	.N_4128_i(N_4128_i),
	.N_337_i(N_337_i),
	.N_335_i(N_335_i),
	.SpiRst_3(SpiRst_1),
	.N_4130_i(N_4130_i),
	.N_368_i(N_368_i),
	.N_366_i(N_366_i),
	.N_364_i(N_364_i),
	.SpiRst_2(SpiRst_2),
	.N_321_i(N_321_i),
	.N_319_i(N_319_i),
	.N_4251_i(N_4251_i),
	.N_356_i(N_356_i),
	.N_354_i(N_354_i),
	.N_4129_i(N_4129_i),
	.N_350_i(N_350_i),
	.SpiRst_1(SpiRst_3),
	.N_333_i(N_333_i),
	.N_330_i(N_330_i),
	.N_327_i(N_327_i),
	.SpiRst_0(SpiRst_4),
	.N_4122_i(N_4122_i),
	.N_4121_i(N_4121_i),
	.N_4120_i(N_4120_i),
	.N_4119_i(N_4119_i),
	.N_4118_i(N_4118_i),
	.N_4232_i(N_4232_i),
	.N_5238(N_5238),
	.N_4127_i(N_4127_i),
	.N_4126_i(N_4126_i),
	.N_4125_i(N_4125_i),
	.N_4123_i(N_4123_i),
	.N_222_i(N_222_i),
	.N_220_i(N_220_i),
	.N_215_i(N_215_i),
	.N_213_i(N_213_i),
	.N_211_i(N_211_i),
	.N_209_i(N_209_i),
	.N_207_i(N_207_i),
	.N_205_i(N_205_i),
	.N_203_i(N_203_i),
	.N_236_i(N_236_i),
	.N_234_i(N_234_i),
	.N_226_i(N_226_i),
	.N_224_i(N_224_i),
	.N_229_i(N_229_i),
	.N_249_i(N_249_i),
	.N_247_i(N_247_i),
	.N_245_i(N_245_i),
	.N_240_i(N_240_i),
	.N_238_i(N_238_i),
	.N_269_i(N_269_i),
	.N_267_i(N_267_i),
	.N_265_i(N_265_i),
	.N_263_i(N_263_i),
	.N_261_i(N_261_i),
	.N_259_i(N_259_i),
	.N_4611_i(N_4611_i),
	.N_277_i(N_277_i),
	.N_275_i(N_275_i),
	.N_273_i(N_273_i),
	.N_292_i(N_292_i),
	.N_290_i(N_290_i),
	.N_288_i(N_288_i),
	.N_274_i_1z(N_274_i),
	.N_4613_i_1z(N_4613_i),
	.N_300_i(N_300_i),
	.N_276_i_1z(N_276_i),
	.N_2171(N_2171),
	.N_4612(N_4612),
	.N_2160(N_2160),
	.N_2686(N_2686),
	.N_244(N_244),
	.N_235(N_235),
	.N_233(N_233),
	.N_227(N_227),
	.N_225(N_225),
	.N_375_i(N_375_i),
	.N_376_i(N_376_i),
	.N_377_i(N_377_i),
	.N_378_i(N_378_i),
	.N_4131(N_4131),
	.N_4840(N_4840),
	.N_5144(N_5144),
	.N_5158(N_5158),
	.N_5243(N_5243),
	.N_5219(N_5219),
	.N_5293(N_5293),
	.N_5269(N_5269),
	.N_5291(N_5291),
	.N_5267(N_5267),
	.N_5124(N_5124),
	.N_5197(N_5197),
	.N_5173(N_5173),
	.N_5245(N_5245),
	.N_5221(N_5221),
	.N_5195(N_5195),
	.N_5171(N_5171),
	.N_5280(N_5280),
	.N_5256(N_5256),
	.N_5198(N_5198),
	.N_5174(N_5174),
	.N_5118(N_5118),
	.N_5135(N_5135),
	.N_5186(N_5186),
	.N_5163(N_5163),
	.N_5282(N_5282),
	.N_5258(N_5258),
	.N_5117(N_5117),
	.N_5185(N_5185),
	.N_5162(N_5162),
	.N_5200(N_5200),
	.N_5176(N_5176),
	.N_5278(N_5278),
	.N_5254(N_5254),
	.N_5277(N_5277),
	.N_5253(N_5253),
	.N_5148(N_5148),
	.N_5147(N_5147),
	.N_5127(N_5127),
	.N_5128(N_5128),
	.N_5276(N_5276),
	.N_5252(N_5252),
	.N_5279(N_5279),
	.N_5255(N_5255),
	.N_5234(N_5234),
	.N_5210(N_5210),
	.N_5233(N_5233),
	.N_5209(N_5209),
	.N_5230(N_5230),
	.N_5206(N_5206),
	.N_5181(N_5181),
	.N_5160(N_5160),
	.N_5249(N_5249),
	.N_5225(N_5225),
	.N_5126(N_5126),
	.N_5228(N_5228),
	.N_5204(N_5204),
	.N_5116(N_5116),
	.N_5235(N_5235),
	.N_5211(N_5211),
	.N_5137(N_5137),
	.N_5139(N_5139),
	.N_5182(N_5182),
	.N_5161(N_5161),
	.N_5231(N_5231),
	.N_5207(N_5207),
	.N_5140(N_5140),
	.N_5136(N_5136),
	.N_5246(N_5246),
	.N_5222(N_5222),
	.N_5146(N_5146),
	.N_5138(N_5138),
	.N_5229(N_5229),
	.N_5205(N_5205),
	.N_5288(N_5288),
	.N_5156(N_5156),
	.N_5286(N_5286),
	.N_5193(N_5193),
	.N_5155(N_5155),
	.N_5237(N_5237),
	.N_5153(N_5153),
	.N_5157(N_5157),
	.N_5202(N_5202),
	.N_5191(N_5191),
	.N_5134(N_5134),
	.N_5154(N_5154),
	.N_5239(N_5239),
	.N_5285(N_5285),
	.N_5284(N_5284),
	.N_5130(N_5130),
	.N_5240(N_5240),
	.N_5190(N_5190),
	.N_5188(N_5188),
	.N_5298(N_5298),
	.N_5236(N_5236),
	.N_5289(N_5289),
	.N_5131(N_5131),
	.N_5290(N_5290),
	.N_5241(N_5241),
	.N_5250(N_5250),
	.N_5189(N_5189),
	.N_5242(N_5242),
	.N_5287(N_5287),
	.N_5133(N_5133),
	.N_5132(N_5132),
	.N_5192(N_5192),
	.N_5194(N_5194),
	.N_599(N_599),
	.N_594(N_594),
	.DacCSetpointWritten(DacCSetpointWritten),
	.DacFSetpointWritten(DacFSetpointWritten),
	.un1_DacWriteNextState_184_1(un1_DacWriteNextState_184_1),
	.DacASetpointWritten(DacASetpointWritten),
	.DacBSetpointWritten(DacBSetpointWritten),
	.DacDSetpointWritten(DacDSetpointWritten),
	.DacESetpointWritten(DacESetpointWritten),
	.N_4978(N_4978),
	.SpiRst(SpiRst_Z),
	.un1_MasterReset_i_a2_1z(un1_MasterReset_i_a2),
	.N_567(N_567),
	.N_379(N_379),
	.N_379_2(N_379_2),
	.N_572(N_572),
	.un1_MasterReset_inv_1_0(un1_MasterReset_inv_1_0),
	.shot_i(shot_i),
	.domachine_i(domachine_i),
	.N_431_i(N_431_i),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.TP6_c(TP6_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.TP7_c(TP7_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 (
  DacBSetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  SpiRst,
  SpiXferCompleteOut,
  SckB_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  N_4974_i_i,
  MosiB_c,
  N_4974_i_rs,
  N_5071_set,
  N_5071_i,
  un1_rst_1_i_i_a2_1z
)
;
input [23:0] DacBSetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckB_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output N_4974_i_i ;
output MosiB_c ;
input N_4974_i_rs ;
input N_5071_set ;
output N_5071_i ;
output un1_rst_1_i_i_a2_1z ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckB_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire N_4974_i_i ;
wire MosiB_c ;
wire N_4974_i_rs ;
wire N_5071_set ;
wire N_5071_i ;
wire un1_rst_1_i_i_a2_1z ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:1] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire MosiB_crs ;
wire VCC ;
wire Mosi_i_7_i_m2_i_m2_Z ;
wire GND ;
wire N_151_i ;
wire N_4115_i ;
wire XferComplete_ice_0 ;
wire N_157_i ;
wire N_154_i ;
wire un6_clkdiv_cry_3_S_0 ;
wire un6_clkdiv_cry_1_S_0 ;
wire un6_clkdiv_s_1_363_FCO ;
wire un6_clkdiv_s_1_363_S ;
wire un6_clkdiv_s_1_363_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_0 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_0 ;
wire un6_clkdiv_cry_2_Y_0 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_0 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_0 ;
wire un6_clkdiv_cry_4_Y_0 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_0 ;
wire un6_clkdiv_cry_5_Y_0 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_0 ;
wire un6_clkdiv_cry_6_Y_0 ;
wire un6_clkdiv_s_8_FCO_0 ;
wire un6_clkdiv_s_8_S_0 ;
wire un6_clkdiv_s_8_Y_0 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_0 ;
wire un6_clkdiv_cry_7_Y_0 ;
wire Mosi_i_3_23_i_m2_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_i_m2_1_wmux_0_S_0 ;
wire Mosi_i_3_23_i_m2_i_m2_1_wmux_0_Y_0 ;
wire N_640 ;
wire N_641 ;
wire Mosi_i_3_23_i_m2_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_i_m2_1_wmux_S_0 ;
wire N_634 ;
wire N_637 ;
wire Mosi_i_3_5_i_m2_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_i_m2_1_wmux_0_S_0 ;
wire Mosi_i_3_5_i_m2_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_i_m2_1_wmux_S_0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_wmux_3_FCO ;
wire Mosi_i_3_18_i_m2_i_m2_2_wmux_3_S ;
wire N_650 ;
wire Mosi_i_3_18_i_m2_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_wmux_2_S ;
wire Mosi_i_3_18_i_m2_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_wmux_1_S ;
wire Mosi_i_3_18_i_m2_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_i_m2_2_wmux_0_S ;
wire Mosi_i_3_18_i_m2_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_0_wmux_S ;
wire N_603 ;
wire un3_clkdivlto8_3_1_Z ;
wire un3_clkdivlto8_3_Z ;
wire Mosi_i_3_23_i_m2_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_i_m2_2_1 ;
wire Mosi_i_3_21_i_m2_i_m2_1_0 ;
wire N_5374 ;
wire N_586 ;
wire un3_clkdivlto8_0_0_Z ;
wire Sck_i_0_i_0_o2_1_Z ;
wire N_611 ;
wire N_640_1 ;
wire N_634_2 ;
wire N_613 ;
wire N_880 ;
wire N_584 ;
wire N_630 ;
wire N_631 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIK4F (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIK4F.INIT=2'h1;
  CFG1 un1_rst_1_i_i_a2_RNI8504 (
	.A(un1_rst_1_i_i_a2_1z),
	.Y(N_5071_i)
);
defparam un1_rst_1_i_i_a2_RNI8504.INIT=2'h1;
  CFG3 Mosi_i_RNIOJDG (
	.A(N_5071_set),
	.B(N_4974_i_rs),
	.C(MosiB_crs),
	.Y(MosiB_c)
);
defparam Mosi_i_RNIOJDG.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiB_crs),
	.ADn(VCC),
	.ALn(N_4974_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_i_m2_i_m2_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_151_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckB_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4115_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_157_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_154_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacBSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_363 (
	.FCO(un6_clkdiv_s_1_363_FCO),
	.S(un6_clkdiv_s_1_363_S),
	.Y(un6_clkdiv_s_1_363_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_363.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_0),
	.Y(un6_clkdiv_cry_1_Y_0),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_363_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_0),
	.Y(un6_clkdiv_cry_2_Y_0),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_0),
	.Y(un6_clkdiv_cry_3_Y_0),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_0),
	.Y(un6_clkdiv_cry_4_Y_0),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_0),
	.Y(un6_clkdiv_cry_5_Y_0),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_0),
	.Y(un6_clkdiv_cry_6_Y_0),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_0),
	.S(un6_clkdiv_s_8_S_0),
	.Y(un6_clkdiv_s_8_Y_0),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_0),
	.Y(un6_clkdiv_cry_7_Y_0),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_i_m2_1_wmux_0_S_0),
	.Y(Mosi_i_3_23_i_m2_i_m2_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[3]),
	.C(N_640),
	.D(N_641),
	.A(Mosi_i_3_23_i_m2_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_i_m2_1_wmux_S_0),
	.Y(Mosi_i_3_23_i_m2_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_634),
	.D(N_637),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_i_m2_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_i_m2_1_wmux_0_S_0),
	.Y(N_637),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_i_m2_1_wmux_S_0),
	.Y(Mosi_i_3_5_i_m2_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_i_m2_2_wmux_3_FCO),
	.S(Mosi_i_3_18_i_m2_i_m2_2_wmux_3_S),
	.Y(N_650),
	.B(Mosi_i_3_18_i_m2_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_i_m2_2_wmux_2_S),
	.Y(Mosi_i_3_18_i_m2_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_i_m2_2_wmux_1_S),
	.Y(Mosi_i_3_18_i_m2_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_i_m2_2_wmux_0_S),
	.Y(Mosi_i_3_18_i_m2_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_i_m2_2_0_wmux_S),
	.Y(Mosi_i_3_18_i_m2_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_i_m2_2_0_wmux.INIT=20'h0FA44;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_0_o2[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.Y(N_603)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_0_o2[0] .INIT=8'hFE;
// @37:114
  CFG4 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[3]),
	.B(un3_clkdivlto8_3_1_Z),
	.C(ClkDiv_Z[8]),
	.D(ClkDiv_Z[7]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=16'h4FFF;
// @37:114
  CFG3 un3_clkdivlto8_3_1 (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_Z[0]),
	.Y(un3_clkdivlto8_3_1_Z)
);
defparam un3_clkdivlto8_3_1.INIT=8'h15;
// @37:133
  CFG3 Mosi_i_3_23_i_m2_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_i_m2_2_0_1_Z),
	.B(N_650),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_i_m2_2_1)
);
defparam Mosi_i_3_23_i_m2_i_m2_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_i_m2_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_i_m2_1_0),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_i_m2_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_i_m2_2_1),
	.Y(N_5374)
);
defparam Mosi_i_7_i_m2_i_m2_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_i_m2_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_i_m2_1_0)
);
defparam Mosi_i_3_21_i_m2_i_m2_1.INIT=16'hF0CA;
// @37:89
  CFG2 un1_rst_1_i_i_a2 (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_i_i_a2_1z)
);
defparam un1_rst_1_i_i_a2.INIT=4'h8;
// @32:47
  CFG2 \un1_Mosi_i_0_sqmuxa_1_0_o2_2[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_586)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2_2[0] .INIT=4'hE;
// @37:133
  CFG3 Mosi_i_3_9_i_m2_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_641)
);
defparam Mosi_i_3_9_i_m2_i_m2.INIT=8'hE2;
// @37:114
  CFG3 un3_clkdivlto8_0_0 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_0_0_Z)
);
defparam un3_clkdivlto8_0_0.INIT=8'h7F;
// @37:89
  CFG4 Sck_i_0_i_0_o2_1 (
	.A(ClkDiv_Z[4]),
	.B(SpiXferCompleteOut),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(Sck_i_0_i_0_o2_1_Z)
);
defparam Sck_i_0_i_0_o2_1.INIT=16'hDFFF;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_0_0_o2[1]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(N_611)
);
defparam \SpiBitPos_6_1.SUM_0_0_o2[1] .INIT=8'hFE;
// @43:115
  CFG2 N_4974_i (
	.A(DacBSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_4974_i_i)
);
defparam N_4974_i.INIT=4'hB;
// @37:133
  CFG4 Mosi_i_3_8_i_m2_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_640_1)
);
defparam Mosi_i_3_8_i_m2_i_m2_1_0.INIT=16'h00AC;
// @37:133
  CFG4 Mosi_i_3_2_i_m2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_634_2)
);
defparam Mosi_i_3_2_i_m2_i_m2_2_0.INIT=16'hAC00;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_o2_1[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_603),
	.Y(N_613)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2_1[0] .INIT=8'hFE;
// @37:133
  CFG3 Mosi_i_3_8_i_m2_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_640_1),
	.Y(N_640)
);
defparam Mosi_i_3_8_i_m2_i_m2.INIT=8'hF8;
// @37:133
  CFG3 Mosi_i_3_2_i_m2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_634_2),
	.Y(N_634)
);
defparam Mosi_i_3_2_i_m2_i_m2.INIT=8'hF2;
// @37:89
  CFG4 XferComplete_ice (
	.A(un3_clkdivlto8_3_Z),
	.B(N_613),
	.C(SckB_c),
	.D(un3_clkdivlto8_0_0_Z),
	.Y(XferComplete_ice_0)
);
defparam XferComplete_ice.INIT=16'h0001;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_0_a2[0]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un3_clkdivlto8_0_0_Z),
	.C(N_603),
	.Y(N_880)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_0_a2[0] .INIT=8'hE0;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_0_0_o2_0[3]  (
	.A(un3_clkdivlto8_3_Z),
	.B(SckB_c),
	.C(Sck_i_0_i_0_o2_1_Z),
	.Y(N_584)
);
defparam \SpiBitPos_6_1.SUM_0_0_o2_0[3] .INIT=8'hFB;
// @37:114
  CFG3 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_s_8_S_0),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_7_S_0),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_6_S_0),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_5_S_0),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_4_S_0),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_2_S_0),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=8'hC8;
// @37:114
  CFG4 Mosi_i_7_i_m2_i_m2 (
	.A(un3_clkdivlto8_0_0_Z),
	.B(DacBSetpointToWrite[23]),
	.C(N_5374),
	.D(un3_clkdivlto8_3_Z),
	.Y(Mosi_i_7_i_m2_i_m2_Z)
);
defparam Mosi_i_7_i_m2_i_m2.INIT=16'hCCD8;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_0_m2[0]  (
	.A(un3_clkdivlto8_0_0_Z),
	.B(un3_clkdivlto8_3_Z),
	.C(SpiXferCompleteOut),
	.D(SpiBitPos_Z[3]),
	.Y(N_630)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_0_m2[0] .INIT=16'hEF01;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_m2_1[0]  (
	.A(un3_clkdivlto8_0_0_Z),
	.B(un3_clkdivlto8_3_Z),
	.C(SpiBitPos_Z[4]),
	.D(SckB_c),
	.Y(N_631)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_m2_1[0] .INIT=16'hE0F1;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0_0[1]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_584),
	.D(N_611),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM_0_0[1] .INIT=16'hA9A8;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0_0[3]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_584),
	.D(N_603),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0_0[3] .INIT=16'hCCC2;
// @37:89
  CFG3 \SpiBitPos_6_1.N_151_i  (
	.A(N_584),
	.B(SpiBitPos_Z[0]),
	.C(N_613),
	.Y(N_151_i)
);
defparam \SpiBitPos_6_1.N_151_i .INIT=8'h90;
// @37:89
  CFG4 Sck_i_RNO (
	.A(un3_clkdivlto8_3_Z),
	.B(N_613),
	.C(SckB_c),
	.D(Sck_i_0_i_0_o2_1_Z),
	.Y(N_4115_i)
);
defparam Sck_i_RNO.INIT=16'hF0B4;
// @37:89
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_m2_1_RNIGV2E1[0]  (
	.A(N_880),
	.B(N_631),
	.C(N_630),
	.D(N_613),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_m2_1_RNIGV2E1[0] .INIT=16'h4000;
// @37:89
  CFG4 \SpiBitPos_6_1.N_157_i  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_584),
	.D(N_603),
	.Y(N_157_i)
);
defparam \SpiBitPos_6_1.N_157_i .INIT=16'hAAA8;
// @37:89
  CFG4 \SpiBitPos_6_1.N_154_i  (
	.A(N_586),
	.B(SpiBitPos_Z[2]),
	.C(N_584),
	.D(N_611),
	.Y(N_154_i)
);
defparam \SpiBitPos_6_1.N_154_i .INIT=16'hC900;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_5 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacBSetpointToWrite,
  un1_rst_1_i_i_a2,
  N_5071_i,
  N_5071_set,
  N_4974_i_rs,
  MosiB_c,
  N_4974_i_i,
  SckB_c,
  TP8_c,
  LastWriteDac,
  DacBSetpointWritten,
  SpiRst_1z,
  lastwritedac4_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacBSetpointToWrite ;
output un1_rst_1_i_i_a2 ;
output N_5071_i ;
input N_5071_set ;
input N_4974_i_rs ;
output MosiB_c ;
output N_4974_i_i ;
output SckB_c ;
input TP8_c ;
input LastWriteDac ;
output DacBSetpointWritten ;
output SpiRst_1z ;
input lastwritedac4_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire un1_rst_1_i_i_a2 ;
wire N_5071_i ;
wire N_5071_set ;
wire N_4974_i_rs ;
wire MosiB_c ;
wire N_4974_i_i ;
wire SckB_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacBSetpointWritten ;
wire SpiRst_1z ;
wire lastwritedac4_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_2_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIR0CA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIR0CA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIR0CA_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacBSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiRst_0_sqmuxa_2_Z),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @43:182
  CFG4 SpiRst_0_sqmuxa_2 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(SpiRst_0_sqmuxa_2_Z)
);
defparam SpiRst_0_sqmuxa_2.INIT=16'h0900;
// @43:145
  CFG4 LastSpiXferComplete_RNI6QQH1 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNI6QQH1.INIT=16'h4D44;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_0 Spi (
	.DacBSetpointToWrite(DacBSetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckB_c(SckB_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.N_4974_i_i(N_4974_i_i),
	.MosiB_c(MosiB_c),
	.N_4974_i_rs(N_4974_i_rs),
	.N_5071_set(N_5071_set),
	.N_5071_i(N_5071_i),
	.un1_rst_1_i_i_a2_1z(un1_rst_1_i_i_a2)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_5 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 (
  un1_nCsDacs2_i_0,
  DacWriteNextState_2,
  DacWriteNextState_0,
  nCsC_c_0,
  DacCSetpointToWrite,
  N_572,
  N_379_2,
  SpiRst,
  SpiXferCompleteOut,
  SckC_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiC_c
)
;
output un1_nCsDacs2_i_0 ;
input DacWriteNextState_2 ;
input DacWriteNextState_0 ;
input nCsC_c_0 ;
input [23:0] DacCSetpointToWrite ;
input N_572 ;
input N_379_2 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckC_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiC_c ;
wire un1_nCsDacs2_i_0 ;
wire DacWriteNextState_2 ;
wire DacWriteNextState_0 ;
wire nCsC_c_0 ;
wire N_572 ;
wire N_379_2 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckC_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiC_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_0 ;
wire un1_rst_3_rs_0 ;
wire MosiC_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_Z ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_1 ;
wire un6_clkdiv_cry_1_S_1 ;
wire un6_clkdiv_s_1_364_FCO ;
wire un6_clkdiv_s_1_364_S ;
wire un6_clkdiv_s_1_364_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_1 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_1 ;
wire un6_clkdiv_cry_2_Y_1 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_1 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_1 ;
wire un6_clkdiv_cry_4_Y_1 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_1 ;
wire un6_clkdiv_cry_5_Y_1 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_1 ;
wire un6_clkdiv_cry_6_Y_1 ;
wire un6_clkdiv_s_8_FCO_1 ;
wire un6_clkdiv_s_8_S_1 ;
wire un6_clkdiv_s_8_Y_1 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_1 ;
wire un6_clkdiv_cry_7_Y_1 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S ;
wire Mosi_i_3_23_1_wmux_0_Y ;
wire N_3580 ;
wire N_3581 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_0_wmux_S ;
wire N_3574 ;
wire N_3577 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_0_wmux_S ;
wire Mosi_i_3_18_2_wmux_3_FCO_2 ;
wire Mosi_i_3_18_2_wmux_3_S_2 ;
wire N_3590 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_2 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_2 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_2 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_2 ;
wire Sck_i_0_sqmuxa_0_Z ;
wire un5_xfercomplete_ilto4_1_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_0_Z ;
wire Mosi_i_3_21_1_0 ;
wire Mosi_i_3 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire SpiBitPos_1_sqmuxa_fc_0_1 ;
wire ANB2_fc_0 ;
wire un5_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_3574_2 ;
wire N_3580_1 ;
wire _decfrac23_Z ;
wire un1_DacWriteNextState_169_Z ;
wire ANB3 ;
wire CO0 ;
wire CO2 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNILS31 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNILS31.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIA0QJ (
	.A(un1_rst_1_set_0),
	.B(un1_rst_3_rs_0),
	.C(MosiC_crs),
	.Y(MosiC_c)
);
defparam un1_rst_3_rs_RNIA0QJ.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiC_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_0),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_0),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckC_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacCSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_364 (
	.FCO(un6_clkdiv_s_1_364_FCO),
	.S(un6_clkdiv_s_1_364_S),
	.Y(un6_clkdiv_s_1_364_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_364.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_1),
	.Y(un6_clkdiv_cry_1_Y_1),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_364_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_1),
	.Y(un6_clkdiv_cry_2_Y_1),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_1),
	.Y(un6_clkdiv_cry_3_Y_1),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_1),
	.Y(un6_clkdiv_cry_4_Y_1),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_1),
	.Y(un6_clkdiv_cry_5_Y_1),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_1),
	.Y(un6_clkdiv_cry_6_Y_1),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_1),
	.S(un6_clkdiv_s_8_S_1),
	.Y(un6_clkdiv_s_8_Y_1),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_1),
	.Y(un6_clkdiv_cry_7_Y_1),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S),
	.Y(Mosi_i_3_23_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_3580),
	.D(N_3581),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_0_wmux_S),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_3574),
	.D(N_3577),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S),
	.Y(N_3577),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_0_wmux_S),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_2),
	.S(Mosi_i_3_18_2_wmux_3_S_2),
	.Y(N_3590),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_2),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_2),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_2),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_2),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SckC_c),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=16'h6AAA;
// @37:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un5_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @37:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_3590),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_0_Z)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_0),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_0_Z),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_0)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_fc_0_1),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'hC6;
// @48:775
  CFG2 \SpiBitPos_6_1.ANB2_fc_0  (
	.A(SpiBitPos_Z[2]),
	.B(SpiXferCompleteOut),
	.Y(ANB2_fc_0)
);
defparam \SpiBitPos_6_1.ANB2_fc_0 .INIT=4'h2;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un5_xfercomplete_i_1)
);
defparam un5_xfercomplete_ilto4_1.INIT=4'hE;
// @37:89
  CFG2 un1_rst_1 (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @37:89
  CFG2 un1_rst_3 (
	.A(DacCSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @37:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_3581)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @48:775
  CFG3 un5_xfercomplete_ilto4_1_RNI02N9 (
	.A(SckC_c),
	.B(un5_xfercomplete_i_1),
	.C(SpiXferCompleteOut),
	.Y(SpiBitPos_1_sqmuxa_fc_0_1)
);
defparam un5_xfercomplete_ilto4_1_RNI02N9.INIT=8'h08;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @37:131
  CFG3 un5_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un5_xfercomplete_ilto4_1_Z)
);
defparam un5_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @37:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3574_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @37:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3580_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @37:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un5_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @48:1453
  CFG4 un1_DacWriteNextState_169 (
	.A(SpiRst),
	.B(DacWriteNextState_2),
	.C(N_379_2),
	.D(nCsC_c_0),
	.Y(un1_DacWriteNextState_169_Z)
);
defparam un1_DacWriteNextState_169.INIT=16'hBB8B;
// @37:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_3574_2),
	.Y(N_3574)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @37:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_3580_1),
	.Y(N_3580)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_1),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_1),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_1),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_1),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_1),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_1),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @37:114
  CFG3 Mosi_i_7 (
	.A(DacCSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @37:114
  CFG4 \SpiBitPos_6_1.ANB3  (
	.A(SckC_c),
	.B(SpiBitPos_Z[3]),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(un3_clkdiv_i),
	.Y(ANB3)
);
defparam \SpiBitPos_6_1.ANB3 .INIT=16'h8000;
// @48:775
  CFG4 \SpiBitPos_6_1.ANB0_fc_1  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[0]),
	.C(un3_clkdiv_i),
	.D(SckC_c),
	.Y(CO0)
);
defparam \SpiBitPos_6_1.ANB0_fc_1 .INIT=16'h4000;
// @48:775
  CFG4 \SpiBitPos_6_1.CO2_fc  (
	.A(ANB2_fc_0),
	.B(SckC_c),
	.C(un3_clkdiv_i),
	.D(SpiBitPos_1_sqmuxa_fc_0_1),
	.Y(CO2)
);
defparam \SpiBitPos_6_1.CO2_fc .INIT=16'hF080;
// @48:1453
  CFG4 \un1_nCsDacs2_i[2]  (
	.A(SpiRst),
	.B(DacWriteNextState_0),
	.C(un1_DacWriteNextState_169_Z),
	.D(N_572),
	.Y(un1_nCsDacs2_i_0)
);
defparam \un1_nCsDacs2_i[2] .INIT=16'hAAFC;
// @37:126
  CFG3 SpiBitPos_1_sqmuxa (
	.A(SckC_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'h80;
// @37:89
  CFG3 Sck_i_0 (
	.A(SckC_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_Z)
);
defparam Sck_i_0.INIT=8'h6A;
// @37:89
  CFG4 XferComplete_i_RNO (
	.A(SpiXferCompleteOut),
	.B(SckC_c),
	.C(un5_xfercomplete_i_1),
	.D(un5_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hAAAB;
// @37:89
  CFG4 _decfrac23_RNIV6IJ (
	.A(SckC_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_RNIV6IJ.INIT=16'h5C0C;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(ANB3),
	.B(SpiBitPos_Z[4]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(CO2),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'hC396;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(CO2),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(CO0),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_6 (
  DacCSetpointToWrite,
  nCsC_c_0,
  DacWriteNextState_2,
  DacWriteNextState_0,
  un1_nCsDacs2_i_0,
  MosiC_c,
  SckC_c,
  N_379_2,
  N_572,
  TP8_c,
  LastWriteDac,
  DacCSetpointWritten,
  SpiRst_1z,
  lastwritedac4_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacCSetpointToWrite ;
input nCsC_c_0 ;
input DacWriteNextState_2 ;
input DacWriteNextState_0 ;
output un1_nCsDacs2_i_0 ;
output MosiC_c ;
output SckC_c ;
input N_379_2 ;
input N_572 ;
input TP8_c ;
input LastWriteDac ;
output DacCSetpointWritten ;
output SpiRst_1z ;
input lastwritedac4_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire nCsC_c_0 ;
wire DacWriteNextState_2 ;
wire DacWriteNextState_0 ;
wire un1_nCsDacs2_i_0 ;
wire MosiC_c ;
wire SckC_c ;
wire N_379_2 ;
wire N_572 ;
wire TP8_c ;
wire LastWriteDac ;
wire DacCSetpointWritten ;
wire SpiRst_1z ;
wire lastwritedac4_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_2_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNISDQA (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNISDQA_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNISDQA_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacCSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiRst_0_sqmuxa_2_Z),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @43:182
  CFG4 SpiRst_0_sqmuxa_2 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(SpiRst_0_sqmuxa_2_Z)
);
defparam SpiRst_0_sqmuxa_2.INIT=16'h0900;
// @43:145
  CFG4 LastSpiXferComplete_RNI85L51 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNI85L51.INIT=16'h4D44;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_1 Spi (
	.un1_nCsDacs2_i_0(un1_nCsDacs2_i_0),
	.DacWriteNextState_2(DacWriteNextState_2),
	.DacWriteNextState_0(DacWriteNextState_0),
	.nCsC_c_0(nCsC_c_0),
	.DacCSetpointToWrite(DacCSetpointToWrite[23:0]),
	.N_572(N_572),
	.N_379_2(N_379_2),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckC_c(SckC_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiC_c(MosiC_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_6 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 (
  un1_nCsDacs3_i_0,
  DacWriteNextState_2,
  DacWriteNextState_0,
  nCsD_c_0,
  DacDSetpointToWrite,
  N_572,
  N_379_2,
  SpiRst,
  SpiXferCompleteOut,
  SckD_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiD_c
)
;
output un1_nCsDacs3_i_0 ;
input DacWriteNextState_2 ;
input DacWriteNextState_0 ;
input nCsD_c_0 ;
input [23:0] DacDSetpointToWrite ;
input N_572 ;
input N_379_2 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckD_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiD_c ;
wire un1_nCsDacs3_i_0 ;
wire DacWriteNextState_2 ;
wire DacWriteNextState_0 ;
wire nCsD_c_0 ;
wire N_572 ;
wire N_379_2 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckD_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiD_c ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire un1_rst_1_Z ;
wire un1_rst_1_i ;
wire un1_rst_1_set_1 ;
wire un1_rst_3_rs_1 ;
wire MosiD_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_0 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_2 ;
wire un6_clkdiv_cry_1_S_2 ;
wire un6_clkdiv_s_1_365_FCO ;
wire un6_clkdiv_s_1_365_S ;
wire un6_clkdiv_s_1_365_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_2 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_2 ;
wire un6_clkdiv_cry_2_Y_2 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_2 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_2 ;
wire un6_clkdiv_cry_4_Y_2 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_2 ;
wire un6_clkdiv_cry_5_Y_2 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_2 ;
wire un6_clkdiv_cry_6_Y_2 ;
wire un6_clkdiv_s_8_FCO_2 ;
wire un6_clkdiv_s_8_S_2 ;
wire un6_clkdiv_s_8_Y_2 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_2 ;
wire un6_clkdiv_cry_7_Y_2 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_0 ;
wire Mosi_i_3_23_1_wmux_0_Y_0 ;
wire N_3603 ;
wire N_3604 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_0 ;
wire N_3597 ;
wire N_3600 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_0 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_0 ;
wire Mosi_i_3_18_2_wmux_3_FCO_1 ;
wire Mosi_i_3_18_2_wmux_3_S_1 ;
wire N_3613 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S_1 ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S_1 ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S_1 ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_wmux_S_1 ;
wire Sck_i_0_sqmuxa_0_Z ;
wire un5_xfercomplete_ilto4_1_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_1 ;
wire Mosi_i_3_21_1_1 ;
wire Mosi_i_3 ;
wire un5_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire un5_xfercomplete_i_fc ;
wire N_3597_2 ;
wire N_3603_1 ;
wire _decfrac23_Z ;
wire un1_DacWriteNextState_168_Z ;
wire CO2 ;
wire ANB3 ;
wire ANB1_fc_0 ;
wire CO0 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIMKO1 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIMKO1.INIT=2'h1;
  CFG1 un1_rst_1_set_RNO (
	.A(un1_rst_1_Z),
	.Y(un1_rst_1_i)
);
defparam un1_rst_1_set_RNO.INIT=2'h1;
  CFG3 un1_rst_3_rs_RNIDKIC (
	.A(un1_rst_1_set_1),
	.B(un1_rst_3_rs_1),
	.C(MosiD_crs),
	.Y(MosiD_c)
);
defparam un1_rst_3_rs_RNIDKIC.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiD_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_1_set (
	.Q(un1_rst_1_set_1),
	.ADn(GND),
	.ALn(un1_rst_1_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_1),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(un1_rst_1_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckD_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacDSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_365 (
	.FCO(un6_clkdiv_s_1_365_FCO),
	.S(un6_clkdiv_s_1_365_S),
	.Y(un6_clkdiv_s_1_365_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_365.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_2),
	.Y(un6_clkdiv_cry_1_Y_2),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_365_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_2),
	.Y(un6_clkdiv_cry_2_Y_2),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_2),
	.Y(un6_clkdiv_cry_3_Y_2),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_2),
	.Y(un6_clkdiv_cry_4_Y_2),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_2),
	.Y(un6_clkdiv_cry_5_Y_2),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_2),
	.Y(un6_clkdiv_cry_6_Y_2),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_2),
	.S(un6_clkdiv_s_8_S_2),
	.Y(un6_clkdiv_s_8_Y_2),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_2),
	.Y(un6_clkdiv_cry_7_Y_2),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_0),
	.Y(Mosi_i_3_23_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[3]),
	.C(N_3603),
	.D(N_3604),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_0),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_3597),
	.D(N_3600),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_0),
	.Y(N_3600),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_0),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO_1),
	.S(Mosi_i_3_18_2_wmux_3_S_1),
	.Y(N_3613),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S_1),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S_1),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S_1),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_wmux_S_1),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SckD_c),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=16'h6AAA;
// @37:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un5_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @37:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_3613),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_1)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_1),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_0),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_1),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_1)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @37:89
  CFG2 un1_rst_3 (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3.INIT=4'hB;
// @37:89
  CFG2 un1_rst_1 (
	.A(DacDSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_Z)
);
defparam un1_rst_1.INIT=4'h8;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un5_xfercomplete_i_1)
);
defparam un5_xfercomplete_ilto4_1.INIT=4'hE;
// @37:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_3604)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @37:131
  CFG3 un5_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un5_xfercomplete_ilto4_1_Z)
);
defparam un5_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @48:775
  CFG2 un5_xfercomplete_ilto4_1_RNIV2DL (
	.A(un5_xfercomplete_i_1),
	.B(SpiBitPos_Z[2]),
	.Y(un5_xfercomplete_i_fc)
);
defparam un5_xfercomplete_ilto4_1_RNIV2DL.INIT=4'hE;
// @37:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3597_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @37:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3603_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @37:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un5_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @48:1453
  CFG4 un1_DacWriteNextState_168 (
	.A(SpiRst),
	.B(DacWriteNextState_2),
	.C(N_379_2),
	.D(nCsD_c_0),
	.Y(un1_DacWriteNextState_168_Z)
);
defparam un1_DacWriteNextState_168.INIT=16'hBB8B;
// @37:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_3597_2),
	.Y(N_3597)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @37:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_3603_1),
	.Y(N_3603)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_2),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_2),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_2),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_2),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_2),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_2),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @37:114
  CFG3 Mosi_i_7 (
	.A(DacDSetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @48:775
  CFG4 Sck_i_RNIRVD71 (
	.A(SckD_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_fc),
	.Y(CO2)
);
defparam Sck_i_RNIRVD71.INIT=16'h2000;
// @37:114
  CFG4 \SpiBitPos_6_1.ANB3  (
	.A(SckD_c),
	.B(SpiBitPos_Z[3]),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(un3_clkdiv_i),
	.Y(ANB3)
);
defparam \SpiBitPos_6_1.ANB3 .INIT=16'h8000;
// @48:1453
  CFG4 \un1_nCsDacs3_i[2]  (
	.A(SpiRst),
	.B(DacWriteNextState_0),
	.C(un1_DacWriteNextState_168_Z),
	.D(N_572),
	.Y(un1_nCsDacs3_i_0)
);
defparam \un1_nCsDacs3_i[2] .INIT=16'hAAFC;
// @48:775
  CFG4 \SpiBitPos_6_1.ANB1_fc_0  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[1]),
	.C(un3_clkdiv_i),
	.D(SckD_c),
	.Y(ANB1_fc_0)
);
defparam \SpiBitPos_6_1.ANB1_fc_0 .INIT=16'h4000;
// @48:775
  CFG4 \SpiBitPos_6_1.ANB0_fc_1  (
	.A(SpiXferCompleteOut),
	.B(SpiBitPos_Z[0]),
	.C(un3_clkdiv_i),
	.D(SckD_c),
	.Y(CO0)
);
defparam \SpiBitPos_6_1.ANB0_fc_1 .INIT=16'h4000;
// @37:89
  CFG3 Sck_i_0 (
	.A(SckD_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_0)
);
defparam Sck_i_0.INIT=8'h6A;
// @37:126
  CFG3 SpiBitPos_1_sqmuxa (
	.A(SckD_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'h80;
// @37:89
  CFG4 XferComplete_i_RNO (
	.A(SckD_c),
	.B(SpiXferCompleteOut),
	.C(un5_xfercomplete_i_1),
	.D(un5_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hCCCD;
// @37:89
  CFG4 _decfrac23_RNI3GDP (
	.A(SckD_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i[0])
);
defparam _decfrac23_RNI3GDP.INIT=16'h5C0C;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(CO2),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=8'h96;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[2]  (
	.A(ANB1_fc_0),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(CO0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=16'hC396;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(ANB3),
	.B(SpiBitPos_Z[4]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.D(CO2),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'hC396;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[1]),
	.C(CO0),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_7 (
  DacDSetpointToWrite,
  nCsD_c_0,
  DacWriteNextState_2,
  DacWriteNextState_0,
  un1_nCsDacs3_i_0,
  MosiD_c,
  SckD_c,
  N_379_2,
  N_572,
  TP8_c,
  LastWriteDac,
  DacDSetpointWritten,
  SpiRst_1z,
  lastwritedac4_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
input [23:0] DacDSetpointToWrite ;
input nCsD_c_0 ;
input DacWriteNextState_2 ;
input DacWriteNextState_0 ;
output un1_nCsDacs3_i_0 ;
output MosiD_c ;
output SckD_c ;
input N_379_2 ;
input N_572 ;
input TP8_c ;
input LastWriteDac ;
output DacDSetpointWritten ;
output SpiRst_1z ;
input lastwritedac4_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire nCsD_c_0 ;
wire DacWriteNextState_2 ;
wire DacWriteNextState_0 ;
wire un1_nCsDacs3_i_0 ;
wire MosiD_c ;
wire SckD_c ;
wire N_379_2 ;
wire N_572 ;
wire TP8_c ;
wire LastWriteDac ;
wire DacDSetpointWritten ;
wire SpiRst_1z ;
wire lastwritedac4_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_2_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNITQ8B (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNITQ8B_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNITQ8B_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacDSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiRst_0_sqmuxa_2_Z),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @43:182
  CFG4 SpiRst_0_sqmuxa_2 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(SpiRst_0_sqmuxa_2_Z)
);
defparam SpiRst_0_sqmuxa_2.INIT=16'h0900;
// @43:145
  CFG4 LastSpiXferComplete_RNIAGF91 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNIAGF91.INIT=16'h4D44;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_2 Spi (
	.un1_nCsDacs3_i_0(un1_nCsDacs3_i_0),
	.DacWriteNextState_2(DacWriteNextState_2),
	.DacWriteNextState_0(DacWriteNextState_0),
	.nCsD_c_0(nCsD_c_0),
	.DacDSetpointToWrite(DacDSetpointToWrite[23:0]),
	.N_572(N_572),
	.N_379_2(N_379_2),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckD_c(SckD_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiD_c(MosiD_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_7 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 (
  DacESetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  SpiRst,
  SpiXferCompleteOut,
  SckE_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  N_4614_i_i,
  MosiE_c,
  N_4614_i_rs,
  N_4824_set,
  N_4824_i,
  un1_rst_1_i_i_a2_0
)
;
input [23:0] DacESetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckE_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output N_4614_i_i ;
output MosiE_c ;
input N_4614_i_rs ;
input N_4824_set ;
output N_4824_i ;
output un1_rst_1_i_i_a2_0 ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckE_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire N_4614_i_i ;
wire MosiE_c ;
wire N_4614_i_rs ;
wire N_4824_set ;
wire N_4824_i ;
wire un1_rst_1_i_i_a2_0 ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [4:0] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire MosiE_crs ;
wire VCC ;
wire Mosi_i_7_Z ;
wire GND ;
wire Sck_i_0_1 ;
wire un1_XferComplete_i_1_i ;
wire un3_clkdiv_i ;
wire un6_clkdiv_cry_3_S_3 ;
wire un6_clkdiv_cry_1_S_3 ;
wire un6_clkdiv_s_1_366_FCO ;
wire un6_clkdiv_s_1_366_S ;
wire un6_clkdiv_s_1_366_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_3 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_3 ;
wire un6_clkdiv_cry_2_Y_3 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_3 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_3 ;
wire un6_clkdiv_cry_4_Y_3 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_3 ;
wire un6_clkdiv_cry_5_Y_3 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_3 ;
wire un6_clkdiv_cry_6_Y_3 ;
wire un6_clkdiv_s_8_FCO_3 ;
wire un6_clkdiv_s_8_S_3 ;
wire un6_clkdiv_s_8_Y_3 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_3 ;
wire un6_clkdiv_cry_7_Y_3 ;
wire Mosi_i_3_23_1_0_co1 ;
wire Mosi_i_3_23_1_wmux_0_S_2 ;
wire Mosi_i_3_23_1_wmux_0_Y_2 ;
wire N_3626 ;
wire N_3627 ;
wire Mosi_i_3_23_1_0_y0 ;
wire Mosi_i_3_23_1_0_co0 ;
wire Mosi_i_3_23_1_wmux_S_2 ;
wire N_3620 ;
wire N_3623 ;
wire Mosi_i_3_5_1_0_co1 ;
wire Mosi_i_3_5_1_wmux_0_S_1 ;
wire Mosi_i_3_5_1_0_y0 ;
wire Mosi_i_3_5_1_0_co0 ;
wire Mosi_i_3_5_1_wmux_S_1 ;
wire Mosi_i_3_18_2_wmux_3_FCO ;
wire Mosi_i_3_18_2_wmux_3_S ;
wire N_3636 ;
wire Mosi_i_3_18_2_0_y1 ;
wire Mosi_i_3_18_2_0_y3 ;
wire Mosi_i_3_18_2_co1_0 ;
wire Mosi_i_3_18_2_wmux_2_S ;
wire Mosi_i_3_18_2_y0_0 ;
wire Mosi_i_3_18_2_co0_0 ;
wire Mosi_i_3_18_2_wmux_1_S ;
wire Mosi_i_3_18_2_0_co1 ;
wire Mosi_i_3_18_2_wmux_0_S ;
wire Mosi_i_3_18_2_0_y0 ;
wire Mosi_i_3_18_2_0_co0 ;
wire Mosi_i_3_18_2_0_wmux_S ;
wire Sck_i_0_sqmuxa_0_Z ;
wire un5_xfercomplete_ilto4_1_Z ;
wire Mosi_i_3_23_2_0_1_Z ;
wire Mosi_i_3_23_2_3 ;
wire Mosi_i_3_21_1_2 ;
wire Mosi_i_3 ;
wire SpiBitPos_1_sqmuxa_Z ;
wire un5_xfercomplete_i_1 ;
wire un3_clkdivlto8_2_Z ;
wire un3_clkdivlt8 ;
wire N_3620_2 ;
wire N_3626_1 ;
wire SpiBitPos_1_sqmuxa_fc_0_1 ;
wire _decfrac23_Z ;
wire SpiBitPos_1_sqmuxa_fc ;
wire SpiBitPos_1_sqmuxa_fc_0 ;
wire ANB3 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNINCD2 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNINCD2.INIT=2'h1;
  CFG1 un1_rst_1_i_i_a2_RNIBAPC (
	.A(un1_rst_1_i_i_a2_0),
	.Y(N_4824_i)
);
defparam un1_rst_1_i_i_a2_RNIBAPC.INIT=2'h1;
  CFG3 Mosi_i_RNINT1L (
	.A(N_4824_set),
	.B(N_4614_i_rs),
	.C(MosiE_crs),
	.Y(MosiE_c)
);
defparam Mosi_i_RNINT1L.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiE_crs),
	.ADn(VCC),
	.ALn(N_4614_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Mosi_i_7_Z),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckE_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(Sck_i_0_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_XferComplete_i_1_i),
	.EN(un3_clkdiv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_3),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacESetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_366 (
	.FCO(un6_clkdiv_s_1_366_FCO),
	.S(un6_clkdiv_s_1_366_S),
	.Y(un6_clkdiv_s_1_366_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_366.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_3),
	.Y(un6_clkdiv_cry_1_Y_3),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_366_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_3),
	.Y(un6_clkdiv_cry_2_Y_3),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_3),
	.Y(un6_clkdiv_cry_3_Y_3),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_3),
	.Y(un6_clkdiv_cry_4_Y_3),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_3),
	.Y(un6_clkdiv_cry_5_Y_3),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_3),
	.Y(un6_clkdiv_cry_6_Y_3),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_3),
	.S(un6_clkdiv_s_8_S_3),
	.Y(un6_clkdiv_s_8_Y_3),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_3),
	.Y(un6_clkdiv_cry_7_Y_3),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_1_wmux_0 (
	.FCO(Mosi_i_3_23_1_0_co1),
	.S(Mosi_i_3_23_1_wmux_0_S_2),
	.Y(Mosi_i_3_23_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[3]),
	.C(N_3626),
	.D(N_3627),
	.A(Mosi_i_3_23_1_0_y0),
	.FCI(Mosi_i_3_23_1_0_co0)
);
defparam Mosi_i_3_23_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_1_0_wmux (
	.FCO(Mosi_i_3_23_1_0_co0),
	.S(Mosi_i_3_23_1_wmux_S_2),
	.Y(Mosi_i_3_23_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_3620),
	.D(N_3623),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_1_wmux_0 (
	.FCO(Mosi_i_3_5_1_0_co1),
	.S(Mosi_i_3_5_1_wmux_0_S_1),
	.Y(N_3623),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_1_0_y0),
	.FCI(Mosi_i_3_5_1_0_co0)
);
defparam Mosi_i_3_5_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_1_0_wmux (
	.FCO(Mosi_i_3_5_1_0_co0),
	.S(Mosi_i_3_5_1_wmux_S_1),
	.Y(Mosi_i_3_5_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_3 (
	.FCO(Mosi_i_3_18_2_wmux_3_FCO),
	.S(Mosi_i_3_18_2_wmux_3_S),
	.Y(N_3636),
	.B(Mosi_i_3_18_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_2_0_y3),
	.FCI(Mosi_i_3_18_2_co1_0)
);
defparam Mosi_i_3_18_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_2_wmux_2 (
	.FCO(Mosi_i_3_18_2_co1_0),
	.S(Mosi_i_3_18_2_wmux_2_S),
	.Y(Mosi_i_3_18_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_2_y0_0),
	.FCI(Mosi_i_3_18_2_co0_0)
);
defparam Mosi_i_3_18_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_wmux_1 (
	.FCO(Mosi_i_3_18_2_co0_0),
	.S(Mosi_i_3_18_2_wmux_1_S),
	.Y(Mosi_i_3_18_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_2_0_co1)
);
defparam Mosi_i_3_18_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_2_wmux_0 (
	.FCO(Mosi_i_3_18_2_0_co1),
	.S(Mosi_i_3_18_2_wmux_0_S),
	.Y(Mosi_i_3_18_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_2_0_y0),
	.FCI(Mosi_i_3_18_2_0_co0)
);
defparam Mosi_i_3_18_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_2_0_wmux (
	.FCO(Mosi_i_3_18_2_0_co0),
	.S(Mosi_i_3_18_2_0_wmux_S),
	.Y(Mosi_i_3_18_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_2_0_wmux.INIT=20'h0FA44;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SckE_c),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_6[0])
);
defparam \SpiBitPos_6_1.SUM[0] .INIT=16'h6AAA;
// @37:126
  CFG4 Sck_i_0_sqmuxa_0 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(un5_xfercomplete_ilto4_1_Z),
	.D(SpiXferCompleteOut),
	.Y(Sck_i_0_sqmuxa_0_Z)
);
defparam Sck_i_0_sqmuxa_0.INIT=16'h00FE;
// @37:133
  CFG3 Mosi_i_3_23_2_0 (
	.A(Mosi_i_3_23_2_0_1_Z),
	.B(N_3636),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_2_3)
);
defparam Mosi_i_3_23_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_1_2),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_2_0_1_Z)
);
defparam Mosi_i_3_23_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_RNO (
	.A(Mosi_i_3_23_1_wmux_0_Y_2),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_2_3),
	.Y(Mosi_i_3)
);
defparam Mosi_i_7_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_1_2)
);
defparam Mosi_i_3_21_1.INIT=16'hF0CA;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[1]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_1_sqmuxa_Z),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM[1] .INIT=8'h9C;
// @37:131
  CFG2 un5_xfercomplete_ilto4_1 (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(un5_xfercomplete_i_1)
);
defparam un5_xfercomplete_ilto4_1.INIT=4'hE;
// @37:89
  CFG2 un1_rst_1_i_i_a2 (
	.A(DacESetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_1_i_i_a2_0)
);
defparam un1_rst_1_i_i_a2.INIT=4'h8;
// @37:133
  CFG3 Mosi_i_3_9 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_3627)
);
defparam Mosi_i_3_9.INIT=8'hE2;
// @37:114
  CFG3 un3_clkdivlto8_2 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_2_Z)
);
defparam un3_clkdivlto8_2.INIT=8'h7F;
// @37:131
  CFG3 un5_xfercomplete_ilto4_1_0 (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(un5_xfercomplete_ilto4_1_Z)
);
defparam un5_xfercomplete_ilto4_1_0.INIT=8'hFE;
// @37:114
  CFG4 un3_clkdivlto3 (
	.A(ClkDiv_Z[3]),
	.B(ClkDiv_Z[2]),
	.C(ClkDiv_Z[1]),
	.D(ClkDiv_Z[0]),
	.Y(un3_clkdivlt8)
);
defparam un3_clkdivlto3.INIT=16'h0111;
// @43:115
  CFG2 N_4614_i (
	.A(DacESetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_4614_i_i)
);
defparam N_4614_i.INIT=4'hB;
// @37:133
  CFG4 Mosi_i_3_2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3620_2)
);
defparam Mosi_i_3_2_2_0.INIT=16'hAC00;
// @37:133
  CFG4 Mosi_i_3_8_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_3626_1)
);
defparam Mosi_i_3_8_1_0.INIT=16'h00AC;
// @48:775
  CFG3 un5_xfercomplete_ilto4_1_RNI4TSM (
	.A(un5_xfercomplete_i_1),
	.B(SpiXferCompleteOut),
	.C(SpiBitPos_Z[2]),
	.Y(SpiBitPos_1_sqmuxa_fc_0_1)
);
defparam un5_xfercomplete_ilto4_1_RNI4TSM.INIT=8'h32;
// @37:133
  CFG4 _decfrac23 (
	.A(SpiBitPos_Z[2]),
	.B(un5_xfercomplete_i_1),
	.C(SpiBitPos_Z[3]),
	.D(SpiBitPos_Z[4]),
	.Y(_decfrac23_Z)
);
defparam _decfrac23.INIT=16'h1000;
// @37:133
  CFG3 Mosi_i_3_2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_3620_2),
	.Y(N_3620)
);
defparam Mosi_i_3_2.INIT=8'hF2;
// @37:133
  CFG3 Mosi_i_3_8 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_3626_1),
	.Y(N_3626)
);
defparam Mosi_i_3_8.INIT=8'hF8;
// @37:114
  CFG4 un3_clkdivlto8 (
	.A(ClkDiv_Z[8]),
	.B(ClkDiv_Z[7]),
	.C(un3_clkdivlto8_2_Z),
	.D(un3_clkdivlt8),
	.Y(un3_clkdiv_i)
);
defparam un3_clkdivlto8.INIT=16'h0008;
// @37:114
  CFG2 \ClkDiv_3[8]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_s_8_S_3),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[7]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_7_S_3),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[6]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_6_S_3),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[5]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_5_S_3),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[4]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_4_S_3),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=4'h4;
// @37:114
  CFG2 \ClkDiv_3[2]  (
	.A(un3_clkdiv_i),
	.B(un6_clkdiv_cry_2_S_3),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=4'h4;
// @37:114
  CFG3 Mosi_i_7 (
	.A(DacESetpointToWrite[23]),
	.B(un3_clkdiv_i),
	.C(Mosi_i_3),
	.Y(Mosi_i_7_Z)
);
defparam Mosi_i_7.INIT=8'hE2;
// @48:775
  CFG3 Sck_i_RNI08JI1 (
	.A(un3_clkdiv_i),
	.B(SckE_c),
	.C(SpiBitPos_1_sqmuxa_fc_0_1),
	.Y(SpiBitPos_1_sqmuxa_fc)
);
defparam Sck_i_RNI08JI1.INIT=8'h80;
// @48:775
  CFG4 un5_xfercomplete_ilto4_1_RNICRKE1 (
	.A(SckE_c),
	.B(SpiXferCompleteOut),
	.C(un3_clkdiv_i),
	.D(un5_xfercomplete_i_1),
	.Y(SpiBitPos_1_sqmuxa_fc_0)
);
defparam un5_xfercomplete_ilto4_1_RNICRKE1.INIT=16'h2000;
// @37:114
  CFG4 \SpiBitPos_6_1.ANB3  (
	.A(SckE_c),
	.B(SpiBitPos_Z[3]),
	.C(Sck_i_0_sqmuxa_0_Z),
	.D(un3_clkdiv_i),
	.Y(ANB3)
);
defparam \SpiBitPos_6_1.ANB3 .INIT=16'h8000;
// @37:126
  CFG3 SpiBitPos_1_sqmuxa (
	.A(SckE_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(SpiBitPos_1_sqmuxa_Z)
);
defparam SpiBitPos_1_sqmuxa.INIT=8'h80;
// @37:89
  CFG3 Sck_i_0 (
	.A(SckE_c),
	.B(un3_clkdiv_i),
	.C(Sck_i_0_sqmuxa_0_Z),
	.Y(Sck_i_0_1)
);
defparam Sck_i_0.INIT=8'h6A;
// @37:89
  CFG4 XferComplete_i_RNO (
	.A(SckE_c),
	.B(SpiXferCompleteOut),
	.C(un5_xfercomplete_i_1),
	.D(un5_xfercomplete_ilto4_1_Z),
	.Y(un1_XferComplete_i_1_i)
);
defparam XferComplete_i_RNO.INIT=16'hCCCD;
// @37:89
  CFG4 _decfrac23_RNI7P8F1 (
	.A(SckE_c),
	.B(_decfrac23_Z),
	.C(un3_clkdiv_i),
	.D(Sck_i_0_sqmuxa_0_Z),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam _decfrac23_RNI7P8F1.INIT=16'h5C0C;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM[4]  (
	.A(SpiBitPos_1_sqmuxa_fc),
	.B(SpiBitPos_1_sqmuxa_Z),
	.C(SpiBitPos_Z[4]),
	.D(ANB3),
	.Y(SpiBitPos_6[4])
);
defparam \SpiBitPos_6_1.SUM[4] .INIT=16'hC396;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[3]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[3]),
	.C(SpiBitPos_1_sqmuxa_fc),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM[3] .INIT=8'h96;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM[2]  (
	.A(SpiBitPos_1_sqmuxa_Z),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_1_sqmuxa_fc_0),
	.Y(SpiBitPos_6[2])
);
defparam \SpiBitPos_6_1.SUM[2] .INIT=8'h96;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_8 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacESetpointToWrite,
  un1_rst_1_i_i_a2_0,
  N_4824_i,
  N_4824_set,
  N_4614_i_rs,
  MosiE_c,
  N_4614_i_i,
  SckE_c,
  TP8_c,
  LastWriteDac,
  DacESetpointWritten,
  SpiRst_1z,
  lastwritedac4_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacESetpointToWrite ;
output un1_rst_1_i_i_a2_0 ;
output N_4824_i ;
input N_4824_set ;
input N_4614_i_rs ;
output MosiE_c ;
output N_4614_i_i ;
output SckE_c ;
input TP8_c ;
input LastWriteDac ;
output DacESetpointWritten ;
output SpiRst_1z ;
input lastwritedac4_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire un1_rst_1_i_i_a2_0 ;
wire N_4824_i ;
wire N_4824_set ;
wire N_4614_i_rs ;
wire MosiE_c ;
wire N_4614_i_i ;
wire SckE_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacESetpointWritten ;
wire SpiRst_1z ;
wire lastwritedac4_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_2_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIU7NB (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIU7NB_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIU7NB_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacESetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiRst_0_sqmuxa_2_Z),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:182
  CFG4 SpiRst_0_sqmuxa_2 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(SpiRst_0_sqmuxa_2_Z)
);
defparam SpiRst_0_sqmuxa_2.INIT=16'h0900;
// @43:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @43:145
  CFG4 LastSpiXferComplete_RNICR9D1 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNICR9D1.INIT=16'h4D44;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_3 Spi (
	.DacESetpointToWrite(DacESetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckE_c(SckE_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.N_4614_i_i(N_4614_i_i),
	.MosiE_c(MosiE_c),
	.N_4614_i_rs(N_4614_i_rs),
	.N_4824_set(N_4824_set),
	.N_4824_i(N_4824_i),
	.un1_rst_1_i_i_a2_0(un1_rst_1_i_i_a2_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_8 */

module SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 (
  DacFSetpointToWrite,
  un1_Mosi_i_0_sqmuxa_1_i_0,
  SpiRst,
  SpiXferCompleteOut,
  SckF_c,
  SpiRst_arst_i,
  FCCC_C0_0_GL0,
  MosiF_c,
  N_418_i_set,
  N_418_i_i
)
;
input [23:0] DacFSetpointToWrite ;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input SpiRst ;
output SpiXferCompleteOut ;
output SckF_c ;
input SpiRst_arst_i ;
input FCCC_C0_0_GL0 ;
output MosiF_c ;
input N_418_i_set ;
output N_418_i_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire SpiRst ;
wire SpiXferCompleteOut ;
wire SckF_c ;
wire SpiRst_arst_i ;
wire FCCC_C0_0_GL0 ;
wire MosiF_c ;
wire N_418_i_set ;
wire N_418_i_i ;
wire [8:0] ClkDiv_Z;
wire [0:0] ClkDiv_i;
wire [4:0] SpiBitPos_Z;
wire [3:1] SpiBitPos_6;
wire [23:0] DataToMosi_i_Z;
wire [8:2] ClkDiv_3_Z;
wire DataToMosiLatched_Z ;
wire DataToMosiLatched_i ;
wire N_418_i_Z ;
wire un1_rst_3_rs_2 ;
wire MosiF_crs ;
wire VCC ;
wire un1_rst_3_i ;
wire N_632 ;
wire GND ;
wire N_4114_i ;
wire N_149_i ;
wire XferComplete_ice_1 ;
wire N_147_i ;
wire N_144_i ;
wire un6_clkdiv_cry_3_S_4 ;
wire un6_clkdiv_cry_1_S_4 ;
wire un6_clkdiv_s_1_367_FCO ;
wire un6_clkdiv_s_1_367_S ;
wire un6_clkdiv_s_1_367_Y ;
wire un6_clkdiv_cry_1_Z ;
wire un6_clkdiv_cry_1_Y_4 ;
wire un6_clkdiv_cry_2_Z ;
wire un6_clkdiv_cry_2_S_4 ;
wire un6_clkdiv_cry_2_Y_4 ;
wire un6_clkdiv_cry_3_Z ;
wire un6_clkdiv_cry_3_Y_4 ;
wire un6_clkdiv_cry_4_Z ;
wire un6_clkdiv_cry_4_S_4 ;
wire un6_clkdiv_cry_4_Y_4 ;
wire un6_clkdiv_cry_5_Z ;
wire un6_clkdiv_cry_5_S_4 ;
wire un6_clkdiv_cry_5_Y_4 ;
wire un6_clkdiv_cry_6_Z ;
wire un6_clkdiv_cry_6_S_4 ;
wire un6_clkdiv_cry_6_Y_4 ;
wire un6_clkdiv_s_8_FCO_4 ;
wire un6_clkdiv_s_8_S_4 ;
wire un6_clkdiv_s_8_Y_4 ;
wire un6_clkdiv_cry_7_Z ;
wire un6_clkdiv_cry_7_S_4 ;
wire un6_clkdiv_cry_7_Y_4 ;
wire Mosi_i_3_23_i_m2_i_m2_1_0_co1 ;
wire Mosi_i_3_23_i_m2_i_m2_1_wmux_0_S ;
wire Mosi_i_3_23_i_m2_i_m2_1_wmux_0_Y ;
wire N_5382 ;
wire N_5383 ;
wire Mosi_i_3_23_i_m2_i_m2_1_0_y0 ;
wire Mosi_i_3_23_i_m2_i_m2_1_0_co0 ;
wire Mosi_i_3_23_i_m2_i_m2_1_0_wmux_S ;
wire N_662 ;
wire N_671 ;
wire Mosi_i_3_5_i_m2_i_m2_1_0_co1 ;
wire Mosi_i_3_5_i_m2_i_m2_1_wmux_0_S ;
wire Mosi_i_3_5_i_m2_i_m2_1_0_y0 ;
wire Mosi_i_3_5_i_m2_i_m2_1_0_co0 ;
wire Mosi_i_3_5_i_m2_i_m2_1_0_wmux_S ;
wire Mosi_i_3_18_i_m2_i_m2_2_wmux_3_FCO_0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_wmux_3_S_0 ;
wire N_698 ;
wire Mosi_i_3_18_i_m2_i_m2_2_0_y1 ;
wire Mosi_i_3_18_i_m2_i_m2_2_0_y3 ;
wire Mosi_i_3_18_i_m2_i_m2_2_co1_0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_wmux_2_S_0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_y0_0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_co0_0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_wmux_1_S_0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_0_co1 ;
wire Mosi_i_3_18_i_m2_i_m2_2_wmux_0_S_0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_0_y0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_0_co0 ;
wire Mosi_i_3_18_i_m2_i_m2_2_wmux_S_0 ;
wire N_602 ;
wire un3_clkdivlto8_3_1_Z ;
wire un3_clkdivlto8_3_Z ;
wire Mosi_i_3_23_i_m2_i_m2_2_0_1_Z ;
wire Mosi_i_3_23_i_m2_i_m2_2_0_Z ;
wire Mosi_i_3_21_i_m2_i_m2_1_Z ;
wire N_5397 ;
wire N_587 ;
wire un3_clkdivlto8_0_0_Z ;
wire Sck_i_0_i_0_o2_1_Z ;
wire N_612 ;
wire N_5382_1 ;
wire N_662_2 ;
wire N_614 ;
wire N_583 ;
wire N_879 ;
wire N_629 ;
wire N_628 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
  CFG1 \ClkDiv_RNO[0]  (
	.A(ClkDiv_Z[0]),
	.Y(ClkDiv_i[0])
);
defparam \ClkDiv_RNO[0] .INIT=2'h1;
  CFG1 DataToMosiLatched_RNIO423 (
	.A(DataToMosiLatched_Z),
	.Y(DataToMosiLatched_i)
);
defparam DataToMosiLatched_RNIO423.INIT=2'h1;
  CFG1 N_418_i_i_0 (
	.A(N_418_i_Z),
	.Y(N_418_i_i)
);
defparam N_418_i_i_0.INIT=2'h1;
  CFG3 Mosi_i_RNI7L5K (
	.A(N_418_i_set),
	.B(un1_rst_3_rs_2),
	.C(MosiF_crs),
	.Y(MosiF_c)
);
defparam Mosi_i_RNI7L5K.INIT=8'hF8;
// @37:89
  SLE Mosi_i (
	.Q(MosiF_crs),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_632),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un1_rst_3_rs (
	.Q(un1_rst_3_rs_2),
	.ADn(VCC),
	.ALn(un1_rst_3_i),
	.CLK(N_418_i_Z),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE DataToMosiLatched (
	.Q(DataToMosiLatched_Z),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[1]  (
	.Q(SpiBitPos_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[0]  (
	.Q(SpiBitPos_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4114_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE Sck_i (
	.Q(SckF_c),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_149_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE XferComplete_i (
	.Q(SpiXferCompleteOut),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(XferComplete_ice_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[4]  (
	.Q(SpiBitPos_Z[4]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_147_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[3]  (
	.Q(SpiBitPos_Z[3]),
	.ADn(GND),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiBitPos_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \SpiBitPos[2]  (
	.Q(SpiBitPos_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_144_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[1]  (
	.Q(DataToMosi_i_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[1]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[0]  (
	.Q(DataToMosi_i_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[0]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[16]  (
	.Q(DataToMosi_i_Z[16]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[16]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[15]  (
	.Q(DataToMosi_i_Z[15]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[15]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[14]  (
	.Q(DataToMosi_i_Z[14]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[14]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[13]  (
	.Q(DataToMosi_i_Z[13]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[13]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[12]  (
	.Q(DataToMosi_i_Z[12]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[12]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[11]  (
	.Q(DataToMosi_i_Z[11]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[11]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[10]  (
	.Q(DataToMosi_i_Z[10]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[10]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[9]  (
	.Q(DataToMosi_i_Z[9]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[9]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[8]  (
	.Q(DataToMosi_i_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[8]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[7]  (
	.Q(DataToMosi_i_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[7]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[6]  (
	.Q(DataToMosi_i_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[6]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[5]  (
	.Q(DataToMosi_i_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[5]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[4]  (
	.Q(DataToMosi_i_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[4]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[3]  (
	.Q(DataToMosi_i_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[3]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[2]  (
	.Q(DataToMosi_i_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[2]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[7]  (
	.Q(ClkDiv_Z[7]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[6]  (
	.Q(ClkDiv_Z[6]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[5]  (
	.Q(ClkDiv_Z[5]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[4]  (
	.Q(ClkDiv_Z[4]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[3]  (
	.Q(ClkDiv_Z[3]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_3_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[2]  (
	.Q(ClkDiv_Z[2]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[1]  (
	.Q(ClkDiv_Z[1]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un6_clkdiv_cry_1_S_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[0]  (
	.Q(ClkDiv_Z[0]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[23]  (
	.Q(DataToMosi_i_Z[23]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[23]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[22]  (
	.Q(DataToMosi_i_Z[22]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[22]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[21]  (
	.Q(DataToMosi_i_Z[21]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[21]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[20]  (
	.Q(DataToMosi_i_Z[20]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[20]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[19]  (
	.Q(DataToMosi_i_Z[19]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[19]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[18]  (
	.Q(DataToMosi_i_Z[18]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[18]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \DataToMosi_i[17]  (
	.Q(DataToMosi_i_Z[17]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacFSetpointToWrite[17]),
	.EN(DataToMosiLatched_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:89
  SLE \ClkDiv[8]  (
	.Q(ClkDiv_Z[8]),
	.ADn(VCC),
	.ALn(SpiRst_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(ClkDiv_3_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:116
  ARI1 un6_clkdiv_s_1_367 (
	.FCO(un6_clkdiv_s_1_367_FCO),
	.S(un6_clkdiv_s_1_367_S),
	.Y(un6_clkdiv_s_1_367_Y),
	.B(ClkDiv_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un6_clkdiv_s_1_367.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_1 (
	.FCO(un6_clkdiv_cry_1_Z),
	.S(un6_clkdiv_cry_1_S_4),
	.Y(un6_clkdiv_cry_1_Y_4),
	.B(ClkDiv_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_s_1_367_FCO)
);
defparam un6_clkdiv_cry_1.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_2 (
	.FCO(un6_clkdiv_cry_2_Z),
	.S(un6_clkdiv_cry_2_S_4),
	.Y(un6_clkdiv_cry_2_Y_4),
	.B(ClkDiv_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_1_Z)
);
defparam un6_clkdiv_cry_2.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_3 (
	.FCO(un6_clkdiv_cry_3_Z),
	.S(un6_clkdiv_cry_3_S_4),
	.Y(un6_clkdiv_cry_3_Y_4),
	.B(ClkDiv_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_2_Z)
);
defparam un6_clkdiv_cry_3.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_4 (
	.FCO(un6_clkdiv_cry_4_Z),
	.S(un6_clkdiv_cry_4_S_4),
	.Y(un6_clkdiv_cry_4_Y_4),
	.B(ClkDiv_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_3_Z)
);
defparam un6_clkdiv_cry_4.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_5 (
	.FCO(un6_clkdiv_cry_5_Z),
	.S(un6_clkdiv_cry_5_S_4),
	.Y(un6_clkdiv_cry_5_Y_4),
	.B(ClkDiv_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_4_Z)
);
defparam un6_clkdiv_cry_5.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_6 (
	.FCO(un6_clkdiv_cry_6_Z),
	.S(un6_clkdiv_cry_6_S_4),
	.Y(un6_clkdiv_cry_6_Y_4),
	.B(ClkDiv_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_5_Z)
);
defparam un6_clkdiv_cry_6.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_s_8 (
	.FCO(un6_clkdiv_s_8_FCO_4),
	.S(un6_clkdiv_s_8_S_4),
	.Y(un6_clkdiv_s_8_Y_4),
	.B(ClkDiv_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_7_Z)
);
defparam un6_clkdiv_s_8.INIT=20'h4AA00;
// @37:116
  ARI1 un6_clkdiv_cry_7 (
	.FCO(un6_clkdiv_cry_7_Z),
	.S(un6_clkdiv_cry_7_S_4),
	.Y(un6_clkdiv_cry_7_Y_4),
	.B(ClkDiv_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un6_clkdiv_cry_6_Z)
);
defparam un6_clkdiv_cry_7.INIT=20'h4AA00;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_23_i_m2_i_m2_1_0_co1),
	.S(Mosi_i_3_23_i_m2_i_m2_1_wmux_0_S),
	.Y(Mosi_i_3_23_i_m2_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[3]),
	.C(N_5382),
	.D(N_5383),
	.A(Mosi_i_3_23_i_m2_i_m2_1_0_y0),
	.FCI(Mosi_i_3_23_i_m2_i_m2_1_0_co0)
);
defparam Mosi_i_3_23_i_m2_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_23_i_m2_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_23_i_m2_i_m2_1_0_co0),
	.S(Mosi_i_3_23_i_m2_i_m2_1_0_wmux_S),
	.Y(Mosi_i_3_23_i_m2_i_m2_1_0_y0),
	.B(SpiBitPos_Z[3]),
	.C(N_662),
	.D(N_671),
	.A(SpiBitPos_Z[1]),
	.FCI(VCC)
);
defparam Mosi_i_3_23_i_m2_i_m2_1_0_wmux.INIT=20'h0FA44;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_i_m2_1_wmux_0 (
	.FCO(Mosi_i_3_5_i_m2_i_m2_1_0_co1),
	.S(Mosi_i_3_5_i_m2_i_m2_1_wmux_0_S),
	.Y(N_671),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[5]),
	.D(DataToMosi_i_Z[21]),
	.A(Mosi_i_3_5_i_m2_i_m2_1_0_y0),
	.FCI(Mosi_i_3_5_i_m2_i_m2_1_0_co0)
);
defparam Mosi_i_3_5_i_m2_i_m2_1_wmux_0.INIT=20'h0F588;
// @37:133
  ARI1 Mosi_i_3_5_i_m2_i_m2_1_0_wmux (
	.FCO(Mosi_i_3_5_i_m2_i_m2_1_0_co0),
	.S(Mosi_i_3_5_i_m2_i_m2_1_0_wmux_S),
	.Y(Mosi_i_3_5_i_m2_i_m2_1_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[1]),
	.D(DataToMosi_i_Z[17]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_5_i_m2_i_m2_1_0_wmux.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_i_m2_2_wmux_3 (
	.FCO(Mosi_i_3_18_i_m2_i_m2_2_wmux_3_FCO_0),
	.S(Mosi_i_3_18_i_m2_i_m2_2_wmux_3_S_0),
	.Y(N_698),
	.B(Mosi_i_3_18_i_m2_i_m2_2_0_y1),
	.C(SpiBitPos_Z[1]),
	.D(VCC),
	.A(Mosi_i_3_18_i_m2_i_m2_2_0_y3),
	.FCI(Mosi_i_3_18_i_m2_i_m2_2_co1_0)
);
defparam Mosi_i_3_18_i_m2_i_m2_2_wmux_3.INIT=20'h0EC2C;
  ARI1 Mosi_i_3_18_i_m2_i_m2_2_wmux_2 (
	.FCO(Mosi_i_3_18_i_m2_i_m2_2_co1_0),
	.S(Mosi_i_3_18_i_m2_i_m2_2_wmux_2_S_0),
	.Y(Mosi_i_3_18_i_m2_i_m2_2_0_y3),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[6]),
	.D(DataToMosi_i_Z[22]),
	.A(Mosi_i_3_18_i_m2_i_m2_2_y0_0),
	.FCI(Mosi_i_3_18_i_m2_i_m2_2_co0_0)
);
defparam Mosi_i_3_18_i_m2_i_m2_2_wmux_2.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_i_m2_2_wmux_1 (
	.FCO(Mosi_i_3_18_i_m2_i_m2_2_co0_0),
	.S(Mosi_i_3_18_i_m2_i_m2_2_wmux_1_S_0),
	.Y(Mosi_i_3_18_i_m2_i_m2_2_y0_0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[2]),
	.D(DataToMosi_i_Z[18]),
	.A(SpiBitPos_Z[4]),
	.FCI(Mosi_i_3_18_i_m2_i_m2_2_0_co1)
);
defparam Mosi_i_3_18_i_m2_i_m2_2_wmux_1.INIT=20'h0FA44;
  ARI1 Mosi_i_3_18_i_m2_i_m2_2_wmux_0 (
	.FCO(Mosi_i_3_18_i_m2_i_m2_2_0_co1),
	.S(Mosi_i_3_18_i_m2_i_m2_2_wmux_0_S_0),
	.Y(Mosi_i_3_18_i_m2_i_m2_2_0_y1),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[4]),
	.D(DataToMosi_i_Z[20]),
	.A(Mosi_i_3_18_i_m2_i_m2_2_0_y0),
	.FCI(Mosi_i_3_18_i_m2_i_m2_2_0_co0)
);
defparam Mosi_i_3_18_i_m2_i_m2_2_wmux_0.INIT=20'h0F588;
  ARI1 Mosi_i_3_18_i_m2_i_m2_2_0_wmux (
	.FCO(Mosi_i_3_18_i_m2_i_m2_2_0_co0),
	.S(Mosi_i_3_18_i_m2_i_m2_2_wmux_S_0),
	.Y(Mosi_i_3_18_i_m2_i_m2_2_0_y0),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[0]),
	.D(DataToMosi_i_Z[16]),
	.A(SpiBitPos_Z[4]),
	.FCI(VCC)
);
defparam Mosi_i_3_18_i_m2_i_m2_2_0_wmux.INIT=20'h0FA44;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_0_o2[0]  (
	.A(SpiBitPos_Z[0]),
	.B(SpiBitPos_Z[1]),
	.C(SpiBitPos_Z[2]),
	.Y(N_602)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_0_o2[0] .INIT=8'hFE;
// @37:114
  CFG4 un3_clkdivlto8_3 (
	.A(ClkDiv_Z[3]),
	.B(un3_clkdivlto8_3_1_Z),
	.C(ClkDiv_Z[8]),
	.D(ClkDiv_Z[7]),
	.Y(un3_clkdivlto8_3_Z)
);
defparam un3_clkdivlto8_3.INIT=16'h4FFF;
// @37:114
  CFG3 un3_clkdivlto8_3_1 (
	.A(ClkDiv_Z[2]),
	.B(ClkDiv_Z[1]),
	.C(ClkDiv_Z[0]),
	.Y(un3_clkdivlto8_3_1_Z)
);
defparam un3_clkdivlto8_3_1.INIT=8'h15;
// @37:133
  CFG3 Mosi_i_3_23_i_m2_i_m2_2_0 (
	.A(Mosi_i_3_23_i_m2_i_m2_2_0_1_Z),
	.B(N_698),
	.C(SpiBitPos_Z[3]),
	.Y(Mosi_i_3_23_i_m2_i_m2_2_0_Z)
);
defparam Mosi_i_3_23_i_m2_i_m2_2_0.INIT=8'h5C;
// @37:133
  CFG4 Mosi_i_3_23_i_m2_i_m2_2_0_1 (
	.A(DataToMosi_i_Z[10]),
	.B(DataToMosi_i_Z[14]),
	.C(Mosi_i_3_21_i_m2_i_m2_1_Z),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_23_i_m2_i_m2_2_0_1_Z)
);
defparam Mosi_i_3_23_i_m2_i_m2_2_0_1.INIT=16'h350F;
  CFG3 Mosi_i_7_i_m2_i_m2_RNO (
	.A(Mosi_i_3_23_i_m2_i_m2_1_wmux_0_Y),
	.B(SpiBitPos_Z[0]),
	.C(Mosi_i_3_23_i_m2_i_m2_2_0_Z),
	.Y(N_5397)
);
defparam Mosi_i_7_i_m2_i_m2_RNO.INIT=8'hE2;
// @37:133
  CFG4 Mosi_i_3_21_i_m2_i_m2_1 (
	.A(DataToMosi_i_Z[8]),
	.B(DataToMosi_i_Z[12]),
	.C(SpiBitPos_Z[2]),
	.D(SpiBitPos_Z[1]),
	.Y(Mosi_i_3_21_i_m2_i_m2_1_Z)
);
defparam Mosi_i_3_21_i_m2_i_m2_1.INIT=16'hF0CA;
// @32:47
  CFG2 \un1_Mosi_i_0_sqmuxa_1_0_o2_2[0]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.Y(N_587)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2_2[0] .INIT=4'hE;
// @37:89
  CFG2 un1_rst_3_0_a2_0_a2 (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(un1_rst_3_i)
);
defparam un1_rst_3_0_a2_0_a2.INIT=4'hB;
// @37:133
  CFG3 Mosi_i_3_9_i_m2_i_m2 (
	.A(DataToMosi_i_Z[9]),
	.B(SpiBitPos_Z[2]),
	.C(DataToMosi_i_Z[13]),
	.Y(N_5383)
);
defparam Mosi_i_3_9_i_m2_i_m2.INIT=8'hE2;
// @37:114
  CFG3 un3_clkdivlto8_0_0 (
	.A(ClkDiv_Z[6]),
	.B(ClkDiv_Z[5]),
	.C(ClkDiv_Z[4]),
	.Y(un3_clkdivlto8_0_0_Z)
);
defparam un3_clkdivlto8_0_0.INIT=8'h7F;
// @37:89
  CFG4 Sck_i_0_i_0_o2_1 (
	.A(ClkDiv_Z[4]),
	.B(SpiXferCompleteOut),
	.C(ClkDiv_Z[6]),
	.D(ClkDiv_Z[5]),
	.Y(Sck_i_0_i_0_o2_1_Z)
);
defparam Sck_i_0_i_0_o2_1.INIT=16'hDFFF;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_0_0_o2[1]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[2]),
	.C(SpiBitPos_Z[3]),
	.Y(N_612)
);
defparam \SpiBitPos_6_1.SUM_0_0_o2[1] .INIT=8'hFE;
// @43:115
  CFG2 N_418_i (
	.A(DacFSetpointToWrite[23]),
	.B(SpiRst),
	.Y(N_418_i_Z)
);
defparam N_418_i.INIT=4'h8;
// @37:133
  CFG4 Mosi_i_3_8_i_m2_i_m2_1_0 (
	.A(DataToMosi_i_Z[23]),
	.B(DataToMosi_i_Z[7]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_5382_1)
);
defparam Mosi_i_3_8_i_m2_i_m2_1_0.INIT=16'h00AC;
// @37:133
  CFG4 Mosi_i_3_2_i_m2_i_m2_2_0 (
	.A(DataToMosi_i_Z[19]),
	.B(DataToMosi_i_Z[3]),
	.C(SpiBitPos_Z[4]),
	.D(SpiBitPos_Z[2]),
	.Y(N_662_2)
);
defparam Mosi_i_3_2_i_m2_i_m2_2_0.INIT=16'hAC00;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_o2_1[0]  (
	.A(SpiBitPos_Z[3]),
	.B(SpiBitPos_Z[4]),
	.C(N_602),
	.Y(N_614)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_o2_1[0] .INIT=8'hFE;
// @37:133
  CFG3 Mosi_i_3_8_i_m2_i_m2 (
	.A(DataToMosi_i_Z[11]),
	.B(SpiBitPos_Z[2]),
	.C(N_5382_1),
	.Y(N_5382)
);
defparam Mosi_i_3_8_i_m2_i_m2.INIT=8'hF8;
// @37:133
  CFG3 Mosi_i_3_2_i_m2_i_m2 (
	.A(DataToMosi_i_Z[15]),
	.B(SpiBitPos_Z[2]),
	.C(N_662_2),
	.Y(N_662)
);
defparam Mosi_i_3_2_i_m2_i_m2.INIT=8'hF2;
// @37:89
  CFG4 XferComplete_ice (
	.A(un3_clkdivlto8_3_Z),
	.B(N_614),
	.C(SckF_c),
	.D(un3_clkdivlto8_0_0_Z),
	.Y(XferComplete_ice_1)
);
defparam XferComplete_ice.INIT=16'h0001;
// @37:114
  CFG3 \ClkDiv_3[2]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_2_S_4),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[2])
);
defparam \ClkDiv_3[2] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[4]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_4_S_4),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[4])
);
defparam \ClkDiv_3[4] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[5]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_5_S_4),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[5])
);
defparam \ClkDiv_3[5] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[6]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_6_S_4),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[6])
);
defparam \ClkDiv_3[6] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[7]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_cry_7_S_4),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[7])
);
defparam \ClkDiv_3[7] .INIT=8'hC8;
// @37:114
  CFG3 \ClkDiv_3[8]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un6_clkdiv_s_8_S_4),
	.C(un3_clkdivlto8_0_0_Z),
	.Y(ClkDiv_3_Z[8])
);
defparam \ClkDiv_3[8] .INIT=8'hC8;
// @37:114
  CFG3 \SpiBitPos_6_1.SUM_0_0_o2_0[3]  (
	.A(un3_clkdivlto8_3_Z),
	.B(SckF_c),
	.C(Sck_i_0_i_0_o2_1_Z),
	.Y(N_583)
);
defparam \SpiBitPos_6_1.SUM_0_0_o2_0[3] .INIT=8'hFB;
// @32:47
  CFG3 \un1_Mosi_i_0_sqmuxa_1_0_0_a2[0]  (
	.A(un3_clkdivlto8_3_Z),
	.B(un3_clkdivlto8_0_0_Z),
	.C(N_602),
	.Y(N_879)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_0_a2[0] .INIT=8'hE0;
// @37:114
  CFG4 Mosi_i_7_i_m2_i_m2 (
	.A(un3_clkdivlto8_0_0_Z),
	.B(DacFSetpointToWrite[23]),
	.C(N_5397),
	.D(un3_clkdivlto8_3_Z),
	.Y(N_632)
);
defparam Mosi_i_7_i_m2_i_m2.INIT=16'hCCD8;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_m2_1[0]  (
	.A(un3_clkdivlto8_0_0_Z),
	.B(un3_clkdivlto8_3_Z),
	.C(SpiBitPos_Z[4]),
	.D(SckF_c),
	.Y(N_629)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_m2_1[0] .INIT=16'hE0F1;
// @32:47
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_0_m2[0]  (
	.A(un3_clkdivlto8_0_0_Z),
	.B(un3_clkdivlto8_3_Z),
	.C(SpiXferCompleteOut),
	.D(SpiBitPos_Z[3]),
	.Y(N_628)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_0_m2[0] .INIT=16'hEF01;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0_0[3]  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_583),
	.D(N_602),
	.Y(SpiBitPos_6[3])
);
defparam \SpiBitPos_6_1.SUM_0_0[3] .INIT=16'hCCC2;
// @37:114
  CFG4 \SpiBitPos_6_1.SUM_0_0[1]  (
	.A(SpiBitPos_Z[1]),
	.B(SpiBitPos_Z[0]),
	.C(N_583),
	.D(N_612),
	.Y(SpiBitPos_6[1])
);
defparam \SpiBitPos_6_1.SUM_0_0[1] .INIT=16'hA9A8;
// @37:89
  CFG3 \SpiBitPos_6_1.N_4114_i  (
	.A(N_583),
	.B(SpiBitPos_Z[0]),
	.C(N_614),
	.Y(N_4114_i)
);
defparam \SpiBitPos_6_1.N_4114_i .INIT=8'h90;
// @37:89
  CFG4 Sck_i_RNO (
	.A(un3_clkdivlto8_3_Z),
	.B(N_614),
	.C(SckF_c),
	.D(Sck_i_0_i_0_o2_1_Z),
	.Y(N_149_i)
);
defparam Sck_i_RNO.INIT=16'hF0B4;
// @37:89
  CFG4 \un1_Mosi_i_0_sqmuxa_1_0_0_a2_RNI006U[0]  (
	.A(N_879),
	.B(N_629),
	.C(N_628),
	.D(N_614),
	.Y(un1_Mosi_i_0_sqmuxa_1_i_0)
);
defparam \un1_Mosi_i_0_sqmuxa_1_0_0_a2_RNI006U[0] .INIT=16'h4000;
// @37:89
  CFG4 \SpiBitPos_6_1.N_147_i  (
	.A(SpiBitPos_Z[4]),
	.B(SpiBitPos_Z[3]),
	.C(N_583),
	.D(N_602),
	.Y(N_147_i)
);
defparam \SpiBitPos_6_1.N_147_i .INIT=16'hAAA8;
// @37:89
  CFG4 \SpiBitPos_6_1.N_144_i  (
	.A(N_587),
	.B(SpiBitPos_Z[2]),
	.C(N_583),
	.D(N_612),
	.Y(N_144_i)
);
defparam \SpiBitPos_6_1.N_144_i .INIT=16'hC900;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 */

module SpiDacPorts_work_dmmainports_dmmain_0layer1_9 (
  un1_Mosi_i_0_sqmuxa_1_i_0,
  DacFSetpointToWrite,
  N_418_i_i,
  N_418_i_set,
  MosiF_c,
  SckF_c,
  TP8_c,
  LastWriteDac,
  DacFSetpointWritten,
  SpiRst_1z,
  lastwritedac4_i,
  FCCC_C0_0_GL0,
  shot_i_arst_i
)
;
output un1_Mosi_i_0_sqmuxa_1_i_0 ;
input [23:0] DacFSetpointToWrite ;
output N_418_i_i ;
input N_418_i_set ;
output MosiF_c ;
output SckF_c ;
input TP8_c ;
input LastWriteDac ;
output DacFSetpointWritten ;
output SpiRst_1z ;
input lastwritedac4_i ;
input FCCC_C0_0_GL0 ;
input shot_i_arst_i ;
wire un1_Mosi_i_0_sqmuxa_1_i_0 ;
wire N_418_i_i ;
wire N_418_i_set ;
wire MosiF_c ;
wire SckF_c ;
wire TP8_c ;
wire LastWriteDac ;
wire DacFSetpointWritten ;
wire SpiRst_1z ;
wire lastwritedac4_i ;
wire FCCC_C0_0_GL0 ;
wire shot_i_arst_i ;
wire [0:0] un1_spirst2_i;
wire SpiRst_rep_Z ;
wire GND ;
wire VCC ;
wire SpiRst_arst ;
wire SpiRst_arst_i ;
wire LastSpiXferComplete_Z ;
wire SpiXferCompleteOut ;
wire LastSpiXferComplete_0_sqmuxa_Z ;
wire SpiRst_0_sqmuxa_2_Z ;
wire un1_SpiRst_0_sqmuxa_1_i ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire N_1 ;
// @43:145
  SLE SpiRst_rep (
	.Q(SpiRst_rep_Z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CLKINT SpiRst_rep_RNIVK5C (
	.Y(SpiRst_arst),
	.A(SpiRst_rep_Z)
);
  CFG1 SpiRst_rep_RNIVK5C_0 (
	.A(SpiRst_arst),
	.Y(SpiRst_arst_i)
);
defparam SpiRst_rep_RNIVK5C_0.INIT=2'h1;
// @43:145
  SLE LastSpiXferComplete (
	.Q(LastSpiXferComplete_Z),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiXferCompleteOut),
	.EN(LastSpiXferComplete_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE SpiRst (
	.Q(SpiRst_1z),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(lastwritedac4_i),
	.EN(un1_spirst2_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:145
  SLE TransferComplete (
	.Q(DacFSetpointWritten),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(SpiRst_0_sqmuxa_2_Z),
	.EN(un1_SpiRst_0_sqmuxa_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:182
  CFG4 LastSpiXferComplete_0_sqmuxa (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(LastSpiXferComplete_0_sqmuxa_Z)
);
defparam LastSpiXferComplete_0_sqmuxa.INIT=16'h0990;
// @43:182
  CFG4 SpiRst_0_sqmuxa_2 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(SpiRst_0_sqmuxa_2_Z)
);
defparam SpiRst_0_sqmuxa_2.INIT=16'h0900;
// @43:145
  CFG4 LastSpiXferComplete_RNIE64H1 (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_spirst2_i[0])
);
defparam LastSpiXferComplete_RNIE64H1.INIT=16'h4D44;
// @43:145
  CFG4 TransferComplete_RNO (
	.A(LastWriteDac),
	.B(TP8_c),
	.C(LastSpiXferComplete_Z),
	.D(SpiXferCompleteOut),
	.Y(un1_SpiRst_0_sqmuxa_1_i)
);
defparam TransferComplete_RNO.INIT=16'h3B33;
// @43:115
  SpiMasterPorts_work_dmmainports_dmmain_0layer1_5_4 Spi (
	.DacFSetpointToWrite(DacFSetpointToWrite[23:0]),
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0),
	.SpiRst(SpiRst_1z),
	.SpiXferCompleteOut(SpiXferCompleteOut),
	.SckF_c(SckF_c),
	.SpiRst_arst_i(SpiRst_arst_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.MosiF_c(MosiF_c),
	.N_418_i_set(N_418_i_set),
	.N_418_i_i(N_418_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* SpiDacPorts_work_dmmainports_dmmain_0layer1_9 */

module DMMainPorts (
  DMMainPorts_1_RamBusDataOut,
  iPSELS_0_a2_0,
  nCsA_c,
  nCsE_c,
  nCsD_c,
  nCsC_c,
  nCsB_c,
  nCsF_c,
  SckF_c,
  MosiF_c,
  SckE_c,
  MosiE_c,
  SckD_c,
  MosiD_c,
  SckC_c,
  MosiC_c,
  SckB_c,
  MosiB_c,
  TP6_c,
  TP7_c,
  Tx2_c,
  Rx2_c,
  Tx1_c,
  Rx1_c,
  Tx0_c,
  Rx0_c,
  Oe0_c,
  Oe1_c,
  Oe2_c,
  RegisterSpaceReadAck,
  RegisterSpaceWriteAck,
  popfeedthru_unused_31,
  popfeedthru_unused_16,
  popfeedthru_unused_17,
  popfeedthru_unused_18,
  popfeedthru_unused_19,
  popfeedthru_unused_20,
  popfeedthru_unused_21,
  popfeedthru_unused_22,
  popfeedthru_unused_23,
  popfeedthru_unused_24,
  popfeedthru_unused_25,
  popfeedthru_unused_26,
  popfeedthru_unused_27,
  popfeedthru_unused_28,
  popfeedthru_unused_29,
  popfeedthru_unused_30,
  popfeedthru_unused_8,
  popfeedthru_unused_9,
  popfeedthru_unused_10,
  popfeedthru_unused_11,
  popfeedthru_unused_12,
  popfeedthru_unused_13,
  popfeedthru_unused_14,
  popfeedthru_unused_15,
  popfeedthru_unused_36,
  popfeedthru_unused_37,
  popfeedthru_unused_38,
  popfeedthru_unused_39,
  popfeedthru_unused_40,
  popfeedthru_unused_41,
  popfeedthru_unused_42,
  popfeedthru_unused_43,
  popfeedthru_unused_44,
  popfeedthru_unused_45,
  popfeedthru_unused_46,
  popfeedthru_unused_33,
  popfeedthru_unused_34,
  popfeedthru_unused_35,
  EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1,
  popfeedthru_unused_2,
  popfeedthru_unused_3,
  popfeedthru_unused_6,
  popfeedthru_unused_7,
  popfeedthru_unused_4,
  popfeedthru_unused_5,
  popfeedthru_unused_1,
  popfeedthru_unused_0,
  popfeedthru_unused,
  TP1_c,
  TP2_c,
  TP3_c,
  TP4_c,
  TP5_c,
  TP8_c,
  FCCC_C0_0_GL0
)
;
output [31:0] DMMainPorts_1_RamBusDataOut ;
input iPSELS_0_a2_0 ;
output [3:0] nCsA_c ;
output [3:0] nCsE_c ;
output [3:0] nCsD_c ;
output [3:0] nCsC_c ;
output [3:0] nCsB_c ;
output [3:0] nCsF_c ;
output SckF_c ;
output MosiF_c ;
output SckE_c ;
output MosiE_c ;
output SckD_c ;
output MosiD_c ;
output SckC_c ;
output MosiC_c ;
output SckB_c ;
output MosiB_c ;
output TP6_c ;
output TP7_c ;
output Tx2_c ;
input Rx2_c ;
output Tx1_c ;
input Rx1_c ;
output Tx0_c ;
input Rx0_c ;
output Oe0_c ;
output Oe1_c ;
output Oe2_c ;
output RegisterSpaceReadAck ;
output RegisterSpaceWriteAck ;
input popfeedthru_unused_31 ;
input popfeedthru_unused_16 ;
input popfeedthru_unused_17 ;
input popfeedthru_unused_18 ;
input popfeedthru_unused_19 ;
input popfeedthru_unused_20 ;
input popfeedthru_unused_21 ;
input popfeedthru_unused_22 ;
input popfeedthru_unused_23 ;
input popfeedthru_unused_24 ;
input popfeedthru_unused_25 ;
input popfeedthru_unused_26 ;
input popfeedthru_unused_27 ;
input popfeedthru_unused_28 ;
input popfeedthru_unused_29 ;
input popfeedthru_unused_30 ;
input popfeedthru_unused_8 ;
input popfeedthru_unused_9 ;
input popfeedthru_unused_10 ;
input popfeedthru_unused_11 ;
input popfeedthru_unused_12 ;
input popfeedthru_unused_13 ;
input popfeedthru_unused_14 ;
input popfeedthru_unused_15 ;
input popfeedthru_unused_36 ;
input popfeedthru_unused_37 ;
input popfeedthru_unused_38 ;
input popfeedthru_unused_39 ;
input popfeedthru_unused_40 ;
input popfeedthru_unused_41 ;
input popfeedthru_unused_42 ;
input popfeedthru_unused_43 ;
input popfeedthru_unused_44 ;
input popfeedthru_unused_45 ;
input popfeedthru_unused_46 ;
input popfeedthru_unused_33 ;
input popfeedthru_unused_34 ;
input popfeedthru_unused_35 ;
input EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
input popfeedthru_unused_2 ;
input popfeedthru_unused_3 ;
input popfeedthru_unused_6 ;
input popfeedthru_unused_7 ;
input popfeedthru_unused_4 ;
input popfeedthru_unused_5 ;
input popfeedthru_unused_1 ;
input popfeedthru_unused_0 ;
input popfeedthru_unused ;
output TP1_c ;
output TP2_c ;
output TP3_c ;
output TP4_c ;
output TP5_c ;
output TP8_c ;
input FCCC_C0_0_GL0 ;
wire iPSELS_0_a2_0 ;
wire SckF_c ;
wire MosiF_c ;
wire SckE_c ;
wire MosiE_c ;
wire SckD_c ;
wire MosiD_c ;
wire SckC_c ;
wire MosiC_c ;
wire SckB_c ;
wire MosiB_c ;
wire TP6_c ;
wire TP7_c ;
wire Tx2_c ;
wire Rx2_c ;
wire Tx1_c ;
wire Rx1_c ;
wire Tx0_c ;
wire Rx0_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire RegisterSpaceReadAck ;
wire RegisterSpaceWriteAck ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_33 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_35 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire TP1_c ;
wire TP2_c ;
wire TP3_c ;
wire TP4_c ;
wire TP5_c ;
wire TP8_c ;
wire FCCC_C0_0_GL0 ;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_0;
wire [0:0] un1_Mosi_i_0_sqmuxa_1_i_1;
wire [5:0] DacSetpointReadAddressChannel_Z;
wire [5:5] DacSetpointReadAddressChannel_s_Z;
wire [4:0] DacSetpointReadAddressChannel_s;
wire [2:0] DacSetpointReadAddressController_Z;
wire [2:0] un1_DacSetpointReadAddressController_2_Z;
wire [1:0] DacSetpointReadAddressDac_Z;
wire [1:0] un1_DacSetpointReadAddressDac_2_Z;
wire [6:2] DacWriteNextState_rep_Z;
wire [21:0] DacWriteNextState_Z;
wire [20:0] DacWriteNextState_ns;
wire [16:2] DacWriteNextState_ns_Z;
wire [20:20] DacWriteNextStatece_Z;
wire [9:4] DacWriteNextState_ns_i_i_0;
wire [23:0] DacSetpoints_1_2_Z;
wire [23:0] DacSetpointFromRead;
wire [23:0] DacSetpoints_1_1_Z;
wire [23:0] DacSetpoints_1_0_Z;
wire [23:0] DacSetpoints_0_3_Z;
wire [23:0] DacSetpoints_0_2_Z;
wire [23:0] DacSetpoints_0_1_Z;
wire [23:0] DacSetpoints_0_0_Z;
wire [1:0] DacSetpointReadedAddressDac_Z;
wire [1:0] un1_DacSetpointReadAddressDac_Z;
wire [2:0] DacSetpointReadedAddressController_Z;
wire [2:0] un1_DacSetpointReadAddressController_Z;
wire [23:0] DacSetpoints_5_1_Z;
wire [23:0] DacSetpoints_5_0_Z;
wire [23:0] DacSetpoints_4_3_Z;
wire [23:0] DacSetpoints_4_2_Z;
wire [23:0] DacSetpoints_4_1_Z;
wire [23:0] DacSetpoints_4_0_Z;
wire [23:0] DacSetpoints_3_3_Z;
wire [23:0] DacSetpoints_3_2_Z;
wire [23:0] DacSetpoints_3_1_Z;
wire [23:0] DacSetpoints_3_0_Z;
wire [23:0] DacSetpoints_2_3_Z;
wire [23:0] DacSetpoints_2_2_Z;
wire [23:0] DacSetpoints_2_1_Z;
wire [23:0] DacSetpoints_2_0_Z;
wire [23:0] DacSetpoints_1_3_Z;
wire [23:0] DacESetpointToWrite_Z;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1;
wire [8:0] un1_DacWriteNextState_293_0_0_0;
wire [3:3] StateOut_23_i_a2_i_o2_RNI7BIM3;
wire [16:10] un1_DacWriteNextState_293_0_0;
wire [0:0] StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1;
wire [23:0] DacDSetpointToWrite_Z;
wire [14:2] un1_DacWriteNextState_294_0_0_0;
wire [22:8] un1_DacWriteNextState_294_0_0;
wire [23:0] DacCSetpointToWrite_Z;
wire [7:3] un1_DacWriteNextState_295_0_0_0;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1;
wire [3:3] StateOut_23_i_a2_i_o2_RNI20AM3;
wire [22:8] un1_DacWriteNextState_295_0_0;
wire [23:0] DacBSetpointToWrite_Z;
wire [22:4] un1_DacWriteNextState_296_0_0;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1;
wire [23:0] DacASetpointToWrite_Z;
wire [3:3] StateOut_23_i_a2_i_o2_RNIO9P54;
wire [22:8] un1_DacWriteNextState_297_0_0;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2;
wire [21:21] un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2;
wire [3:3] StateOut_23_i_a2_i_o2_RNIJUG54;
wire [2:2] un1_nCsDacs2_i;
wire [2:2] un1_nCsDacs3_i;
wire [23:0] DacSetpoints_5_3_Z;
wire [0:0] StateOut_23;
wire [23:0] DacSetpoints_5_2_Z;
wire [23:0] DacFSetpointToWrite_Z;
wire [15:1] un1_DacWriteNextState_292_3_0;
wire [22:0] un1_DacWriteNextState_292_0_0_0;
wire [3:3] StateOut_23_i_a2_i_o2_RNICMQM3;
wire [17:13] un1_DacWriteNextState_292_Z;
wire [21:20] un1_DacWriteNextState_292_0_0;
wire [2:2] O_RNI8EGK_S;
wire [0:0] DacSetpointReadAddressChannel_RNI5ULI_S;
wire [0:0] DacSetpointReadAddressChannel_RNI5ULI_Y;
wire [1:1] DacSetpointReadAddressChannel_RNIBTB51_S;
wire [1:1] DacSetpointReadAddressChannel_RNIBTB51_Y;
wire [34:1] un7_dacsetpointreadaddress_0;
wire [2:2] DacSetpointReadAddressChannel_RNIIT1O1_S;
wire [2:2] DacSetpointReadAddressChannel_RNIIT1O1_Y;
wire [3:3] DacSetpointReadAddressChannel_RNIQUNA2_S;
wire [3:3] DacSetpointReadAddressChannel_RNIQUNA2_Y;
wire [4:4] DacSetpointReadAddressChannel_RNI31ET2_S;
wire [4:4] DacSetpointReadAddressChannel_RNI31ET2_Y;
wire [5:5] DacSetpointReadAddressChannel_RNID44G3_S;
wire [5:5] DacSetpointReadAddressChannel_RNID44G3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNI5GSN3_S;
wire [5:5] DacSetpointReadAddressChannel_RNI5GSN3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNITRKV3_S;
wire [5:5] DacSetpointReadAddressChannel_RNITRKV3_Y;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_FCO;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_S;
wire [5:5] DacSetpointReadAddressChannel_RNIDJ5F4_Y;
wire [5:5] DacSetpointReadAddressChannel_RNIL7D74_S;
wire [5:5] DacSetpointReadAddressChannel_RNIL7D74_Y;
wire [4:0] DacSetpointReadAddressChannel_cry_Z;
wire [4:0] DacSetpointReadAddressChannel_cry_Y;
wire [5:5] DacSetpointReadAddressChannel_s_FCO;
wire [5:5] DacSetpointReadAddressChannel_s_Y;
wire [21:21] DacWriteNextState_RNIG75H_Z;
wire [2:1] ClkDiv;
wire [1:1] SUM_5;
wire [2:1] ClkDiv_0;
wire [2:1] SUM_4;
wire [2:1] ClkDiv_1;
wire [2:1] SUM_3;
wire [2:1] ClkDiv_2;
wire [2:1] SUM_2;
wire [2:2] SUM_1_0;
wire [43:0] un7_dacsetpointreadaddress_NC;
wire [8:0] un7_dacsetpointreadaddress_ONC;
wire [31:0] RamDataIn;
wire [10:10] O_RNIQ57P8_S;
wire [11:11] O_RNI5NSAA_S;
wire [9:9] O_RNI7EIE7_S;
wire [8:8] O_RNIBFUA6_S;
wire [7:7] O_RNIULF95_S;
wire [6:6] O_RNIV06A4_S;
wire [5:5] O_RNIDF1D3_S;
wire [4:4] O_RNI702I2_S;
wire [3:3] O_RNICI7P1_S;
wire [12:12] O_RNIJM1E_Y;
wire [13:0] RamAddress;
wire [7:2] Address;
wire [7:0] Uart1RxFifoData;
wire [12:0] Uart1RxFifoCount;
wire [7:0] Uart2RxFifoData;
wire [7:0] Uart0RxFifoData;
wire [12:0] Uart2RxFifoCount;
wire [7:0] Uart3RxFifoData;
wire [12:0] Uart0RxFifoCount;
wire [12:0] Uart3RxFifoCount;
wire [7:0] Uart0TxFifoData;
wire [7:0] Uart2TxFifoData;
wire [7:0] Uart1TxFifoData;
wire [7:0] Uart3ClkDivider;
wire [7:0] Uart1ClkDivider;
wire [7:0] Uart2ClkDivider;
wire [7:0] Uart0ClkDivider;
wire N_5071_set_Z ;
wire GND ;
wire N_5071_i ;
wire VCC ;
wire N_4974_i_rs_Z ;
wire N_4974_i_i ;
wire un1_rst_1_i_i_a2 ;
wire N_4824_set_Z ;
wire N_4824_i ;
wire N_4614_i_rs_Z ;
wire N_4614_i_i ;
wire un1_rst_1_i_i_a2_0 ;
wire N_418_i_set_Z ;
wire N_418_i_i ;
wire shot_i_arst_i ;
wire DacSetpointReadAddressChannele ;
wire N_339_i ;
wire domachine_i ;
wire N_4613_i ;
wire N_4131 ;
wire N_4840 ;
wire N_379 ;
wire WriteDacsce_Z ;
wire N_274_i ;
wire N_276_i ;
wire un1_MasterReset_inv_23 ;
wire un1_MasterReset_inv_11 ;
wire un1_MasterReset_inv_1 ;
wire un1_MasterReset_inv_16 ;
wire un1_MasterReset_inv_2 ;
wire un1_MasterReset_inv ;
wire un1_MasterReset_inv_14 ;
wire N_351_i ;
wire un1_MasterReset_inv_7 ;
wire un1_MasterReset_inv_5 ;
wire un1_MasterReset_inv_18 ;
wire un1_MasterReset_inv_3 ;
wire un1_MasterReset_inv_12 ;
wire un1_MasterReset_inv_10 ;
wire un1_MasterReset_inv_6 ;
wire un1_MasterReset_inv_17 ;
wire un1_MasterReset_inv_20 ;
wire un1_MasterReset_inv_22 ;
wire un1_MasterReset_inv_9 ;
wire un1_MasterReset_inv_8 ;
wire un1_MasterReset_inv_4 ;
wire un1_MasterReset_inv_13 ;
wire un1_MasterReset_inv_19 ;
wire un1_MasterReset_i_a2 ;
wire N_288_i ;
wire N_290_i ;
wire N_292_i ;
wire N_273_i ;
wire N_275_i ;
wire N_277_i ;
wire N_4611_i ;
wire N_227 ;
wire N_259_i ;
wire N_261_i ;
wire N_263_i ;
wire N_265_i ;
wire N_267_i ;
wire N_269_i ;
wire N_271_i ;
wire N_225 ;
wire N_238_i ;
wire N_240_i ;
wire N_242_i ;
wire N_245_i ;
wire N_247_i ;
wire N_249_i ;
wire N_229_i ;
wire N_224_i ;
wire N_226_i ;
wire N_235 ;
wire N_233 ;
wire N_234_i ;
wire N_236_i ;
wire N_203_i ;
wire N_205_i ;
wire N_207_i ;
wire N_209_i ;
wire N_211_i ;
wire N_213_i ;
wire N_215_i ;
wire N_217_i ;
wire N_220_i ;
wire N_222_i ;
wire N_4123_i ;
wire N_4124_i ;
wire N_4125_i ;
wire N_4126_i ;
wire N_4127_i ;
wire N_4232_i ;
wire N_244 ;
wire N_4612 ;
wire N_4118_i ;
wire N_4119_i ;
wire N_4120_i ;
wire N_4121_i ;
wire N_4122_i ;
wire N_327_i ;
wire N_330_i ;
wire N_333_i ;
wire N_350_i ;
wire N_4129_i ;
wire N_354_i ;
wire N_356_i ;
wire N_4117_i ;
wire N_2686 ;
wire N_4251_i ;
wire N_319_i ;
wire N_321_i ;
wire N_364_i ;
wire N_366_i ;
wire N_368_i ;
wire N_4130_i ;
wire N_335_i ;
wire N_337_i ;
wire N_4128_i ;
wire N_341_i ;
wire N_344_i ;
wire N_347_i ;
wire N_324_i ;
wire un1_MasterReset_inv_21 ;
wire N_378_i ;
wire N_377_i ;
wire N_376_i ;
wire N_375_i ;
wire N_315_i ;
wire N_317_i ;
wire un1_MasterReset_inv_15 ;
wire N_300_i ;
wire N_2160 ;
wire N_2171 ;
wire un19_dacsetpointwriteaddress_cry_0_cy ;
wire un23_dacsetpointwriteaddress_s_0_Z ;
wire un7_dacsetpointreadaddress_cry_0 ;
wire un7_dacsetpointreadaddress ;
wire un7_dacsetpointreadaddress_cry_1 ;
wire un7_dacsetpointreadaddress_cry_2 ;
wire un7_dacsetpointreadaddress_cry_3 ;
wire un7_dacsetpointreadaddress_cry_4 ;
wire un7_dacsetpointreadaddress_cry_5 ;
wire un7_dacsetpointreadaddress_cry_6 ;
wire un7_dacsetpointreadaddress_cry_7 ;
wire un7_dacsetpointreadaddress_cry_8 ;
wire DacSetpointReadAddressChannel_s_343_FCO ;
wire DacSetpointReadAddressChannel_s_343_S ;
wire DacSetpointReadAddressChannel_s_343_Y ;
wire DacSetpointReadAddressChannel_lcry ;
wire un1_DacSetpointReadAddressDac_1_sqmuxa_Z ;
wire un1_DacWriteNextState_145_1_Z ;
wire un3_dacsetpointreadaddresschannellto2_0_Z ;
wire un1_DacWriteNextState_184_1_Z ;
wire CO0_5 ;
wire CO0_4 ;
wire CO0_3 ;
wire CO0_2 ;
wire N_5114 ;
wire N_5115 ;
wire DacSetpointReadAddressDac_0_sqmuxa_1_0_Z ;
wire N_4978 ;
wire un1_DacWriteNextState_35_Z ;
wire DacSetpointReadAddressDac_0_sqmuxa_Z ;
wire N_2715 ;
wire N_567 ;
wire N_2139_2 ;
wire N_2135_2 ;
wire un1_DacWriteNextState_145_Z ;
wire un3_dacsetpointreadaddresschannellt5 ;
wire N_599 ;
wire N_594 ;
wire CO0_0 ;
wire N_365 ;
wire N_2139_1 ;
wire N_2135_1 ;
wire N_431_i ;
wire OVFL_CARRYOUT ;
wire N_201 ;
wire N_200 ;
wire N_199 ;
wire N_198 ;
wire N_197 ;
wire N_196 ;
wire N_195 ;
wire N_194 ;
wire N_193 ;
wire N_192 ;
wire N_191 ;
wire N_190 ;
wire N_189 ;
wire N_188 ;
wire N_187 ;
wire N_186 ;
wire N_185 ;
wire N_184 ;
wire N_183 ;
wire N_182 ;
wire N_181 ;
wire N_180 ;
wire MasterReset_i ;
wire shot_i ;
wire RamBusCE_i ;
wire RamBusWrnRd_i ;
wire RamBusCE1_i ;
wire N_3825 ;
wire N_3826 ;
wire N_3827 ;
wire N_3828 ;
wire N_3829 ;
wire N_3830 ;
wire N_3831 ;
wire N_3832 ;
wire N_3833 ;
wire N_3834 ;
wire Uart2RxFifoEmpty ;
wire Uart1TxFifoFull ;
wire Uart2TxFifoFull ;
wire Uart0TxFifoEmpty ;
wire Uart1TxFifoEmpty ;
wire Uart2TxFifoEmpty ;
wire Uart1RxFifoFull ;
wire Uart2RxFifoFull ;
wire Uart3TxFifoEmpty ;
wire Uart3RxFifoFull ;
wire Uart0RxFifoFull ;
wire Uart3TxFifoFull ;
wire Uart3RxFifoEmpty ;
wire N_5289 ;
wire N_5246 ;
wire N_5238 ;
wire N_5222 ;
wire N_5135 ;
wire N_5117 ;
wire N_5116 ;
wire N_5118 ;
wire N_5124 ;
wire N_5126 ;
wire N_5127 ;
wire N_5128 ;
wire N_5130 ;
wire N_5131 ;
wire N_5132 ;
wire N_5133 ;
wire N_5134 ;
wire N_5136 ;
wire N_5137 ;
wire N_5138 ;
wire N_5139 ;
wire N_5140 ;
wire N_5144 ;
wire N_5146 ;
wire N_5147 ;
wire N_5148 ;
wire N_5153 ;
wire N_5154 ;
wire N_5155 ;
wire N_5156 ;
wire N_5157 ;
wire N_5158 ;
wire N_5160 ;
wire N_5161 ;
wire N_5162 ;
wire N_5163 ;
wire N_5171 ;
wire N_5173 ;
wire N_5174 ;
wire N_5176 ;
wire N_5181 ;
wire N_5182 ;
wire N_5185 ;
wire N_5186 ;
wire N_5188 ;
wire N_5189 ;
wire N_5190 ;
wire N_5191 ;
wire N_5192 ;
wire N_5193 ;
wire N_5194 ;
wire N_5195 ;
wire N_5197 ;
wire N_5198 ;
wire N_5200 ;
wire N_5202 ;
wire N_5204 ;
wire N_5205 ;
wire N_5206 ;
wire N_5207 ;
wire N_5209 ;
wire N_5210 ;
wire N_5211 ;
wire N_5219 ;
wire N_5221 ;
wire N_5225 ;
wire N_5228 ;
wire N_5229 ;
wire N_5230 ;
wire N_5231 ;
wire N_5233 ;
wire N_5234 ;
wire N_5235 ;
wire N_5236 ;
wire N_5237 ;
wire N_5239 ;
wire N_5240 ;
wire N_5241 ;
wire N_5242 ;
wire N_5243 ;
wire N_5245 ;
wire N_5249 ;
wire N_5250 ;
wire N_5252 ;
wire N_5253 ;
wire N_5254 ;
wire N_5255 ;
wire N_5256 ;
wire N_5258 ;
wire N_5267 ;
wire N_5269 ;
wire N_5276 ;
wire N_5277 ;
wire N_5278 ;
wire N_5279 ;
wire N_5280 ;
wire N_5282 ;
wire N_5284 ;
wire N_5285 ;
wire N_5286 ;
wire N_5287 ;
wire N_5288 ;
wire N_5290 ;
wire N_5291 ;
wire N_5293 ;
wire N_5298 ;
wire Uart1RxFifoEmpty ;
wire Uart0TxFifoFull ;
wire Uart0RxFifoEmpty ;
wire Uart0ClkDivider_i_1_sqmuxa_12 ;
wire ReadUart3 ;
wire ReadUart2 ;
wire ReadUart1 ;
wire ReadUart0 ;
wire WriteUart3 ;
wire WriteUart2 ;
wire WriteUart1 ;
wire WriteUart0 ;
wire ReadReq ;
wire WriteReq ;
wire Uart3FifoReset_i_arst_i ;
wire Uart2FifoReset_i_arst_i ;
wire Uart1FifoReset_i_arst_i ;
wire Uart0FifoReset_i_arst_i ;
wire Uart0FifoReset_i_data_i ;
wire Uart1FifoReset_i_data_i ;
wire Uart2FifoReset_i_data_i ;
wire Uart3FifoReset_i_data_i ;
wire UartClk0 ;
wire UartTxClk0 ;
wire Rxd0_i ;
wire UartClk1 ;
wire UartTxClk1 ;
wire Rxd1_i ;
wire UartClk2 ;
wire UartTxClk2 ;
wire Rxd2_i ;
wire UartClk3 ;
wire UartTxClk3 ;
wire N_3851 ;
wire N_3852 ;
wire N_3853 ;
wire N_3854 ;
wire N_3855 ;
wire N_3856 ;
wire N_3857 ;
wire N_3858 ;
wire N_3859 ;
wire N_3860 ;
wire N_3861 ;
wire N_3862 ;
wire N_3863 ;
wire N_3864 ;
wire N_3865 ;
wire N_3866 ;
wire N_572 ;
wire N_379_2 ;
wire DacESetpointWritten ;
wire DacDSetpointWritten ;
wire DacBSetpointWritten ;
wire DacFSetpointWritten ;
wire DacCSetpointWritten ;
wire SpiRst ;
wire SpiRst_0 ;
wire SpiRst_1 ;
wire SpiRst_2 ;
wire SpiRst_3 ;
wire LastWriteDac ;
wire lastwritedac4_i ;
  SLE N_5071_set (
	.Q(N_5071_set_Z),
	.ADn(GND),
	.ALn(N_5071_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_4974_i_rs (
	.Q(N_4974_i_rs_Z),
	.ADn(VCC),
	.ALn(N_4974_i_i),
	.CLK(un1_rst_1_i_i_a2),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_4824_set (
	.Q(N_4824_set_Z),
	.ADn(GND),
	.ALn(N_4824_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_0[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_4614_i_rs (
	.Q(N_4614_i_rs_Z),
	.ADn(VCC),
	.ALn(N_4614_i_i),
	.CLK(un1_rst_1_i_i_a2_0),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  SLE N_418_i_set (
	.Q(N_418_i_set_Z),
	.ADn(GND),
	.ALn(N_418_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(un1_Mosi_i_0_sqmuxa_1_i_1[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[5]  (
	.Q(DacSetpointReadAddressChannel_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s_Z[5]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[4]  (
	.Q(DacSetpointReadAddressChannel_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[4]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[3]  (
	.Q(DacSetpointReadAddressChannel_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[3]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[2]  (
	.Q(DacSetpointReadAddressChannel_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[2]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[1]  (
	.Q(DacSetpointReadAddressChannel_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[1]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressChannel[0]  (
	.Q(DacSetpointReadAddressChannel_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointReadAddressChannel_s[0]),
	.EN(DacSetpointReadAddressChannele),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressController[2]  (
	.Q(DacSetpointReadAddressController_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpointReadAddressController_2_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressController[1]  (
	.Q(DacSetpointReadAddressController_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpointReadAddressController_2_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressController[0]  (
	.Q(DacSetpointReadAddressController_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpointReadAddressController_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressDac[1]  (
	.Q(DacSetpointReadAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpointReadAddressDac_2_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadAddressDac[0]  (
	.Q(DacSetpointReadAddressDac_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpointReadAddressDac_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState_rep[6]  (
	.Q(DacWriteNextState_rep_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_339_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState_rep[2]  (
	.Q(DacWriteNextState_rep_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4613_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[7]  (
	.Q(DacWriteNextState_Z[7]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[14]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[6]  (
	.Q(DacWriteNextState_Z[6]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_339_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[5]  (
	.Q(DacWriteNextState_Z[5]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns_Z[16]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[4]  (
	.Q(DacWriteNextState_Z[4]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4131),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[3]  (
	.Q(DacWriteNextState_Z[3]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[18]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[2]  (
	.Q(DacWriteNextState_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4613_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[1]  (
	.Q(DacWriteNextState_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[20]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[0]  (
	.Q(DacWriteNextState_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4840),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE WriteDacs (
	.Q(TP8_c),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_379),
	.EN(WriteDacsce_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[21]  (
	.Q(DacWriteNextState_Z[21]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[0]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[20]  (
	.Q(DacWriteNextState_Z[20]),
	.ADn(GND),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(GND),
	.EN(DacWriteNextStatece_Z[20]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[19]  (
	.Q(DacWriteNextState_Z[19]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns_Z[2]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[18]  (
	.Q(DacWriteNextState_Z[18]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[3]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[17]  (
	.Q(DacWriteNextState_Z[17]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns_i_i_0[4]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[16]  (
	.Q(DacWriteNextState_Z[16]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[5]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[15]  (
	.Q(DacWriteNextState_Z[15]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_274_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[14]  (
	.Q(DacWriteNextState_Z[14]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[7]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[13]  (
	.Q(DacWriteNextState_Z[13]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(N_276_i),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[12]  (
	.Q(DacWriteNextState_Z[12]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns_i_i_0[9]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[11]  (
	.Q(DacWriteNextState_Z[11]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[10]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[10]  (
	.Q(DacWriteNextState_Z[10]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns_Z[11]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[9]  (
	.Q(DacWriteNextState_Z[9]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_Z[10]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacWriteNextState[8]  (
	.Q(DacWriteNextState_Z[8]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(DacWriteNextState_ns[13]),
	.EN(domachine_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[8]  (
	.Q(DacSetpoints_1_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[7]  (
	.Q(DacSetpoints_1_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[6]  (
	.Q(DacSetpoints_1_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[5]  (
	.Q(DacSetpoints_1_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[4]  (
	.Q(DacSetpoints_1_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[3]  (
	.Q(DacSetpoints_1_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[2]  (
	.Q(DacSetpoints_1_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[1]  (
	.Q(DacSetpoints_1_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[0]  (
	.Q(DacSetpoints_1_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[23]  (
	.Q(DacSetpoints_1_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[22]  (
	.Q(DacSetpoints_1_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[21]  (
	.Q(DacSetpoints_1_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[20]  (
	.Q(DacSetpoints_1_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[19]  (
	.Q(DacSetpoints_1_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[18]  (
	.Q(DacSetpoints_1_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[17]  (
	.Q(DacSetpoints_1_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[16]  (
	.Q(DacSetpoints_1_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[15]  (
	.Q(DacSetpoints_1_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[14]  (
	.Q(DacSetpoints_1_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[13]  (
	.Q(DacSetpoints_1_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[12]  (
	.Q(DacSetpoints_1_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[11]  (
	.Q(DacSetpoints_1_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[10]  (
	.Q(DacSetpoints_1_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_2[9]  (
	.Q(DacSetpoints_1_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[14]  (
	.Q(DacSetpoints_1_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[13]  (
	.Q(DacSetpoints_1_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[12]  (
	.Q(DacSetpoints_1_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[11]  (
	.Q(DacSetpoints_1_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[10]  (
	.Q(DacSetpoints_1_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[9]  (
	.Q(DacSetpoints_1_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[8]  (
	.Q(DacSetpoints_1_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[7]  (
	.Q(DacSetpoints_1_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[6]  (
	.Q(DacSetpoints_1_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[5]  (
	.Q(DacSetpoints_1_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[4]  (
	.Q(DacSetpoints_1_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[3]  (
	.Q(DacSetpoints_1_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[2]  (
	.Q(DacSetpoints_1_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[1]  (
	.Q(DacSetpoints_1_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[0]  (
	.Q(DacSetpoints_1_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[5]  (
	.Q(DacSetpoints_1_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[4]  (
	.Q(DacSetpoints_1_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[3]  (
	.Q(DacSetpoints_1_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[2]  (
	.Q(DacSetpoints_1_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[1]  (
	.Q(DacSetpoints_1_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[0]  (
	.Q(DacSetpoints_1_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[23]  (
	.Q(DacSetpoints_1_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[22]  (
	.Q(DacSetpoints_1_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[21]  (
	.Q(DacSetpoints_1_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[20]  (
	.Q(DacSetpoints_1_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[19]  (
	.Q(DacSetpoints_1_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[18]  (
	.Q(DacSetpoints_1_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[17]  (
	.Q(DacSetpoints_1_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[16]  (
	.Q(DacSetpoints_1_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_1[15]  (
	.Q(DacSetpoints_1_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_11),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[20]  (
	.Q(DacSetpoints_1_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[19]  (
	.Q(DacSetpoints_1_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[18]  (
	.Q(DacSetpoints_1_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[17]  (
	.Q(DacSetpoints_1_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[16]  (
	.Q(DacSetpoints_1_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[15]  (
	.Q(DacSetpoints_1_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[14]  (
	.Q(DacSetpoints_1_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[13]  (
	.Q(DacSetpoints_1_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[12]  (
	.Q(DacSetpoints_1_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[11]  (
	.Q(DacSetpoints_1_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[10]  (
	.Q(DacSetpoints_1_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[9]  (
	.Q(DacSetpoints_1_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[8]  (
	.Q(DacSetpoints_1_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[7]  (
	.Q(DacSetpoints_1_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[6]  (
	.Q(DacSetpoints_1_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[11]  (
	.Q(DacSetpoints_0_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[10]  (
	.Q(DacSetpoints_0_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[9]  (
	.Q(DacSetpoints_0_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[8]  (
	.Q(DacSetpoints_0_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[7]  (
	.Q(DacSetpoints_0_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[6]  (
	.Q(DacSetpoints_0_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[5]  (
	.Q(DacSetpoints_0_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[4]  (
	.Q(DacSetpoints_0_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[3]  (
	.Q(DacSetpoints_0_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[2]  (
	.Q(DacSetpoints_0_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[1]  (
	.Q(DacSetpoints_0_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[0]  (
	.Q(DacSetpoints_0_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[23]  (
	.Q(DacSetpoints_1_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[22]  (
	.Q(DacSetpoints_1_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_0[21]  (
	.Q(DacSetpoints_1_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[2]  (
	.Q(DacSetpoints_0_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[1]  (
	.Q(DacSetpoints_0_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[0]  (
	.Q(DacSetpoints_0_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[23]  (
	.Q(DacSetpoints_0_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[22]  (
	.Q(DacSetpoints_0_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[21]  (
	.Q(DacSetpoints_0_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[20]  (
	.Q(DacSetpoints_0_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[19]  (
	.Q(DacSetpoints_0_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[18]  (
	.Q(DacSetpoints_0_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[17]  (
	.Q(DacSetpoints_0_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[16]  (
	.Q(DacSetpoints_0_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[15]  (
	.Q(DacSetpoints_0_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[14]  (
	.Q(DacSetpoints_0_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[13]  (
	.Q(DacSetpoints_0_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_3[12]  (
	.Q(DacSetpoints_0_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_16),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[17]  (
	.Q(DacSetpoints_0_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[16]  (
	.Q(DacSetpoints_0_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[15]  (
	.Q(DacSetpoints_0_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[14]  (
	.Q(DacSetpoints_0_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[13]  (
	.Q(DacSetpoints_0_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[12]  (
	.Q(DacSetpoints_0_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[11]  (
	.Q(DacSetpoints_0_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[10]  (
	.Q(DacSetpoints_0_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[9]  (
	.Q(DacSetpoints_0_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[8]  (
	.Q(DacSetpoints_0_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[7]  (
	.Q(DacSetpoints_0_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[6]  (
	.Q(DacSetpoints_0_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[5]  (
	.Q(DacSetpoints_0_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[4]  (
	.Q(DacSetpoints_0_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[3]  (
	.Q(DacSetpoints_0_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[8]  (
	.Q(DacSetpoints_0_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[7]  (
	.Q(DacSetpoints_0_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[6]  (
	.Q(DacSetpoints_0_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[5]  (
	.Q(DacSetpoints_0_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[4]  (
	.Q(DacSetpoints_0_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[3]  (
	.Q(DacSetpoints_0_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[2]  (
	.Q(DacSetpoints_0_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[1]  (
	.Q(DacSetpoints_0_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[0]  (
	.Q(DacSetpoints_0_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[23]  (
	.Q(DacSetpoints_0_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[22]  (
	.Q(DacSetpoints_0_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[21]  (
	.Q(DacSetpoints_0_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[20]  (
	.Q(DacSetpoints_0_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[19]  (
	.Q(DacSetpoints_0_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_2[18]  (
	.Q(DacSetpoints_0_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[23]  (
	.Q(DacSetpoints_0_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[22]  (
	.Q(DacSetpoints_0_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[21]  (
	.Q(DacSetpoints_0_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[20]  (
	.Q(DacSetpoints_0_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[19]  (
	.Q(DacSetpoints_0_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[18]  (
	.Q(DacSetpoints_0_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[17]  (
	.Q(DacSetpoints_0_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[16]  (
	.Q(DacSetpoints_0_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[15]  (
	.Q(DacSetpoints_0_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[14]  (
	.Q(DacSetpoints_0_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[13]  (
	.Q(DacSetpoints_0_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[12]  (
	.Q(DacSetpoints_0_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[11]  (
	.Q(DacSetpoints_0_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[10]  (
	.Q(DacSetpoints_0_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_1[9]  (
	.Q(DacSetpoints_0_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[14]  (
	.Q(DacSetpoints_0_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[13]  (
	.Q(DacSetpoints_0_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[12]  (
	.Q(DacSetpoints_0_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[11]  (
	.Q(DacSetpoints_0_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[10]  (
	.Q(DacSetpoints_0_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[9]  (
	.Q(DacSetpoints_0_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[8]  (
	.Q(DacSetpoints_0_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[7]  (
	.Q(DacSetpoints_0_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[6]  (
	.Q(DacSetpoints_0_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[5]  (
	.Q(DacSetpoints_0_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[4]  (
	.Q(DacSetpoints_0_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[3]  (
	.Q(DacSetpoints_0_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[2]  (
	.Q(DacSetpoints_0_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[1]  (
	.Q(DacSetpoints_0_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[0]  (
	.Q(DacSetpoints_0_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressDac[1]  (
	.Q(DacSetpointReadedAddressDac_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpointReadAddressDac_Z[1]),
	.EN(N_351_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressDac[0]  (
	.Q(DacSetpointReadedAddressDac_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpointReadAddressDac_Z[0]),
	.EN(N_351_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressController[2]  (
	.Q(DacSetpointReadedAddressController_Z[2]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpointReadAddressController_Z[2]),
	.EN(N_351_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressController[1]  (
	.Q(DacSetpointReadedAddressController_Z[1]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpointReadAddressController_Z[1]),
	.EN(N_351_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpointReadedAddressController[0]  (
	.Q(DacSetpointReadedAddressController_Z[0]),
	.ADn(VCC),
	.ALn(shot_i_arst_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacSetpointReadAddressController_Z[0]),
	.EN(N_351_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[23]  (
	.Q(DacSetpoints_0_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[22]  (
	.Q(DacSetpoints_0_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[21]  (
	.Q(DacSetpoints_0_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[20]  (
	.Q(DacSetpoints_0_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[19]  (
	.Q(DacSetpoints_0_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[18]  (
	.Q(DacSetpoints_0_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[17]  (
	.Q(DacSetpoints_0_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[16]  (
	.Q(DacSetpoints_0_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_0_0[15]  (
	.Q(DacSetpoints_0_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_14),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[6]  (
	.Q(DacSetpoints_5_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[5]  (
	.Q(DacSetpoints_5_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[4]  (
	.Q(DacSetpoints_5_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[3]  (
	.Q(DacSetpoints_5_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[2]  (
	.Q(DacSetpoints_5_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[1]  (
	.Q(DacSetpoints_5_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[0]  (
	.Q(DacSetpoints_5_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[21]  (
	.Q(DacSetpoints_5_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[20]  (
	.Q(DacSetpoints_5_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[19]  (
	.Q(DacSetpoints_5_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[18]  (
	.Q(DacSetpoints_5_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[17]  (
	.Q(DacSetpoints_5_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[16]  (
	.Q(DacSetpoints_5_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[15]  (
	.Q(DacSetpoints_5_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[14]  (
	.Q(DacSetpoints_5_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[13]  (
	.Q(DacSetpoints_5_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[12]  (
	.Q(DacSetpoints_5_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[11]  (
	.Q(DacSetpoints_5_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[10]  (
	.Q(DacSetpoints_5_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[9]  (
	.Q(DacSetpoints_5_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[8]  (
	.Q(DacSetpoints_5_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[7]  (
	.Q(DacSetpoints_5_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[12]  (
	.Q(DacSetpoints_5_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[11]  (
	.Q(DacSetpoints_5_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[10]  (
	.Q(DacSetpoints_5_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[9]  (
	.Q(DacSetpoints_5_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[8]  (
	.Q(DacSetpoints_5_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[7]  (
	.Q(DacSetpoints_5_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[6]  (
	.Q(DacSetpoints_5_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[5]  (
	.Q(DacSetpoints_5_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[4]  (
	.Q(DacSetpoints_5_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[3]  (
	.Q(DacSetpoints_5_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[2]  (
	.Q(DacSetpoints_5_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[1]  (
	.Q(DacSetpoints_5_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[0]  (
	.Q(DacSetpoints_5_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[23]  (
	.Q(DacSetpoints_5_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_1[22]  (
	.Q(DacSetpoints_5_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_7),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[3]  (
	.Q(DacSetpoints_4_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[2]  (
	.Q(DacSetpoints_4_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[1]  (
	.Q(DacSetpoints_4_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[0]  (
	.Q(DacSetpoints_4_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[23]  (
	.Q(DacSetpoints_5_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[22]  (
	.Q(DacSetpoints_5_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[21]  (
	.Q(DacSetpoints_5_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[20]  (
	.Q(DacSetpoints_5_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[19]  (
	.Q(DacSetpoints_5_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[18]  (
	.Q(DacSetpoints_5_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[17]  (
	.Q(DacSetpoints_5_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[16]  (
	.Q(DacSetpoints_5_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[15]  (
	.Q(DacSetpoints_5_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[14]  (
	.Q(DacSetpoints_5_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_0[13]  (
	.Q(DacSetpoints_5_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_5),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[18]  (
	.Q(DacSetpoints_4_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[17]  (
	.Q(DacSetpoints_4_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[16]  (
	.Q(DacSetpoints_4_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[15]  (
	.Q(DacSetpoints_4_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[14]  (
	.Q(DacSetpoints_4_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[13]  (
	.Q(DacSetpoints_4_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[12]  (
	.Q(DacSetpoints_4_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[11]  (
	.Q(DacSetpoints_4_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[10]  (
	.Q(DacSetpoints_4_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[9]  (
	.Q(DacSetpoints_4_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[8]  (
	.Q(DacSetpoints_4_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[7]  (
	.Q(DacSetpoints_4_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[6]  (
	.Q(DacSetpoints_4_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[5]  (
	.Q(DacSetpoints_4_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[4]  (
	.Q(DacSetpoints_4_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[9]  (
	.Q(DacSetpoints_4_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[8]  (
	.Q(DacSetpoints_4_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[7]  (
	.Q(DacSetpoints_4_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[6]  (
	.Q(DacSetpoints_4_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[5]  (
	.Q(DacSetpoints_4_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[4]  (
	.Q(DacSetpoints_4_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[3]  (
	.Q(DacSetpoints_4_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[2]  (
	.Q(DacSetpoints_4_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[1]  (
	.Q(DacSetpoints_4_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[0]  (
	.Q(DacSetpoints_4_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[23]  (
	.Q(DacSetpoints_4_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[22]  (
	.Q(DacSetpoints_4_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[21]  (
	.Q(DacSetpoints_4_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[20]  (
	.Q(DacSetpoints_4_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_3[19]  (
	.Q(DacSetpoints_4_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[0]  (
	.Q(DacSetpoints_4_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[23]  (
	.Q(DacSetpoints_4_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[22]  (
	.Q(DacSetpoints_4_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[21]  (
	.Q(DacSetpoints_4_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[20]  (
	.Q(DacSetpoints_4_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[19]  (
	.Q(DacSetpoints_4_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[18]  (
	.Q(DacSetpoints_4_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[17]  (
	.Q(DacSetpoints_4_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[16]  (
	.Q(DacSetpoints_4_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[15]  (
	.Q(DacSetpoints_4_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[14]  (
	.Q(DacSetpoints_4_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[13]  (
	.Q(DacSetpoints_4_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[12]  (
	.Q(DacSetpoints_4_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[11]  (
	.Q(DacSetpoints_4_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_2[10]  (
	.Q(DacSetpoints_4_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_3),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[15]  (
	.Q(DacSetpoints_4_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[14]  (
	.Q(DacSetpoints_4_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[13]  (
	.Q(DacSetpoints_4_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[12]  (
	.Q(DacSetpoints_4_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[11]  (
	.Q(DacSetpoints_4_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[10]  (
	.Q(DacSetpoints_4_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[9]  (
	.Q(DacSetpoints_4_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[8]  (
	.Q(DacSetpoints_4_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[7]  (
	.Q(DacSetpoints_4_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[6]  (
	.Q(DacSetpoints_4_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[5]  (
	.Q(DacSetpoints_4_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[4]  (
	.Q(DacSetpoints_4_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[3]  (
	.Q(DacSetpoints_4_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[2]  (
	.Q(DacSetpoints_4_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[1]  (
	.Q(DacSetpoints_4_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[6]  (
	.Q(DacSetpoints_4_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[5]  (
	.Q(DacSetpoints_4_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[4]  (
	.Q(DacSetpoints_4_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[3]  (
	.Q(DacSetpoints_4_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[2]  (
	.Q(DacSetpoints_4_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[1]  (
	.Q(DacSetpoints_4_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[0]  (
	.Q(DacSetpoints_4_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[23]  (
	.Q(DacSetpoints_4_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[22]  (
	.Q(DacSetpoints_4_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[21]  (
	.Q(DacSetpoints_4_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[20]  (
	.Q(DacSetpoints_4_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[19]  (
	.Q(DacSetpoints_4_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[18]  (
	.Q(DacSetpoints_4_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[17]  (
	.Q(DacSetpoints_4_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_1[16]  (
	.Q(DacSetpoints_4_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_12),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[21]  (
	.Q(DacSetpoints_4_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[20]  (
	.Q(DacSetpoints_4_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[19]  (
	.Q(DacSetpoints_4_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[18]  (
	.Q(DacSetpoints_4_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[17]  (
	.Q(DacSetpoints_4_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[16]  (
	.Q(DacSetpoints_4_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[15]  (
	.Q(DacSetpoints_4_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[14]  (
	.Q(DacSetpoints_4_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[13]  (
	.Q(DacSetpoints_4_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[12]  (
	.Q(DacSetpoints_4_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[11]  (
	.Q(DacSetpoints_4_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[10]  (
	.Q(DacSetpoints_4_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[9]  (
	.Q(DacSetpoints_4_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[8]  (
	.Q(DacSetpoints_4_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[7]  (
	.Q(DacSetpoints_4_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[12]  (
	.Q(DacSetpoints_3_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[11]  (
	.Q(DacSetpoints_3_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[10]  (
	.Q(DacSetpoints_3_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[9]  (
	.Q(DacSetpoints_3_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[8]  (
	.Q(DacSetpoints_3_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[7]  (
	.Q(DacSetpoints_3_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[6]  (
	.Q(DacSetpoints_3_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[5]  (
	.Q(DacSetpoints_3_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[4]  (
	.Q(DacSetpoints_3_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[3]  (
	.Q(DacSetpoints_3_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[2]  (
	.Q(DacSetpoints_3_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[1]  (
	.Q(DacSetpoints_3_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[0]  (
	.Q(DacSetpoints_3_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[23]  (
	.Q(DacSetpoints_4_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_4_0[22]  (
	.Q(DacSetpoints_4_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[3]  (
	.Q(DacSetpoints_3_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[2]  (
	.Q(DacSetpoints_3_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[1]  (
	.Q(DacSetpoints_3_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[0]  (
	.Q(DacSetpoints_3_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[23]  (
	.Q(DacSetpoints_3_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[22]  (
	.Q(DacSetpoints_3_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[21]  (
	.Q(DacSetpoints_3_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[20]  (
	.Q(DacSetpoints_3_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[19]  (
	.Q(DacSetpoints_3_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[18]  (
	.Q(DacSetpoints_3_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[17]  (
	.Q(DacSetpoints_3_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[16]  (
	.Q(DacSetpoints_3_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[15]  (
	.Q(DacSetpoints_3_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[14]  (
	.Q(DacSetpoints_3_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_3[13]  (
	.Q(DacSetpoints_3_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[18]  (
	.Q(DacSetpoints_3_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[17]  (
	.Q(DacSetpoints_3_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[16]  (
	.Q(DacSetpoints_3_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[15]  (
	.Q(DacSetpoints_3_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[14]  (
	.Q(DacSetpoints_3_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[13]  (
	.Q(DacSetpoints_3_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[12]  (
	.Q(DacSetpoints_3_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[11]  (
	.Q(DacSetpoints_3_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[10]  (
	.Q(DacSetpoints_3_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[9]  (
	.Q(DacSetpoints_3_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[8]  (
	.Q(DacSetpoints_3_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[7]  (
	.Q(DacSetpoints_3_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[6]  (
	.Q(DacSetpoints_3_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[5]  (
	.Q(DacSetpoints_3_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[4]  (
	.Q(DacSetpoints_3_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[9]  (
	.Q(DacSetpoints_3_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[8]  (
	.Q(DacSetpoints_3_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[7]  (
	.Q(DacSetpoints_3_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[6]  (
	.Q(DacSetpoints_3_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[5]  (
	.Q(DacSetpoints_3_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[4]  (
	.Q(DacSetpoints_3_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[3]  (
	.Q(DacSetpoints_3_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[2]  (
	.Q(DacSetpoints_3_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[1]  (
	.Q(DacSetpoints_3_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[0]  (
	.Q(DacSetpoints_3_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[23]  (
	.Q(DacSetpoints_3_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[22]  (
	.Q(DacSetpoints_3_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[21]  (
	.Q(DacSetpoints_3_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[20]  (
	.Q(DacSetpoints_3_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_2[19]  (
	.Q(DacSetpoints_3_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_17),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[0]  (
	.Q(DacSetpoints_3_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[23]  (
	.Q(DacSetpoints_3_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[22]  (
	.Q(DacSetpoints_3_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[21]  (
	.Q(DacSetpoints_3_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[20]  (
	.Q(DacSetpoints_3_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[19]  (
	.Q(DacSetpoints_3_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[18]  (
	.Q(DacSetpoints_3_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[17]  (
	.Q(DacSetpoints_3_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[16]  (
	.Q(DacSetpoints_3_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[15]  (
	.Q(DacSetpoints_3_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[14]  (
	.Q(DacSetpoints_3_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[13]  (
	.Q(DacSetpoints_3_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[12]  (
	.Q(DacSetpoints_3_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[11]  (
	.Q(DacSetpoints_3_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_1[10]  (
	.Q(DacSetpoints_3_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_20),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[15]  (
	.Q(DacSetpoints_3_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[14]  (
	.Q(DacSetpoints_3_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[13]  (
	.Q(DacSetpoints_3_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[12]  (
	.Q(DacSetpoints_3_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[11]  (
	.Q(DacSetpoints_3_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[10]  (
	.Q(DacSetpoints_3_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[9]  (
	.Q(DacSetpoints_3_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[8]  (
	.Q(DacSetpoints_3_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[7]  (
	.Q(DacSetpoints_3_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[6]  (
	.Q(DacSetpoints_3_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[5]  (
	.Q(DacSetpoints_3_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[4]  (
	.Q(DacSetpoints_3_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[3]  (
	.Q(DacSetpoints_3_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[2]  (
	.Q(DacSetpoints_3_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[1]  (
	.Q(DacSetpoints_3_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[6]  (
	.Q(DacSetpoints_2_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[5]  (
	.Q(DacSetpoints_2_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[4]  (
	.Q(DacSetpoints_2_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[3]  (
	.Q(DacSetpoints_2_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[2]  (
	.Q(DacSetpoints_2_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[1]  (
	.Q(DacSetpoints_2_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[0]  (
	.Q(DacSetpoints_2_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[23]  (
	.Q(DacSetpoints_3_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[22]  (
	.Q(DacSetpoints_3_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[21]  (
	.Q(DacSetpoints_3_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[20]  (
	.Q(DacSetpoints_3_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[19]  (
	.Q(DacSetpoints_3_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[18]  (
	.Q(DacSetpoints_3_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[17]  (
	.Q(DacSetpoints_3_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_3_0[16]  (
	.Q(DacSetpoints_3_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_22),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[21]  (
	.Q(DacSetpoints_2_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[20]  (
	.Q(DacSetpoints_2_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[19]  (
	.Q(DacSetpoints_2_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[18]  (
	.Q(DacSetpoints_2_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[17]  (
	.Q(DacSetpoints_2_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[16]  (
	.Q(DacSetpoints_2_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[15]  (
	.Q(DacSetpoints_2_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[14]  (
	.Q(DacSetpoints_2_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[13]  (
	.Q(DacSetpoints_2_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[12]  (
	.Q(DacSetpoints_2_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[11]  (
	.Q(DacSetpoints_2_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[10]  (
	.Q(DacSetpoints_2_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[9]  (
	.Q(DacSetpoints_2_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[8]  (
	.Q(DacSetpoints_2_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[7]  (
	.Q(DacSetpoints_2_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[12]  (
	.Q(DacSetpoints_2_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[11]  (
	.Q(DacSetpoints_2_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[10]  (
	.Q(DacSetpoints_2_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[9]  (
	.Q(DacSetpoints_2_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[8]  (
	.Q(DacSetpoints_2_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[7]  (
	.Q(DacSetpoints_2_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[6]  (
	.Q(DacSetpoints_2_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[5]  (
	.Q(DacSetpoints_2_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[4]  (
	.Q(DacSetpoints_2_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[3]  (
	.Q(DacSetpoints_2_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[2]  (
	.Q(DacSetpoints_2_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[1]  (
	.Q(DacSetpoints_2_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[0]  (
	.Q(DacSetpoints_2_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[23]  (
	.Q(DacSetpoints_2_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_3[22]  (
	.Q(DacSetpoints_2_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[3]  (
	.Q(DacSetpoints_2_1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[2]  (
	.Q(DacSetpoints_2_1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[1]  (
	.Q(DacSetpoints_2_1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[0]  (
	.Q(DacSetpoints_2_1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[23]  (
	.Q(DacSetpoints_2_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[22]  (
	.Q(DacSetpoints_2_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[21]  (
	.Q(DacSetpoints_2_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[20]  (
	.Q(DacSetpoints_2_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[19]  (
	.Q(DacSetpoints_2_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[18]  (
	.Q(DacSetpoints_2_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[17]  (
	.Q(DacSetpoints_2_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[16]  (
	.Q(DacSetpoints_2_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[15]  (
	.Q(DacSetpoints_2_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[14]  (
	.Q(DacSetpoints_2_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_2[13]  (
	.Q(DacSetpoints_2_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_8),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[18]  (
	.Q(DacSetpoints_2_1_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[17]  (
	.Q(DacSetpoints_2_1_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[16]  (
	.Q(DacSetpoints_2_1_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[15]  (
	.Q(DacSetpoints_2_1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[14]  (
	.Q(DacSetpoints_2_1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[13]  (
	.Q(DacSetpoints_2_1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[12]  (
	.Q(DacSetpoints_2_1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[11]  (
	.Q(DacSetpoints_2_1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[10]  (
	.Q(DacSetpoints_2_1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[9]  (
	.Q(DacSetpoints_2_1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[8]  (
	.Q(DacSetpoints_2_1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[7]  (
	.Q(DacSetpoints_2_1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[6]  (
	.Q(DacSetpoints_2_1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[5]  (
	.Q(DacSetpoints_2_1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[4]  (
	.Q(DacSetpoints_2_1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[9]  (
	.Q(DacSetpoints_2_0_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[8]  (
	.Q(DacSetpoints_2_0_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[7]  (
	.Q(DacSetpoints_2_0_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[6]  (
	.Q(DacSetpoints_2_0_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[5]  (
	.Q(DacSetpoints_2_0_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[4]  (
	.Q(DacSetpoints_2_0_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[3]  (
	.Q(DacSetpoints_2_0_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[2]  (
	.Q(DacSetpoints_2_0_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[1]  (
	.Q(DacSetpoints_2_0_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[0]  (
	.Q(DacSetpoints_2_0_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[23]  (
	.Q(DacSetpoints_2_1_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[22]  (
	.Q(DacSetpoints_2_1_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[21]  (
	.Q(DacSetpoints_2_1_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[20]  (
	.Q(DacSetpoints_2_1_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_1[19]  (
	.Q(DacSetpoints_2_1_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[0]  (
	.Q(DacSetpoints_1_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[23]  (
	.Q(DacSetpoints_2_0_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[22]  (
	.Q(DacSetpoints_2_0_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[21]  (
	.Q(DacSetpoints_2_0_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[20]  (
	.Q(DacSetpoints_2_0_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[19]  (
	.Q(DacSetpoints_2_0_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[18]  (
	.Q(DacSetpoints_2_0_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[17]  (
	.Q(DacSetpoints_2_0_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[16]  (
	.Q(DacSetpoints_2_0_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[15]  (
	.Q(DacSetpoints_2_0_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[14]  (
	.Q(DacSetpoints_2_0_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[13]  (
	.Q(DacSetpoints_2_0_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[12]  (
	.Q(DacSetpoints_2_0_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[11]  (
	.Q(DacSetpoints_2_0_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_2_0[10]  (
	.Q(DacSetpoints_2_0_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_13),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[15]  (
	.Q(DacSetpoints_1_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[14]  (
	.Q(DacSetpoints_1_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[13]  (
	.Q(DacSetpoints_1_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[12]  (
	.Q(DacSetpoints_1_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[11]  (
	.Q(DacSetpoints_1_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[10]  (
	.Q(DacSetpoints_1_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[9]  (
	.Q(DacSetpoints_1_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[8]  (
	.Q(DacSetpoints_1_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[7]  (
	.Q(DacSetpoints_1_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[6]  (
	.Q(DacSetpoints_1_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[5]  (
	.Q(DacSetpoints_1_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[4]  (
	.Q(DacSetpoints_1_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[3]  (
	.Q(DacSetpoints_1_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[2]  (
	.Q(DacSetpoints_1_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[1]  (
	.Q(DacSetpoints_1_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[6]  (
	.Q(DacESetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[5]  (
	.Q(DacESetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_288_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[4]  (
	.Q(DacESetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0_0[4]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[3]  (
	.Q(DacESetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_290_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[2]  (
	.Q(DacESetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_292_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[1]  (
	.Q(DacESetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0_0[1]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[0]  (
	.Q(DacESetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0_0[0]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[23]  (
	.Q(DacSetpoints_1_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[22]  (
	.Q(DacSetpoints_1_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[21]  (
	.Q(DacSetpoints_1_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[20]  (
	.Q(DacSetpoints_1_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[19]  (
	.Q(DacSetpoints_1_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[18]  (
	.Q(DacSetpoints_1_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[17]  (
	.Q(DacSetpoints_1_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_1_3[16]  (
	.Q(DacSetpoints_1_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_19),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[21]  (
	.Q(DacESetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_273_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[20]  (
	.Q(DacESetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_275_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[19]  (
	.Q(DacESetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_i_o2_RNI7BIM3[3]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[18]  (
	.Q(DacESetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_277_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[17]  (
	.Q(DacESetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4611_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[16]  (
	.Q(DacESetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0[16]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[15]  (
	.Q(DacESetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0[15]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[14]  (
	.Q(DacESetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0[14]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[13]  (
	.Q(DacESetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0[13]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[12]  (
	.Q(DacESetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0[12]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[11]  (
	.Q(DacESetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0[11]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[10]  (
	.Q(DacESetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0[10]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[9]  (
	.Q(DacESetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1[0]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[8]  (
	.Q(DacESetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0_0[8]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[7]  (
	.Q(DacESetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_293_0_0_0[7]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[12]  (
	.Q(DacDSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_0[12]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[11]  (
	.Q(DacDSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0[11]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[10]  (
	.Q(DacDSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_0[10]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[9]  (
	.Q(DacDSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_227),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[8]  (
	.Q(DacDSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0[8]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[7]  (
	.Q(DacDSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_0[7]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[6]  (
	.Q(DacDSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_259_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[5]  (
	.Q(DacDSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_261_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[4]  (
	.Q(DacDSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_263_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[3]  (
	.Q(DacDSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_265_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[2]  (
	.Q(DacDSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_0[2]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[1]  (
	.Q(DacDSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_267_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[0]  (
	.Q(DacDSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_269_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[23]  (
	.Q(DacESetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_271_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacESetpointToWrite[22]  (
	.Q(DacESetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_225),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[3]  (
	.Q(DacCSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0_0[3]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[2]  (
	.Q(DacCSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_238_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[1]  (
	.Q(DacCSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_240_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[0]  (
	.Q(DacCSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[23]  (
	.Q(DacDSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_242_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[22]  (
	.Q(DacDSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0[22]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[21]  (
	.Q(DacDSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_245_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[20]  (
	.Q(DacDSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_247_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[19]  (
	.Q(DacDSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_i_o2_RNI20AM3[3]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[18]  (
	.Q(DacDSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_249_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[17]  (
	.Q(DacDSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_229_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[16]  (
	.Q(DacDSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0[16]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[15]  (
	.Q(DacDSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0[15]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[14]  (
	.Q(DacDSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0_0[14]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacDSetpointToWrite[13]  (
	.Q(DacDSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_294_0_0[13]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[18]  (
	.Q(DacCSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_224_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[17]  (
	.Q(DacCSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_226_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[16]  (
	.Q(DacCSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0[16]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[15]  (
	.Q(DacCSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0[15]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[14]  (
	.Q(DacCSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0[14]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[13]  (
	.Q(DacCSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_235),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[12]  (
	.Q(DacCSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0[12]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[11]  (
	.Q(DacCSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_233),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[10]  (
	.Q(DacCSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0[10]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[9]  (
	.Q(DacCSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0[9]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[8]  (
	.Q(DacCSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0[8]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[7]  (
	.Q(DacCSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0_0[7]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[6]  (
	.Q(DacCSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_234_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[5]  (
	.Q(DacCSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_236_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[4]  (
	.Q(DacCSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0_0[4]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[9]  (
	.Q(DacBSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0[9]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[8]  (
	.Q(DacBSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0[8]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[7]  (
	.Q(DacBSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_203_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[6]  (
	.Q(DacBSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_205_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[5]  (
	.Q(DacBSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_207_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[4]  (
	.Q(DacBSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0[4]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[3]  (
	.Q(DacBSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_209_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[2]  (
	.Q(DacBSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_211_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[1]  (
	.Q(DacBSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_213_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[0]  (
	.Q(DacBSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_215_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[23]  (
	.Q(DacCSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_217_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[22]  (
	.Q(DacCSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_295_0_0[22]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[21]  (
	.Q(DacCSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[20]  (
	.Q(DacCSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_220_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacCSetpointToWrite[19]  (
	.Q(DacCSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_222_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[0]  (
	.Q(DacASetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4123_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[23]  (
	.Q(DacBSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4124_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[22]  (
	.Q(DacBSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0[22]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[21]  (
	.Q(DacBSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4125_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[20]  (
	.Q(DacBSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0[20]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[19]  (
	.Q(DacBSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_i_o2_RNIO9P54[3]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[18]  (
	.Q(DacBSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4126_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[17]  (
	.Q(DacBSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4127_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[16]  (
	.Q(DacBSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0[16]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[15]  (
	.Q(DacBSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0[15]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[14]  (
	.Q(DacBSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0[14]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[13]  (
	.Q(DacBSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0[13]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[12]  (
	.Q(DacBSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0[12]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[11]  (
	.Q(DacBSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_296_0_0[11]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacBSetpointToWrite[10]  (
	.Q(DacBSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4232_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[15]  (
	.Q(DacASetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0[15]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[14]  (
	.Q(DacASetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_244),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[13]  (
	.Q(DacASetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4612),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[12]  (
	.Q(DacASetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0[12]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[11]  (
	.Q(DacASetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0[11]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[10]  (
	.Q(DacASetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0[10]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[9]  (
	.Q(DacASetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0[9]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[8]  (
	.Q(DacASetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0[8]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[7]  (
	.Q(DacASetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[6]  (
	.Q(DacASetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4118_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[5]  (
	.Q(DacASetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[4]  (
	.Q(DacASetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4119_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[3]  (
	.Q(DacASetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4120_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[2]  (
	.Q(DacASetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4121_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[1]  (
	.Q(DacASetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4122_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsE_i[2]  (
	.Q(nCsE_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_327_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsE_i[1]  (
	.Q(nCsE_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_330_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsE_i[0]  (
	.Q(nCsE_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_333_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsF_i[3]  (
	.Q(nCsF_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_350_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsF_i[2]  (
	.Q(nCsF_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4129_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsF_i[1]  (
	.Q(nCsF_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_354_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsF_i[0]  (
	.Q(nCsF_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_356_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[23]  (
	.Q(DacASetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4117_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[22]  (
	.Q(DacASetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0[22]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[21]  (
	.Q(DacASetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[20]  (
	.Q(DacASetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[19]  (
	.Q(DacASetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_i_o2_RNIJUG54[3]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[18]  (
	.Q(DacASetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2686),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[17]  (
	.Q(DacASetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4251_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacASetpointToWrite[16]  (
	.Q(DacASetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_297_0_0[16]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsA_i[1]  (
	.Q(nCsA_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_319_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsA_i[0]  (
	.Q(nCsA_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_321_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsB_i[3]  (
	.Q(nCsB_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_364_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsB_i[2]  (
	.Q(nCsB_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_366_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsB_i[1]  (
	.Q(nCsB_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_368_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsB_i[0]  (
	.Q(nCsB_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4130_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsC_i[3]  (
	.Q(nCsC_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_335_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsC_i[2]  (
	.Q(nCsC_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_nCsDacs2_i[2]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsC_i[1]  (
	.Q(nCsC_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_337_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsC_i[0]  (
	.Q(nCsC_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_4128_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsD_i[3]  (
	.Q(nCsD_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_341_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsD_i[2]  (
	.Q(nCsD_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_nCsDacs3_i[2]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsD_i[1]  (
	.Q(nCsD_c[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_344_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsD_i[0]  (
	.Q(nCsD_c[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_347_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsE_i[3]  (
	.Q(nCsE_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_324_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[7]  (
	.Q(DacSetpoints_5_3_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[6]  (
	.Q(DacSetpoints_5_3_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[5]  (
	.Q(DacSetpoints_5_3_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[4]  (
	.Q(DacSetpoints_5_3_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[3]  (
	.Q(DacSetpoints_5_3_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[2]  (
	.Q(DacSetpoints_5_3_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[1]  (
	.Q(DacSetpoints_5_3_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[0]  (
	.Q(DacSetpoints_5_3_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[4]  (
	.Q(TP5_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_378_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[3]  (
	.Q(TP4_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_377_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[2]  (
	.Q(TP3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_376_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[1]  (
	.Q(TP2_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_375_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \StateOut[0]  (
	.Q(TP1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23[0]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsA_i[3]  (
	.Q(nCsA_c[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_315_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \nCsDacsA_i[2]  (
	.Q(nCsA_c[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_317_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[22]  (
	.Q(DacSetpoints_5_3_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[21]  (
	.Q(DacSetpoints_5_3_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[20]  (
	.Q(DacSetpoints_5_3_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[19]  (
	.Q(DacSetpoints_5_3_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[18]  (
	.Q(DacSetpoints_5_3_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[17]  (
	.Q(DacSetpoints_5_3_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[16]  (
	.Q(DacSetpoints_5_3_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[15]  (
	.Q(DacSetpoints_5_3_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[14]  (
	.Q(DacSetpoints_5_3_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[13]  (
	.Q(DacSetpoints_5_3_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[12]  (
	.Q(DacSetpoints_5_3_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[11]  (
	.Q(DacSetpoints_5_3_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[10]  (
	.Q(DacSetpoints_5_3_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[9]  (
	.Q(DacSetpoints_5_3_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[8]  (
	.Q(DacSetpoints_5_3_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[13]  (
	.Q(DacSetpoints_5_2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[13]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[12]  (
	.Q(DacSetpoints_5_2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[12]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[11]  (
	.Q(DacSetpoints_5_2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[11]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[10]  (
	.Q(DacSetpoints_5_2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[10]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[9]  (
	.Q(DacSetpoints_5_2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[9]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[8]  (
	.Q(DacSetpoints_5_2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[8]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[7]  (
	.Q(DacSetpoints_5_2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[7]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[6]  (
	.Q(DacSetpoints_5_2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[6]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[5]  (
	.Q(DacSetpoints_5_2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[5]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[4]  (
	.Q(DacSetpoints_5_2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[4]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[3]  (
	.Q(DacSetpoints_5_2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[3]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[2]  (
	.Q(DacSetpoints_5_2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[2]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[1]  (
	.Q(DacSetpoints_5_2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[1]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[0]  (
	.Q(DacSetpoints_5_2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[0]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_3[23]  (
	.Q(DacSetpoints_5_3_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_21),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[4]  (
	.Q(DacFSetpointToWrite_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_3_0[4]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[3]  (
	.Q(DacFSetpointToWrite_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_3_0[3]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[2]  (
	.Q(DacFSetpointToWrite_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_0[2]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[1]  (
	.Q(DacFSetpointToWrite_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_3_0[1]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[0]  (
	.Q(DacFSetpointToWrite_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_0[0]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[23]  (
	.Q(DacSetpoints_5_2_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[23]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[22]  (
	.Q(DacSetpoints_5_2_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[22]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[21]  (
	.Q(DacSetpoints_5_2_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[21]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[20]  (
	.Q(DacSetpoints_5_2_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[20]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[19]  (
	.Q(DacSetpoints_5_2_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[19]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[18]  (
	.Q(DacSetpoints_5_2_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[18]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[17]  (
	.Q(DacSetpoints_5_2_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[17]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[16]  (
	.Q(DacSetpoints_5_2_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[16]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[15]  (
	.Q(DacSetpoints_5_2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[15]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacSetpoints_5_2[14]  (
	.Q(DacSetpoints_5_2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(DacSetpointFromRead[14]),
	.EN(un1_MasterReset_inv_15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[19]  (
	.Q(DacFSetpointToWrite_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(StateOut_23_i_a2_i_o2_RNICMQM3[3]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[18]  (
	.Q(DacFSetpointToWrite_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_0[18]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[17]  (
	.Q(DacFSetpointToWrite_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_Z[17]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[16]  (
	.Q(DacFSetpointToWrite_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_300_i),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[15]  (
	.Q(DacFSetpointToWrite_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_3_0[15]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[14]  (
	.Q(DacFSetpointToWrite_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_3_0[14]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[13]  (
	.Q(DacFSetpointToWrite_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_Z[13]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[12]  (
	.Q(DacFSetpointToWrite_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2160),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[11]  (
	.Q(DacFSetpointToWrite_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_3_0[11]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[10]  (
	.Q(DacFSetpointToWrite_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_3_0[10]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[9]  (
	.Q(DacFSetpointToWrite_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_3_0[9]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[8]  (
	.Q(DacFSetpointToWrite_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_3_0[8]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[7]  (
	.Q(DacFSetpointToWrite_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_3_0[7]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[6]  (
	.Q(DacFSetpointToWrite_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_0[6]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[5]  (
	.Q(DacFSetpointToWrite_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_3_0[5]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[23]  (
	.Q(DacFSetpointToWrite_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_2171),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[22]  (
	.Q(DacFSetpointToWrite_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0_0[22]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[21]  (
	.Q(DacFSetpointToWrite_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0[21]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:1453
  SLE \DacFSetpointToWrite[20]  (
	.Q(DacFSetpointToWrite_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_DacWriteNextState_292_0_0[20]),
	.EN(un1_MasterReset_i_a2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @48:743
  CFG2 un23_dacsetpointwriteaddress_s_0 (
	.A(O_RNI8EGK_S[2]),
	.B(un19_dacsetpointwriteaddress_cry_0_cy),
	.Y(un23_dacsetpointwriteaddress_s_0_Z)
);
defparam un23_dacsetpointwriteaddress_s_0.INIT=4'h9;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNI5ULI[0]  (
	.FCO(un7_dacsetpointreadaddress_cry_0),
	.S(DacSetpointReadAddressChannel_RNI5ULI_S[0]),
	.Y(DacSetpointReadAddressChannel_RNI5ULI_Y[0]),
	.B(un7_dacsetpointreadaddress),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[0]),
	.FCI(GND)
);
defparam \DacSetpointReadAddressChannel_RNI5ULI[0] .INIT=20'h555AA;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNIBTB51[1]  (
	.FCO(un7_dacsetpointreadaddress_cry_1),
	.S(DacSetpointReadAddressChannel_RNIBTB51_S[1]),
	.Y(DacSetpointReadAddressChannel_RNIBTB51_Y[1]),
	.B(un7_dacsetpointreadaddress_0[1]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[1]),
	.FCI(un7_dacsetpointreadaddress_cry_0)
);
defparam \DacSetpointReadAddressChannel_RNIBTB51[1] .INIT=20'h555AA;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNIIT1O1[2]  (
	.FCO(un7_dacsetpointreadaddress_cry_2),
	.S(DacSetpointReadAddressChannel_RNIIT1O1_S[2]),
	.Y(DacSetpointReadAddressChannel_RNIIT1O1_Y[2]),
	.B(un7_dacsetpointreadaddress_0[2]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[2]),
	.FCI(un7_dacsetpointreadaddress_cry_1)
);
defparam \DacSetpointReadAddressChannel_RNIIT1O1[2] .INIT=20'h555AA;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNIQUNA2[3]  (
	.FCO(un7_dacsetpointreadaddress_cry_3),
	.S(DacSetpointReadAddressChannel_RNIQUNA2_S[3]),
	.Y(DacSetpointReadAddressChannel_RNIQUNA2_Y[3]),
	.B(un7_dacsetpointreadaddress_0[3]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[3]),
	.FCI(un7_dacsetpointreadaddress_cry_2)
);
defparam \DacSetpointReadAddressChannel_RNIQUNA2[3] .INIT=20'h555AA;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNI31ET2[4]  (
	.FCO(un7_dacsetpointreadaddress_cry_4),
	.S(DacSetpointReadAddressChannel_RNI31ET2_S[4]),
	.Y(DacSetpointReadAddressChannel_RNI31ET2_Y[4]),
	.B(un7_dacsetpointreadaddress_0[4]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[4]),
	.FCI(un7_dacsetpointreadaddress_cry_3)
);
defparam \DacSetpointReadAddressChannel_RNI31ET2[4] .INIT=20'h555AA;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNID44G3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_5),
	.S(DacSetpointReadAddressChannel_RNID44G3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNID44G3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[5]),
	.C(GND),
	.D(GND),
	.A(DacSetpointReadAddressChannel_Z[5]),
	.FCI(un7_dacsetpointreadaddress_cry_4)
);
defparam \DacSetpointReadAddressChannel_RNID44G3[5] .INIT=20'h555AA;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNI5GSN3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_6),
	.S(DacSetpointReadAddressChannel_RNI5GSN3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNI5GSN3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_5)
);
defparam \DacSetpointReadAddressChannel_RNI5GSN3[5] .INIT=20'h4AA00;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNITRKV3[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_7),
	.S(DacSetpointReadAddressChannel_RNITRKV3_S[5]),
	.Y(DacSetpointReadAddressChannel_RNITRKV3_Y[5]),
	.B(un7_dacsetpointreadaddress_0[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_6)
);
defparam \DacSetpointReadAddressChannel_RNITRKV3[5] .INIT=20'h4AA00;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNIDJ5F4[5]  (
	.FCO(DacSetpointReadAddressChannel_RNIDJ5F4_FCO[5]),
	.S(DacSetpointReadAddressChannel_RNIDJ5F4_S[5]),
	.Y(DacSetpointReadAddressChannel_RNIDJ5F4_Y[5]),
	.B(un7_dacsetpointreadaddress_0[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_8)
);
defparam \DacSetpointReadAddressChannel_RNIDJ5F4[5] .INIT=20'h4AA00;
// @48:775
  ARI1 \DacSetpointReadAddressChannel_RNIL7D74[5]  (
	.FCO(un7_dacsetpointreadaddress_cry_8),
	.S(DacSetpointReadAddressChannel_RNIL7D74_S[5]),
	.Y(DacSetpointReadAddressChannel_RNIL7D74_Y[5]),
	.B(un7_dacsetpointreadaddress_0[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_dacsetpointreadaddress_cry_7)
);
defparam \DacSetpointReadAddressChannel_RNIL7D74[5] .INIT=20'h4AA00;
// @48:1453
  ARI1 DacSetpointReadAddressChannel_s_343 (
	.FCO(DacSetpointReadAddressChannel_s_343_FCO),
	.S(DacSetpointReadAddressChannel_s_343_S),
	.Y(DacSetpointReadAddressChannel_s_343_Y),
	.B(DacSetpointReadAddressChannel_lcry),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DacSetpointReadAddressChannel_s_343.INIT=20'h4AA00;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[0]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[0]),
	.S(DacSetpointReadAddressChannel_s[0]),
	.Y(DacSetpointReadAddressChannel_cry_Y[0]),
	.B(DacSetpointReadAddressChannel_Z[0]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_s_343_FCO)
);
defparam \DacSetpointReadAddressChannel_cry[0] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[1]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[1]),
	.S(DacSetpointReadAddressChannel_s[1]),
	.Y(DacSetpointReadAddressChannel_cry_Y[1]),
	.B(DacSetpointReadAddressChannel_Z[1]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[0])
);
defparam \DacSetpointReadAddressChannel_cry[1] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[2]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[2]),
	.S(DacSetpointReadAddressChannel_s[2]),
	.Y(DacSetpointReadAddressChannel_cry_Y[2]),
	.B(DacSetpointReadAddressChannel_Z[2]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[1])
);
defparam \DacSetpointReadAddressChannel_cry[2] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[3]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[3]),
	.S(DacSetpointReadAddressChannel_s[3]),
	.Y(DacSetpointReadAddressChannel_cry_Y[3]),
	.B(DacSetpointReadAddressChannel_Z[3]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[2])
);
defparam \DacSetpointReadAddressChannel_cry[3] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_s[5]  (
	.FCO(DacSetpointReadAddressChannel_s_FCO[5]),
	.S(DacSetpointReadAddressChannel_s_Z[5]),
	.Y(DacSetpointReadAddressChannel_s_Y[5]),
	.B(DacSetpointReadAddressChannel_Z[5]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[4])
);
defparam \DacSetpointReadAddressChannel_s[5] .INIT=20'h48800;
// @48:1453
  ARI1 \DacSetpointReadAddressChannel_cry[4]  (
	.FCO(DacSetpointReadAddressChannel_cry_Z[4]),
	.S(DacSetpointReadAddressChannel_s[4]),
	.Y(DacSetpointReadAddressChannel_cry_Y[4]),
	.B(DacSetpointReadAddressChannel_Z[4]),
	.C(DacSetpointReadAddressChannel_lcry),
	.D(GND),
	.A(VCC),
	.FCI(DacSetpointReadAddressChannel_cry_Z[3])
);
defparam \DacSetpointReadAddressChannel_cry[4] .INIT=20'h48800;
// @48:1453
  CFG4 \un1_DacSetpointReadAddressController_2[1]  (
	.A(DacSetpointReadAddressController_Z[1]),
	.B(DacSetpointReadAddressController_Z[0]),
	.C(DacWriteNextState_RNIG75H_Z[21]),
	.D(un1_DacSetpointReadAddressDac_1_sqmuxa_Z),
	.Y(un1_DacSetpointReadAddressController_2_Z[1])
);
defparam \un1_DacSetpointReadAddressController_2[1] .INIT=16'h060A;
// @48:1453
  CFG2 un1_DacWriteNextState_145_1 (
	.A(DacWriteNextState_Z[14]),
	.B(DacWriteNextState_Z[18]),
	.Y(un1_DacWriteNextState_145_1_Z)
);
defparam un1_DacWriteNextState_145_1.INIT=4'h1;
// @48:1971
  CFG2 un3_dacsetpointreadaddresschannellto2_0 (
	.A(DacSetpointReadAddressChannel_Z[1]),
	.B(DacSetpointReadAddressChannel_Z[2]),
	.Y(un3_dacsetpointreadaddresschannellto2_0_Z)
);
defparam un3_dacsetpointreadaddresschannellto2_0.INIT=4'h7;
// @48:1453
  CFG2 WriteDacsce (
	.A(domachine_i),
	.B(DacWriteNextState_Z[0]),
	.Y(WriteDacsce_Z)
);
defparam WriteDacsce.INIT=4'h2;
// @48:1453
  CFG2 un1_DacWriteNextState_184_1 (
	.A(DacWriteNextState_Z[14]),
	.B(DacWriteNextState_Z[12]),
	.Y(un1_DacWriteNextState_184_1_Z)
);
defparam un1_DacWriteNextState_184_1.INIT=4'h1;
// @48:1453
  CFG2 \un1_DacSetpointReadAddressDac[0]  (
	.A(DacWriteNextState_Z[21]),
	.B(DacSetpointReadAddressDac_Z[0]),
	.Y(un1_DacSetpointReadAddressDac_Z[0])
);
defparam \un1_DacSetpointReadAddressDac[0] .INIT=4'h4;
// @48:1453
  CFG2 \un1_DacSetpointReadAddressDac[1]  (
	.A(DacWriteNextState_Z[21]),
	.B(DacSetpointReadAddressDac_Z[1]),
	.Y(un1_DacSetpointReadAddressDac_Z[1])
);
defparam \un1_DacSetpointReadAddressDac[1] .INIT=4'h4;
// @48:1453
  CFG2 \un1_DacSetpointReadAddressController[0]  (
	.A(DacWriteNextState_Z[21]),
	.B(DacSetpointReadAddressController_Z[0]),
	.Y(un1_DacSetpointReadAddressController_Z[0])
);
defparam \un1_DacSetpointReadAddressController[0] .INIT=4'h4;
// @48:1453
  CFG2 \un1_DacSetpointReadAddressController[1]  (
	.A(DacWriteNextState_Z[21]),
	.B(DacSetpointReadAddressController_Z[1]),
	.Y(un1_DacSetpointReadAddressController_Z[1])
);
defparam \un1_DacSetpointReadAddressController[1] .INIT=4'h4;
// @48:1453
  CFG2 \un1_DacSetpointReadAddressController[2]  (
	.A(DacWriteNextState_Z[21]),
	.B(DacSetpointReadAddressController_Z[2]),
	.Y(un1_DacSetpointReadAddressController_Z[2])
);
defparam \un1_DacSetpointReadAddressController[2] .INIT=4'h4;
// @35:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_5[1]  (
	.A(CO0_5),
	.B(ClkDiv[1]),
	.Y(SUM_5[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_5[1] .INIT=4'h6;
// @35:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_4[1]  (
	.A(CO0_4),
	.B(ClkDiv_0[1]),
	.Y(SUM_4[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_4[1] .INIT=4'h6;
// @35:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_3[1]  (
	.A(CO0_3),
	.B(ClkDiv_1[1]),
	.Y(SUM_3[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_3[1] .INIT=4'h6;
// @35:67
  CFG2 \un2_dacsetpointreadaddresscontroller_1.SUM_2[1]  (
	.A(CO0_2),
	.B(ClkDiv_2[1]),
	.Y(SUM_2[1])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_2[1] .INIT=4'h6;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[13]  (
	.A(DacSetpoints_5_2_Z[13]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[13]),
	.Y(N_5114)
);
defparam \un1_DacWriteNextState_292_1[13] .INIT=8'hE2;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_1[17]  (
	.A(DacSetpoints_5_2_Z[17]),
	.B(DacWriteNextState_Z[2]),
	.C(DacSetpoints_5_3_Z[17]),
	.Y(N_5115)
);
defparam \un1_DacWriteNextState_292_1[17] .INIT=8'hE2;
// @48:1736
  CFG4 DacSetpointReadAddressDac_0_sqmuxa_1_0 (
	.A(DacSetpointReadAddressDac_Z[0]),
	.B(DacSetpointReadAddressDac_Z[1]),
	.C(domachine_i),
	.D(DacWriteNextState_Z[10]),
	.Y(DacSetpointReadAddressDac_0_sqmuxa_1_0_Z)
);
defparam DacSetpointReadAddressDac_0_sqmuxa_1_0.INIT=16'h8000;
// @48:1453
  CFG3 un1_DacWriteNextState_35 (
	.A(DacFSetpointToWrite_Z[17]),
	.B(DacWriteNextState_Z[16]),
	.C(N_4978),
	.Y(un1_DacWriteNextState_35_Z)
);
defparam un1_DacWriteNextState_35.INIT=8'hFE;
// @48:1733
  CFG4 DacSetpointReadAddressDac_0_sqmuxa (
	.A(DacSetpointReadAddressDac_Z[0]),
	.B(DacSetpointReadAddressDac_Z[1]),
	.C(domachine_i),
	.D(DacWriteNextState_Z[10]),
	.Y(DacSetpointReadAddressDac_0_sqmuxa_Z)
);
defparam DacSetpointReadAddressDac_0_sqmuxa.INIT=16'h7000;
// @48:1453
  CFG2 \DacWriteNextState_RNIG75H[21]  (
	.A(domachine_i),
	.B(DacWriteNextState_Z[21]),
	.Y(DacWriteNextState_RNIG75H_Z[21])
);
defparam \DacWriteNextState_RNIG75H[21] .INIT=4'h8;
// @48:1736
  CFG3 \un2_dacsetpointreadaddresscontroller_1.CO2  (
	.A(DacSetpointReadAddressController_Z[2]),
	.B(DacSetpointReadAddressController_Z[1]),
	.C(DacSetpointReadAddressController_Z[0]),
	.Y(N_2715)
);
defparam \un2_dacsetpointreadaddresscontroller_1.CO2 .INIT=8'h57;
// @20:344
  CFG3 \DacWriteNextState_RNI5H7G[0]  (
	.A(domachine_i),
	.B(DacSetpointReadAddressChannel_lcry),
	.C(DacWriteNextState_Z[0]),
	.Y(DacSetpointReadAddressChannele)
);
defparam \DacWriteNextState_RNI5H7G[0] .INIT=8'hB3;
// @35:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_4[2]  (
	.A(ClkDiv[2]),
	.B(ClkDiv[1]),
	.C(CO0_5),
	.Y(SUM_4[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_4[2] .INIT=8'h6A;
// @35:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_3[2]  (
	.A(ClkDiv_0[2]),
	.B(ClkDiv_0[1]),
	.C(CO0_4),
	.Y(SUM_3[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_3[2] .INIT=8'h6A;
// @35:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_2[2]  (
	.A(ClkDiv_1[2]),
	.B(ClkDiv_1[1]),
	.C(CO0_3),
	.Y(SUM_2[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_2[2] .INIT=8'h6A;
// @35:67
  CFG3 \un2_dacsetpointreadaddresscontroller_1.SUM_1[2]  (
	.A(ClkDiv_2[2]),
	.B(ClkDiv_2[1]),
	.C(CO0_2),
	.Y(SUM_1_0[2])
);
defparam \un2_dacsetpointreadaddresscontroller_1.SUM_1[2] .INIT=8'h6A;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_2_2[17]  (
	.A(DacSetpoints_5_1_Z[17]),
	.B(DacSetpoints_5_0_Z[17]),
	.C(N_567),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2139_2)
);
defparam \un1_DacWriteNextState_292_2_2[17] .INIT=16'hA0C0;
// @48:1453
  CFG4 \un1_DacWriteNextState_292_2_2[13]  (
	.A(DacSetpoints_5_1_Z[13]),
	.B(DacSetpoints_5_0_Z[13]),
	.C(N_567),
	.D(DacWriteNextState_Z[6]),
	.Y(N_2135_2)
);
defparam \un1_DacWriteNextState_292_2_2[13] .INIT=16'hA0C0;
// @48:1453
  CFG4 un1_DacWriteNextState_145 (
	.A(DacFSetpointToWrite_Z[13]),
	.B(DacWriteNextState_Z[20]),
	.C(DacWriteNextState_Z[16]),
	.D(un1_DacWriteNextState_145_1_Z),
	.Y(un1_DacWriteNextState_145_Z)
);
defparam un1_DacWriteNextState_145.INIT=16'h0200;
// @48:1971
  CFG4 un3_dacsetpointreadaddresschannellto4 (
	.A(DacSetpointReadAddressChannel_Z[0]),
	.B(un3_dacsetpointreadaddresschannellto2_0_Z),
	.C(DacSetpointReadAddressChannel_Z[4]),
	.D(DacSetpointReadAddressChannel_Z[3]),
	.Y(un3_dacsetpointreadaddresschannellt5)
);
defparam un3_dacsetpointreadaddresschannellto4.INIT=16'h000D;
// @48:1453
  CFG3 \DacWriteNextState_RNI8NOP[10]  (
	.A(DacWriteNextState_Z[10]),
	.B(DacWriteNextState_Z[21]),
	.C(domachine_i),
	.Y(N_351_i)
);
defparam \DacWriteNextState_RNI8NOP[10] .INIT=8'hE0;
// @48:1453
  CFG2 \DacWriteNextStatece[20]  (
	.A(N_599),
	.B(domachine_i),
	.Y(DacWriteNextStatece_Z[20])
);
defparam \DacWriteNextStatece[20] .INIT=4'h4;
// @48:1453
  CFG4 un1_DacSetpointReadAddressDac_1_sqmuxa (
	.A(domachine_i),
	.B(DacWriteNextState_Z[21]),
	.C(DacSetpointReadAddressDac_0_sqmuxa_1_0_Z),
	.D(N_2715),
	.Y(un1_DacSetpointReadAddressDac_1_sqmuxa_Z)
);
defparam un1_DacSetpointReadAddressDac_1_sqmuxa.INIT=16'hF888;
// @48:1453
  CFG3 \un1_DacSetpointReadAddressDac_2[0]  (
	.A(DacSetpointReadAddressDac_Z[0]),
	.B(DacSetpointReadAddressDac_0_sqmuxa_Z),
	.C(un1_DacSetpointReadAddressDac_1_sqmuxa_Z),
	.Y(un1_DacSetpointReadAddressDac_2_Z[0])
);
defparam \un1_DacSetpointReadAddressDac_2[0] .INIT=8'h06;
// @48:1453
  CFG4 \DacWriteNextState_ns[16]  (
	.A(N_599),
	.B(N_594),
	.C(DacWriteNextState_rep_Z[6]),
	.D(DacWriteNextState_Z[5]),
	.Y(DacWriteNextState_ns_Z[16])
);
defparam \DacWriteNextState_ns[16] .INIT=16'hDC50;
// @48:1738
  CFG2 \un1_DacSetpointReadAddressController_2_RNO[2]  (
	.A(un1_DacSetpointReadAddressDac_1_sqmuxa_Z),
	.B(DacSetpointReadAddressController_Z[0]),
	.Y(CO0_0)
);
defparam \un1_DacSetpointReadAddressController_2_RNO[2] .INIT=4'h8;
// @48:1453
  CFG4 \un1_DacSetpointReadAddressDac_2[1]  (
	.A(DacSetpointReadAddressDac_Z[0]),
	.B(DacSetpointReadAddressDac_Z[1]),
	.C(un1_DacSetpointReadAddressDac_1_sqmuxa_Z),
	.D(DacSetpointReadAddressDac_0_sqmuxa_Z),
	.Y(un1_DacSetpointReadAddressDac_2_Z[1])
);
defparam \un1_DacSetpointReadAddressDac_2[1] .INIT=16'h060C;
// @48:1453
  CFG3 \DacWriteNextState_ns[11]  (
	.A(DacWriteNextState_Z[9]),
	.B(DacWriteNextState_Z[21]),
	.C(N_365),
	.Y(DacWriteNextState_ns_Z[11])
);
defparam \DacWriteNextState_ns[11] .INIT=8'hEC;
// @48:1453
  CFG4 \DacWriteNextState_ns[2]  (
	.A(DacWriteNextState_Z[20]),
	.B(DacWriteNextState_Z[19]),
	.C(N_594),
	.D(N_599),
	.Y(DacWriteNextState_ns_Z[2])
);
defparam \DacWriteNextState_ns[2] .INIT=16'hC0EA;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_2_1[17]  (
	.A(un1_DacWriteNextState_35_Z),
	.B(N_567),
	.C(un1_DacWriteNextState_184_1_Z),
	.Y(N_2139_1)
);
defparam \un1_DacWriteNextState_292_2_1[17] .INIT=8'h20;
// @48:1453
  CFG3 \un1_DacSetpointReadAddressController_2[0]  (
	.A(DacSetpointReadAddressController_Z[0]),
	.B(DacWriteNextState_RNIG75H_Z[21]),
	.C(un1_DacSetpointReadAddressDac_1_sqmuxa_Z),
	.Y(un1_DacSetpointReadAddressController_2_Z[0])
);
defparam \un1_DacSetpointReadAddressController_2[0] .INIT=8'h12;
// @48:1453
  CFG4 \DacWriteNextState_RNIL5PB2[7]  (
	.A(DacWriteNextState_Z[7]),
	.B(DacWriteNextState_Z[6]),
	.C(N_599),
	.D(N_594),
	.Y(N_339_i)
);
defparam \DacWriteNextState_RNIL5PB2[7] .INIT=16'h40E0;
// @48:1453
  CFG3 \un1_DacWriteNextState_292_2_1[13]  (
	.A(DacWriteNextState_Z[12]),
	.B(N_567),
	.C(un1_DacWriteNextState_145_Z),
	.Y(N_2135_1)
);
defparam \un1_DacWriteNextState_292_2_1[13] .INIT=8'h32;
// @48:1453
  CFG4 \un1_DacSetpointReadAddressController_2[2]  (
	.A(DacWriteNextState_RNIG75H_Z[21]),
	.B(CO0_0),
	.C(DacSetpointReadAddressController_Z[2]),
	.D(DacSetpointReadAddressController_Z[1]),
	.Y(un1_DacSetpointReadAddressController_2_Z[2])
);
defparam \un1_DacSetpointReadAddressController_2[2] .INIT=16'h1450;
// @48:1453
  CFG4 \un1_DacWriteNextState_292[17]  (
	.A(N_5115),
	.B(N_2139_2),
	.C(N_2139_1),
	.D(N_431_i),
	.Y(un1_DacWriteNextState_292_Z[17])
);
defparam \un1_DacWriteNextState_292[17] .INIT=16'hAAFC;
// @48:1453
  CFG4 \un1_DacWriteNextState_292[13]  (
	.A(N_5114),
	.B(N_2135_1),
	.C(N_431_i),
	.D(N_2135_2),
	.Y(un1_DacWriteNextState_292_Z[13])
);
defparam \un1_DacWriteNextState_292[13] .INIT=16'hAFAC;
// @48:775
  MACC \un10_muladd_0[10:0]  (
	.CDOUT(un7_dacsetpointreadaddress_NC[43:0]),
	.OVFL_CARRYOUT(OVFL_CARRYOUT),
	.P({un7_dacsetpointreadaddress_0[34:1], un7_dacsetpointreadaddress, un7_dacsetpointreadaddress_ONC[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, VCC, GND, VCC, GND, GND, GND}),
	.B({GND, GND, GND, GND, DacSetpointReadAddressController_Z[2:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, DacSetpointReadAddressDac_Z[1:0], DacSetpointReadAddressDac_Z[1:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(GND),
	.CDSEL_SD_N(GND),
	.ARSHFT17_SD_N(GND),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
// @48:666
  OneShotPorts_work_dmmainports_dmmain_0layer1 BootupReset (
	.shot_i_arst_i(shot_i_arst_i),
	.MasterReset_i(MasterReset_i),
	.shot_i_1z(shot_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:684
  IBufP2Ports IBufCE (
	.iPSELS_0_a2_0(iPSELS_0_a2_0),
	.RamBusCE_i(RamBusCE_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:685
  IBufP2Ports_0 IBufWrnRd (
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.popfeedthru_unused(popfeedthru_unused),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_23 \GenRamDataBus.31.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[31]),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_24 \GenRamDataBus.30.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[30]),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_29 \GenRamDataBus.26.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[26]),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_31 \GenRamDataBus.27.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[27]),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_33 \GenRamDataBus.24.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[24]),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_35 \GenRamDataBus.25.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[25]),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_38 \GenRamDataBus.28.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[28]),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:699
  IBufP1Ports_39 \GenRamDataBus.29.IBUF_RamData_i  (
	.RamDataIn_0(RamDataIn[29]),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:711
  IBufP2Ports_1 IBufCE1 (
	.RamBusCE1_i(RamBusCE1_i),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:716
  IBufP1Ports_50 \GenRamAddrBus1.0.IBUF_RamAddr1_i  (
	.O_RNIQ57P8_S_0(O_RNIQ57P8_S[10]),
	.O_RNI5NSAA_S_0(O_RNI5NSAA_S[11]),
	.O_RNI7EIE7_S_0(O_RNI7EIE7_S[9]),
	.O_RNIBFUA6_S_0(O_RNIBFUA6_S[8]),
	.O_RNIULF95_S_0(O_RNIULF95_S[7]),
	.O_RNIV06A4_S_0(O_RNIV06A4_S[6]),
	.O_RNIDF1D3_S_0(O_RNIDF1D3_S[5]),
	.O_RNI702I2_S_0(O_RNI702I2_S[4]),
	.O_RNICI7P1_S_0(O_RNICI7P1_S[3]),
	.O_RNI8EGK_S_0(O_RNI8EGK_S[2]),
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.RamAddress_10(RamAddress[10]),
	.RamAddress_9(RamAddress[9]),
	.RamAddress_8(RamAddress[8]),
	.RamAddress_6(RamAddress[6]),
	.RamAddress_1(RamAddress[1]),
	.RamAddress_0(RamAddress[0]),
	.RamAddress_13(RamAddress[13]),
	.RamAddress_12(RamAddress[12]),
	.RamAddress_11(RamAddress[11]),
	.Address({Address[7], N_3825, Address[5:2]}),
	.un19_dacsetpointwriteaddress_cry_0_cy(un19_dacsetpointwriteaddress_cry_0_cy),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:726
  IBufP1Ports_75 \GenRamDataBus1.0.IBUF_RamData1_i  (
	.RamDataIn(RamDataIn[23:0]),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:759
  DmDacRamFlatPorts DmDacRam (
	.O_RNIJM1E_Y_0(O_RNIJM1E_Y[12]),
	.DacSetpointFromRead(DacSetpointFromRead[23:0]),
	.RamDataIn(RamDataIn[23:0]),
	.O_RNI5NSAA_S_0(O_RNI5NSAA_S[11]),
	.O_RNIQ57P8_S_0(O_RNIQ57P8_S[10]),
	.O_RNI7EIE7_S_0(O_RNI7EIE7_S[9]),
	.O_RNIBFUA6_S_0(O_RNIBFUA6_S[8]),
	.O_RNIULF95_S_0(O_RNIULF95_S[7]),
	.O_RNIV06A4_S_0(O_RNIV06A4_S[6]),
	.O_RNIDF1D3_S_0(O_RNIDF1D3_S[5]),
	.O_RNI702I2_S_0(O_RNI702I2_S[4]),
	.O_RNICI7P1_S_0(O_RNICI7P1_S[3]),
	.DacSetpointReadAddressChannel_RNIDJ5F4_S_0(DacSetpointReadAddressChannel_RNIDJ5F4_S[5]),
	.DacSetpointReadAddressChannel_RNIL7D74_S_0(DacSetpointReadAddressChannel_RNIL7D74_S[5]),
	.DacSetpointReadAddressChannel_RNITRKV3_S_0(DacSetpointReadAddressChannel_RNITRKV3_S[5]),
	.DacSetpointReadAddressChannel_RNI5GSN3_S_0(DacSetpointReadAddressChannel_RNI5GSN3_S[5]),
	.DacSetpointReadAddressChannel_RNID44G3_S_0(DacSetpointReadAddressChannel_RNID44G3_S[5]),
	.DacSetpointReadAddressChannel_RNI31ET2_S_0(DacSetpointReadAddressChannel_RNI31ET2_S[4]),
	.DacSetpointReadAddressChannel_RNIQUNA2_S_0(DacSetpointReadAddressChannel_RNIQUNA2_S[3]),
	.DacSetpointReadAddressChannel_RNIIT1O1_S_0(DacSetpointReadAddressChannel_RNIIT1O1_S[2]),
	.DacSetpointReadAddressChannel_RNIBTB51_S_0(DacSetpointReadAddressChannel_RNIBTB51_S[1]),
	.DacSetpointReadAddressChannel_RNI5ULI_Y_0(DacSetpointReadAddressChannel_RNI5ULI_Y[0]),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE1_i(RamBusCE1_i),
	.shot_i(shot_i),
	.un23_dacsetpointwriteaddress_s_0(un23_dacsetpointwriteaddress_s_0_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:787
  RegisterSpacePorts_14_13 RegisterSpace (
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.Uart1RxFifoCount(Uart1RxFifoCount[12:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.Uart2RxFifoCount(Uart2RxFifoCount[12:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.Uart0RxFifoCount(Uart0RxFifoCount[12:0]),
	.Uart3RxFifoCount(Uart3RxFifoCount[12:0]),
	.RamAddress_6(RamAddress[6]),
	.RamAddress_0(RamAddress[0]),
	.RamAddress_1(RamAddress[1]),
	.RamAddress_9(RamAddress[9]),
	.RamAddress_8(RamAddress[8]),
	.RamAddress_13(RamAddress[13]),
	.RamAddress_12(RamAddress[12]),
	.RamAddress_11(RamAddress[11]),
	.RamAddress_10(RamAddress[10]),
	.DacSetpoints_0_3_22(DacSetpoints_0_3_Z[22]),
	.DacSetpoints_0_3_17(DacSetpoints_0_3_Z[17]),
	.DacSetpoints_0_3_15(DacSetpoints_0_3_Z[15]),
	.DacSetpoints_0_3_14(DacSetpoints_0_3_Z[14]),
	.DacSetpoints_0_3_12(DacSetpoints_0_3_Z[12]),
	.DacSetpoints_0_3_11(DacSetpoints_0_3_Z[11]),
	.DacSetpoints_0_3_10(DacSetpoints_0_3_Z[10]),
	.DacSetpoints_0_3_9(DacSetpoints_0_3_Z[9]),
	.DacSetpoints_0_3_8(DacSetpoints_0_3_Z[8]),
	.DacSetpoints_0_3_6(DacSetpoints_0_3_Z[6]),
	.DacSetpoints_0_3_4(DacSetpoints_0_3_Z[4]),
	.DacSetpoints_0_3_3(DacSetpoints_0_3_Z[3]),
	.DacSetpoints_0_3_2(DacSetpoints_0_3_Z[2]),
	.DacSetpoints_0_3_1(DacSetpoints_0_3_Z[1]),
	.DacSetpoints_0_3_0(DacSetpoints_0_3_Z[0]),
	.DacSetpoints_0_3_13(DacSetpoints_0_3_Z[13]),
	.DacSetpoints_0_2_22(DacSetpoints_0_2_Z[22]),
	.DacSetpoints_0_2_17(DacSetpoints_0_2_Z[17]),
	.DacSetpoints_0_2_15(DacSetpoints_0_2_Z[15]),
	.DacSetpoints_0_2_14(DacSetpoints_0_2_Z[14]),
	.DacSetpoints_0_2_12(DacSetpoints_0_2_Z[12]),
	.DacSetpoints_0_2_11(DacSetpoints_0_2_Z[11]),
	.DacSetpoints_0_2_10(DacSetpoints_0_2_Z[10]),
	.DacSetpoints_0_2_9(DacSetpoints_0_2_Z[9]),
	.DacSetpoints_0_2_8(DacSetpoints_0_2_Z[8]),
	.DacSetpoints_0_2_6(DacSetpoints_0_2_Z[6]),
	.DacSetpoints_0_2_4(DacSetpoints_0_2_Z[4]),
	.DacSetpoints_0_2_3(DacSetpoints_0_2_Z[3]),
	.DacSetpoints_0_2_2(DacSetpoints_0_2_Z[2]),
	.DacSetpoints_0_2_1(DacSetpoints_0_2_Z[1]),
	.DacSetpoints_0_2_0(DacSetpoints_0_2_Z[0]),
	.DacSetpoints_0_2_13(DacSetpoints_0_2_Z[13]),
	.DacSetpoints_1_3({DacSetpoints_1_3_Z[22:21], N_3829, N_3828, DacSetpoints_1_3_Z[18:17], N_3827, DacSetpoints_1_3_Z[15:5], N_3826, DacSetpoints_1_3_Z[3:0]}),
	.DacSetpoints_1_2({DacSetpoints_1_2_Z[22:21], N_3833, N_3832, DacSetpoints_1_2_Z[18:17], N_3831, DacSetpoints_1_2_Z[15:5], N_3830, DacSetpoints_1_2_Z[3:0]}),
	.DacSetpoints_1_1_21(DacSetpoints_1_1_Z[21]),
	.DacSetpoints_1_1_17(DacSetpoints_1_1_Z[17]),
	.DacSetpoints_1_1_15(DacSetpoints_1_1_Z[15]),
	.DacSetpoints_1_1_7(DacSetpoints_1_1_Z[7]),
	.DacSetpoints_1_1_6(DacSetpoints_1_1_Z[6]),
	.DacSetpoints_1_1_5(DacSetpoints_1_1_Z[5]),
	.DacSetpoints_1_1_3(DacSetpoints_1_1_Z[3]),
	.DacSetpoints_1_1_2(DacSetpoints_1_1_Z[2]),
	.DacSetpoints_1_1_1(DacSetpoints_1_1_Z[1]),
	.DacSetpoints_1_1_0(DacSetpoints_1_1_Z[0]),
	.DacSetpoints_1_1_18(DacSetpoints_1_1_Z[18]),
	.DacSetpoints_1_0_21(DacSetpoints_1_0_Z[21]),
	.DacSetpoints_1_0_17(DacSetpoints_1_0_Z[17]),
	.DacSetpoints_1_0_15(DacSetpoints_1_0_Z[15]),
	.DacSetpoints_1_0_7(DacSetpoints_1_0_Z[7]),
	.DacSetpoints_1_0_6(DacSetpoints_1_0_Z[6]),
	.DacSetpoints_1_0_5(DacSetpoints_1_0_Z[5]),
	.DacSetpoints_1_0_3(DacSetpoints_1_0_Z[3]),
	.DacSetpoints_1_0_2(DacSetpoints_1_0_Z[2]),
	.DacSetpoints_1_0_1(DacSetpoints_1_0_Z[1]),
	.DacSetpoints_1_0_0(DacSetpoints_1_0_Z[0]),
	.DacSetpoints_1_0_18(DacSetpoints_1_0_Z[18]),
	.DacSetpoints_3_1_21(DacSetpoints_3_1_Z[21]),
	.DacSetpoints_3_1_20(DacSetpoints_3_1_Z[20]),
	.DacSetpoints_3_1_18(DacSetpoints_3_1_Z[18]),
	.DacSetpoints_3_1_15(DacSetpoints_3_1_Z[15]),
	.DacSetpoints_3_1_6(DacSetpoints_3_1_Z[6]),
	.DacSetpoints_3_1_5(DacSetpoints_3_1_Z[5]),
	.DacSetpoints_3_1_4(DacSetpoints_3_1_Z[4]),
	.DacSetpoints_3_1_3(DacSetpoints_3_1_Z[3]),
	.DacSetpoints_3_1_1(DacSetpoints_3_1_Z[1]),
	.DacSetpoints_3_1_0(DacSetpoints_3_1_Z[0]),
	.DacSetpoints_3_0_21(DacSetpoints_3_0_Z[21]),
	.DacSetpoints_3_0_20(DacSetpoints_3_0_Z[20]),
	.DacSetpoints_3_0_18(DacSetpoints_3_0_Z[18]),
	.DacSetpoints_3_0_15(DacSetpoints_3_0_Z[15]),
	.DacSetpoints_3_0_6(DacSetpoints_3_0_Z[6]),
	.DacSetpoints_3_0_5(DacSetpoints_3_0_Z[5]),
	.DacSetpoints_3_0_4(DacSetpoints_3_0_Z[4]),
	.DacSetpoints_3_0_3(DacSetpoints_3_0_Z[3]),
	.DacSetpoints_3_0_1(DacSetpoints_3_0_Z[1]),
	.DacSetpoints_3_0_0(DacSetpoints_3_0_Z[0]),
	.DacSetpoints_4_1_19(DacSetpoints_4_1_Z[21]),
	.DacSetpoints_4_1_18(DacSetpoints_4_1_Z[20]),
	.DacSetpoints_4_1_16(DacSetpoints_4_1_Z[18]),
	.DacSetpoints_4_1_13(DacSetpoints_4_1_Z[15]),
	.DacSetpoints_4_1_3(DacSetpoints_4_1_Z[5]),
	.DacSetpoints_4_1_0(DacSetpoints_4_1_Z[2]),
	.DacSetpoints_4_1_1(DacSetpoints_4_1_Z[3]),
	.DacSetpoints_4_0_19(DacSetpoints_4_0_Z[21]),
	.DacSetpoints_4_0_18(DacSetpoints_4_0_Z[20]),
	.DacSetpoints_4_0_16(DacSetpoints_4_0_Z[18]),
	.DacSetpoints_4_0_13(DacSetpoints_4_0_Z[15]),
	.DacSetpoints_4_0_3(DacSetpoints_4_0_Z[5]),
	.DacSetpoints_4_0_0(DacSetpoints_4_0_Z[2]),
	.DacSetpoints_4_0_1(DacSetpoints_4_0_Z[3]),
	.DacSetpoints_4_3(DacSetpoints_4_3_Z[14:10]),
	.DacSetpoints_4_2(DacSetpoints_4_2_Z[14:10]),
	.DacSetpoints_3_3_9(DacSetpoints_3_3_Z[17]),
	.DacSetpoints_3_3_4(DacSetpoints_3_3_Z[12]),
	.DacSetpoints_3_3_3(DacSetpoints_3_3_Z[11]),
	.DacSetpoints_3_3_2(DacSetpoints_3_3_Z[10]),
	.DacSetpoints_3_3_1(DacSetpoints_3_3_Z[9]),
	.DacSetpoints_3_3_0(DacSetpoints_3_3_Z[8]),
	.DacSetpoints_3_2_9(DacSetpoints_3_2_Z[17]),
	.DacSetpoints_3_2_4(DacSetpoints_3_2_Z[12]),
	.DacSetpoints_3_2_3(DacSetpoints_3_2_Z[11]),
	.DacSetpoints_3_2_2(DacSetpoints_3_2_Z[10]),
	.DacSetpoints_3_2_1(DacSetpoints_3_2_Z[9]),
	.DacSetpoints_3_2_0(DacSetpoints_3_2_Z[8]),
	.DacSetpoints_2_1_19(DacSetpoints_2_1_Z[20]),
	.DacSetpoints_2_1_17(DacSetpoints_2_1_Z[18]),
	.DacSetpoints_2_1_16(DacSetpoints_2_1_Z[17]),
	.DacSetpoints_2_1_14(DacSetpoints_2_1_Z[15]),
	.DacSetpoints_2_1_5(DacSetpoints_2_1_Z[6]),
	.DacSetpoints_2_1_4(DacSetpoints_2_1_Z[5]),
	.DacSetpoints_2_1_1(DacSetpoints_2_1_Z[2]),
	.DacSetpoints_2_1_0(DacSetpoints_2_1_Z[1]),
	.DacSetpoints_2_0_19(DacSetpoints_2_0_Z[20]),
	.DacSetpoints_2_0_17(DacSetpoints_2_0_Z[18]),
	.DacSetpoints_2_0_16(DacSetpoints_2_0_Z[17]),
	.DacSetpoints_2_0_14(DacSetpoints_2_0_Z[15]),
	.DacSetpoints_2_0_5(DacSetpoints_2_0_Z[6]),
	.DacSetpoints_2_0_4(DacSetpoints_2_0_Z[5]),
	.DacSetpoints_2_0_1(DacSetpoints_2_0_Z[2]),
	.DacSetpoints_2_0_0(DacSetpoints_2_0_Z[1]),
	.DacSetpoints_2_3_21(DacSetpoints_2_3_Z[22]),
	.DacSetpoints_2_3_19(DacSetpoints_2_3_Z[20]),
	.DacSetpoints_2_3_17(DacSetpoints_2_3_Z[18]),
	.DacSetpoints_2_3_16(DacSetpoints_2_3_Z[17]),
	.DacSetpoints_2_3_14(DacSetpoints_2_3_Z[15]),
	.DacSetpoints_2_3_13(DacSetpoints_2_3_Z[14]),
	.DacSetpoints_2_3_12(DacSetpoints_2_3_Z[13]),
	.DacSetpoints_2_3_11(DacSetpoints_2_3_Z[12]),
	.DacSetpoints_2_3_10(DacSetpoints_2_3_Z[11]),
	.DacSetpoints_2_3_9(DacSetpoints_2_3_Z[10]),
	.DacSetpoints_2_3_8(DacSetpoints_2_3_Z[9]),
	.DacSetpoints_2_3_7(DacSetpoints_2_3_Z[8]),
	.DacSetpoints_2_3_5(DacSetpoints_2_3_Z[6]),
	.DacSetpoints_2_3_4(DacSetpoints_2_3_Z[5]),
	.DacSetpoints_2_3_1(DacSetpoints_2_3_Z[2]),
	.DacSetpoints_2_3_0(DacSetpoints_2_3_Z[1]),
	.DacSetpoints_2_2_21(DacSetpoints_2_2_Z[22]),
	.DacSetpoints_2_2_19(DacSetpoints_2_2_Z[20]),
	.DacSetpoints_2_2_17(DacSetpoints_2_2_Z[18]),
	.DacSetpoints_2_2_16(DacSetpoints_2_2_Z[17]),
	.DacSetpoints_2_2_14(DacSetpoints_2_2_Z[15]),
	.DacSetpoints_2_2_13(DacSetpoints_2_2_Z[14]),
	.DacSetpoints_2_2_12(DacSetpoints_2_2_Z[13]),
	.DacSetpoints_2_2_11(DacSetpoints_2_2_Z[12]),
	.DacSetpoints_2_2_10(DacSetpoints_2_2_Z[11]),
	.DacSetpoints_2_2_9(DacSetpoints_2_2_Z[10]),
	.DacSetpoints_2_2_8(DacSetpoints_2_2_Z[9]),
	.DacSetpoints_2_2_7(DacSetpoints_2_2_Z[8]),
	.DacSetpoints_2_2_5(DacSetpoints_2_2_Z[6]),
	.DacSetpoints_2_2_4(DacSetpoints_2_2_Z[5]),
	.DacSetpoints_2_2_1(DacSetpoints_2_2_Z[2]),
	.DacSetpoints_2_2_0(DacSetpoints_2_2_Z[1]),
	.DacSetpoints_0_1_17(DacSetpoints_0_1_Z[17]),
	.DacSetpoints_0_1_15(DacSetpoints_0_1_Z[15]),
	.DacSetpoints_0_1_6(DacSetpoints_0_1_Z[6]),
	.DacSetpoints_0_1_4(DacSetpoints_0_1_Z[4]),
	.DacSetpoints_0_1_3(DacSetpoints_0_1_Z[3]),
	.DacSetpoints_0_1_2(DacSetpoints_0_1_Z[2]),
	.DacSetpoints_0_1_1(DacSetpoints_0_1_Z[1]),
	.DacSetpoints_0_1_0(DacSetpoints_0_1_Z[0]),
	.DacSetpoints_0_0_17(DacSetpoints_0_0_Z[17]),
	.DacSetpoints_0_0_15(DacSetpoints_0_0_Z[15]),
	.DacSetpoints_0_0_6(DacSetpoints_0_0_Z[6]),
	.DacSetpoints_0_0_4(DacSetpoints_0_0_Z[4]),
	.DacSetpoints_0_0_3(DacSetpoints_0_0_Z[3]),
	.DacSetpoints_0_0_2(DacSetpoints_0_0_Z[2]),
	.DacSetpoints_0_0_1(DacSetpoints_0_0_Z[1]),
	.DacSetpoints_0_0_0(DacSetpoints_0_0_Z[0]),
	.DacWriteNextState_0(DacWriteNextState_Z[2]),
	.DacWriteNextState_4(DacWriteNextState_Z[6]),
	.Address({Address[7], N_3834, Address[5:2]}),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.RamDataIn(RamDataIn[31:0]),
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.shot_i(shot_i),
	.N_5289(N_5289),
	.N_5246(N_5246),
	.N_5238(N_5238),
	.N_5222(N_5222),
	.N_5135(N_5135),
	.N_5117(N_5117),
	.N_5116(N_5116),
	.N_5118(N_5118),
	.N_5124(N_5124),
	.N_5126(N_5126),
	.N_5127(N_5127),
	.N_5128(N_5128),
	.N_5130(N_5130),
	.N_5131(N_5131),
	.N_5132(N_5132),
	.N_5133(N_5133),
	.N_5134(N_5134),
	.N_5136(N_5136),
	.N_5137(N_5137),
	.N_5138(N_5138),
	.N_5139(N_5139),
	.N_5140(N_5140),
	.N_5144(N_5144),
	.N_5146(N_5146),
	.N_5147(N_5147),
	.N_5148(N_5148),
	.N_5153(N_5153),
	.N_5154(N_5154),
	.N_5155(N_5155),
	.N_5156(N_5156),
	.N_5157(N_5157),
	.N_5158(N_5158),
	.N_5160(N_5160),
	.N_5161(N_5161),
	.N_5162(N_5162),
	.N_5163(N_5163),
	.N_5171(N_5171),
	.N_5173(N_5173),
	.N_5174(N_5174),
	.N_5176(N_5176),
	.N_5181(N_5181),
	.N_5182(N_5182),
	.N_5185(N_5185),
	.N_5186(N_5186),
	.N_5188(N_5188),
	.N_5189(N_5189),
	.N_5190(N_5190),
	.N_5191(N_5191),
	.N_5192(N_5192),
	.N_5193(N_5193),
	.N_5194(N_5194),
	.N_5195(N_5195),
	.N_5197(N_5197),
	.N_5198(N_5198),
	.N_5200(N_5200),
	.N_5202(N_5202),
	.N_5204(N_5204),
	.N_5205(N_5205),
	.N_5206(N_5206),
	.N_5207(N_5207),
	.N_5209(N_5209),
	.N_5210(N_5210),
	.N_5211(N_5211),
	.N_5219(N_5219),
	.N_5221(N_5221),
	.N_5225(N_5225),
	.N_5228(N_5228),
	.N_5229(N_5229),
	.N_5230(N_5230),
	.N_5231(N_5231),
	.N_5233(N_5233),
	.N_5234(N_5234),
	.N_5235(N_5235),
	.N_5236(N_5236),
	.N_5237(N_5237),
	.N_5239(N_5239),
	.N_5240(N_5240),
	.N_5241(N_5241),
	.N_5242(N_5242),
	.N_5243(N_5243),
	.N_5245(N_5245),
	.N_5249(N_5249),
	.N_5250(N_5250),
	.N_5252(N_5252),
	.N_5253(N_5253),
	.N_5254(N_5254),
	.N_5255(N_5255),
	.N_5256(N_5256),
	.N_5258(N_5258),
	.N_5267(N_5267),
	.N_5269(N_5269),
	.N_5276(N_5276),
	.N_5277(N_5277),
	.N_5278(N_5278),
	.N_5279(N_5279),
	.N_5280(N_5280),
	.N_5282(N_5282),
	.N_5284(N_5284),
	.N_5285(N_5285),
	.N_5286(N_5286),
	.N_5287(N_5287),
	.N_5288(N_5288),
	.N_5290(N_5290),
	.N_5291(N_5291),
	.N_5293(N_5293),
	.N_5298(N_5298),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.Uart0ClkDivider_i_1_sqmuxa_12_1z(Uart0ClkDivider_i_1_sqmuxa_12),
	.domachine_i(domachine_i),
	.ReadUart3_1z(ReadUart3),
	.ReadUart2_1z(ReadUart2),
	.ReadUart1_1z(ReadUart1),
	.ReadUart0_1z(ReadUart0),
	.RegisterSpaceWriteAck(RegisterSpaceWriteAck),
	.RegisterSpaceReadAck(RegisterSpaceReadAck),
	.Oe2_c(Oe2_c),
	.Oe1_c(Oe1_c),
	.Oe0_c(Oe0_c),
	.WriteUart3_1z(WriteUart3),
	.WriteUart2_1z(WriteUart2),
	.WriteUart1_1z(WriteUart1),
	.WriteUart0_1z(WriteUart0),
	.MasterReset_i(MasterReset_i),
	.ReadReq(ReadReq),
	.WriteReq(WriteReq),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i)
);
// @48:916
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0BitClockDiv (
	.Uart0ClkDivider(Uart0ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk0(UartClk0)
);
// @48:929
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_3 Uart0TxBitClockDiv (
	.SUM_5_0(SUM_5[1]),
	.ClkDiv(ClkDiv[2:1]),
	.SUM_4_0(SUM_4[2]),
	.UartClk0(UartClk0),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_5(CO0_5),
	.UartTxClk0(UartTxClk0)
);
// @48:940
  IBufP3Ports IBufRxd0 (
	.Rx0_c(Rx0_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i)
);
// @48:942
  UartRxFifoExtClk_13_3 RS422_Rx0 (
	.Uart0RxFifoCount(Uart0RxFifoCount[12:0]),
	.Uart0RxFifoData(Uart0RxFifoData[7:0]),
	.ReadUart0(ReadUart0),
	.Uart0FifoReset_i_data_i(Uart0FifoReset_i_data_i),
	.Uart0RxFifoFull(Uart0RxFifoFull),
	.Uart0RxFifoEmpty(Uart0RxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd0_i(Rxd0_i),
	.UartClk0(UartClk0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @48:962
  UartTxFifoExtClk_13_3 RS422_Tx0 (
	.Uart0TxFifoData(Uart0TxFifoData[7:0]),
	.Tx0_c(Tx0_c),
	.UartTxClk0(UartTxClk0),
	.WriteUart0(WriteUart0),
	.Uart0TxFifoEmpty(Uart0TxFifoEmpty),
	.Uart0TxFifoFull(Uart0TxFifoFull),
	.ReadReq(ReadReq),
	.WriteReq(WriteReq),
	.Uart0ClkDivider_i_1_sqmuxa_12(Uart0ClkDivider_i_1_sqmuxa_12),
	.RamBusWrnRd_i(RamBusWrnRd_i),
	.RamBusCE_i(RamBusCE_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart0FifoReset_i_arst_i(Uart0FifoReset_i_arst_i)
);
// @48:989
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1BitClockDiv (
	.Uart1ClkDivider(Uart1ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk1(UartClk1)
);
// @48:1002
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_2 Uart1TxBitClockDiv (
	.SUM_4_0(SUM_4[1]),
	.ClkDiv(ClkDiv_0[2:1]),
	.SUM_3_0(SUM_3[2]),
	.UartClk1(UartClk1),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_4(CO0_4),
	.UartTxClk1(UartTxClk1)
);
// @48:1013
  IBufP3Ports_0 IBufRxd1 (
	.Rx1_c(Rx1_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i)
);
// @48:1015
  UartRxFifoExtClk_13_2 RS422_Rx1 (
	.Uart1RxFifoCount(Uart1RxFifoCount[12:0]),
	.Uart1RxFifoData(Uart1RxFifoData[7:0]),
	.ReadUart1(ReadUart1),
	.Uart1FifoReset_i_data_i(Uart1FifoReset_i_data_i),
	.Uart1RxFifoEmpty(Uart1RxFifoEmpty),
	.Uart1RxFifoFull(Uart1RxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd1_i(Rxd1_i),
	.UartClk1(UartClk1),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @48:1034
  UartTxFifoExtClk_13_2 RS422_Tx1 (
	.Uart1TxFifoData(Uart1TxFifoData[7:0]),
	.Tx1_c(Tx1_c),
	.UartTxClk1(UartTxClk1),
	.WriteUart1(WriteUart1),
	.Uart1TxFifoEmpty(Uart1TxFifoEmpty),
	.Uart1TxFifoFull(Uart1TxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart1FifoReset_i_arst_i(Uart1FifoReset_i_arst_i)
);
// @48:1060
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2BitClockDiv (
	.Uart2ClkDivider(Uart2ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk2(UartClk2)
);
// @48:1073
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_1 Uart2TxBitClockDiv (
	.SUM_3_0(SUM_3[1]),
	.ClkDiv(ClkDiv_1[2:1]),
	.SUM_2_0(SUM_2[2]),
	.UartClk2(UartClk2),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_3(CO0_3),
	.UartTxClk2(UartTxClk2)
);
// @48:1086
  IBufP3Ports_1 IBufRxd2 (
	.Rxd2_i(Rxd2_i),
	.Rx2_c(Rx2_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @48:1090
  UartRxFifoExtClk_13_1 RS422_Rx2 (
	.Uart2RxFifoCount(Uart2RxFifoCount[12:0]),
	.Uart2RxFifoData(Uart2RxFifoData[7:0]),
	.ReadUart2(ReadUart2),
	.Uart2FifoReset_i_data_i(Uart2FifoReset_i_data_i),
	.Uart2RxFifoFull(Uart2RxFifoFull),
	.Uart2RxFifoEmpty(Uart2RxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Rxd2_i(Rxd2_i),
	.UartClk2(UartClk2),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @48:1109
  UartTxFifoExtClk_13_1 RS422_Tx2 (
	.Uart2TxFifoData(Uart2TxFifoData[7:0]),
	.Tx2_c(Tx2_c),
	.UartTxClk2(UartTxClk2),
	.WriteUart2(WriteUart2),
	.Uart2TxFifoEmpty(Uart2TxFifoEmpty),
	.Uart2TxFifoFull(Uart2TxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart2FifoReset_i_arst_i(Uart2FifoReset_i_arst_i)
);
// @48:1139
  VariableClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3BitClockDiv (
	.Uart3ClkDivider(Uart3ClkDivider[7:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i),
	.UartClk3(UartClk3)
);
// @48:1152
  ClockDividerPorts_work_dmmainports_dmmain_0layer1_0 Uart3TxBitClockDiv (
	.SUM_2_0(SUM_2[1]),
	.ClkDiv(ClkDiv_2[2:1]),
	.SUM_1_0_0(SUM_1_0[2]),
	.UartClk3(UartClk3),
	.shot_i_arst_i(shot_i_arst_i),
	.CO0_2(CO0_2),
	.UartTxClk3(UartTxClk3)
);
// @48:1169
  UartRxFifoExtClk_13_0 RS433_Rx3 (
	.Uart3RxFifoCount(Uart3RxFifoCount[12:0]),
	.Uart3RxFifoData(Uart3RxFifoData[7:0]),
	.ReadUart3(ReadUart3),
	.Uart3FifoReset_i_data_i(Uart3FifoReset_i_data_i),
	.Uart3RxFifoFull(Uart3RxFifoFull),
	.Uart3RxFifoEmpty(Uart3RxFifoEmpty),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.UartClk3(UartClk3),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @48:1188
  UartTxFifoExtClk_13_0 RS433_Tx3 (
	.UartTxClk3(UartTxClk3),
	.WriteUart3(WriteUart3),
	.Uart3TxFifoEmpty(Uart3TxFifoEmpty),
	.Uart3TxFifoFull(Uart3TxFifoFull),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Uart3FifoReset_i_arst_i(Uart3FifoReset_i_arst_i)
);
// @48:1251
  SpiDacPorts_work_dmmainports_dmmain_0layer1 DMDacsA_i (
	.DacASetpointToWrite(DacASetpointToWrite_Z[23:0]),
	.DacWriteNextState_rep_4(DacWriteNextState_rep_Z[6]),
	.DacWriteNextState_rep_0(DacWriteNextState_rep_Z[2]),
	.DacSetpoints_1_2_12(DacSetpoints_1_2_Z[16]),
	.DacSetpoints_1_2_19(DacSetpoints_1_2_Z[23]),
	.DacSetpoints_1_2_16(DacSetpoints_1_2_Z[20]),
	.DacSetpoints_1_2_0(DacSetpoints_1_2_Z[4]),
	.DacSetpoints_1_2_15(DacSetpoints_1_2_Z[19]),
	.DacSetpoints_1_3_12(DacSetpoints_1_3_Z[16]),
	.DacSetpoints_1_3_19(DacSetpoints_1_3_Z[23]),
	.DacSetpoints_1_3_16(DacSetpoints_1_3_Z[20]),
	.DacSetpoints_1_3_0(DacSetpoints_1_3_Z[4]),
	.DacSetpoints_1_3_15(DacSetpoints_1_3_Z[19]),
	.DacSetpoints_2_2_16(DacSetpoints_2_2_Z[16]),
	.DacSetpoints_2_2_19(DacSetpoints_2_2_Z[19]),
	.DacSetpoints_2_2_23(DacSetpoints_2_2_Z[23]),
	.DacSetpoints_2_2_7(DacSetpoints_2_2_Z[7]),
	.DacSetpoints_2_2_4(DacSetpoints_2_2_Z[4]),
	.DacSetpoints_2_2_3(DacSetpoints_2_2_Z[3]),
	.DacSetpoints_2_2_21(DacSetpoints_2_2_Z[21]),
	.DacSetpoints_2_2_0(DacSetpoints_2_2_Z[0]),
	.DacSetpoints_2_3_16(DacSetpoints_2_3_Z[16]),
	.DacSetpoints_2_3_19(DacSetpoints_2_3_Z[19]),
	.DacSetpoints_2_3_23(DacSetpoints_2_3_Z[23]),
	.DacSetpoints_2_3_7(DacSetpoints_2_3_Z[7]),
	.DacSetpoints_2_3_4(DacSetpoints_2_3_Z[4]),
	.DacSetpoints_2_3_3(DacSetpoints_2_3_Z[3]),
	.DacSetpoints_2_3_21(DacSetpoints_2_3_Z[21]),
	.DacSetpoints_2_3_0(DacSetpoints_2_3_Z[0]),
	.DacSetpoints_4_2_9(DacSetpoints_4_2_Z[9]),
	.DacSetpoints_4_2_17(DacSetpoints_4_2_Z[17]),
	.DacSetpoints_4_2_22(DacSetpoints_4_2_Z[22]),
	.DacSetpoints_4_2_8(DacSetpoints_4_2_Z[8]),
	.DacSetpoints_4_2_2(DacSetpoints_4_2_Z[2]),
	.DacSetpoints_4_2_5(DacSetpoints_4_2_Z[5]),
	.DacSetpoints_4_2_15(DacSetpoints_4_2_Z[15]),
	.DacSetpoints_4_2_18(DacSetpoints_4_2_Z[18]),
	.DacSetpoints_4_2_20(DacSetpoints_4_2_Z[20]),
	.DacSetpoints_4_2_21(DacSetpoints_4_2_Z[21]),
	.DacSetpoints_4_2_3(DacSetpoints_4_2_Z[3]),
	.DacSetpoints_4_2_16(DacSetpoints_4_2_Z[16]),
	.DacSetpoints_4_2_23(DacSetpoints_4_2_Z[23]),
	.DacSetpoints_4_2_1(DacSetpoints_4_2_Z[1]),
	.DacSetpoints_4_2_7(DacSetpoints_4_2_Z[7]),
	.DacSetpoints_4_2_4(DacSetpoints_4_2_Z[4]),
	.DacSetpoints_4_2_0(DacSetpoints_4_2_Z[0]),
	.DacSetpoints_4_2_19(DacSetpoints_4_2_Z[19]),
	.DacSetpoints_4_2_6(DacSetpoints_4_2_Z[6]),
	.DacSetpoints_4_3_9(DacSetpoints_4_3_Z[9]),
	.DacSetpoints_4_3_17(DacSetpoints_4_3_Z[17]),
	.DacSetpoints_4_3_22(DacSetpoints_4_3_Z[22]),
	.DacSetpoints_4_3_8(DacSetpoints_4_3_Z[8]),
	.DacSetpoints_4_3_2(DacSetpoints_4_3_Z[2]),
	.DacSetpoints_4_3_5(DacSetpoints_4_3_Z[5]),
	.DacSetpoints_4_3_15(DacSetpoints_4_3_Z[15]),
	.DacSetpoints_4_3_18(DacSetpoints_4_3_Z[18]),
	.DacSetpoints_4_3_20(DacSetpoints_4_3_Z[20]),
	.DacSetpoints_4_3_21(DacSetpoints_4_3_Z[21]),
	.DacSetpoints_4_3_3(DacSetpoints_4_3_Z[3]),
	.DacSetpoints_4_3_16(DacSetpoints_4_3_Z[16]),
	.DacSetpoints_4_3_23(DacSetpoints_4_3_Z[23]),
	.DacSetpoints_4_3_1(DacSetpoints_4_3_Z[1]),
	.DacSetpoints_4_3_7(DacSetpoints_4_3_Z[7]),
	.DacSetpoints_4_3_4(DacSetpoints_4_3_Z[4]),
	.DacSetpoints_4_3_0(DacSetpoints_4_3_Z[0]),
	.DacSetpoints_4_3_19(DacSetpoints_4_3_Z[19]),
	.DacSetpoints_4_3_6(DacSetpoints_4_3_Z[6]),
	.DacSetpoints_3_2_14(DacSetpoints_3_2_Z[14]),
	.DacSetpoints_3_2_1(DacSetpoints_3_2_Z[1]),
	.DacSetpoints_3_2_3(DacSetpoints_3_2_Z[3]),
	.DacSetpoints_3_2_4(DacSetpoints_3_2_Z[4]),
	.DacSetpoints_3_2_5(DacSetpoints_3_2_Z[5]),
	.DacSetpoints_3_2_6(DacSetpoints_3_2_Z[6]),
	.DacSetpoints_3_2_13(DacSetpoints_3_2_Z[13]),
	.DacSetpoints_3_2_15(DacSetpoints_3_2_Z[15]),
	.DacSetpoints_3_2_18(DacSetpoints_3_2_Z[18]),
	.DacSetpoints_3_2_20(DacSetpoints_3_2_Z[20]),
	.DacSetpoints_3_2_21(DacSetpoints_3_2_Z[21]),
	.DacSetpoints_3_2_22(DacSetpoints_3_2_Z[22]),
	.DacSetpoints_3_2_0(DacSetpoints_3_2_Z[0]),
	.DacSetpoints_3_2_16(DacSetpoints_3_2_Z[16]),
	.DacSetpoints_3_2_7(DacSetpoints_3_2_Z[7]),
	.DacSetpoints_3_2_2(DacSetpoints_3_2_Z[2]),
	.DacSetpoints_3_2_19(DacSetpoints_3_2_Z[19]),
	.DacSetpoints_3_2_23(DacSetpoints_3_2_Z[23]),
	.DacSetpoints_3_3_14(DacSetpoints_3_3_Z[14]),
	.DacSetpoints_3_3_1(DacSetpoints_3_3_Z[1]),
	.DacSetpoints_3_3_3(DacSetpoints_3_3_Z[3]),
	.DacSetpoints_3_3_4(DacSetpoints_3_3_Z[4]),
	.DacSetpoints_3_3_5(DacSetpoints_3_3_Z[5]),
	.DacSetpoints_3_3_6(DacSetpoints_3_3_Z[6]),
	.DacSetpoints_3_3_13(DacSetpoints_3_3_Z[13]),
	.DacSetpoints_3_3_15(DacSetpoints_3_3_Z[15]),
	.DacSetpoints_3_3_18(DacSetpoints_3_3_Z[18]),
	.DacSetpoints_3_3_20(DacSetpoints_3_3_Z[20]),
	.DacSetpoints_3_3_21(DacSetpoints_3_3_Z[21]),
	.DacSetpoints_3_3_22(DacSetpoints_3_3_Z[22]),
	.DacSetpoints_3_3_0(DacSetpoints_3_3_Z[0]),
	.DacSetpoints_3_3_16(DacSetpoints_3_3_Z[16]),
	.DacSetpoints_3_3_7(DacSetpoints_3_3_Z[7]),
	.DacSetpoints_3_3_2(DacSetpoints_3_3_Z[2]),
	.DacSetpoints_3_3_19(DacSetpoints_3_3_Z[19]),
	.DacSetpoints_3_3_23(DacSetpoints_3_3_Z[23]),
	.DacSetpoints_0_2_11(DacSetpoints_0_2_Z[16]),
	.DacSetpoints_0_2_16(DacSetpoints_0_2_Z[21]),
	.DacSetpoints_0_2_14(DacSetpoints_0_2_Z[19]),
	.DacSetpoints_0_2_2(DacSetpoints_0_2_Z[7]),
	.DacSetpoints_0_2_0(DacSetpoints_0_2_Z[5]),
	.DacSetpoints_0_2_13(DacSetpoints_0_2_Z[18]),
	.DacSetpoints_0_2_15(DacSetpoints_0_2_Z[20]),
	.DacSetpoints_0_2_18(DacSetpoints_0_2_Z[23]),
	.DacSetpoints_0_3_11(DacSetpoints_0_3_Z[16]),
	.DacSetpoints_0_3_16(DacSetpoints_0_3_Z[21]),
	.DacSetpoints_0_3_14(DacSetpoints_0_3_Z[19]),
	.DacSetpoints_0_3_2(DacSetpoints_0_3_Z[7]),
	.DacSetpoints_0_3_0(DacSetpoints_0_3_Z[5]),
	.DacSetpoints_0_3_13(DacSetpoints_0_3_Z[18]),
	.DacSetpoints_0_3_15(DacSetpoints_0_3_Z[20]),
	.DacSetpoints_0_3_18(DacSetpoints_0_3_Z[23]),
	.DacSetpoints_5_2({DacSetpoints_5_2_Z[23:18], N_3852, DacSetpoints_5_2_Z[16:14], N_3851, DacSetpoints_5_2_Z[12:0]}),
	.DacSetpoints_5_3({DacSetpoints_5_3_Z[23:18], N_3854, DacSetpoints_5_3_Z[16:14], N_3853, DacSetpoints_5_3_Z[12:0]}),
	.DacWriteNextState(DacWriteNextState_Z[20:0]),
	.DacSetpoints_2_0_8(DacSetpoints_2_0_Z[8]),
	.DacSetpoints_2_0_9(DacSetpoints_2_0_Z[9]),
	.DacSetpoints_2_0_12(DacSetpoints_2_0_Z[12]),
	.DacSetpoints_2_0_14(DacSetpoints_2_0_Z[14]),
	.DacSetpoints_2_0_16(DacSetpoints_2_0_Z[16]),
	.DacSetpoints_2_0_19(DacSetpoints_2_0_Z[19]),
	.DacSetpoints_2_0_22(DacSetpoints_2_0_Z[22]),
	.DacSetpoints_2_0_23(DacSetpoints_2_0_Z[23]),
	.DacSetpoints_2_0_7(DacSetpoints_2_0_Z[7]),
	.DacSetpoints_2_0_4(DacSetpoints_2_0_Z[4]),
	.DacSetpoints_2_0_3(DacSetpoints_2_0_Z[3]),
	.DacSetpoints_2_0_21(DacSetpoints_2_0_Z[21]),
	.DacSetpoints_2_0_13(DacSetpoints_2_0_Z[13]),
	.DacSetpoints_2_0_11(DacSetpoints_2_0_Z[11]),
	.DacSetpoints_2_0_0(DacSetpoints_2_0_Z[0]),
	.DacSetpoints_2_0_10(DacSetpoints_2_0_Z[10]),
	.DacSetpoints_2_1_8(DacSetpoints_2_1_Z[8]),
	.DacSetpoints_2_1_9(DacSetpoints_2_1_Z[9]),
	.DacSetpoints_2_1_12(DacSetpoints_2_1_Z[12]),
	.DacSetpoints_2_1_14(DacSetpoints_2_1_Z[14]),
	.DacSetpoints_2_1_16(DacSetpoints_2_1_Z[16]),
	.DacSetpoints_2_1_19(DacSetpoints_2_1_Z[19]),
	.DacSetpoints_2_1_22(DacSetpoints_2_1_Z[22]),
	.DacSetpoints_2_1_23(DacSetpoints_2_1_Z[23]),
	.DacSetpoints_2_1_7(DacSetpoints_2_1_Z[7]),
	.DacSetpoints_2_1_4(DacSetpoints_2_1_Z[4]),
	.DacSetpoints_2_1_3(DacSetpoints_2_1_Z[3]),
	.DacSetpoints_2_1_21(DacSetpoints_2_1_Z[21]),
	.DacSetpoints_2_1_13(DacSetpoints_2_1_Z[13]),
	.DacSetpoints_2_1_11(DacSetpoints_2_1_Z[11]),
	.DacSetpoints_2_1_0(DacSetpoints_2_1_Z[0]),
	.DacSetpoints_2_1_10(DacSetpoints_2_1_Z[10]),
	.DacSetpoints_4_0_17(DacSetpoints_4_0_Z[17]),
	.DacSetpoints_4_0_10(DacSetpoints_4_0_Z[10]),
	.DacSetpoints_4_0_11(DacSetpoints_4_0_Z[11]),
	.DacSetpoints_4_0_12(DacSetpoints_4_0_Z[12]),
	.DacSetpoints_4_0_13(DacSetpoints_4_0_Z[13]),
	.DacSetpoints_4_0_14(DacSetpoints_4_0_Z[14]),
	.DacSetpoints_4_0_16(DacSetpoints_4_0_Z[16]),
	.DacSetpoints_4_0_23(DacSetpoints_4_0_Z[23]),
	.DacSetpoints_4_0_1(DacSetpoints_4_0_Z[1]),
	.DacSetpoints_4_0_7(DacSetpoints_4_0_Z[7]),
	.DacSetpoints_4_0_4(DacSetpoints_4_0_Z[4]),
	.DacSetpoints_4_0_0(DacSetpoints_4_0_Z[0]),
	.DacSetpoints_4_0_22(DacSetpoints_4_0_Z[22]),
	.DacSetpoints_4_0_19(DacSetpoints_4_0_Z[19]),
	.DacSetpoints_4_0_9(DacSetpoints_4_0_Z[9]),
	.DacSetpoints_4_0_6(DacSetpoints_4_0_Z[6]),
	.DacSetpoints_4_0_8(DacSetpoints_4_0_Z[8]),
	.DacSetpoints_4_1_17(DacSetpoints_4_1_Z[17]),
	.DacSetpoints_4_1_10(DacSetpoints_4_1_Z[10]),
	.DacSetpoints_4_1_11(DacSetpoints_4_1_Z[11]),
	.DacSetpoints_4_1_12(DacSetpoints_4_1_Z[12]),
	.DacSetpoints_4_1_13(DacSetpoints_4_1_Z[13]),
	.DacSetpoints_4_1_14(DacSetpoints_4_1_Z[14]),
	.DacSetpoints_4_1_16(DacSetpoints_4_1_Z[16]),
	.DacSetpoints_4_1_23(DacSetpoints_4_1_Z[23]),
	.DacSetpoints_4_1_1(DacSetpoints_4_1_Z[1]),
	.DacSetpoints_4_1_7(DacSetpoints_4_1_Z[7]),
	.DacSetpoints_4_1_4(DacSetpoints_4_1_Z[4]),
	.DacSetpoints_4_1_0(DacSetpoints_4_1_Z[0]),
	.DacSetpoints_4_1_22(DacSetpoints_4_1_Z[22]),
	.DacSetpoints_4_1_19(DacSetpoints_4_1_Z[19]),
	.DacSetpoints_4_1_9(DacSetpoints_4_1_Z[9]),
	.DacSetpoints_4_1_6(DacSetpoints_4_1_Z[6]),
	.DacSetpoints_4_1_8(DacSetpoints_4_1_Z[8]),
	.DacSetpoints_3_0_15(DacSetpoints_3_0_Z[17]),
	.DacSetpoints_3_0_6(DacSetpoints_3_0_Z[8]),
	.DacSetpoints_3_0_9(DacSetpoints_3_0_Z[11]),
	.DacSetpoints_3_0_11(DacSetpoints_3_0_Z[13]),
	.DacSetpoints_3_0_14(DacSetpoints_3_0_Z[16]),
	.DacSetpoints_3_0_20(DacSetpoints_3_0_Z[22]),
	.DacSetpoints_3_0_5(DacSetpoints_3_0_Z[7]),
	.DacSetpoints_3_0_0(DacSetpoints_3_0_Z[2]),
	.DacSetpoints_3_0_17(DacSetpoints_3_0_Z[19]),
	.DacSetpoints_3_0_7(DacSetpoints_3_0_Z[9]),
	.DacSetpoints_3_0_8(DacSetpoints_3_0_Z[10]),
	.DacSetpoints_3_0_10(DacSetpoints_3_0_Z[12]),
	.DacSetpoints_3_0_12(DacSetpoints_3_0_Z[14]),
	.DacSetpoints_3_0_21(DacSetpoints_3_0_Z[23]),
	.DacSetpoints_3_1_15(DacSetpoints_3_1_Z[17]),
	.DacSetpoints_3_1_6(DacSetpoints_3_1_Z[8]),
	.DacSetpoints_3_1_9(DacSetpoints_3_1_Z[11]),
	.DacSetpoints_3_1_11(DacSetpoints_3_1_Z[13]),
	.DacSetpoints_3_1_14(DacSetpoints_3_1_Z[16]),
	.DacSetpoints_3_1_20(DacSetpoints_3_1_Z[22]),
	.DacSetpoints_3_1_5(DacSetpoints_3_1_Z[7]),
	.DacSetpoints_3_1_0(DacSetpoints_3_1_Z[2]),
	.DacSetpoints_3_1_17(DacSetpoints_3_1_Z[19]),
	.DacSetpoints_3_1_7(DacSetpoints_3_1_Z[9]),
	.DacSetpoints_3_1_8(DacSetpoints_3_1_Z[10]),
	.DacSetpoints_3_1_10(DacSetpoints_3_1_Z[12]),
	.DacSetpoints_3_1_12(DacSetpoints_3_1_Z[14]),
	.DacSetpoints_3_1_21(DacSetpoints_3_1_Z[23]),
	.DacSetpoints_5_0({DacSetpoints_5_0_Z[23:18], N_3856, DacSetpoints_5_0_Z[16:14], N_3855, DacSetpoints_5_0_Z[12:0]}),
	.DacSetpoints_5_1({DacSetpoints_5_1_Z[23:18], N_3858, DacSetpoints_5_1_Z[16:14], N_3857, DacSetpoints_5_1_Z[12:0]}),
	.DacSetpoints_1_0_5(DacSetpoints_1_0_Z[9]),
	.DacSetpoints_1_0_7(DacSetpoints_1_0_Z[11]),
	.DacSetpoints_1_0_8(DacSetpoints_1_0_Z[12]),
	.DacSetpoints_1_0_9(DacSetpoints_1_0_Z[13]),
	.DacSetpoints_1_0_10(DacSetpoints_1_0_Z[14]),
	.DacSetpoints_1_0_12(DacSetpoints_1_0_Z[16]),
	.DacSetpoints_1_0_18(DacSetpoints_1_0_Z[22]),
	.DacSetpoints_1_0_19(DacSetpoints_1_0_Z[23]),
	.DacSetpoints_1_0_16(DacSetpoints_1_0_Z[20]),
	.DacSetpoints_1_0_0(DacSetpoints_1_0_Z[4]),
	.DacSetpoints_1_0_15(DacSetpoints_1_0_Z[19]),
	.DacSetpoints_1_0_4(DacSetpoints_1_0_Z[8]),
	.DacSetpoints_1_0_6(DacSetpoints_1_0_Z[10]),
	.DacSetpoints_1_1_5(DacSetpoints_1_1_Z[9]),
	.DacSetpoints_1_1_7(DacSetpoints_1_1_Z[11]),
	.DacSetpoints_1_1_8(DacSetpoints_1_1_Z[12]),
	.DacSetpoints_1_1_9(DacSetpoints_1_1_Z[13]),
	.DacSetpoints_1_1_10(DacSetpoints_1_1_Z[14]),
	.DacSetpoints_1_1_12(DacSetpoints_1_1_Z[16]),
	.DacSetpoints_1_1_18(DacSetpoints_1_1_Z[22]),
	.DacSetpoints_1_1_19(DacSetpoints_1_1_Z[23]),
	.DacSetpoints_1_1_16(DacSetpoints_1_1_Z[20]),
	.DacSetpoints_1_1_0(DacSetpoints_1_1_Z[4]),
	.DacSetpoints_1_1_15(DacSetpoints_1_1_Z[19]),
	.DacSetpoints_1_1_4(DacSetpoints_1_1_Z[8]),
	.DacSetpoints_1_1_6(DacSetpoints_1_1_Z[10]),
	.DacSetpoints_0_0({DacSetpoints_0_0_Z[23:18], N_3861, DacSetpoints_0_0_Z[16], N_3860, DacSetpoints_0_0_Z[14:7], N_3859, DacSetpoints_0_0_Z[5]}),
	.DacSetpoints_0_1({DacSetpoints_0_1_Z[23:18], N_3864, DacSetpoints_0_1_Z[16], N_3863, DacSetpoints_0_1_Z[14:7], N_3862, DacSetpoints_0_1_Z[5]}),
	.StateOut_23_0(StateOut_23[0]),
	.DacWriteNextState_ns_i_i_0_0(DacWriteNextState_ns_i_i_0[4]),
	.DacWriteNextState_ns_i_i_0_5(DacWriteNextState_ns_i_i_0[9]),
	.DacWriteNextState_ns_7(DacWriteNextState_ns[7]),
	.DacWriteNextState_ns_3(DacWriteNextState_ns[3]),
	.DacWriteNextState_ns_10(DacWriteNextState_ns[10]),
	.DacWriteNextState_ns_13(DacWriteNextState_ns[13]),
	.DacWriteNextState_ns_5(DacWriteNextState_ns[5]),
	.DacWriteNextState_ns_20(DacWriteNextState_ns[20]),
	.DacWriteNextState_ns_0(DacWriteNextState_ns[0]),
	.DacWriteNextState_ns_14(DacWriteNextState_ns[14]),
	.DacWriteNextState_ns_18(DacWriteNextState_ns[18]),
	.StateOut_23_i_a2_i_o2_RNICMQM3_0(StateOut_23_i_a2_i_o2_RNICMQM3[3]),
	.StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1_0(StateOut_23_a3_0_a2_0_a2_0_a2_RNI9A7N1[0]),
	.StateOut_23_i_a2_i_o2_RNI7BIM3_0(StateOut_23_i_a2_i_o2_RNI7BIM3[3]),
	.StateOut_23_i_a2_i_o2_RNI20AM3_0(StateOut_23_i_a2_i_o2_RNI20AM3[3]),
	.StateOut_23_i_a2_i_o2_RNIO9P54_0(StateOut_23_i_a2_i_o2_RNIO9P54[3]),
	.StateOut_23_i_a2_i_o2_RNIJUG54_0(StateOut_23_i_a2_i_o2_RNIJUG54[3]),
	.un1_DacWriteNextState_295_0_0_2(un1_DacWriteNextState_295_0_0[10]),
	.un1_DacWriteNextState_295_0_0_14(un1_DacWriteNextState_295_0_0[22]),
	.un1_DacWriteNextState_295_0_0_8(un1_DacWriteNextState_295_0_0[16]),
	.un1_DacWriteNextState_295_0_0_7(un1_DacWriteNextState_295_0_0[15]),
	.un1_DacWriteNextState_295_0_0_6(un1_DacWriteNextState_295_0_0[14]),
	.un1_DacWriteNextState_295_0_0_4(un1_DacWriteNextState_295_0_0[12]),
	.un1_DacWriteNextState_295_0_0_1(un1_DacWriteNextState_295_0_0[9]),
	.un1_DacWriteNextState_295_0_0_0_d0(un1_DacWriteNextState_295_0_0[8]),
	.un1_DacWriteNextState_294_0_0_14(un1_DacWriteNextState_294_0_0[22]),
	.un1_DacWriteNextState_294_0_0_8(un1_DacWriteNextState_294_0_0[16]),
	.un1_DacWriteNextState_294_0_0_7(un1_DacWriteNextState_294_0_0[15]),
	.un1_DacWriteNextState_294_0_0_5(un1_DacWriteNextState_294_0_0[13]),
	.un1_DacWriteNextState_294_0_0_3(un1_DacWriteNextState_294_0_0[11]),
	.un1_DacWriteNextState_294_0_0_0_d0(un1_DacWriteNextState_294_0_0[8]),
	.un1_DacWriteNextState_293_0_0(un1_DacWriteNextState_293_0_0[16:10]),
	.un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1_0(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIBUJR1[21]),
	.un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1_0(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI3JEV1[21]),
	.un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1_0(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNI2GFS1[21]),
	.un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2_0(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNII0BJ2[21]),
	.un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2_0(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNISABJ2[21]),
	.un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2_0(un1_DacWriteNextState_292_0_a2_2_0_a2_i_o2_RNIJKUB2[21]),
	.un1_DacWriteNextState_294_0_0_0_12(un1_DacWriteNextState_294_0_0_0[14]),
	.un1_DacWriteNextState_294_0_0_0_10(un1_DacWriteNextState_294_0_0_0[12]),
	.un1_DacWriteNextState_294_0_0_0_8(un1_DacWriteNextState_294_0_0_0[10]),
	.un1_DacWriteNextState_294_0_0_0_0(un1_DacWriteNextState_294_0_0_0[2]),
	.un1_DacWriteNextState_294_0_0_0_5(un1_DacWriteNextState_294_0_0_0[7]),
	.un1_DacWriteNextState_295_0_0_0_0(un1_DacWriteNextState_295_0_0_0[3]),
	.un1_DacWriteNextState_295_0_0_0_1(un1_DacWriteNextState_295_0_0_0[4]),
	.un1_DacWriteNextState_295_0_0_0_4(un1_DacWriteNextState_295_0_0_0[7]),
	.un1_DacWriteNextState_296_0_0_4(un1_DacWriteNextState_296_0_0[8]),
	.un1_DacWriteNextState_296_0_0_18(un1_DacWriteNextState_296_0_0[22]),
	.un1_DacWriteNextState_296_0_0_12(un1_DacWriteNextState_296_0_0[16]),
	.un1_DacWriteNextState_296_0_0_11(un1_DacWriteNextState_296_0_0[15]),
	.un1_DacWriteNextState_296_0_0_10(un1_DacWriteNextState_296_0_0[14]),
	.un1_DacWriteNextState_296_0_0_9(un1_DacWriteNextState_296_0_0[13]),
	.un1_DacWriteNextState_296_0_0_8(un1_DacWriteNextState_296_0_0[12]),
	.un1_DacWriteNextState_296_0_0_7(un1_DacWriteNextState_296_0_0[11]),
	.un1_DacWriteNextState_296_0_0_5(un1_DacWriteNextState_296_0_0[9]),
	.un1_DacWriteNextState_296_0_0_0(un1_DacWriteNextState_296_0_0[4]),
	.un1_DacWriteNextState_296_0_0_16(un1_DacWriteNextState_296_0_0[20]),
	.un1_DacWriteNextState_297_0_0_3(un1_DacWriteNextState_297_0_0[11]),
	.un1_DacWriteNextState_297_0_0_14(un1_DacWriteNextState_297_0_0[22]),
	.un1_DacWriteNextState_297_0_0_8(un1_DacWriteNextState_297_0_0[16]),
	.un1_DacWriteNextState_297_0_0_7(un1_DacWriteNextState_297_0_0[15]),
	.un1_DacWriteNextState_297_0_0_4(un1_DacWriteNextState_297_0_0[12]),
	.un1_DacWriteNextState_297_0_0_2(un1_DacWriteNextState_297_0_0[10]),
	.un1_DacWriteNextState_297_0_0_1(un1_DacWriteNextState_297_0_0[9]),
	.un1_DacWriteNextState_297_0_0_0(un1_DacWriteNextState_297_0_0[8]),
	.un1_DacWriteNextState_297_0_0_13(un1_DacWriteNextState_297_0_0[21]),
	.un1_DacWriteNextState_293_0_0_0_8(un1_DacWriteNextState_293_0_0_0[8]),
	.un1_DacWriteNextState_293_0_0_0_0(un1_DacWriteNextState_293_0_0_0[0]),
	.un1_DacWriteNextState_293_0_0_0_4(un1_DacWriteNextState_293_0_0_0[4]),
	.un1_DacWriteNextState_293_0_0_0_7(un1_DacWriteNextState_293_0_0_0[7]),
	.un1_DacWriteNextState_293_0_0_0_1(un1_DacWriteNextState_293_0_0_0[1]),
	.un1_DacWriteNextState_292_3_0_13(un1_DacWriteNextState_292_3_0[14]),
	.un1_DacWriteNextState_292_3_0_10(un1_DacWriteNextState_292_3_0[11]),
	.un1_DacWriteNextState_292_3_0_14(un1_DacWriteNextState_292_3_0[15]),
	.un1_DacWriteNextState_292_3_0_9(un1_DacWriteNextState_292_3_0[10]),
	.un1_DacWriteNextState_292_3_0_8(un1_DacWriteNextState_292_3_0[9]),
	.un1_DacWriteNextState_292_3_0_7(un1_DacWriteNextState_292_3_0[8]),
	.un1_DacWriteNextState_292_3_0_0(un1_DacWriteNextState_292_3_0[1]),
	.un1_DacWriteNextState_292_3_0_4(un1_DacWriteNextState_292_3_0[5]),
	.un1_DacWriteNextState_292_3_0_2(un1_DacWriteNextState_292_3_0[3]),
	.un1_DacWriteNextState_292_3_0_3(un1_DacWriteNextState_292_3_0[4]),
	.un1_DacWriteNextState_292_3_0_6(un1_DacWriteNextState_292_3_0[7]),
	.un1_DacWriteNextState_292_0_0(un1_DacWriteNextState_292_0_0[21:20]),
	.nCsF_c(nCsF_c[3:0]),
	.nCsB_c(nCsB_c[3:0]),
	.nCsC_c_3(nCsC_c[3]),
	.nCsC_c_1(nCsC_c[1]),
	.nCsC_c_0(nCsC_c[0]),
	.nCsD_c_3(nCsD_c[3]),
	.nCsD_c_1(nCsD_c[1]),
	.nCsD_c_0(nCsD_c[0]),
	.nCsE_c(nCsE_c[3:0]),
	.nCsA_c(nCsA_c[3:0]),
	.DacESetpointToWrite(DacESetpointToWrite_Z[23:0]),
	.DacDSetpointToWrite(DacDSetpointToWrite_Z[23:0]),
	.DacCSetpointToWrite(DacCSetpointToWrite_Z[23:0]),
	.DacBSetpointToWrite(DacBSetpointToWrite_Z[23:0]),
	.DacFSetpointToWrite({DacFSetpointToWrite_Z[23:18], N_3866, DacFSetpointToWrite_Z[16:14], N_3865, DacFSetpointToWrite_Z[12:0]}),
	.un1_DacWriteNextState_292_0_0_0_2(un1_DacWriteNextState_292_0_0_0[2]),
	.un1_DacWriteNextState_292_0_0_0_6(un1_DacWriteNextState_292_0_0_0[6]),
	.un1_DacWriteNextState_292_0_0_0_0(un1_DacWriteNextState_292_0_0_0[0]),
	.un1_DacWriteNextState_292_0_0_0_18(un1_DacWriteNextState_292_0_0_0[18]),
	.un1_DacWriteNextState_292_0_0_0_22(un1_DacWriteNextState_292_0_0_0[22]),
	.DacSetpointReadAddressChannel_0(DacSetpointReadAddressChannel_Z[5]),
	.DacSetpointReadedAddressController(DacSetpointReadedAddressController_Z[2:0]),
	.DacSetpointReadedAddressDac(DacSetpointReadedAddressDac_Z[1:0]),
	.TP7_c(TP7_c),
	.TP6_c(TP6_c),
	.N_431_i(N_431_i),
	.shot_i(shot_i),
	.N_572(N_572),
	.N_379_2(N_379_2),
	.N_379(N_379),
	.N_567(N_567),
	.un1_MasterReset_i_a2(un1_MasterReset_i_a2),
	.N_4978(N_4978),
	.DacESetpointWritten(DacESetpointWritten),
	.DacDSetpointWritten(DacDSetpointWritten),
	.DacBSetpointWritten(DacBSetpointWritten),
	.un1_DacWriteNextState_184_1(un1_DacWriteNextState_184_1_Z),
	.DacFSetpointWritten(DacFSetpointWritten),
	.DacCSetpointWritten(DacCSetpointWritten),
	.N_5194(N_5194),
	.N_5192(N_5192),
	.N_5132(N_5132),
	.N_5133(N_5133),
	.N_5287(N_5287),
	.N_5242(N_5242),
	.N_5189(N_5189),
	.N_5250(N_5250),
	.N_5241(N_5241),
	.N_5290(N_5290),
	.N_5131(N_5131),
	.N_5289(N_5289),
	.N_5236(N_5236),
	.N_5298(N_5298),
	.N_5188(N_5188),
	.N_5190(N_5190),
	.N_5240(N_5240),
	.N_5130(N_5130),
	.N_5284(N_5284),
	.N_5285(N_5285),
	.N_5239(N_5239),
	.N_5154(N_5154),
	.N_5134(N_5134),
	.N_5191(N_5191),
	.N_5202(N_5202),
	.N_5157(N_5157),
	.N_5153(N_5153),
	.N_5237(N_5237),
	.N_5155(N_5155),
	.N_5193(N_5193),
	.N_5286(N_5286),
	.N_5156(N_5156),
	.N_5288(N_5288),
	.N_5205(N_5205),
	.N_5229(N_5229),
	.N_5138(N_5138),
	.N_5146(N_5146),
	.N_5222(N_5222),
	.N_5246(N_5246),
	.N_5136(N_5136),
	.N_5140(N_5140),
	.N_5207(N_5207),
	.N_5231(N_5231),
	.N_5161(N_5161),
	.N_5182(N_5182),
	.N_5139(N_5139),
	.N_5137(N_5137),
	.N_5211(N_5211),
	.N_5235(N_5235),
	.N_5116(N_5116),
	.N_5204(N_5204),
	.N_5228(N_5228),
	.N_5126(N_5126),
	.N_5225(N_5225),
	.N_5249(N_5249),
	.N_5160(N_5160),
	.N_5181(N_5181),
	.N_5206(N_5206),
	.N_5230(N_5230),
	.N_5209(N_5209),
	.N_5233(N_5233),
	.N_5210(N_5210),
	.N_5234(N_5234),
	.N_5255(N_5255),
	.N_5279(N_5279),
	.N_5252(N_5252),
	.N_5276(N_5276),
	.N_5128(N_5128),
	.N_5127(N_5127),
	.N_5147(N_5147),
	.N_5148(N_5148),
	.N_5253(N_5253),
	.N_5277(N_5277),
	.N_5254(N_5254),
	.N_5278(N_5278),
	.N_5176(N_5176),
	.N_5200(N_5200),
	.N_5162(N_5162),
	.N_5185(N_5185),
	.N_5117(N_5117),
	.N_5258(N_5258),
	.N_5282(N_5282),
	.N_5163(N_5163),
	.N_5186(N_5186),
	.N_5135(N_5135),
	.N_5118(N_5118),
	.N_5174(N_5174),
	.N_5198(N_5198),
	.N_5256(N_5256),
	.N_5280(N_5280),
	.N_5171(N_5171),
	.N_5195(N_5195),
	.N_5221(N_5221),
	.N_5245(N_5245),
	.N_5173(N_5173),
	.N_5197(N_5197),
	.N_5124(N_5124),
	.N_5267(N_5267),
	.N_5291(N_5291),
	.N_5269(N_5269),
	.N_5293(N_5293),
	.N_5219(N_5219),
	.N_5243(N_5243),
	.N_5158(N_5158),
	.N_5144(N_5144),
	.N_4840(N_4840),
	.N_4131(N_4131),
	.N_378_i(N_378_i),
	.N_377_i(N_377_i),
	.N_376_i(N_376_i),
	.N_375_i(N_375_i),
	.N_225(N_225),
	.N_227(N_227),
	.N_233(N_233),
	.N_235(N_235),
	.N_244(N_244),
	.N_2686(N_2686),
	.N_2160(N_2160),
	.N_4612(N_4612),
	.N_2171(N_2171),
	.N_276_i(N_276_i),
	.N_300_i(N_300_i),
	.N_4613_i(N_4613_i),
	.N_274_i(N_274_i),
	.N_288_i(N_288_i),
	.N_290_i(N_290_i),
	.N_292_i(N_292_i),
	.N_273_i(N_273_i),
	.N_275_i(N_275_i),
	.N_277_i(N_277_i),
	.N_4611_i(N_4611_i),
	.N_259_i(N_259_i),
	.N_261_i(N_261_i),
	.N_263_i(N_263_i),
	.N_265_i(N_265_i),
	.N_267_i(N_267_i),
	.N_269_i(N_269_i),
	.N_238_i(N_238_i),
	.N_240_i(N_240_i),
	.N_245_i(N_245_i),
	.N_247_i(N_247_i),
	.N_249_i(N_249_i),
	.N_229_i(N_229_i),
	.N_224_i(N_224_i),
	.N_226_i(N_226_i),
	.N_234_i(N_234_i),
	.N_236_i(N_236_i),
	.N_203_i(N_203_i),
	.N_205_i(N_205_i),
	.N_207_i(N_207_i),
	.N_209_i(N_209_i),
	.N_211_i(N_211_i),
	.N_213_i(N_213_i),
	.N_215_i(N_215_i),
	.N_220_i(N_220_i),
	.N_222_i(N_222_i),
	.N_4123_i(N_4123_i),
	.N_4125_i(N_4125_i),
	.N_4126_i(N_4126_i),
	.N_4127_i(N_4127_i),
	.N_5238(N_5238),
	.N_4232_i(N_4232_i),
	.N_4118_i(N_4118_i),
	.N_4119_i(N_4119_i),
	.N_4120_i(N_4120_i),
	.N_4121_i(N_4121_i),
	.N_4122_i(N_4122_i),
	.SpiRst_4(SpiRst),
	.N_327_i(N_327_i),
	.N_330_i(N_330_i),
	.N_333_i(N_333_i),
	.SpiRst_3(SpiRst_0),
	.N_350_i(N_350_i),
	.N_4129_i(N_4129_i),
	.N_354_i(N_354_i),
	.N_356_i(N_356_i),
	.N_4251_i(N_4251_i),
	.N_319_i(N_319_i),
	.N_321_i(N_321_i),
	.SpiRst_2(SpiRst_1),
	.N_364_i(N_364_i),
	.N_366_i(N_366_i),
	.N_368_i(N_368_i),
	.N_4130_i(N_4130_i),
	.SpiRst_1(SpiRst_2),
	.N_335_i(N_335_i),
	.N_337_i(N_337_i),
	.N_4128_i(N_4128_i),
	.SpiRst_0(SpiRst_3),
	.N_341_i(N_341_i),
	.N_344_i(N_344_i),
	.N_347_i(N_347_i),
	.N_324_i(N_324_i),
	.N_315_i(N_315_i),
	.N_317_i(N_317_i),
	.N_271_i(N_271_i),
	.N_242_i(N_242_i),
	.N_217_i(N_217_i),
	.N_4124_i(N_4124_i),
	.N_4117_i(N_4117_i),
	.N_594(N_594),
	.N_599(N_599),
	.DacSetpointReadAddressChannel_lcry(DacSetpointReadAddressChannel_lcry),
	.un3_dacsetpointreadaddresschannellt5(un3_dacsetpointreadaddresschannellt5),
	.domachine_i(domachine_i),
	.un1_MasterReset_inv_3_1z(un1_MasterReset_inv_3),
	.un1_MasterReset_inv_2_1z(un1_MasterReset_inv_2),
	.un1_MasterReset_inv_1z(un1_MasterReset_inv),
	.un1_MasterReset_inv_17_1z(un1_MasterReset_inv_17),
	.un1_MasterReset_inv_14_1z(un1_MasterReset_inv_14),
	.un1_MasterReset_inv_13_1z(un1_MasterReset_inv_13),
	.un1_MasterReset_inv_11_1z(un1_MasterReset_inv_11),
	.un1_MasterReset_inv_10_1z(un1_MasterReset_inv_10),
	.un1_MasterReset_inv_23_1z(un1_MasterReset_inv_23),
	.un1_MasterReset_inv_20_1z(un1_MasterReset_inv_20),
	.un1_MasterReset_inv_22_1z(un1_MasterReset_inv_22),
	.un1_MasterReset_inv_5_1z(un1_MasterReset_inv_5),
	.un1_MasterReset_inv_7_1z(un1_MasterReset_inv_7),
	.un1_MasterReset_inv_8_1z(un1_MasterReset_inv_8),
	.un1_MasterReset_inv_12_1z(un1_MasterReset_inv_12),
	.un1_MasterReset_inv_15_1z(un1_MasterReset_inv_15),
	.un1_MasterReset_inv_1_1z(un1_MasterReset_inv_1),
	.un1_MasterReset_inv_4_1z(un1_MasterReset_inv_4),
	.N_365(N_365),
	.un1_MasterReset_inv_16_1z(un1_MasterReset_inv_16),
	.un1_MasterReset_inv_18_1z(un1_MasterReset_inv_18),
	.un1_MasterReset_inv_19_1z(un1_MasterReset_inv_19),
	.un1_MasterReset_inv_21_1z(un1_MasterReset_inv_21),
	.un1_MasterReset_inv_6_1z(un1_MasterReset_inv_6),
	.un1_MasterReset_inv_9_1z(un1_MasterReset_inv_9),
	.TP8_c(TP8_c),
	.LastWriteDac_1z(LastWriteDac),
	.lastwritedac4_i(lastwritedac4_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1276
  SpiDacPorts_work_dmmainports_dmmain_0layer1_5 DMDacsB_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i[0]),
	.DacBSetpointToWrite(DacBSetpointToWrite_Z[23:0]),
	.un1_rst_1_i_i_a2(un1_rst_1_i_i_a2),
	.N_5071_i(N_5071_i),
	.N_5071_set(N_5071_set_Z),
	.N_4974_i_rs(N_4974_i_rs_Z),
	.MosiB_c(MosiB_c),
	.N_4974_i_i(N_4974_i_i),
	.SckB_c(SckB_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacBSetpointWritten(DacBSetpointWritten),
	.SpiRst_1z(SpiRst_1),
	.lastwritedac4_i(lastwritedac4_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1301
  SpiDacPorts_work_dmmainports_dmmain_0layer1_6 DMDacsC_i (
	.DacCSetpointToWrite(DacCSetpointToWrite_Z[23:0]),
	.nCsC_c_0(nCsC_c[2]),
	.DacWriteNextState_2(DacWriteNextState_Z[3]),
	.DacWriteNextState_0(DacWriteNextState_Z[1]),
	.un1_nCsDacs2_i_0(un1_nCsDacs2_i[2]),
	.MosiC_c(MosiC_c),
	.SckC_c(SckC_c),
	.N_379_2(N_379_2),
	.N_572(N_572),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacCSetpointWritten(DacCSetpointWritten),
	.SpiRst_1z(SpiRst_2),
	.lastwritedac4_i(lastwritedac4_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1326
  SpiDacPorts_work_dmmainports_dmmain_0layer1_7 DMDacsD_i (
	.DacDSetpointToWrite(DacDSetpointToWrite_Z[23:0]),
	.nCsD_c_0(nCsD_c[2]),
	.DacWriteNextState_2(DacWriteNextState_Z[3]),
	.DacWriteNextState_0(DacWriteNextState_Z[1]),
	.un1_nCsDacs3_i_0(un1_nCsDacs3_i[2]),
	.MosiD_c(MosiD_c),
	.SckD_c(SckD_c),
	.N_379_2(N_379_2),
	.N_572(N_572),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacDSetpointWritten(DacDSetpointWritten),
	.SpiRst_1z(SpiRst_3),
	.lastwritedac4_i(lastwritedac4_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1351
  SpiDacPorts_work_dmmainports_dmmain_0layer1_8 DMDacsE_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_0[0]),
	.DacESetpointToWrite(DacESetpointToWrite_Z[23:0]),
	.un1_rst_1_i_i_a2_0(un1_rst_1_i_i_a2_0),
	.N_4824_i(N_4824_i),
	.N_4824_set(N_4824_set_Z),
	.N_4614_i_rs(N_4614_i_rs_Z),
	.MosiE_c(MosiE_c),
	.N_4614_i_i(N_4614_i_i),
	.SckE_c(SckE_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacESetpointWritten(DacESetpointWritten),
	.SpiRst_1z(SpiRst),
	.lastwritedac4_i(lastwritedac4_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
// @48:1376
  SpiDacPorts_work_dmmainports_dmmain_0layer1_9 DMDacsF_i (
	.un1_Mosi_i_0_sqmuxa_1_i_0(un1_Mosi_i_0_sqmuxa_1_i_1[0]),
	.DacFSetpointToWrite(DacFSetpointToWrite_Z[23:0]),
	.N_418_i_i(N_418_i_i),
	.N_418_i_set(N_418_i_set_Z),
	.MosiF_c(MosiF_c),
	.SckF_c(SckF_c),
	.TP8_c(TP8_c),
	.LastWriteDac(LastWriteDac),
	.DacFSetpointWritten(DacFSetpointWritten),
	.SpiRst_1z(SpiRst_0),
	.lastwritedac4_i(lastwritedac4_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.shot_i_arst_i(shot_i_arst_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DMMainPorts */

module EvalBoardSandbox (
  CLK0_PAD,
  DEVRST_N,
  MisoA,
  MisoB,
  MisoC,
  MisoD,
  MisoE,
  MisoF,
  PPS,
  Rx0,
  Rx1,
  Rx2,
  MosiA,
  MosiB,
  MosiC,
  MosiD,
  MosiE,
  MosiF,
  Oe0,
  Oe1,
  Oe2,
  PowerHVnEn,
  SckA,
  SckB,
  SckC,
  SckD,
  SckE,
  SckF,
  TP1,
  TP2,
  TP3,
  TP4,
  TP5,
  TP6,
  TP7,
  TP8,
  Tx0,
  Tx1,
  Tx2,
  TxUsb,
  nClrDacs,
  nCsA,
  nCsB,
  nCsC,
  nCsD,
  nCsE,
  nCsF,
  nLDacs,
  nRstDacs,
  Ux1SelJmp
)
;
input CLK0_PAD ;
input DEVRST_N ;
input MisoA ;
input MisoB ;
input MisoC ;
input MisoD ;
input MisoE ;
input MisoF ;
input PPS ;
input Rx0 ;
input Rx1 ;
input Rx2 ;
output MosiA ;
output MosiB ;
output MosiC ;
output MosiD ;
output MosiE ;
output MosiF ;
output Oe0 ;
output Oe1 ;
output Oe2 ;
output PowerHVnEn ;
output SckA ;
output SckB ;
output SckC ;
output SckD ;
output SckE ;
output SckF ;
output TP1 ;
output TP2 ;
output TP3 ;
output TP4 ;
output TP5 ;
output TP6 ;
output TP7 ;
output TP8 ;
output Tx0 ;
output Tx1 ;
output Tx2 ;
output [0:0] TxUsb /* synthesis syn_tristate = 1 */ ;
output nClrDacs ;
output [3:0] nCsA ;
output [3:0] nCsB ;
output [3:0] nCsC ;
output [3:0] nCsD ;
output [3:0] nCsE ;
output [3:0] nCsF ;
output nLDacs ;
output nRstDacs ;
input Ux1SelJmp ;
wire CLK0_PAD ;
wire DEVRST_N ;
wire MisoA ;
wire MisoB ;
wire MisoC ;
wire MisoD ;
wire MisoE ;
wire MisoF ;
wire PPS ;
wire Rx0 ;
wire Rx1 ;
wire Rx2 ;
wire MosiA ;
wire MosiB ;
wire MosiC ;
wire MosiD ;
wire MosiE ;
wire MosiF ;
wire Oe0 ;
wire Oe1 ;
wire Oe2 ;
wire PowerHVnEn ;
wire SckA ;
wire SckB ;
wire SckC ;
wire SckD ;
wire SckE ;
wire SckF ;
wire TP1 ;
wire TP2 ;
wire TP3 ;
wire TP4 ;
wire TP5 ;
wire TP6 ;
wire TP7 ;
wire TP8 ;
wire Tx0 ;
wire Tx1 ;
wire Tx2 ;
wire nClrDacs ;
wire nLDacs ;
wire nRstDacs ;
wire Ux1SelJmp ;
wire [31:0] DMMainPorts_1_RamBusDataOut;
wire [0:0] iPSELS_0_a2;
wire [3:0] nCsA_c;
wire [3:0] nCsB_c;
wire [3:0] nCsC_c;
wire [3:0] nCsD_c;
wire [3:0] nCsE_c;
wire [3:0] nCsF_c;
wire FCCC_C0_0_GL0 ;
wire popfeedthru_unused_46 ;
wire popfeedthru_unused_45 ;
wire popfeedthru_unused_44 ;
wire popfeedthru_unused_43 ;
wire popfeedthru_unused_42 ;
wire popfeedthru_unused_41 ;
wire popfeedthru_unused_40 ;
wire popfeedthru_unused_39 ;
wire popfeedthru_unused_38 ;
wire popfeedthru_unused_37 ;
wire popfeedthru_unused_36 ;
wire popfeedthru_unused_35 ;
wire popfeedthru_unused_34 ;
wire popfeedthru_unused_33 ;
wire EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1 ;
wire popfeedthru_unused_31 ;
wire popfeedthru_unused_30 ;
wire popfeedthru_unused_29 ;
wire popfeedthru_unused_28 ;
wire popfeedthru_unused_27 ;
wire popfeedthru_unused_26 ;
wire popfeedthru_unused_25 ;
wire popfeedthru_unused_24 ;
wire popfeedthru_unused_23 ;
wire popfeedthru_unused_22 ;
wire popfeedthru_unused_21 ;
wire popfeedthru_unused_20 ;
wire popfeedthru_unused_19 ;
wire popfeedthru_unused_18 ;
wire popfeedthru_unused_17 ;
wire popfeedthru_unused_16 ;
wire popfeedthru_unused_15 ;
wire popfeedthru_unused_14 ;
wire popfeedthru_unused_13 ;
wire popfeedthru_unused_12 ;
wire popfeedthru_unused_11 ;
wire popfeedthru_unused_10 ;
wire popfeedthru_unused_9 ;
wire popfeedthru_unused_8 ;
wire popfeedthru_unused_7 ;
wire popfeedthru_unused_6 ;
wire popfeedthru_unused_5 ;
wire popfeedthru_unused_4 ;
wire popfeedthru_unused_3 ;
wire popfeedthru_unused_2 ;
wire popfeedthru_unused_1 ;
wire popfeedthru_unused_0 ;
wire popfeedthru_unused ;
wire VCC ;
wire GND ;
wire DMMainPorts_1_RegisterSpaceReadAck ;
wire DMMainPorts_1_RegisterSpaceWriteAck ;
wire Rx0_c ;
wire Rx1_c ;
wire Rx2_c ;
wire MosiB_c ;
wire MosiC_c ;
wire MosiD_c ;
wire MosiE_c ;
wire MosiF_c ;
wire Oe0_c ;
wire Oe1_c ;
wire Oe2_c ;
wire SckB_c ;
wire SckC_c ;
wire SckD_c ;
wire SckE_c ;
wire SckF_c ;
wire TP1_c ;
wire TP2_c ;
wire TP3_c ;
wire TP4_c ;
wire TP5_c ;
wire TP6_c ;
wire TP7_c ;
wire TP8_c ;
wire Tx0_c ;
wire Tx1_c ;
wire Tx2_c ;
// @20:77
  INBUF Rx0_ibuf (
	.Y(Rx0_c),
	.PAD(Rx0)
);
// @20:78
  INBUF Rx1_ibuf (
	.Y(Rx1_c),
	.PAD(Rx1)
);
// @20:79
  INBUF Rx2_ibuf (
	.Y(Rx2_c),
	.PAD(Rx2)
);
// @20:83
  OUTBUF MosiA_obuf (
	.PAD(MosiA),
	.D(TP7_c)
);
// @20:84
  OUTBUF MosiB_obuf (
	.PAD(MosiB),
	.D(MosiB_c)
);
// @20:85
  OUTBUF MosiC_obuf (
	.PAD(MosiC),
	.D(MosiC_c)
);
// @20:86
  OUTBUF MosiD_obuf (
	.PAD(MosiD),
	.D(MosiD_c)
);
// @20:87
  OUTBUF MosiE_obuf (
	.PAD(MosiE),
	.D(MosiE_c)
);
// @20:88
  OUTBUF MosiF_obuf (
	.PAD(MosiF),
	.D(MosiF_c)
);
// @20:89
  OUTBUF Oe0_obuf (
	.PAD(Oe0),
	.D(Oe0_c)
);
// @20:90
  OUTBUF Oe1_obuf (
	.PAD(Oe1),
	.D(Oe1_c)
);
// @20:91
  OUTBUF Oe2_obuf (
	.PAD(Oe2),
	.D(Oe2_c)
);
// @20:92
  OUTBUF PowerHVnEn_obuf (
	.PAD(PowerHVnEn),
	.D(GND)
);
// @20:93
  OUTBUF SckA_obuf (
	.PAD(SckA),
	.D(TP6_c)
);
// @20:94
  OUTBUF SckB_obuf (
	.PAD(SckB),
	.D(SckB_c)
);
// @20:95
  OUTBUF SckC_obuf (
	.PAD(SckC),
	.D(SckC_c)
);
// @20:96
  OUTBUF SckD_obuf (
	.PAD(SckD),
	.D(SckD_c)
);
// @20:97
  OUTBUF SckE_obuf (
	.PAD(SckE),
	.D(SckE_c)
);
// @20:98
  OUTBUF SckF_obuf (
	.PAD(SckF),
	.D(SckF_c)
);
// @20:99
  OUTBUF TP1_obuf (
	.PAD(TP1),
	.D(TP1_c)
);
// @20:100
  OUTBUF TP2_obuf (
	.PAD(TP2),
	.D(TP2_c)
);
// @20:101
  OUTBUF TP3_obuf (
	.PAD(TP3),
	.D(TP3_c)
);
// @20:102
  OUTBUF TP4_obuf (
	.PAD(TP4),
	.D(TP4_c)
);
// @20:103
  OUTBUF TP5_obuf (
	.PAD(TP5),
	.D(TP5_c)
);
// @20:104
  OUTBUF TP6_obuf (
	.PAD(TP6),
	.D(TP6_c)
);
// @20:105
  OUTBUF TP7_obuf (
	.PAD(TP7),
	.D(TP7_c)
);
// @20:106
  OUTBUF TP8_obuf (
	.PAD(TP8),
	.D(TP8_c)
);
// @20:107
  OUTBUF Tx0_obuf (
	.PAD(Tx0),
	.D(Tx0_c)
);
// @20:108
  OUTBUF Tx1_obuf (
	.PAD(Tx1),
	.D(Tx1_c)
);
// @20:109
  OUTBUF Tx2_obuf (
	.PAD(Tx2),
	.D(Tx2_c)
);
// @20:111
  OUTBUF nClrDacs_obuf (
	.PAD(nClrDacs),
	.D(VCC)
);
// @20:112
  OUTBUF \nCsA_obuf[0]  (
	.PAD(nCsA[0]),
	.D(nCsA_c[0])
);
// @20:112
  OUTBUF \nCsA_obuf[1]  (
	.PAD(nCsA[1]),
	.D(nCsA_c[1])
);
// @20:112
  OUTBUF \nCsA_obuf[2]  (
	.PAD(nCsA[2]),
	.D(nCsA_c[2])
);
// @20:112
  OUTBUF \nCsA_obuf[3]  (
	.PAD(nCsA[3]),
	.D(nCsA_c[3])
);
// @20:113
  OUTBUF \nCsB_obuf[0]  (
	.PAD(nCsB[0]),
	.D(nCsB_c[0])
);
// @20:113
  OUTBUF \nCsB_obuf[1]  (
	.PAD(nCsB[1]),
	.D(nCsB_c[1])
);
// @20:113
  OUTBUF \nCsB_obuf[2]  (
	.PAD(nCsB[2]),
	.D(nCsB_c[2])
);
// @20:113
  OUTBUF \nCsB_obuf[3]  (
	.PAD(nCsB[3]),
	.D(nCsB_c[3])
);
// @20:114
  OUTBUF \nCsC_obuf[0]  (
	.PAD(nCsC[0]),
	.D(nCsC_c[0])
);
// @20:114
  OUTBUF \nCsC_obuf[1]  (
	.PAD(nCsC[1]),
	.D(nCsC_c[1])
);
// @20:114
  OUTBUF \nCsC_obuf[2]  (
	.PAD(nCsC[2]),
	.D(nCsC_c[2])
);
// @20:114
  OUTBUF \nCsC_obuf[3]  (
	.PAD(nCsC[3]),
	.D(nCsC_c[3])
);
// @20:115
  OUTBUF \nCsD_obuf[0]  (
	.PAD(nCsD[0]),
	.D(nCsD_c[0])
);
// @20:115
  OUTBUF \nCsD_obuf[1]  (
	.PAD(nCsD[1]),
	.D(nCsD_c[1])
);
// @20:115
  OUTBUF \nCsD_obuf[2]  (
	.PAD(nCsD[2]),
	.D(nCsD_c[2])
);
// @20:115
  OUTBUF \nCsD_obuf[3]  (
	.PAD(nCsD[3]),
	.D(nCsD_c[3])
);
// @20:116
  OUTBUF \nCsE_obuf[0]  (
	.PAD(nCsE[0]),
	.D(nCsE_c[0])
);
// @20:116
  OUTBUF \nCsE_obuf[1]  (
	.PAD(nCsE[1]),
	.D(nCsE_c[1])
);
// @20:116
  OUTBUF \nCsE_obuf[2]  (
	.PAD(nCsE[2]),
	.D(nCsE_c[2])
);
// @20:116
  OUTBUF \nCsE_obuf[3]  (
	.PAD(nCsE[3]),
	.D(nCsE_c[3])
);
// @20:117
  OUTBUF \nCsF_obuf[0]  (
	.PAD(nCsF[0]),
	.D(nCsF_c[0])
);
// @20:117
  OUTBUF \nCsF_obuf[1]  (
	.PAD(nCsF[1]),
	.D(nCsF_c[1])
);
// @20:117
  OUTBUF \nCsF_obuf[2]  (
	.PAD(nCsF[2]),
	.D(nCsF_c[2])
);
// @20:117
  OUTBUF \nCsF_obuf[3]  (
	.PAD(nCsF[3]),
	.D(nCsF_c[3])
);
// @20:118
  OUTBUF nLDacs_obuf (
	.PAD(nLDacs),
	.D(GND)
);
// @20:119
  OUTBUF nRstDacs_obuf (
	.PAD(nRstDacs),
	.D(VCC)
);
// @20:409
  EvalSandbox_MSS EvalSandbox_MSS_0 (
	.iPSELS_0_a2_0(iPSELS_0_a2[0]),
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused(popfeedthru_unused),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.RegisterSpaceReadAck(DMMainPorts_1_RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(DMMainPorts_1_RegisterSpaceWriteAck),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @20:439
  FCCC_C0 FCCC_C0_0 (
	.CLK0_PAD(CLK0_PAD),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @20:449
  IO_C2 IO_C2_0 (
	.TxUsb_0(TxUsb[0])
);
// @20:344
  DMMainPorts DMMainPorts_1 (
	.DMMainPorts_1_RamBusDataOut(DMMainPorts_1_RamBusDataOut[31:0]),
	.iPSELS_0_a2_0(iPSELS_0_a2[0]),
	.nCsA_c(nCsA_c[3:0]),
	.nCsE_c(nCsE_c[3:0]),
	.nCsD_c(nCsD_c[3:0]),
	.nCsC_c(nCsC_c[3:0]),
	.nCsB_c(nCsB_c[3:0]),
	.nCsF_c(nCsF_c[3:0]),
	.SckF_c(SckF_c),
	.MosiF_c(MosiF_c),
	.SckE_c(SckE_c),
	.MosiE_c(MosiE_c),
	.SckD_c(SckD_c),
	.MosiD_c(MosiD_c),
	.SckC_c(SckC_c),
	.MosiC_c(MosiC_c),
	.SckB_c(SckB_c),
	.MosiB_c(MosiB_c),
	.TP6_c(TP6_c),
	.TP7_c(TP7_c),
	.Tx2_c(Tx2_c),
	.Rx2_c(Rx2_c),
	.Tx1_c(Tx1_c),
	.Rx1_c(Rx1_c),
	.Tx0_c(Tx0_c),
	.Rx0_c(Rx0_c),
	.Oe0_c(Oe0_c),
	.Oe1_c(Oe1_c),
	.Oe2_c(Oe2_c),
	.RegisterSpaceReadAck(DMMainPorts_1_RegisterSpaceReadAck),
	.RegisterSpaceWriteAck(DMMainPorts_1_RegisterSpaceWriteAck),
	.popfeedthru_unused_31(popfeedthru_unused_31),
	.popfeedthru_unused_16(popfeedthru_unused_16),
	.popfeedthru_unused_17(popfeedthru_unused_17),
	.popfeedthru_unused_18(popfeedthru_unused_18),
	.popfeedthru_unused_19(popfeedthru_unused_19),
	.popfeedthru_unused_20(popfeedthru_unused_20),
	.popfeedthru_unused_21(popfeedthru_unused_21),
	.popfeedthru_unused_22(popfeedthru_unused_22),
	.popfeedthru_unused_23(popfeedthru_unused_23),
	.popfeedthru_unused_24(popfeedthru_unused_24),
	.popfeedthru_unused_25(popfeedthru_unused_25),
	.popfeedthru_unused_26(popfeedthru_unused_26),
	.popfeedthru_unused_27(popfeedthru_unused_27),
	.popfeedthru_unused_28(popfeedthru_unused_28),
	.popfeedthru_unused_29(popfeedthru_unused_29),
	.popfeedthru_unused_30(popfeedthru_unused_30),
	.popfeedthru_unused_8(popfeedthru_unused_8),
	.popfeedthru_unused_9(popfeedthru_unused_9),
	.popfeedthru_unused_10(popfeedthru_unused_10),
	.popfeedthru_unused_11(popfeedthru_unused_11),
	.popfeedthru_unused_12(popfeedthru_unused_12),
	.popfeedthru_unused_13(popfeedthru_unused_13),
	.popfeedthru_unused_14(popfeedthru_unused_14),
	.popfeedthru_unused_15(popfeedthru_unused_15),
	.popfeedthru_unused_36(popfeedthru_unused_36),
	.popfeedthru_unused_37(popfeedthru_unused_37),
	.popfeedthru_unused_38(popfeedthru_unused_38),
	.popfeedthru_unused_39(popfeedthru_unused_39),
	.popfeedthru_unused_40(popfeedthru_unused_40),
	.popfeedthru_unused_41(popfeedthru_unused_41),
	.popfeedthru_unused_42(popfeedthru_unused_42),
	.popfeedthru_unused_43(popfeedthru_unused_43),
	.popfeedthru_unused_44(popfeedthru_unused_44),
	.popfeedthru_unused_45(popfeedthru_unused_45),
	.popfeedthru_unused_46(popfeedthru_unused_46),
	.popfeedthru_unused_33(popfeedthru_unused_33),
	.popfeedthru_unused_34(popfeedthru_unused_34),
	.popfeedthru_unused_35(popfeedthru_unused_35),
	.EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1(EvalSandbox_MSS_0_AMBA_SLAVE_0_1_PSELS1),
	.popfeedthru_unused_2(popfeedthru_unused_2),
	.popfeedthru_unused_3(popfeedthru_unused_3),
	.popfeedthru_unused_6(popfeedthru_unused_6),
	.popfeedthru_unused_7(popfeedthru_unused_7),
	.popfeedthru_unused_4(popfeedthru_unused_4),
	.popfeedthru_unused_5(popfeedthru_unused_5),
	.popfeedthru_unused_1(popfeedthru_unused_1),
	.popfeedthru_unused_0(popfeedthru_unused_0),
	.popfeedthru_unused(popfeedthru_unused),
	.TP1_c(TP1_c),
	.TP2_c(TP2_c),
	.TP3_c(TP3_c),
	.TP4_c(TP4_c),
	.TP5_c(TP5_c),
	.TP8_c(TP8_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* EvalBoardSandbox */

