#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
<<<<<<< HEAD
# Start of session at: Sat Dec 16 22:19:25 2023
# Process ID: 28684
=======
# Start of session at: Thu Dec 14 21:38:35 2023
# Process ID: 1772
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
# Current directory: D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1
# Command line: vivado.exe -log DemoTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DemoTop.tcl
# Log file: D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1/DemoTop.vds
# Journal file: D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DemoTop.tcl -notrace
Command: synth_design -top DemoTop -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
<<<<<<< HEAD
INFO: Helper process launched with PID 21644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 340.590 ; gain = 99.551
=======
INFO: Helper process launched with PID 25540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 340.297 ; gain = 99.918
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DemoTop' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_frequency_divider' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/clock_frequency_divider.v:23]
	Parameter period1 bound to: 650 - type: integer 
	Parameter period2 bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_frequency_divider' (1#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/clock_frequency_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'Output' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:23]
	Parameter S_start bound to: 3'b000 
	Parameter S_end bound to: 3'b001 
	Parameter S_action bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:44]
INFO: [Synth 8-256] done synthesizing module 'Output' (2#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'Receiver' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:9]
<<<<<<< HEAD
INFO: [Synth 8-638] synthesizing module 'GetInfo' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:105]
INFO: [Synth 8-256] done synthesizing module 'GetInfo' (3#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:105]
INFO: [Synth 8-638] synthesizing module 'FeedbackSignal' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:55]
INFO: [Synth 8-256] done synthesizing module 'FeedbackSignal' (4#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:55]
WARNING: [Synth 8-350] instance 'feedbackSignal' of module 'FeedbackSignal' requires 8 connections, but only 7 given [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:27]
INFO: [Synth 8-638] synthesizing module 'ScriptLoadingMode' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:80]
WARNING: [Synth 8-3848] Net size in module/entity ScriptLoadingMode does not have driver. [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:88]
INFO: [Synth 8-256] done synthesizing module 'ScriptLoadingMode' (5#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:80]
INFO: [Synth 8-256] done synthesizing module 'Receiver' (6#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:9]
INFO: [Synth 8-638] synthesizing module 'ScriptMode' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'dataIn_bits' does not match port width (8) of module 'Output' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:57]
WARNING: [Synth 8-567] referenced signal 'op_code' should be on the sensitivity list [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:87]
WARNING: [Synth 8-567] referenced signal 'func' should be on the sensitivity list [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:87]
WARNING: [Synth 8-567] referenced signal 'i_sign' should be on the sensitivity list [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:87]
WARNING: [Synth 8-567] referenced signal 'i_num' should be on the sensitivity list [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:128]
INFO: [Synth 8-155] case statement is not full and has no default [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:135]
WARNING: [Synth 8-567] referenced signal 'op_code' should be on the sensitivity list [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:111]
WARNING: [Synth 8-567] referenced signal 'func' should be on the sensitivity list [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:111]
WARNING: [Synth 8-567] referenced signal 'start' should be on the sensitivity list [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:111]
WARNING: [Synth 8-567] referenced signal 'i_num' should be on the sensitivity list [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:111]
INFO: [Synth 8-256] done synthesizing module 'ScriptMode' (7#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:3]
WARNING: [Synth 8-689] width (8) of port connection 'dataIn_bits' does not match port width (1) of module 'ScriptMode' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:105]
INFO: [Synth 8-638] synthesizing module 'ScriptMem' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v:23]
INFO: [Synth 8-638] synthesizing module 'inst_ram' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1/.Xil/Vivado-28684-DeLiAssistant/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (8#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1/.Xil/Vivado-28684-DeLiAssistant/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ScriptMem' (9#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v:23]
INFO: [Synth 8-638] synthesizing module 'UART' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:128]
INFO: [Synth 8-638] synthesizing module 'UARTTransmitter' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:3]
INFO: [Synth 8-256] done synthesizing module 'UARTTransmitter' (10#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:3]
INFO: [Synth 8-638] synthesizing module 'UARTReceiver' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:46]
INFO: [Synth 8-256] done synthesizing module 'UARTReceiver' (11#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:46]
INFO: [Synth 8-256] done synthesizing module 'UART' (12#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:128]
WARNING: [Synth 8-3848] Net led2 in module/entity DemoTop does not have driver. [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[1] with 1st driver pin 'DemoTop:/func/dataIn_bits[1]' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[1] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net io_dataIn_bits[1] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[2] with 1st driver pin 'DemoTop:/func/dataIn_bits[2]' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[2] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net io_dataIn_bits[2] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[3] with 1st driver pin 'DemoTop:/func/dataIn_bits[3]' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[3] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net io_dataIn_bits[3] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[4] with 1st driver pin 'DemoTop:/func/dataIn_bits[4]' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[4] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net io_dataIn_bits[4] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[5] with 1st driver pin 'DemoTop:/func/dataIn_bits[5]' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[5] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net io_dataIn_bits[5] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[6] with 1st driver pin 'DemoTop:/func/dataIn_bits[6]' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[6] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net io_dataIn_bits[6] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[7] with 1st driver pin 'DemoTop:/func/dataIn_bits[7]' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-3352] multi-driven net io_dataIn_bits[7] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
CRITICAL WARNING: [Synth 8-5559] multi-driven net io_dataIn_bits[7] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:126]
WARNING: [Synth 8-3848] Net dataOut_ready in module/entity DemoTop does not have driver. [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:103]
INFO: [Synth 8-256] done synthesizing module 'DemoTop' (13#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:23]
WARNING: [Synth 8-3331] design ScriptMem has unconnected port reset
WARNING: [Synth 8-3331] design Output has unconnected port dataIn_ready
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[7]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[6]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[5]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[4]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[3]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[2]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[1]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[0]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_valid
WARNING: [Synth 8-3331] design GetInfo has unconnected port clk
WARNING: [Synth 8-3331] design GetInfo has unconnected port dataOut_ready
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[7]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[6]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[5]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[4]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[3]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[2]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[1]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[0]
=======
INFO: [Synth 8-638] synthesizing module 'GetInfo' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:106]
INFO: [Synth 8-256] done synthesizing module 'GetInfo' (3#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:106]
INFO: [Synth 8-638] synthesizing module 'FeedbackSignal' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:57]
INFO: [Synth 8-256] done synthesizing module 'FeedbackSignal' (4#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:57]
WARNING: [Synth 8-350] instance 'feedbackSignal' of module 'FeedbackSignal' requires 8 connections, but only 7 given [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:29]
INFO: [Synth 8-638] synthesizing module 'ScriptLoadingMode' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:81]
WARNING: [Synth 8-3848] Net size in module/entity ScriptLoadingMode does not have driver. [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:89]
INFO: [Synth 8-256] done synthesizing module 'ScriptLoadingMode' (5#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:81]
INFO: [Synth 8-256] done synthesizing module 'Receiver' (6#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:9]
INFO: [Synth 8-638] synthesizing module 'ScriptMem' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v:23]
INFO: [Synth 8-638] synthesizing module 'inst_ram' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1/.Xil/Vivado-1772-DeLiAssistant/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (7#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1/.Xil/Vivado-1772-DeLiAssistant/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ScriptMem' (8#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v:23]
INFO: [Synth 8-638] synthesizing module 'UART' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:128]
INFO: [Synth 8-638] synthesizing module 'UARTTransmitter' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:3]
INFO: [Synth 8-256] done synthesizing module 'UARTTransmitter' (9#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:3]
INFO: [Synth 8-638] synthesizing module 'UARTReceiver' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:46]
INFO: [Synth 8-256] done synthesizing module 'UARTReceiver' (10#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:46]
INFO: [Synth 8-256] done synthesizing module 'UART' (11#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:128]
WARNING: [Synth 8-3848] Net pc in module/entity DemoTop does not have driver. [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:44]
INFO: [Synth 8-256] done synthesizing module 'DemoTop' (12#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:23]
WARNING: [Synth 8-3331] design ScriptMem has unconnected port reset
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port size[7]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port size[6]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port size[5]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port size[4]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port size[3]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port size[2]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port size[1]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port size[0]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port clk
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port verify[1]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port verify[0]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port signal[3]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port signal[2]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port signal[1]
WARNING: [Synth 8-3331] design ScriptLoadingMode has unconnected port signal[0]
WARNING: [Synth 8-3331] design FeedbackSignal has unconnected port clk
WARNING: [Synth 8-3331] design FeedbackSignal has unconnected port script_mode
WARNING: [Synth 8-3331] design FeedbackSignal has unconnected port dataOut_bits[7]
WARNING: [Synth 8-3331] design FeedbackSignal has unconnected port dataOut_bits[6]
WARNING: [Synth 8-3331] design FeedbackSignal has unconnected port dataOut_bits[5]
WARNING: [Synth 8-3331] design FeedbackSignal has unconnected port dataOut_bits[4]
WARNING: [Synth 8-3331] design FeedbackSignal has unconnected port dataOut_bits[3]
WARNING: [Synth 8-3331] design FeedbackSignal has unconnected port dataOut_bits[2]
WARNING: [Synth 8-3331] design FeedbackSignal has unconnected port dataOut_bits[1]
WARNING: [Synth 8-3331] design FeedbackSignal has unconnected port dataOut_bits[0]
<<<<<<< HEAD
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[7]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[6]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[5]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[4]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[3]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[2]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[1]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 393.266 ; gain = 152.227
=======
WARNING: [Synth 8-3331] design GetInfo has unconnected port clk
WARNING: [Synth 8-3331] design GetInfo has unconnected port dataOut_ready
WARNING: [Synth 8-3331] design Output has unconnected port dataIn_ready
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[7]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[6]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[5]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[4]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[3]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[2]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[1]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[0]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_valid
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 393.250 ; gain = 152.871
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
<<<<<<< HEAD
WARNING: [Synth 8-3295] tying undriven pin scriptMode:dataOut_ready to constant 0 [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:98]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 393.266 ; gain = 152.227
=======
WARNING: [Synth 8-3295] tying undriven pin script_mem_module:pc[7] to constant 0 [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:96]
WARNING: [Synth 8-3295] tying undriven pin script_mem_module:pc[6] to constant 0 [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:96]
WARNING: [Synth 8-3295] tying undriven pin script_mem_module:pc[5] to constant 0 [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:96]
WARNING: [Synth 8-3295] tying undriven pin script_mem_module:pc[4] to constant 0 [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:96]
WARNING: [Synth 8-3295] tying undriven pin script_mem_module:pc[3] to constant 0 [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:96]
WARNING: [Synth 8-3295] tying undriven pin script_mem_module:pc[2] to constant 0 [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:96]
WARNING: [Synth 8-3295] tying undriven pin script_mem_module:pc[1] to constant 0 [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:96]
WARNING: [Synth 8-3295] tying undriven pin script_mem_module:pc[0] to constant 0 [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:96]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 393.250 ; gain = 152.871
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
<<<<<<< HEAD
Parsing XDC File [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1/.Xil/Vivado-28684-DeLiAssistant/dcp1/inst_ram_in_context.xdc] for cell 'script_mem_module/ram_module'
Finished Parsing XDC File [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1/.Xil/Vivado-28684-DeLiAssistant/dcp1/inst_ram_in_context.xdc] for cell 'script_mem_module/ram_module'
=======
Parsing XDC File [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1/.Xil/Vivado-1772-DeLiAssistant/dcp1/inst_ram_in_context.xdc] for cell 'script_mem_module/ram_module'
Finished Parsing XDC File [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1/.Xil/Vivado-1772-DeLiAssistant/dcp1/inst_ram_in_context.xdc] for cell 'script_mem_module/ram_module'
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
Parsing XDC File [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DemoTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DemoTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

<<<<<<< HEAD
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 722.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 722.047 ; gain = 481.008
=======
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 720.082 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 720.082 ; gain = 479.703
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 722.047 ; gain = 481.008
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 720.082 ; gain = 479.703
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for script_mem_module/ram_module. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 722.047 ; gain = 481.008
=======
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 720.082 ; gain = 479.703
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "uart_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
<<<<<<< HEAD
INFO: [Synth 8-5544] ROM "pc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "movement" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "moveCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element watingCounter_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:148]
=======
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
INFO: [Synth 8-5544] ROM "script_size" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element script_cnt_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v:36]
INFO: [Synth 8-5544] ROM "spacing" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element spacing_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:59]
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'dataIn_bits_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'n_state_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
<<<<<<< HEAD
WARNING: [Synth 8-327] inferring latch for variable 'pc_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'pc_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'place_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'movement_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'func_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'op_code_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'i_sign_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'i_num_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'moveCounter_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'start_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:99]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 722.047 ; gain = 481.008
=======
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 720.082 ; gain = 479.703
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
<<<<<<< HEAD
	   2 Input      8 Bit       Adders := 4     
=======
	   2 Input      8 Bit       Adders := 2     
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 4     
<<<<<<< HEAD
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 16    
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 4     
=======
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_frequency_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Output 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module FeedbackSignal 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ScriptLoadingMode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
<<<<<<< HEAD
Module ScriptMode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
=======
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
Module ScriptMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module UARTTransmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module UARTReceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
<<<<<<< HEAD
WARNING: [Synth 8-6014] Unused sequential element watingCounter_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:148]
=======
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
INFO: [Synth 8-5546] ROM "clock/uart_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clock/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock/slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element script_mem_module/script_cnt_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v:36]
WARNING: [Synth 8-6014] Unused sequential element uart_module/rx/spacing_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:59]
WARNING: [Synth 8-6014] Unused sequential element uart_module/clkCnt_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:143]
<<<<<<< HEAD
WARNING: [Synth 8-3331] design Output has unconnected port dataIn_ready
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[7]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[6]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[5]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[4]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[3]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[2]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[1]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_bits[0]
WARNING: [Synth 8-3331] design Output has unconnected port dataOut_valid
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[7]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[6]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[5]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[4]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[3]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[2]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[1]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[0]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[7]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[6]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[5]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[4]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[3]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[2]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[1]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_module/tx/data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\func/n_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scriptMode/out/n_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[19]' (LD) to 'scriptMode/moveCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[18]' (LD) to 'scriptMode/moveCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[17]' (LD) to 'scriptMode/moveCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[23]' (LD) to 'scriptMode/moveCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[22]' (LD) to 'scriptMode/moveCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[21]' (LD) to 'scriptMode/moveCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[20]' (LD) to 'scriptMode/moveCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[29]' (LD) to 'scriptMode/moveCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[28]' (LD) to 'scriptMode/moveCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[31]' (LD) to 'scriptMode/moveCounter_reg[30]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[30]' (LD) to 'scriptMode/moveCounter_reg[27]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[25]' (LD) to 'scriptMode/moveCounter_reg[27]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[24]' (LD) to 'scriptMode/moveCounter_reg[27]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[27]' (LD) to 'scriptMode/moveCounter_reg[26]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[26]' (LD) to 'scriptMode/moveCounter_reg[16]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[4]' (LD) to 'scriptMode/moveCounter_reg[16]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[2]' (LD) to 'scriptMode/moveCounter_reg[16]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[3]' (LD) to 'scriptMode/moveCounter_reg[16]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[8]' (LD) to 'scriptMode/moveCounter_reg[16]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[7]' (LD) to 'scriptMode/moveCounter_reg[16]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[6]' (LD) to 'scriptMode/moveCounter_reg[16]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[5]' (LD) to 'scriptMode/moveCounter_reg[16]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[14]' (LD) to 'scriptMode/moveCounter_reg[16]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[13]' (LD) to 'scriptMode/moveCounter_reg[16]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[16]' (LD) to 'scriptMode/moveCounter_reg[15]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[15]' (LD) to 'scriptMode/moveCounter_reg[12]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[10]' (LD) to 'scriptMode/moveCounter_reg[12]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[9]' (LD) to 'scriptMode/moveCounter_reg[12]'
INFO: [Synth 8-3886] merging instance 'scriptMode/moveCounter_reg[12]' (LD) to 'scriptMode/moveCounter_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scriptMode/moveCounter_reg[11] )
INFO: [Synth 8-3886] merging instance 'func/state_reg[2]' (FDC) to 'scriptMode/out/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_module/tx/data_reg[6]' (FDE) to 'uart_module/tx/data_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_module/tx/data_reg[5] )
INFO: [Synth 8-3886] merging instance 'uart_module/tx/data_reg[5]' (FDE) to 'uart_module/tx/data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_module/tx/data_reg[4] )
INFO: [Synth 8-3886] merging instance 'uart_module/tx/data_reg[4]' (FDE) to 'uart_module/tx/data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_module/tx/data_reg[3] )
INFO: [Synth 8-3886] merging instance 'uart_module/tx/data_reg[3]' (FDE) to 'uart_module/tx/data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_module/tx/data_reg[2] )
INFO: [Synth 8-3886] merging instance 'uart_module/tx/data_reg[2]' (FDE) to 'uart_module/tx/data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_module/tx/data_reg[1] )
WARNING: [Synth 8-3332] Sequential element (func/dataIn_bits_reg[7]) is unused and will be removed from module DemoTop.
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[7] with 1st driver pin 'func/dataIn_bits_reg[7]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[7] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataIn_bits[7] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
WARNING: [Synth 8-3332] Sequential element (func/dataIn_bits_reg[6]) is unused and will be removed from module DemoTop.
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[6] with 1st driver pin 'func/dataIn_bits_reg[6]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[6] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataIn_bits[6] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
WARNING: [Synth 8-3332] Sequential element (func/dataIn_bits_reg[5]) is unused and will be removed from module DemoTop.
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[5] with 1st driver pin 'func/dataIn_bits_reg[5]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[5] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataIn_bits[5] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
WARNING: [Synth 8-3332] Sequential element (func/dataIn_bits_reg[4]) is unused and will be removed from module DemoTop.
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[4] with 1st driver pin 'func/dataIn_bits_reg[4]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[4] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataIn_bits[4] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
WARNING: [Synth 8-3332] Sequential element (func/dataIn_bits_reg[3]) is unused and will be removed from module DemoTop.
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[3] with 1st driver pin 'func/dataIn_bits_reg[3]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[3] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataIn_bits[3] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
WARNING: [Synth 8-3332] Sequential element (func/dataIn_bits_reg[2]) is unused and will be removed from module DemoTop.
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[2] with 1st driver pin 'func/dataIn_bits_reg[2]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[2] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataIn_bits[2] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
WARNING: [Synth 8-3332] Sequential element (func/dataIn_bits_reg[1]) is unused and will be removed from module DemoTop.
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[1] with 1st driver pin 'func/dataIn_bits_reg[1]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[1] with 2nd driver pin 'GND' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-5559] multi-driven net dataIn_bits[1] is connected to constant driver, other driver is ignored [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
WARNING: [Synth 8-3332] Sequential element (func/n_state_reg[2]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/out/dataIn_bits_reg[7]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/out/dataIn_bits_reg[6]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/out/dataIn_bits_reg[5]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/out/dataIn_bits_reg[4]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/out/dataIn_bits_reg[3]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/out/dataIn_bits_reg[2]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/out/dataIn_bits_reg[1]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/out/n_state_reg[2]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/moveCounter_reg[11]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (uart_module/tx/data_reg[1]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/out/state_reg[2]) is unused and will be removed from module DemoTop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 722.047 ; gain = 481.008
=======
WARNING: [Synth 8-3917] design DemoTop has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design DemoTop has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design DemoTop has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design DemoTop has port led[4] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\func/n_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\receiver/scriptLoadingMode/led2_reg[0] )
WARNING: [Synth 8-3332] Sequential element (func/n_state_reg[2]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (func/state_reg[2]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (receiver/scriptLoadingMode/led2_reg[0]) is unused and will be removed from module DemoTop.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\func/dataIn_bits_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_module/tx/data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (func/dataIn_bits_reg[7]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (uart_module/tx/data_reg[7]) is unused and will be removed from module DemoTop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 720.082 ; gain = 479.703
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 722.047 ; gain = 481.008
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 720.082 ; gain = 479.703
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 722.082 ; gain = 481.043
=======
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 720.082 ; gain = 479.703
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 742.727 ; gain = 501.688
=======
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 739.602 ; gain = 499.223
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 742.727 ; gain = 501.688
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[0] with 1st driver pin 'scriptMode/out/dataIn_bits_reg[0]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net dataIn_bits[0] with 2nd driver pin 'func/dataIn_bits_reg[0]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v:47]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[7] with 1st driver pin 'receiver/scriptLoadingMode/led2_reg[7]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:93]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[7] with 2nd driver pin 'receiver/feedbackSignal/led_reg[7]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[6] with 1st driver pin 'receiver/scriptLoadingMode/led2_reg[6]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:93]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[6] with 2nd driver pin 'receiver/feedbackSignal/led_reg[6]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[5] with 1st driver pin 'receiver/scriptLoadingMode/led2_reg[5]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:93]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[5] with 2nd driver pin 'receiver/feedbackSignal/led_reg[5]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[4] with 1st driver pin 'receiver/scriptLoadingMode/led2_reg[4]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:93]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[4] with 2nd driver pin 'receiver/feedbackSignal/led_reg[4]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[3] with 1st driver pin 'receiver/feedbackSignal/led_reg[3]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[3] with 2nd driver pin 'receiver/scriptLoadingMode/led2_reg[3]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:93]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[2] with 1st driver pin 'receiver/feedbackSignal/led_reg[2]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[2] with 2nd driver pin 'receiver/scriptLoadingMode/led2_reg[2]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:93]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[1] with 1st driver pin 'receiver/feedbackSignal/led_reg[1]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[1] with 2nd driver pin 'receiver/scriptLoadingMode/led2_reg[1]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:93]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[0] with 1st driver pin 'receiver/feedbackSignal/led_reg[0]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:70]
CRITICAL WARNING: [Synth 8-3352] multi-driven net led_OBUF[0] with 2nd driver pin 'receiver/scriptLoadingMode/led2_reg[0]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v:93]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[7] with 1st driver pin 'scriptMode/pc_reg[7]__2/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[7] with 2nd driver pin 'scriptMode/pc_reg[7]__1/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[7] with 3rd driver pin 'scriptMode/pc_reg[7]__0/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:149]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[7] with 4th driver pin 'scriptMode/pc_reg[7]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:160]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[6] with 1st driver pin 'scriptMode/pc_reg[6]__2/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[6] with 2nd driver pin 'scriptMode/pc_reg[6]__1/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[6] with 3rd driver pin 'scriptMode/pc_reg[6]__0/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:149]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[6] with 4th driver pin 'scriptMode/pc_reg[6]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:160]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[5] with 1st driver pin 'scriptMode/pc_reg[5]__2/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[5] with 2nd driver pin 'scriptMode/pc_reg[5]__1/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[5] with 3rd driver pin 'scriptMode/pc_reg[5]__0/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:149]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[5] with 4th driver pin 'scriptMode/pc_reg[5]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:160]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[4] with 1st driver pin 'scriptMode/pc_reg[4]__2/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[4] with 2nd driver pin 'scriptMode/pc_reg[4]__1/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[4] with 3rd driver pin 'scriptMode/pc_reg[4]__0/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:149]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[4] with 4th driver pin 'scriptMode/pc_reg[4]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:160]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[3] with 1st driver pin 'scriptMode/pc_reg[3]__2/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[3] with 2nd driver pin 'scriptMode/pc_reg[3]__1/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[3] with 3rd driver pin 'scriptMode/pc_reg[3]__0/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:149]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[3] with 4th driver pin 'scriptMode/pc_reg[3]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:160]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[2] with 1st driver pin 'scriptMode/pc_reg[2]__2/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[2] with 2nd driver pin 'scriptMode/pc_reg[2]__1/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[2] with 3rd driver pin 'scriptMode/pc_reg[2]__0/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:149]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[2] with 4th driver pin 'scriptMode/pc_reg[2]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:160]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[1] with 1st driver pin 'scriptMode/pc_reg[1]__2/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[1] with 2nd driver pin 'scriptMode/pc_reg[1]__1/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[1] with 3rd driver pin 'scriptMode/pc_reg[1]__0/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:149]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[1] with 4th driver pin 'scriptMode/pc_reg[1]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:160]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[0] with 1st driver pin 'scriptMode/pc_reg[0]__2/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:90]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[0] with 2nd driver pin 'scriptMode/pc_reg[0]__1/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:117]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[0] with 3rd driver pin 'scriptMode/pc_reg[0]__0/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:149]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pc[0] with 4th driver pin 'scriptMode/pc_reg[0]/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:160]
CRITICAL WARNING: [Synth 8-3352] multi-driven net scriptMode/io with 1st driver pin 'scriptMode/io_reg__0/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:69]
CRITICAL WARNING: [Synth 8-3352] multi-driven net scriptMode/io with 2nd driver pin 'scriptMode/io_reg/Q' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMode.v:72]
=======
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 739.602 ; gain = 499.223
---------------------------------------------------------------------------------
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
<<<<<<< HEAD
|1     |multi_driven_nets |      0|       18|Failed |Multi driven nets |
=======
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 742.727 ; gain = 501.688
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 739.602 ; gain = 499.223
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 742.727 ; gain = 501.688
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 739.602 ; gain = 499.223
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 742.727 ; gain = 501.688
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 739.602 ; gain = 499.223
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 742.727 ; gain = 501.688
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 739.602 ; gain = 499.223
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 742.727 ; gain = 501.688
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 739.602 ; gain = 499.223
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |inst_ram |     1|
<<<<<<< HEAD
|2     |BUFG     |     3|
|3     |CARRY4   |    26|
|4     |LUT1     |     9|
|5     |LUT2     |    56|
|6     |LUT3     |    21|
|7     |LUT4     |    48|
|8     |LUT5     |    26|
|9     |LUT6     |    23|
|10    |FDCE     |     2|
|11    |FDPE     |     2|
|12    |FDRE     |   188|
|13    |LD       |    55|
|14    |IBUF     |    16|
|15    |OBUF     |     9|
|16    |OBUFT    |     8|
=======
|2     |BUFG     |     2|
|3     |CARRY4   |    13|
|4     |LUT1     |     5|
|5     |LUT2     |    18|
|6     |LUT3     |    11|
|7     |LUT4     |    39|
|8     |LUT5     |    19|
|9     |LUT6     |    13|
|10    |FDCE     |     1|
|11    |FDPE     |     1|
|12    |FDRE     |   123|
|13    |LD       |     9|
|14    |IBUF     |    16|
|15    |OBUF     |    17|
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
+------+---------+------+

Report Instance Areas: 
+------+----------------------+------------------------+------+
|      |Instance              |Module                  |Cells |
+------+----------------------+------------------------+------+
<<<<<<< HEAD
|1     |top                   |                        |   508|
|2     |  clock               |clock_frequency_divider |    81|
|3     |  func                |Output                  |    13|
|4     |  receiver            |Receiver                |    16|
|5     |    feedbackSignal    |FeedbackSignal          |     8|
|6     |    scriptLoadingMode |ScriptLoadingMode       |     8|
|7     |  scriptMode          |ScriptMode              |   227|
|8     |    out               |Output_0                |    12|
|9     |  script_mem_module   |ScriptMem               |    59|
|10    |  uart_module         |UART                    |    76|
|11    |    rx                |UARTReceiver            |    38|
|12    |    tx                |UARTTransmitter         |    14|
+------+----------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 742.727 ; gain = 501.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 73 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 742.727 ; gain = 172.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 742.727 ; gain = 501.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  LD => LDCE: 39 instances
  LD => LDCE (inverted pins: G): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 134 Warnings, 94 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 742.727 ; gain = 513.219
INFO: [Common 17-1381] The checkpoint 'D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1/DemoTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DemoTop_utilization_synth.rpt -pb DemoTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 742.727 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 22:19:55 2023...
=======
|1     |top                   |                        |   303|
|2     |  clock               |clock_frequency_divider |    81|
|3     |  func                |Output                  |    28|
|4     |  receiver            |Receiver                |    12|
|5     |    feedbackSignal    |FeedbackSignal          |     5|
|6     |    scriptLoadingMode |ScriptLoadingMode       |     7|
|7     |  script_mem_module   |ScriptMem               |    61|
|8     |  uart_module         |UART                    |    86|
|9     |    rx                |UARTReceiver            |    39|
|10    |    tx                |UARTTransmitter         |    25|
+------+----------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 739.602 ; gain = 499.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 739.602 ; gain = 172.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 739.602 ; gain = 499.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 739.602 ; gain = 509.523
INFO: [Common 17-1381] The checkpoint 'D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DLProject/HDL_Framework/GenshinKitchen.runs/synth_1/DemoTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DemoTop_utilization_synth.rpt -pb DemoTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 739.602 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 21:39:05 2023...
>>>>>>> 7883f3c976f5e1c7f15fe78ff5a44eab828b8248
