<dec f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='727' type='737'/>
<doc f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='726'>// Vector float/double to signed/unsigned integer with truncation.</doc>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='6999' c='_ZN12_GLOBAL__N_111X86FastISel10fastEmit_rEN4llvm3MVTES2_jjb'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='217385' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='217385' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='996' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel17PreprocessISelDAGEv'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='21166' u='r' c='_ZNK4llvm17X86TargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='21296' u='r' c='_ZNK4llvm17X86TargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='30441' u='r' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='30504' u='r' c='_ZNK4llvm17X86TargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31268' c='_ZNK4llvm17X86TargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='34489' c='_ZNK4llvm17X86TargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='50351' c='_ZNK4llvm17X86TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
