char_fifo.v,verilog,xil_defaultlib,../../../../project_3.srcs/sources_1/ip/char_fifo/sim/char_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
