synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Mon Oct 05 12:16:04 2020


Command Line:  synthesis -f QSS013_impl1_lattice.synproj -gui -msgset C:/Users/user/Desktop/QSS013/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-2000HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-2000HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = qss013_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/user/Desktop/QSS013 (searchpath added)
-p D:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/user/Desktop/QSS013/impl1 (searchpath added)
-p C:/Users/user/Desktop/QSS013 (searchpath added)
Verilog design file = C:/Users/user/Desktop/QSS013/qss013.v
Verilog design file = C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/rstn_gen.v
Verilog design file = C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ltc1865_controller.v
Verilog design file = C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ft232h_asynFIFO_w.v
Verilog design file = C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ft232h_asynFIFO_r5bytes.v
Verilog design file = C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/integrator_seq.v
Verilog design file = C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/SPI_Master.v
Verilog design file = C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/SPI_Master_With_Single_CS.v
Verilog design file = C:/Users/user/Documents/GitHub/Quantaser_Lattice/QSS013_Library/ft232h_asynFIFO_r.v
NGD file = QSS013_impl1.ngd
-sdc option: SDC file input is C:/Users/user/Desktop/QSS013/impl1/source/qss013_sdc.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/user/desktop/qss013/qss013.v. VERI-1482
Analyzing Verilog file c:/users/user/documents/github/quantaser_lattice/qss013_library/rstn_gen.v. VERI-1482
Analyzing Verilog file c:/users/user/documents/github/quantaser_lattice/qss013_library/ltc1865_controller.v. VERI-1482
Analyzing Verilog file c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_w.v. VERI-1482
Analyzing Verilog file c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_r5bytes.v. VERI-1482
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_r5bytes.v(30): redeclaration of ansi port read_SM is not allowed. VERI-1372
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_r5bytes.v(32): redeclaration of ansi port byte_cmd is not allowed. VERI-1372
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_r5bytes.v(33): redeclaration of ansi port read_done is not allowed. VERI-1372
Analyzing Verilog file c:/users/user/documents/github/quantaser_lattice/qss013_library/integrator_seq.v. VERI-1482
Analyzing Verilog file c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master.v. VERI-1482
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master.v(61): identifier r_Leading_Edge is used before its declaration. VERI-1875
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master.v(62): identifier r_Trailing_Edge is used before its declaration. VERI-1875
Analyzing Verilog file c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master_with_single_cs.v. VERI-1482
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master_with_single_cs.v(78): redeclaration of ansi port w_Master_Ready is not allowed. VERI-1372
Analyzing Verilog file c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_r.v. VERI-1482
Analyzing Verilog file D:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): qss013_top
INFO - synthesis: c:/users/user/desktop/qss013/qss013.v(1): compiling module qss013_top. VERI-1018
WARNING - synthesis: c:/users/user/desktop/qss013/qss013.v(91): expression size 8 truncated to fit in target size 1. VERI-1209
INFO - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/rstn_gen.v(1): compiling module rstn_gen(RST_CNT=50000000). VERI-1018
INFO - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/ltc1865_controller.v(1): compiling module ltc1865_controller(SPI_NEXT_VALID_NUM=250,SCK_HALF_PERIOD_CLK=2). VERI-1018
INFO - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master_with_single_cs.v(35): compiling module SPI_Master_With_Single_CS(SPI_MODE=3). VERI-1018
INFO - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master.v(33): compiling module SPI_Master(SPI_MODE=3). VERI-1018
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master.v(122): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master.v(128): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master.v(134): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master.v(183): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master.v(221): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master_with_single_cs.v(131): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/spi_master_with_single_cs.v(147): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/ltc1865_controller.v(88): actual bit length 32 differs from formal bit length 2 for port i_TX_Count. VERI-1330
INFO - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_w.v(1): compiling module ft232h_asynFIFO_w. VERI-1018
INFO - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_r5bytes.v(1): compiling module ft232h_asynFIFO_r5bytes. VERI-1018
INFO - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_r.v(1): compiling module ft232h_asynFIFO_r. VERI-1018
WARNING - synthesis: c:/users/user/desktop/qss013/qss013.v(311): actual bit length 1 differs from formal bit length 8 for port byte_cmd. VERI-1330
WARNING - synthesis: c:/users/user/desktop/qss013/qss013.v(312): actual bit length 1 differs from formal bit length 5 for port read_SM. VERI-1330
INFO - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/integrator_seq.v(1): compiling module integrator_seq. VERI-1018
Loading NGL library 'D:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c2000.nph' in environment: D:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = qss013_top.
WARNING - synthesis: Bit 0 of Register \rst/rst_sm is stuck at Zero
WARNING - synthesis: Bit 1 of Register \rst/rst_sm is stuck at Zero
WARNING - synthesis: Bit 2 of Register \rst/rst_sm is stuck at Zero
WARNING - synthesis: Bit 3 of Register \rst/rst_sm is stuck at One
Removed duplicate sequential element \integrator_2/r_mode(2 bit), because it is equivalent to \integrator_1/r_mode

Removed duplicate sequential element \integrator_3/r_mode(2 bit), because it is equivalent to \integrator_1/r_mode

Removed duplicate sequential element \integrator_4/r_mode(2 bit), because it is equivalent to \integrator_1/r_mode

INFO - synthesis: Extracted state machine for register '\adc1/SPI_module/r_SM_CS' with gray encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (gray encoding)

 00 -> 00

 01 -> 01

 10 -> 11

INFO - synthesis: Extracted state machine for register '\adc2/SPI_module/r_SM_CS' with gray encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (gray encoding)

 00 -> 00

 01 -> 01

 10 -> 11

INFO - synthesis: Extracted state machine for register '\ft232h_r5bytes/read_SM' with one-hot encoding
State machine has 10 reachable states with original encodings of:

 00000 

 00001 

 00010 

 00011 

 00100 

 00101 

 00110 

 00111 

 01000 

 01001 

original encoding -> new encoding (one-hot encoding)

 00000 -> 0000000001

 00001 -> 0000000010

 00010 -> 0000000100

 00011 -> 0000001000

 00100 -> 0000010000

 00101 -> 0000100000

 00110 -> 0001000000

 00111 -> 0010000000

 01000 -> 0100000000

 01001 -> 1000000000




WARNING - synthesis: Bit 0 of Register \adc1/r_tx_byte is stuck at One
WARNING - synthesis: Bit 2 of Register \adc1/r_tx_byte is stuck at Zero
WARNING - synthesis: Bit 3 of Register \adc1/r_tx_byte is stuck at Zero
WARNING - synthesis: Bit 4 of Register \adc1/r_tx_byte is stuck at Zero
WARNING - synthesis: Bit 5 of Register \adc1/r_tx_byte is stuck at Zero
WARNING - synthesis: Bit 6 of Register \adc1/r_tx_byte is stuck at Zero
WARNING - synthesis: Bit 7 of Register \adc1/r_tx_byte is stuck at Zero
WARNING - synthesis: Bit 0 of Register \adc2/r_tx_byte is stuck at One
WARNING - synthesis: Bit 2 of Register \adc2/r_tx_byte is stuck at Zero
WARNING - synthesis: Bit 3 of Register \adc2/r_tx_byte is stuck at Zero
WARNING - synthesis: Bit 4 of Register \adc2/r_tx_byte is stuck at Zero
WARNING - synthesis: Bit 5 of Register \adc2/r_tx_byte is stuck at Zero
WARNING - synthesis: Bit 6 of Register \adc2/r_tx_byte is stuck at Zero
WARNING - synthesis: Bit 7 of Register \adc2/r_tx_byte is stuck at Zero
Removed duplicate sequential element \integrator_2/T1(32 bit), because it is equivalent to \integrator_1/T1

Removed duplicate sequential element \integrator_3/T1(32 bit), because it is equivalent to \integrator_1/T1

Removed duplicate sequential element \integrator_2/T2(32 bit), because it is equivalent to \integrator_1/T2

Removed duplicate sequential element \integrator_2/T3(32 bit), because it is equivalent to \integrator_1/T3

Removed duplicate sequential element \integrator_2/T4(32 bit), because it is equivalent to \integrator_1/T4

Removed duplicate sequential element \integrator_4/T1(32 bit), because it is equivalent to \integrator_1/T1

Removed duplicate sequential element \integrator_3/T2(32 bit), because it is equivalent to \integrator_1/T2

Removed duplicate sequential element \integrator_3/T3(32 bit), because it is equivalent to \integrator_1/T3

Removed duplicate sequential element \integrator_3/T4(32 bit), because it is equivalent to \integrator_1/T4

Removed duplicate sequential element \integrator_4/T2(32 bit), because it is equivalent to \integrator_1/T2

Removed duplicate sequential element \integrator_4/T3(32 bit), because it is equivalent to \integrator_1/T3

Removed duplicate sequential element \integrator_4/T4(32 bit), because it is equivalent to \integrator_1/T4

WARNING - synthesis: Bit 2 of Register \adc1/SPI_module/SPI_Master_Inst/r_TX_Byte is stuck at Zero
WARNING - synthesis: Bit 3 of Register \adc1/SPI_module/SPI_Master_Inst/r_TX_Byte is stuck at Zero
WARNING - synthesis: Bit 4 of Register \adc1/SPI_module/SPI_Master_Inst/r_TX_Byte is stuck at Zero
WARNING - synthesis: Bit 5 of Register \adc1/SPI_module/SPI_Master_Inst/r_TX_Byte is stuck at Zero
WARNING - synthesis: Bit 6 of Register \adc1/SPI_module/SPI_Master_Inst/r_TX_Byte is stuck at Zero
WARNING - synthesis: Bit 7 of Register \adc1/SPI_module/SPI_Master_Inst/r_TX_Byte is stuck at Zero
WARNING - synthesis: Bit 2 of Register \adc2/SPI_module/SPI_Master_Inst/r_TX_Byte is stuck at Zero
WARNING - synthesis: Bit 3 of Register \adc2/SPI_module/SPI_Master_Inst/r_TX_Byte is stuck at Zero
WARNING - synthesis: Bit 4 of Register \adc2/SPI_module/SPI_Master_Inst/r_TX_Byte is stuck at Zero
WARNING - synthesis: Bit 5 of Register \adc2/SPI_module/SPI_Master_Inst/r_TX_Byte is stuck at Zero
WARNING - synthesis: Bit 6 of Register \adc2/SPI_module/SPI_Master_Inst/r_TX_Byte is stuck at Zero
WARNING - synthesis: Bit 7 of Register \adc2/SPI_module/SPI_Master_Inst/r_TX_Byte is stuck at Zero
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_w.v(85): Latch \ft232h_w/next_state_5__I_0_i5 input is stuck at Zero

WARNING - synthesis: Bit 0 of Register \ft232h_w/curent_state is stuck at Zero
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_r.v(55): Latch \ft232h_r5bytes/ft232h_r/next_state_5__I_0_i3 input is stuck at Zero

WARNING - synthesis: Bit 0 of Register \ft232h_r5bytes/ft232h_r/curent_state is stuck at Zero
WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_r.v(55): Transparent Latch \ft232h_r5bytes/ft232h_r/next_state_5__I_0_i1 gate is stuck at One

WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/ft232h_asynfifo_r.v(55): Transparent Latch \ft232h_r5bytes/ft232h_r/next_state_5__I_0_i2 gate is stuck at One

WARNING - synthesis: c:/users/user/documents/github/quantaser_lattice/qss013_library/integrator_seq.v(186): Register \integrator_4/seq_SM__i4 is stuck at Zero. VDB-5013
GSR instance connected to net rst_n.
Writing LPF file QSS013_impl1.lpf.
Results of NGD DRC are available in qss013_top_drc.log.
Loading NGL library 'D:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file QSS013_impl1.ngd.

################### Begin Area Report (qss013_top)######################
Number of register bits => 965 of 2352 (41 % )
BB => 8
CCU2D => 561
FD1P3AX => 213
FD1P3AY => 9
FD1P3IX => 583
FD1P3JX => 39
FD1S1I => 4
FD1S3AX => 42
FD1S3AY => 15
FD1S3IX => 55
FD1S3JX => 5
GSR => 1
IB => 5
LUT4 => 629
OB => 22
PFUMX => 28
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 961
  Net : ft232h_w/next_state_5__N_840, loads : 4
Clock Enable Nets
Number of Clock Enables: 109
Top 10 highest fanout Clock Enables:
  Net : clk_c_enable_761, loads : 32
  Net : integrator_2/clk_c_enable_721, loads : 32
  Net : clk_c_enable_798, loads : 32
  Net : clk_c_enable_754, loads : 32
  Net : integrator_4/clk_c_enable_666, loads : 32
  Net : clk_c_enable_537, loads : 32
  Net : integrator_4/clk_c_enable_707, loads : 32
  Net : integrator_2/clk_c_enable_789, loads : 32
  Net : integrator_3/clk_c_enable_806, loads : 32
  Net : integrator_2/clk_c_enable_779, loads : 32
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : ft232h_r5bytes/n18885, loads : 108
  Net : integrator_1/clk_c_enable_679, loads : 64
  Net : adc2/clk_c_enable_493, loads : 52
  Net : adc1/clk_c_enable_528, loads : 52
  Net : rst/n19260, loads : 50
  Net : rst/clk_c_enable_461, loads : 49
  Net : rst/clk_c_enable_451, loads : 49
  Net : ft232h_r5bytes/cmd_0, loads : 38
  Net : adc1/spi_sm_0, loads : 38
  Net : adc2/spi_sm_0, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000          |             |             |
-waveform { 0.000000 10.000000 } -name  |             |             |
clk [ get_ports { clk } ]               |   50.000 MHz|   59.063 MHz|    23  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 93.023  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.734  secs
--------------------------------------------------------------
