$comment
	File created using the following command:
		vcd file LogicStage.msim.vcd -direction
$end
$date
	Wed Apr 01 12:54:16 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module LogicStage_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 1 # S0 $end
$var reg 1 $ S1 $end
$var wire 1 % G [7] $end
$var wire 1 & G [6] $end
$var wire 1 ' G [5] $end
$var wire 1 ( G [4] $end
$var wire 1 ) G [3] $end
$var wire 1 * G [2] $end
$var wire 1 + G [1] $end
$var wire 1 , G [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 S1~input_o $end
$var wire 1 5 A[7]~input_o $end
$var wire 1 6 B[7]~input_o $end
$var wire 1 7 S0~input_o $end
$var wire 1 8 inst39|inst~0_combout $end
$var wire 1 9 B[6]~input_o $end
$var wire 1 : A[6]~input_o $end
$var wire 1 ; inst38|inst~0_combout $end
$var wire 1 < A[5]~input_o $end
$var wire 1 = B[5]~input_o $end
$var wire 1 > inst37|inst~0_combout $end
$var wire 1 ? B[4]~input_o $end
$var wire 1 @ A[4]~input_o $end
$var wire 1 A inst36|inst~0_combout $end
$var wire 1 B A[3]~input_o $end
$var wire 1 C B[3]~input_o $end
$var wire 1 D inst35|inst~0_combout $end
$var wire 1 E A[2]~input_o $end
$var wire 1 F B[2]~input_o $end
$var wire 1 G inst34|inst~0_combout $end
$var wire 1 H A[1]~input_o $end
$var wire 1 I B[1]~input_o $end
$var wire 1 J inst33|inst~0_combout $end
$var wire 1 K B[0]~input_o $end
$var wire 1 L A[0]~input_o $end
$var wire 1 M inst1|inst~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010 !
b11110000 "
0#
0$
0,
0+
0*
0)
0(
1'
0&
1%
0-
1.
x/
10
11
12
03
04
15
16
07
18
19
0:
0;
1<
1=
1>
1?
0@
0A
1B
0C
0D
0E
0F
0G
1H
0I
0J
0K
0L
0M
$end
#100000
1#
17
1J
1D
1A
1;
1&
1(
1)
1+
#200000
1$
0#
14
07
0>
08
0%
0'
#300000
1#
17
1M
0J
1G
0D
0)
1*
0+
1,
#400000
0$
0#
04
07
0M
0G
0A
1>
0;
18
1%
0&
1'
0(
0*
0,
#500000
