{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697643291285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697643291286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 10:34:51 2023 " "Processing started: Wed Oct 18 10:34:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697643291286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697643291286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697643291286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697643291553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697643291553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/debouncer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697643298903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697643298903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/d_latch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697643298904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697643298904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/d_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697643298906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697643298906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.sv 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "sr_latch.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/sr_latch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697643298907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697643298907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "t_ff.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/t_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697643298909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697643298909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jk_ff " "Found entity 1: jk_ff" {  } { { "jk_ff.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/jk_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697643298910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697643298910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/Lab4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697643298912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697643298912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697643298935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:module1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:module1\"" {  } { { "Lab4.sv" "module1" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/Lab4.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697643298942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff t_ff:module4 " "Elaborating entity \"t_ff\" for hierarchy \"t_ff:module4\"" {  } { { "Lab4.sv" "module4" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/Lab4.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697643298944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff t_ff:module4\|d_ff:module1 " "Elaborating entity \"d_ff\" for hierarchy \"t_ff:module4\|d_ff:module1\"" {  } { { "t_ff.sv" "module1" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/t_ff.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697643298950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch t_ff:module4\|d_ff:module1\|d_latch:primary " "Elaborating entity \"d_latch\" for hierarchy \"t_ff:module4\|d_ff:module1\|d_latch:primary\"" {  } { { "d_ff.sv" "primary" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/d_ff.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697643298951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_latch t_ff:module4\|d_ff:module1\|d_latch:primary\|sr_latch:latch " "Elaborating entity \"sr_latch\" for hierarchy \"t_ff:module4\|d_ff:module1\|d_latch:primary\|sr_latch:latch\"" {  } { { "d_latch.sv" "latch" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/d_latch.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697643298952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697643299268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697643299593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697643299593 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "k " "No output dependent on input pin \"k\"" {  } { { "Lab4.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab4/Lab4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697643299623 "|Lab4|k"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697643299623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697643299623 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697643299623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697643299623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697643299623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697643299638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 10:34:59 2023 " "Processing ended: Wed Oct 18 10:34:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697643299638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697643299638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697643299638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697643299638 ""}
