vendor_name = ModelSim
source_file = 1, D:/Quartus/ProjetoFinal/ULA_control/ULA_Control.vhd
source_file = 1, D:/Quartus/ProjetoFinal/Final_Project/memData.vhd
source_file = 1, D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd
source_file = 1, D:/Quartus/ProjetoFinal/PC/PC.vhd
source_file = 1, D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd
source_file = 1, D:/Quartus/ProjetoFinal/control/Control.vhd
source_file = 1, D:/Quartus/ProjetoFinal/Adder/Adder.vhd
source_file = 1, D:/Quartus/ProjetoFinal/xregs/xregs.vhd
source_file = 1, D:/Quartus/ProjetoFinal/xregs/reg_pkg.vhd
source_file = 1, D:/Quartus/ProjetoFinal/ula/ula.vhd
source_file = 1, D:/Quartus/ProjetoFinal/ula/rv_pkg.vhd
source_file = 1, D:/Quartus/ProjetoFinal/genImm32/genImm32.vhd
source_file = 1, D:/Quartus/ProjetoFinal/Final_Project/processor.vhd
source_file = 1, D:/Quartus/ProjetoFinal/Final_Project/db/processor.cbx.xml
source_file = 1, d:/quartus/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = processor
instance = comp, \masterClock~input\, masterClock~input, processor, 1
instance = comp, \flipflopClock~input\, flipflopClock~input, processor, 1
