# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"baud_controller_tb_time_synth.v" \
"../../../../../project_2.srcs/sources_1/new/baud_controller.v" \
"../../../../../project_2.srcs/sim_1/new/baud_controller_tb.v" \

# Do not sort compile order
nosort
