@INPROCEEDINGS{PLIM20,
    author={S. Roozkhosh, R. Mancuso},
    booktitle={26th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2020)},
    title={The Potential of Programmable Logic in the Middle: Cache Bleaching},
    year={2020},
    address = {Sydney, Australia},
    type={conference},
    month={April},
    durl={files/papers/PLIM_rtas20.pdf},
}

@techreport{Xilinx-MPSoC,
    author    = {Xilinx},
    title     = "Zynq UltraScale+ MPSoC - All Programmable Heterogeneous MPSoC",
    year      = "2016",
    url       = "https://www.xilinx.com/products/silicon-devices/soc/zynq-ultrascale-mpsoc.html"
}

@techreport{Xilinx-ILA,
    author    = {Xilinx},
    title     = "Integrated Logic Analyzer v6.2 LogiCORE IP Product Guide",
    year      = "2016",
    url       = "https://www.xilinx.com/support/documentation/ip_documentation/ila/v6_2/pg172-ila.pdf"
}

@techreport{Xilinx-ULTRASCALE-TRM,
    author    = {Xilinx},
    title     = "Zynq UltraScale+ Device Technical Reference Manual",
    year      = "2019",
    url       = "https://www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf"
}

@techreport{ARM-cortex-A53,
    author    = {ARM},
    title     = "ARM Cortex-A53 MPCore Processor Technical Reference Manual",
    year      = "2014",
    url       = "http://infocenter.arm.com/help/topic/com.arm.doc.ddi0500d/DDI0500D_cortex_a53_r0p2_trm.pdf"
}

@techreport{ARM-AXI,
    author    = {ARM},
    title     = "AMBA AXI and ACE Protocol Specification",
    year      = "2019",
    url       = "https://static.docs.arm.com/ihi0022/g/IHI0022G_amba_axi_protocol_spec.pdf"
}

@INPROCEEDINGS{SD-VBS,
    author={S. K. {Venkata} and I. {Ahn} and D. {Jeon} and A. {Gupta} and C. {Louie} and S. {Garcia} and S. {Belongie} and M. B. {Taylor}},
    booktitle={2009 IEEE International Symposium on Workload Characterization (IISWC)},
    title={SD-VBS: The San Diego Vision Benchmark Suite},
    year={2009},
    volume={},
    number={},
    pages={55-64},
}

@article{Farshchi2020BRUBR,
  title={BRU: Bandwidth Regulation Unit for Real-Time Multicore Processors},
  author={F. Farshchi and Qijing Huang and H. Yun},
  journal={2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)},
  year={2020},
  pages={364-375}
}


@inproceedings{gupta2010hardware,
  title={A hardware scheduler for real time multiprocessor system on chip},
  author={Gupta, Nikhil and Mandal, Suman K and Malave, Javier and Mandal, Ayan and Mahapatra, Rabi N},
  booktitle={2010 23rd International Conference on VLSI Design},
  pages={264--269},
  year={2010},
  organization={IEEE}
}

@inproceedings{cho2005scheduler,
  title={Scheduler implementation in MP SoC design},
  author={Cho, Youngchul and Yoo, Sungjoo and Choi, Kiyoung and Zergainoh, Nacer-Eddine and Jerraya, Ahmed Amine},
  booktitle={Proceedings of the 2005 Asia and South Pacific Design Automation Conference},
  pages={151--156},
  year={2005}
}

@article{tang2014hardware,
  title={A hardware scheduler based on task queues for FPGA-based embedded real-time systems},
  author={Tang, Yi and Bergmann, Neil W},
  journal={IEEE Transactions on Computers},
  volume={64},
  number={5},
  pages={1254--1267},
  year={2014},
  publisher={IEEE}
}

@article{usui2016dash,
  title={DASH: Deadline-aware high-performance memory scheduler for heterogeneous systems with hardware accelerators},
  author={Usui, Hiroyuki and Subramanian, Lavanya and Chang, Kevin Kai-Wei and Mutlu, Onur},
  journal={ACM Transactions on Architecture and Code Optimization (TACO)},
  volume={12},
  number={4},
  pages={1--28},
  year={2016},
  publisher={ACM New York, NY, USA}
}

@inproceedings{ferri2011soc,
  title={SoC-TM: integrated HW/SW support for transactional memory programming on embedded MPSoCs},
  author={Ferri, Cesare and Marongiu, Andrea and Lipton, Benjamin and Bahar, R Iris and Moreshet, Tali and Benini, Luca and Herlihy, Maurice},
  booktitle={Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis},
  pages={39--48},
  year={2011}
}

@article{assayad2010scheduler,
  title={A scheduler synthesis methodology for joint SW/HW design exploration of SoC},
  author={Assayad, Ismail and Yovine, Sergio},
  journal={Design Automation for Embedded Systems},
  volume={14},
  number={2},
  pages={75--103},
  year={2010},
  publisher={Springer}
}

 @inproceedings{morton2004hardware,
  title={A hardware/software kernel for system on chip designs},
  author={Morton, Andrew and Loucks, Wayne M},
  booktitle={Proceedings of the 2004 ACM symposium on Applied computing},
  pages={869--875},
  year={2004}
}

@inproceedings{kuacharoen2003configurable,
  title={A Configurable Hardware Scheduler for Real-Time Systems.},
  author={Kuacharoen, Pramote and Shalan, Mohamed and Mooney, Vincent John},
  booktitle={Engineering of Reconfigurable Systems and Algorithms},
  pages={95--101},
  year={2003},
  organization={Citeseer}
}

@article{zagan2017cpu,
  title={CPU Architecture Based on Static Hardware Scheduler Engine and Multiple Pipeline Registers},
  author={Zagan, Ionel and Gaitan, Vasile Gheorghita},
  journal={International Journal of Electrical and Computer Engineering},
  volume={11},
  number={9},
  pages={988--992},
  year={2017}
}

@inproceedings{akesson2007predator,
  title={Predator: a predictable SDRAM memory controller},
  author={Akesson, Benny and Goossens, Kees and Ringhofer, Markus},
  booktitle={Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis},
  pages={251--256},
  year={2007}
}

@article{akesson2010predictable,
  title={Predictable and composable system-on-chip memory controllers},
  author={Akesson, Benny},
  journal={Feb},
  volume={24},
  pages={1--244},
  year={2010}
}

@article{paolieri2009analyzable,
  title={An analyzable memory controller for hard real-time CMPs},
  author={Paolieri, Marco and Quinones, Eduardo and Cazorla, Francisco J and Valero, Mateo},
  journal={IEEE Embedded Systems Letters},
  volume={1},
  number={4},
  pages={86--90},
  year={2009},
  publisher={IEEE}
}

@article{zhou2016mitts,
  title={MITTS: Memory inter-arrival time traffic shaping},
  author={Zhou, Yanqi and Wentzlaff, David},
  journal={ACM SIGARCH Computer Architecture News},
  volume={44},
  number={3},
  pages={532--544},
  year={2016},
  publisher={ACM New York, NY, USA}
}

@inproceedings{valsan2015medusa,
  title =	 {MEDUSA: A predictable and high-performance DRAM
                  controller for multicore based embedded systems},
  author =	 {Valsan, Prathap Kumar and Yun, Heechul},
  booktitle =	 {2015 IEEE 3rd International Conference on
                  Cyber-Physical Systems, Networks, and Applications},
  pages =	 {86--93},
  year =	 {2015},
  organization = {IEEE}
}

@inproceedings{mutlu2007memory,
  title={Memory performance attacks: Denial of memory service in multi-core systems},
  author={Mutlu, Thomas Moscibroda Onur},
  booktitle={USENIX security},
  year={2007}
}

@inproceedings{moscibroda2008distributed,
  title={Distributed order scheduling and its application to multi-core DRAM controllers},
  author={Moscibroda, Thomas and Mutlu, Onur},
  booktitle={Proceedings of the twenty-seventh ACM symposium on Principles of distributed computing},
  pages={365--374},
  year={2008}
}

@inproceedings{mutlu2007stall,
  title={Stall-time fair memory access scheduling for chip multiprocessors},
  author={Mutlu, Onur and Moscibroda, Thomas},
  booktitle={40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007)},
  pages={146--160},
  year={2007},
  organization={IEEE}
}

@inproceedings{mutlu2008parallelism,
  title =	 {Parallelism-aware batch scheduling: Enhancing both
                  performance and fairness of shared DRAM systems},
  author =	 {Mutlu, Onur and Moscibroda, Thomas},
  booktitle =	 {2008 International Symposium on Computer
                  Architecture},
  pages =	 {63--74},
  year =	 {2008},
  organization = {IEEE}
}

@inproceedings{nesbit2006fair,
  title={Fair queuing memory systems},
  author={Nesbit, Kyle J and Aggarwal, Nidhi and Laudon, James and Smith, James E},
  booktitle={2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06)},
  pages={208--222},
  year={2006},
  organization={IEEE}
}

@inproceedings{rafique2007effective,
  title =	 {Effective management of DRAM bandwidth in multicore
                  processors},
  author =	 {Rafique, Nauman and Lim, Won-Taek and Thottethodi,
                  Mithuna},
  booktitle =	 {16th International Conference on Parallel
                  Architecture and Compilation Techniques (PACT 2007)},
  pages =	 {245--258},
  year =	 {2007},
  organization = {IEEE}
}

@INPROCEEDINGS{lime_2018,
  author =	 {A. K. {Jain} and S. {Lloyd} and M. {Gokhale}},
  booktitle =	 {2018 IEEE 26th Annual International Symposium on
                  Field-Programmable Custom Computing Machines (FCCM)},
  title =	 {Microscope on Memory: MPSoC-Enabled Computer Memory
                  System Assessments},
  year =	 {2018},
  volume =	 {},
  number =	 {},
  pages =	 {173-180},
  doi =		 {10.1109/FCCM.2018.00035}
}

@article{temp_reg_survey,
  author =	 {Maiza, Claire and Rihani, Hamza and Rivas, Juan
                  M. and Goossens, Jo\"{e}l and Altmeyer, Sebastian
                  and Davis, Robert I.},
  title =	 {{A Survey of Timing Verification Techniques for
                  Multi-Core Real-Time Systems}},
  year =	 {2019},
  issue_date =	 {July 2019},
  publisher =	 {Association for Computing Machinery},
  address =	 {New York, NY, USA},
  volume =	 {52},
  number =	 {3},
  issn =	 {0360-0300},
  url =		 {https://doi.org/10.1145/3323212},
  doi =		 {10.1145/3323212},
  journal =	 {ACM Comput. Surv.},
  month =	 jun,
  articleno =	 {56},
  numpages =	 {38},
  keywords =	 {architecture, schedulability analysis, WCET,
                  co-runner interference, timing analysis, multi-core,
                  Real-time systems}
}

