JDF B
// Created by Version 2.0 
PROJECT AssertionAndDecoder
DESIGN assertionanddecoder Normal
DEVKIT M4A5-64/32-10JC
ENTRY Schematic/Verilog HDL
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
