#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 18:59:01 2020
# Process ID: 14276
# Current directory: C:/project_13
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14460 C:\project_13\project_13.xpr
# Log file: C:/project_13/vivado.log
# Journal file: C:/project_13\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/project_13/project_13.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/fenpinqi final'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/”¶”ÓÃŒ/Desktop/SEA-Tutorial/IP_Core/RGB2DVI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 802.398 ; gain = 210.242
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.410 ; gain = 741.590
set_property PROGRAM.FILE {C:/project_13/project_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s15_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/project_13/project_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/project_13/project_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_1 -dir c:/project_13/project_13.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {42.500} CONFIG.CLKOUT1_JITTER {193.154} CONFIG.CLKOUT1_PHASE_ERROR {109.126}] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files c:/project_13/project_13.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_1'...
generate_target all [get_files  c:/project_13/project_13.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_1'...
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files c:/project_13/project_13.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/project_13/project_13.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
launch_runs -jobs 4 clk_wiz_1_synth_1
[Fri Jul 31 19:09:00 2020] Launched clk_wiz_1_synth_1...
Run output will be captured here: C:/project_13/project_13.runs/clk_wiz_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/project_13/project_13.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory C:/project_13/project_13.ip_user_files/sim_scripts -ip_user_files_dir C:/project_13/project_13.ip_user_files -ipstatic_source_dir C:/project_13/project_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/project_13/project_13.cache/compile_simlib/modelsim} {questa=C:/project_13/project_13.cache/compile_simlib/questa} {riviera=C:/project_13/project_13.cache/compile_simlib/riviera} {activehdl=C:/project_13/project_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 31 19:10:25 2020] Launched synth_1...
Run output will be captured here: C:/project_13/project_13.runs/synth_1/runme.log
[Fri Jul 31 19:10:25 2020] Launched impl_1...
Run output will be captured here: C:/project_13/project_13.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {20.000} CONFIG.MMCM_DIVCLK_DIVIDE {7} CONFIG.MMCM_CLKOUT2_DIVIDE {40} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {469.778} CONFIG.CLKOUT3_PHASE_ERROR {479.985}] [get_ips clk_wiz_0]
generate_target all [get_files  C:/project_13/project_13.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/project_13/project_13.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
[Fri Jul 31 19:12:50 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/project_13/project_13.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/project_13/project_13.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/project_13/project_13.ip_user_files/sim_scripts -ip_user_files_dir C:/project_13/project_13.ip_user_files -ipstatic_source_dir C:/project_13/project_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/project_13/project_13.cache/compile_simlib/modelsim} {questa=C:/project_13/project_13.cache/compile_simlib/questa} {riviera=C:/project_13/project_13.cache/compile_simlib/riviera} {activehdl=C:/project_13/project_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/project_13/project_13.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_1 c:/project_13/project_13.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci
INFO: [Project 1-386] Moving file 'c:/project_13/project_13.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci' from fileset 'clk_wiz_1' to fileset 'sources_1'.
file delete -force c:/project_13/project_13.srcs/sources_1/ip/clk_wiz_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 31 19:13:47 2020] Launched synth_1...
Run output will be captured here: C:/project_13/project_13.runs/synth_1/runme.log
[Fri Jul 31 19:13:47 2020] Launched impl_1...
Run output will be captured here: C:/project_13/project_13.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jul 31 19:15:53 2020] Launched synth_1...
Run output will be captured here: C:/project_13/project_13.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Jul 31 19:16:39 2020] Launched impl_1...
Run output will be captured here: C:/project_13/project_13.runs/impl_1/runme.log
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {28400}] [get_ips Wave_Ram]
generate_target all [get_files  C:/project_13/project_13.srcs/sources_1/ip/Wave_Ram/Wave_Ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Wave_Ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Wave_Ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Wave_Ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Wave_Ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Wave_Ram'...
catch { config_ip_cache -export [get_ips -all Wave_Ram] }
export_ip_user_files -of_objects [get_files C:/project_13/project_13.srcs/sources_1/ip/Wave_Ram/Wave_Ram.xci] -no_script -sync -force -quiet
reset_run Wave_Ram_synth_1
launch_runs -jobs 4 Wave_Ram_synth_1
[Fri Jul 31 19:18:48 2020] Launched Wave_Ram_synth_1...
Run output will be captured here: C:/project_13/project_13.runs/Wave_Ram_synth_1/runme.log
export_simulation -of_objects [get_files C:/project_13/project_13.srcs/sources_1/ip/Wave_Ram/Wave_Ram.xci] -directory C:/project_13/project_13.ip_user_files/sim_scripts -ip_user_files_dir C:/project_13/project_13.ip_user_files -ipstatic_source_dir C:/project_13/project_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/project_13/project_13.cache/compile_simlib/modelsim} {questa=C:/project_13/project_13.cache/compile_simlib/questa} {riviera=C:/project_13/project_13.cache/compile_simlib/riviera} {activehdl=C:/project_13/project_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/project_13/project_13.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri Jul 31 19:19:16 2020] Launched Wave_Ram_synth_1, synth_1...
Run output will be captured here:
Wave_Ram_synth_1: C:/project_13/project_13.runs/Wave_Ram_synth_1/runme.log
synth_1: C:/project_13/project_13.runs/synth_1/runme.log
[Fri Jul 31 19:19:16 2020] Launched impl_1...
Run output will be captured here: C:/project_13/project_13.runs/impl_1/runme.log
close_hw
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 31 19:22:33 2020] Launched impl_1...
Run output will be captured here: C:/project_13/project_13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/project_13/project_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s15_0]
current_hw_device [get_hw_devices xc7s15_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s15_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s15_0]
set_property PROGRAM.FILE {C:/project_13/project_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s15_0]
program_hw_devices [get_hw_devices xc7s15_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s15_0] 0]
INFO: [Labtools 27-1434] Device xc7s15 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
