{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 09:57:05 2017 " "Info: Processing started: Mon Sep 25 09:57:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 112 -560 -392 128 "CLK" "" } } } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "59 " "Warning: Found 59 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "divDigital:inst12\|LessThan0~2 " "Info: Detected gated clock \"divDigital:inst12\|LessThan0~2\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|LessThan0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divDigital:inst12\|LessThan1~0 " "Info: Detected gated clock \"divDigital:inst12\|LessThan1~0\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 25 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|LessThan1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[0\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[0\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[1\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[1\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[2\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[2\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divDigital:inst12\|LessThan0~1 " "Info: Detected gated clock \"divDigital:inst12\|LessThan0~1\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|LessThan0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[7\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[7\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[4\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[4\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[5\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[5\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[3\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[3\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[6\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[6\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[15\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[15\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[14\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[14\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[13\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[13\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[9\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[9\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[10\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[10\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[8\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[8\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[12\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[12\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst\|LessThan1~1 " "Info: Detected gated clock \"div:inst\|LessThan1~1\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 25 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|LessThan1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[11\] " "Info: Detected ripple clock \"div:inst\|num\[11\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst\|LessThan0~5 " "Info: Detected gated clock \"div:inst\|LessThan0~5\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|LessThan0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[10\] " "Info: Detected ripple clock \"div:inst\|num\[10\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[9\] " "Info: Detected ripple clock \"div:inst\|num\[9\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[8\] " "Info: Detected ripple clock \"div:inst\|num\[8\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst\|LessThan0~4 " "Info: Detected gated clock \"div:inst\|LessThan0~4\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|LessThan0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst\|LessThan0~3 " "Info: Detected gated clock \"div:inst\|LessThan0~3\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|LessThan0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[1\] " "Info: Detected ripple clock \"div:inst\|num\[1\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[0\] " "Info: Detected ripple clock \"div:inst\|num\[0\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[3\] " "Info: Detected ripple clock \"div:inst\|num\[3\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[4\] " "Info: Detected ripple clock \"div:inst\|num\[4\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[5\] " "Info: Detected ripple clock \"div:inst\|num\[5\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[6\] " "Info: Detected ripple clock \"div:inst\|num\[6\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[2\] " "Info: Detected ripple clock \"div:inst\|num\[2\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[7\] " "Info: Detected ripple clock \"div:inst\|num\[7\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[13\] " "Info: Detected ripple clock \"div:inst\|num\[13\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[14\] " "Info: Detected ripple clock \"div:inst\|num\[14\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[15\] " "Info: Detected ripple clock \"div:inst\|num\[15\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[16\] " "Info: Detected ripple clock \"div:inst\|num\[16\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[12\] " "Info: Detected ripple clock \"div:inst\|num\[12\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst\|LessThan0~0 " "Info: Detected gated clock \"div:inst\|LessThan0~0\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[23\] " "Info: Detected ripple clock \"div:inst\|num\[23\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[22\] " "Info: Detected ripple clock \"div:inst\|num\[22\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[21\] " "Info: Detected ripple clock \"div:inst\|num\[21\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[20\] " "Info: Detected ripple clock \"div:inst\|num\[20\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst\|LessThan1~0 " "Info: Detected gated clock \"div:inst\|LessThan1~0\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 25 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|LessThan1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[24\] " "Info: Detected ripple clock \"div:inst\|num\[24\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[25\] " "Info: Detected ripple clock \"div:inst\|num\[25\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[17\] " "Info: Detected ripple clock \"div:inst\|num\[17\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[18\] " "Info: Detected ripple clock \"div:inst\|num\[18\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "div:inst\|num\[19\] " "Info: Detected ripple clock \"div:inst\|num\[19\]\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|num\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[11\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[11\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divDigital:inst12\|LessThan0~3 " "Info: Detected gated clock \"divDigital:inst12\|LessThan0~3\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|LessThan0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divDigital:inst12\|LessThan0~0 " "Info: Detected gated clock \"divDigital:inst12\|LessThan0~0\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divDigital:inst12\|num\[16\] " "Info: Detected ripple clock \"divDigital:inst12\|num\[16\]\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 17 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|num\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divDigital:inst12\|LessThan0 " "Info: Detected gated clock \"divDigital:inst12\|LessThan0\" as buffer" {  } { { "divDigital.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/divDigital.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "divDigital:inst12\|LessThan0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst\|LessThan0~1 " "Info: Detected gated clock \"div:inst\|LessThan0~1\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|LessThan0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst\|LessThan0~7 " "Info: Detected gated clock \"div:inst\|LessThan0~7\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|LessThan0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst\|LessThan0~6 " "Info: Detected gated clock \"div:inst\|LessThan0~6\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|LessThan0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "div:inst\|LessThan0~2 " "Info: Detected gated clock \"div:inst\|LessThan0~2\" as buffer" {  } { { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:inst\|LessThan0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register control:inst2\|EWtime\[4\] register control:inst2\|EWtime\[4\] 58.47 MHz 17.102 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 58.47 MHz between source register \"control:inst2\|EWtime\[4\]\" and destination register \"control:inst2\|EWtime\[4\]\" (period= 17.102 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.254 ns + Longest register register " "Info: + Longest register to register delay is 12.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst2\|EWtime\[4\] 1 REG LC_X12_Y5_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; REG Node = 'control:inst2\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst2|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.914 ns) 2.182 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB LC_X12_Y5_N0 14 " "Info: 2: + IC(1.268 ns) + CELL(0.914 ns) = 2.182 ns; Loc. = LC_X12_Y5_N0; Fanout = 14; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { control:inst2|EWtime[4] control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.385 ns) + CELL(0.740 ns) 5.307 ns control:inst2\|Equal5~1 3 COMB LC_X9_Y4_N4 24 " "Info: 3: + IC(2.385 ns) + CELL(0.740 ns) = 5.307 ns; Loc. = LC_X9_Y4_N4; Fanout = 24; COMB Node = 'control:inst2\|Equal5~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst2|Equal5~1 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.200 ns) 8.074 ns control:inst2\|EWtime~47 4 COMB LC_X6_Y5_N8 4 " "Info: 4: + IC(2.567 ns) + CELL(0.200 ns) = 8.074 ns; Loc. = LC_X6_Y5_N8; Fanout = 4; COMB Node = 'control:inst2\|EWtime~47'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.767 ns" { control:inst2|Equal5~1 control:inst2|EWtime~47 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.766 ns) + CELL(0.200 ns) 10.040 ns control:inst2\|EWtime~71 5 COMB LC_X10_Y5_N3 1 " "Info: 5: + IC(1.766 ns) + CELL(0.200 ns) = 10.040 ns; Loc. = LC_X10_Y5_N3; Fanout = 1; COMB Node = 'control:inst2\|EWtime~71'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { control:inst2|EWtime~47 control:inst2|EWtime~71 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.591 ns) 12.254 ns control:inst2\|EWtime\[4\] 6 REG LC_X12_Y5_N2 1 " "Info: 6: + IC(1.623 ns) + CELL(0.591 ns) = 12.254 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; REG Node = 'control:inst2\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { control:inst2|EWtime~71 control:inst2|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 21.58 % ) " "Info: Total cell delay = 2.645 ns ( 21.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.609 ns ( 78.42 % ) " "Info: Total interconnect delay = 9.609 ns ( 78.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.254 ns" { control:inst2|EWtime[4] control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst2|Equal5~1 control:inst2|EWtime~47 control:inst2|EWtime~71 control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.254 ns" { control:inst2|EWtime[4] {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} control:inst2|Equal5~1 {} control:inst2|EWtime~47 {} control:inst2|EWtime~71 {} control:inst2|EWtime[4] {} } { 0.000ns 1.268ns 2.385ns 2.567ns 1.766ns 1.623ns } { 0.000ns 0.914ns 0.740ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.139 ns - Smallest " "Info: - Smallest clock skew is -4.139 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 11.703 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 11.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 43 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 43; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 112 -560 -392 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst\|num\[15\] 2 REG LC_X11_Y2_N7 5 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y2_N7; Fanout = 5; REG Node = 'div:inst\|num\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst|num[15] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.914 ns) 7.102 ns div:inst\|LessThan0~1 3 COMB LC_X11_Y3_N6 1 " "Info: 3: + IC(2.131 ns) + CELL(0.914 ns) = 7.102 ns; Loc. = LC_X11_Y3_N6; Fanout = 1; COMB Node = 'div:inst\|LessThan0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { div:inst|num[15] div:inst|LessThan0~1 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.607 ns div:inst\|LessThan0 4 COMB LC_X11_Y3_N7 27 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 7.607 ns; Loc. = LC_X11_Y3_N7; Fanout = 27; COMB Node = 'div:inst\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { div:inst|LessThan0~1 div:inst|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.918 ns) 11.703 ns control:inst2\|EWtime\[4\] 5 REG LC_X12_Y5_N2 1 " "Info: 5: + IC(3.178 ns) + CELL(0.918 ns) = 11.703 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; REG Node = 'control:inst2\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.096 ns" { div:inst|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.489 ns ( 38.36 % ) " "Info: Total cell delay = 4.489 ns ( 38.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.214 ns ( 61.64 % ) " "Info: Total interconnect delay = 7.214 ns ( 61.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.703 ns" { CLK div:inst|num[15] div:inst|LessThan0~1 div:inst|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.703 ns" { CLK {} CLK~combout {} div:inst|num[15] {} div:inst|LessThan0~1 {} div:inst|LessThan0 {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.842 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 15.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 43 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 43; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 112 -560 -392 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst\|num\[22\] 2 REG LC_X12_Y2_N4 3 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y2_N4; Fanout = 3; REG Node = 'div:inst\|num\[22\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst|num[22] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.914 ns) 5.912 ns div:inst\|LessThan1~0 3 COMB LC_X12_Y2_N8 2 " "Info: 3: + IC(0.941 ns) + CELL(0.914 ns) = 5.912 ns; Loc. = LC_X12_Y2_N8; Fanout = 2; COMB Node = 'div:inst\|LessThan1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { div:inst|num[22] div:inst|LessThan1~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(0.740 ns) 9.186 ns div:inst\|LessThan0~0 4 COMB LC_X11_Y3_N5 2 " "Info: 4: + IC(2.534 ns) + CELL(0.740 ns) = 9.186 ns; Loc. = LC_X11_Y3_N5; Fanout = 2; COMB Node = 'div:inst\|LessThan0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { div:inst|LessThan1~0 div:inst|LessThan0~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 10.467 ns div:inst\|LessThan0~7 5 COMB LC_X11_Y3_N4 1 " "Info: 5: + IC(0.770 ns) + CELL(0.511 ns) = 10.467 ns; Loc. = LC_X11_Y3_N4; Fanout = 1; COMB Node = 'div:inst\|LessThan0~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { div:inst|LessThan0~0 div:inst|LessThan0~7 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.511 ns) 11.746 ns div:inst\|LessThan0 6 COMB LC_X11_Y3_N7 27 " "Info: 6: + IC(0.768 ns) + CELL(0.511 ns) = 11.746 ns; Loc. = LC_X11_Y3_N7; Fanout = 27; COMB Node = 'div:inst\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { div:inst|LessThan0~7 div:inst|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.918 ns) 15.842 ns control:inst2\|EWtime\[4\] 7 REG LC_X12_Y5_N2 1 " "Info: 7: + IC(3.178 ns) + CELL(0.918 ns) = 15.842 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; REG Node = 'control:inst2\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.096 ns" { div:inst|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.051 ns ( 38.20 % ) " "Info: Total cell delay = 6.051 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.791 ns ( 61.80 % ) " "Info: Total interconnect delay = 9.791 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.842 ns" { CLK div:inst|num[22] div:inst|LessThan1~0 div:inst|LessThan0~0 div:inst|LessThan0~7 div:inst|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.842 ns" { CLK {} CLK~combout {} div:inst|num[22] {} div:inst|LessThan1~0 {} div:inst|LessThan0~0 {} div:inst|LessThan0~7 {} div:inst|LessThan0 {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 0.941ns 2.534ns 0.770ns 0.768ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.703 ns" { CLK div:inst|num[15] div:inst|LessThan0~1 div:inst|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.703 ns" { CLK {} CLK~combout {} div:inst|num[15] {} div:inst|LessThan0~1 {} div:inst|LessThan0 {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.842 ns" { CLK div:inst|num[22] div:inst|LessThan1~0 div:inst|LessThan0~0 div:inst|LessThan0~7 div:inst|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.842 ns" { CLK {} CLK~combout {} div:inst|num[22] {} div:inst|LessThan1~0 {} div:inst|LessThan0~0 {} div:inst|LessThan0~7 {} div:inst|LessThan0 {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 0.941ns 2.534ns 0.770ns 0.768ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.254 ns" { control:inst2|EWtime[4] control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst2|Equal5~1 control:inst2|EWtime~47 control:inst2|EWtime~71 control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.254 ns" { control:inst2|EWtime[4] {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} control:inst2|Equal5~1 {} control:inst2|EWtime~47 {} control:inst2|EWtime~71 {} control:inst2|EWtime[4] {} } { 0.000ns 1.268ns 2.385ns 2.567ns 1.766ns 1.623ns } { 0.000ns 0.914ns 0.740ns 0.200ns 0.200ns 0.591ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.703 ns" { CLK div:inst|num[15] div:inst|LessThan0~1 div:inst|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.703 ns" { CLK {} CLK~combout {} div:inst|num[15] {} div:inst|LessThan0~1 {} div:inst|LessThan0 {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.842 ns" { CLK div:inst|num[22] div:inst|LessThan1~0 div:inst|LessThan0~0 div:inst|LessThan0~7 div:inst|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.842 ns" { CLK {} CLK~combout {} div:inst|num[22] {} div:inst|LessThan1~0 {} div:inst|LessThan0~0 {} div:inst|LessThan0~7 {} div:inst|LessThan0 {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 0.941ns 2.534ns 0.770ns 0.768ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:inst2\|state\[1\] control:inst2\|light\[5\] CLK 2.228 ns " "Info: Found hold time violation between source  pin or register \"control:inst2\|state\[1\]\" and destination pin or register \"control:inst2\|light\[5\]\" for clock \"CLK\" (Hold time is 2.228 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.139 ns + Largest " "Info: + Largest clock skew is 4.139 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 15.842 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 15.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 43 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 43; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 112 -560 -392 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst\|num\[22\] 2 REG LC_X12_Y2_N4 3 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y2_N4; Fanout = 3; REG Node = 'div:inst\|num\[22\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst|num[22] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.914 ns) 5.912 ns div:inst\|LessThan1~0 3 COMB LC_X12_Y2_N8 2 " "Info: 3: + IC(0.941 ns) + CELL(0.914 ns) = 5.912 ns; Loc. = LC_X12_Y2_N8; Fanout = 2; COMB Node = 'div:inst\|LessThan1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { div:inst|num[22] div:inst|LessThan1~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(0.740 ns) 9.186 ns div:inst\|LessThan0~0 4 COMB LC_X11_Y3_N5 2 " "Info: 4: + IC(2.534 ns) + CELL(0.740 ns) = 9.186 ns; Loc. = LC_X11_Y3_N5; Fanout = 2; COMB Node = 'div:inst\|LessThan0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { div:inst|LessThan1~0 div:inst|LessThan0~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 10.467 ns div:inst\|LessThan0~7 5 COMB LC_X11_Y3_N4 1 " "Info: 5: + IC(0.770 ns) + CELL(0.511 ns) = 10.467 ns; Loc. = LC_X11_Y3_N4; Fanout = 1; COMB Node = 'div:inst\|LessThan0~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { div:inst|LessThan0~0 div:inst|LessThan0~7 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.511 ns) 11.746 ns div:inst\|LessThan0 6 COMB LC_X11_Y3_N7 27 " "Info: 6: + IC(0.768 ns) + CELL(0.511 ns) = 11.746 ns; Loc. = LC_X11_Y3_N7; Fanout = 27; COMB Node = 'div:inst\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { div:inst|LessThan0~7 div:inst|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.918 ns) 15.842 ns control:inst2\|light\[5\] 7 REG LC_X6_Y4_N0 1 " "Info: 7: + IC(3.178 ns) + CELL(0.918 ns) = 15.842 ns; Loc. = LC_X6_Y4_N0; Fanout = 1; REG Node = 'control:inst2\|light\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.096 ns" { div:inst|LessThan0 control:inst2|light[5] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.051 ns ( 38.20 % ) " "Info: Total cell delay = 6.051 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.791 ns ( 61.80 % ) " "Info: Total interconnect delay = 9.791 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.842 ns" { CLK div:inst|num[22] div:inst|LessThan1~0 div:inst|LessThan0~0 div:inst|LessThan0~7 div:inst|LessThan0 control:inst2|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.842 ns" { CLK {} CLK~combout {} div:inst|num[22] {} div:inst|LessThan1~0 {} div:inst|LessThan0~0 {} div:inst|LessThan0~7 {} div:inst|LessThan0 {} control:inst2|light[5] {} } { 0.000ns 0.000ns 1.600ns 0.941ns 2.534ns 0.770ns 0.768ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.703 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 11.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 43 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 43; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 112 -560 -392 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst\|num\[15\] 2 REG LC_X11_Y2_N7 5 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X11_Y2_N7; Fanout = 5; REG Node = 'div:inst\|num\[15\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst|num[15] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.914 ns) 7.102 ns div:inst\|LessThan0~1 3 COMB LC_X11_Y3_N6 1 " "Info: 3: + IC(2.131 ns) + CELL(0.914 ns) = 7.102 ns; Loc. = LC_X11_Y3_N6; Fanout = 1; COMB Node = 'div:inst\|LessThan0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { div:inst|num[15] div:inst|LessThan0~1 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.607 ns div:inst\|LessThan0 4 COMB LC_X11_Y3_N7 27 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 7.607 ns; Loc. = LC_X11_Y3_N7; Fanout = 27; COMB Node = 'div:inst\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { div:inst|LessThan0~1 div:inst|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.918 ns) 11.703 ns control:inst2\|state\[1\] 5 REG LC_X6_Y4_N1 30 " "Info: 5: + IC(3.178 ns) + CELL(0.918 ns) = 11.703 ns; Loc. = LC_X6_Y4_N1; Fanout = 30; REG Node = 'control:inst2\|state\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.096 ns" { div:inst|LessThan0 control:inst2|state[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.489 ns ( 38.36 % ) " "Info: Total cell delay = 4.489 ns ( 38.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.214 ns ( 61.64 % ) " "Info: Total interconnect delay = 7.214 ns ( 61.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.703 ns" { CLK div:inst|num[15] div:inst|LessThan0~1 div:inst|LessThan0 control:inst2|state[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.703 ns" { CLK {} CLK~combout {} div:inst|num[15] {} div:inst|LessThan0~1 {} div:inst|LessThan0 {} control:inst2|state[1] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.842 ns" { CLK div:inst|num[22] div:inst|LessThan1~0 div:inst|LessThan0~0 div:inst|LessThan0~7 div:inst|LessThan0 control:inst2|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.842 ns" { CLK {} CLK~combout {} div:inst|num[22] {} div:inst|LessThan1~0 {} div:inst|LessThan0~0 {} div:inst|LessThan0~7 {} div:inst|LessThan0 {} control:inst2|light[5] {} } { 0.000ns 0.000ns 1.600ns 0.941ns 2.534ns 0.770ns 0.768ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.511ns 0.511ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.703 ns" { CLK div:inst|num[15] div:inst|LessThan0~1 div:inst|LessThan0 control:inst2|state[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.703 ns" { CLK {} CLK~combout {} div:inst|num[15] {} div:inst|LessThan0~1 {} div:inst|LessThan0 {} control:inst2|state[1] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.756 ns - Shortest register register " "Info: - Shortest register to register delay is 1.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst2\|state\[1\] 1 REG LC_X6_Y4_N1 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N1; Fanout = 30; REG Node = 'control:inst2\|state\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst2|state[1] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.280 ns) 1.756 ns control:inst2\|light\[5\] 2 REG LC_X6_Y4_N0 1 " "Info: 2: + IC(1.476 ns) + CELL(0.280 ns) = 1.756 ns; Loc. = LC_X6_Y4_N0; Fanout = 1; REG Node = 'control:inst2\|light\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { control:inst2|state[1] control:inst2|light[5] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 15.95 % ) " "Info: Total cell delay = 0.280 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.476 ns ( 84.05 % ) " "Info: Total interconnect delay = 1.476 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { control:inst2|state[1] control:inst2|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.756 ns" { control:inst2|state[1] {} control:inst2|light[5] {} } { 0.000ns 1.476ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.842 ns" { CLK div:inst|num[22] div:inst|LessThan1~0 div:inst|LessThan0~0 div:inst|LessThan0~7 div:inst|LessThan0 control:inst2|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.842 ns" { CLK {} CLK~combout {} div:inst|num[22] {} div:inst|LessThan1~0 {} div:inst|LessThan0~0 {} div:inst|LessThan0~7 {} div:inst|LessThan0 {} control:inst2|light[5] {} } { 0.000ns 0.000ns 1.600ns 0.941ns 2.534ns 0.770ns 0.768ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.511ns 0.511ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.703 ns" { CLK div:inst|num[15] div:inst|LessThan0~1 div:inst|LessThan0 control:inst2|state[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.703 ns" { CLK {} CLK~combout {} div:inst|num[15] {} div:inst|LessThan0~1 {} div:inst|LessThan0 {} control:inst2|state[1] {} } { 0.000ns 0.000ns 1.600ns 2.131ns 0.305ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { control:inst2|state[1] control:inst2|light[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.756 ns" { control:inst2|state[1] {} control:inst2|light[5] {} } { 0.000ns 1.476ns } { 0.000ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK D\[4\] control:inst2\|EWtime\[4\] 49.780 ns register " "Info: tco from clock \"CLK\" to destination pin \"D\[4\]\" through register \"control:inst2\|EWtime\[4\]\" is 49.780 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.842 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 15.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 43 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 43; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 112 -560 -392 128 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns div:inst\|num\[22\] 2 REG LC_X12_Y2_N4 3 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y2_N4; Fanout = 3; REG Node = 'div:inst\|num\[22\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CLK div:inst|num[22] } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.914 ns) 5.912 ns div:inst\|LessThan1~0 3 COMB LC_X12_Y2_N8 2 " "Info: 3: + IC(0.941 ns) + CELL(0.914 ns) = 5.912 ns; Loc. = LC_X12_Y2_N8; Fanout = 2; COMB Node = 'div:inst\|LessThan1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { div:inst|num[22] div:inst|LessThan1~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(0.740 ns) 9.186 ns div:inst\|LessThan0~0 4 COMB LC_X11_Y3_N5 2 " "Info: 4: + IC(2.534 ns) + CELL(0.740 ns) = 9.186 ns; Loc. = LC_X11_Y3_N5; Fanout = 2; COMB Node = 'div:inst\|LessThan0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.274 ns" { div:inst|LessThan1~0 div:inst|LessThan0~0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.511 ns) 10.467 ns div:inst\|LessThan0~7 5 COMB LC_X11_Y3_N4 1 " "Info: 5: + IC(0.770 ns) + CELL(0.511 ns) = 10.467 ns; Loc. = LC_X11_Y3_N4; Fanout = 1; COMB Node = 'div:inst\|LessThan0~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { div:inst|LessThan0~0 div:inst|LessThan0~7 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.511 ns) 11.746 ns div:inst\|LessThan0 6 COMB LC_X11_Y3_N7 27 " "Info: 6: + IC(0.768 ns) + CELL(0.511 ns) = 11.746 ns; Loc. = LC_X11_Y3_N7; Fanout = 27; COMB Node = 'div:inst\|LessThan0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { div:inst|LessThan0~7 div:inst|LessThan0 } "NODE_NAME" } } { "div.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/div.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.918 ns) 15.842 ns control:inst2\|EWtime\[4\] 7 REG LC_X12_Y5_N2 1 " "Info: 7: + IC(3.178 ns) + CELL(0.918 ns) = 15.842 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; REG Node = 'control:inst2\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.096 ns" { div:inst|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.051 ns ( 38.20 % ) " "Info: Total cell delay = 6.051 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.791 ns ( 61.80 % ) " "Info: Total interconnect delay = 9.791 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.842 ns" { CLK div:inst|num[22] div:inst|LessThan1~0 div:inst|LessThan0~0 div:inst|LessThan0~7 div:inst|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.842 ns" { CLK {} CLK~combout {} div:inst|num[22] {} div:inst|LessThan1~0 {} div:inst|LessThan0~0 {} div:inst|LessThan0~7 {} div:inst|LessThan0 {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 0.941ns 2.534ns 0.770ns 0.768ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.511ns 0.511ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.562 ns + Longest register pin " "Info: + Longest register to pin delay is 33.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst2\|EWtime\[4\] 1 REG LC_X12_Y5_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; REG Node = 'control:inst2\|EWtime\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst2|EWtime[4] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.914 ns) 2.182 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\] 2 COMB LC_X12_Y5_N0 14 " "Info: 2: + IC(1.268 ns) + CELL(0.914 ns) = 2.182 ns; Loc. = LC_X12_Y5_N0; Fanout = 14; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { control:inst2|EWtime[4] control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.747 ns) 3.654 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB LC_X12_Y5_N0 1 " "Info: 3: + IC(0.725 ns) + CELL(0.747 ns) = 3.654 ns; Loc. = LC_X12_Y5_N0; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.469 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~26 4 COMB LC_X12_Y5_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 4.469 ns; Loc. = LC_X12_Y5_N1; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~26'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~26 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.978 ns) 7.174 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24 5 COMB LC_X11_Y6_N5 2 " "Info: 5: + IC(1.727 ns) + CELL(0.978 ns) = 7.174 ns; Loc. = LC_X11_Y6_N5; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~26 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.297 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22 6 COMB LC_X11_Y6_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 7.297 ns; Loc. = LC_X11_Y6_N6; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.420 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20 7 COMB LC_X11_Y6_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 7.420 ns; Loc. = LC_X11_Y6_N7; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 8.235 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 8 COMB LC_X11_Y6_N8 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 8.235 ns; Loc. = LC_X11_Y6_N8; Fanout = 9; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.200 ns) 9.644 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[16\]~38 9 COMB LC_X10_Y6_N4 3 " "Info: 9: + IC(1.209 ns) + CELL(0.200 ns) = 9.644 ns; Loc. = LC_X10_Y6_N4; Fanout = 3; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[16\]~38'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[16]~38 } "NODE_NAME" } } { "db/alt_u_div_fie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/alt_u_div_fie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.978 ns) 11.315 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27 10 COMB LC_X10_Y6_N6 2 " "Info: 10: + IC(0.693 ns) + CELL(0.978 ns) = 11.315 ns; Loc. = LC_X10_Y6_N6; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[16]~38 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 11.438 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~29 11 COMB LC_X10_Y6_N7 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 11.438 ns; Loc. = LC_X10_Y6_N7; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 11.561 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25 12 COMB LC_X10_Y6_N8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.123 ns) = 11.561 ns; Loc. = LC_X10_Y6_N8; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 12.376 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 13 COMB LC_X10_Y6_N9 9 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 12.376 ns; Loc. = LC_X10_Y6_N9; Fanout = 9; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.511 ns) 14.197 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[21\]~28 14 COMB LC_X9_Y6_N4 3 " "Info: 14: + IC(1.310 ns) + CELL(0.511 ns) = 14.197 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[21\]~28'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~28 } "NODE_NAME" } } { "db/alt_u_div_fie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/alt_u_div_fie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.978 ns) 15.868 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~29 15 COMB LC_X9_Y6_N6 2 " "Info: 15: + IC(0.693 ns) + CELL(0.978 ns) = 15.868 ns; Loc. = LC_X9_Y6_N6; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~28 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~29 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 15.991 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~27 16 COMB LC_X9_Y6_N7 1 " "Info: 16: + IC(0.000 ns) + CELL(0.123 ns) = 15.991 ns; Loc. = LC_X9_Y6_N7; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~29 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 16.114 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~25 17 COMB LC_X9_Y6_N8 1 " "Info: 17: + IC(0.000 ns) + CELL(0.123 ns) = 16.114 ns; Loc. = LC_X9_Y6_N8; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~27 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~25 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 16.929 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~22 18 COMB LC_X9_Y6_N9 9 " "Info: 18: + IC(0.000 ns) + CELL(0.815 ns) = 16.929 ns; Loc. = LC_X9_Y6_N9; Fanout = 9; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_5\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~25 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.007 ns) + CELL(0.200 ns) 20.136 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[25\]~19 19 COMB LC_X9_Y7_N8 2 " "Info: 19: + IC(3.007 ns) + CELL(0.200 ns) = 20.136 ns; Loc. = LC_X9_Y7_N8; Fanout = 2; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|StageOut\[25\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19 } "NODE_NAME" } } { "db/alt_u_div_fie.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/alt_u_div_fie.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.978 ns) 21.808 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~31 20 COMB LC_X9_Y7_N0 1 " "Info: 20: + IC(0.694 ns) + CELL(0.978 ns) = 21.808 ns; Loc. = LC_X9_Y7_N0; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~31'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~31 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 21.931 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~29 21 COMB LC_X9_Y7_N1 1 " "Info: 21: + IC(0.000 ns) + CELL(0.123 ns) = 21.931 ns; Loc. = LC_X9_Y7_N1; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~29'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~31 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~29 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 22.054 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~27 22 COMB LC_X9_Y7_N2 1 " "Info: 22: + IC(0.000 ns) + CELL(0.123 ns) = 22.054 ns; Loc. = LC_X9_Y7_N2; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~27'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~29 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 22.177 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~25 23 COMB LC_X9_Y7_N3 1 " "Info: 23: + IC(0.000 ns) + CELL(0.123 ns) = 22.177 ns; Loc. = LC_X9_Y7_N3; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~27 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~25 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 22.992 ns control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~22 24 COMB LC_X9_Y7_N4 1 " "Info: 24: + IC(0.000 ns) + CELL(0.815 ns) = 22.992 ns; Loc. = LC_X9_Y7_N4; Fanout = 1; COMB Node = 'control:inst2\|lpm_divide:Div1\|lpm_divide_pvl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_fie:divider\|add_sub_i7c:add_sub_6\|add_sub_cella\[2\]~22'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~25 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(0.200 ns) 25.596 ns mux41a:inst6\|Y\[0\]~16 25 COMB LC_X7_Y6_N1 1 " "Info: 25: + IC(2.404 ns) + CELL(0.200 ns) = 25.596 ns; Loc. = LC_X7_Y6_N1; Fanout = 1; COMB Node = 'mux41a:inst6\|Y\[0\]~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 mux41a:inst6|Y[0]~16 } "NODE_NAME" } } { "mux41a.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/mux41a.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.200 ns) 26.510 ns mux41a:inst6\|Y\[0\] 26 COMB LC_X7_Y6_N8 7 " "Info: 26: + IC(0.714 ns) + CELL(0.200 ns) = 26.510 ns; Loc. = LC_X7_Y6_N8; Fanout = 7; COMB Node = 'mux41a:inst6\|Y\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { mux41a:inst6|Y[0]~16 mux41a:inst6|Y[0] } "NODE_NAME" } } { "mux41a.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/mux41a.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.520 ns) + CELL(0.511 ns) 29.541 ns digital47:inst4\|Mux2~0 27 COMB LC_X6_Y7_N8 1 " "Info: 27: + IC(2.520 ns) + CELL(0.511 ns) = 29.541 ns; Loc. = LC_X6_Y7_N8; Fanout = 1; COMB Node = 'digital47:inst4\|Mux2~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { mux41a:inst6|Y[0] digital47:inst4|Mux2~0 } "NODE_NAME" } } { "digital47.vhd" "" { Text "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/digital47.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(2.322 ns) 33.562 ns D\[4\] 28 PIN PIN_91 0 " "Info: 28: + IC(1.699 ns) + CELL(2.322 ns) = 33.562 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'D\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { digital47:inst4|Mux2~0 D[4] } "NODE_NAME" } } { "fpga.bdf" "" { Schematic "C:/Users/hp/Desktop/数电课程设计/FPGA/2.1/fpga.bdf" { { 208 736 912 224 "D\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.899 ns ( 44.39 % ) " "Info: Total cell delay = 14.899 ns ( 44.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.663 ns ( 55.61 % ) " "Info: Total interconnect delay = 18.663 ns ( 55.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "33.562 ns" { control:inst2|EWtime[4] control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~26 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[16]~38 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~28 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~29 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~27 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~25 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~31 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~29 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~27 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~25 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 mux41a:inst6|Y[0]~16 mux41a:inst6|Y[0] digital47:inst4|Mux2~0 D[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "33.562 ns" { control:inst2|EWtime[4] {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~26 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[16]~38 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~28 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~29 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~27 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~25 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~31 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~29 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~27 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~25 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 {} mux41a:inst6|Y[0]~16 {} mux41a:inst6|Y[0] {} digital47:inst4|Mux2~0 {} D[4] {} } { 0.000ns 1.268ns 0.725ns 0.000ns 1.727ns 0.000ns 0.000ns 0.000ns 1.209ns 0.693ns 0.000ns 0.000ns 0.000ns 1.310ns 0.693ns 0.000ns 0.000ns 0.000ns 3.007ns 0.694ns 0.000ns 0.000ns 0.000ns 0.000ns 2.404ns 0.714ns 2.520ns 1.699ns } { 0.000ns 0.914ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.200ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.842 ns" { CLK div:inst|num[22] div:inst|LessThan1~0 div:inst|LessThan0~0 div:inst|LessThan0~7 div:inst|LessThan0 control:inst2|EWtime[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.842 ns" { CLK {} CLK~combout {} div:inst|num[22] {} div:inst|LessThan1~0 {} div:inst|LessThan0~0 {} div:inst|LessThan0~7 {} div:inst|LessThan0 {} control:inst2|EWtime[4] {} } { 0.000ns 0.000ns 1.600ns 0.941ns 2.534ns 0.770ns 0.768ns 3.178ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.740ns 0.511ns 0.511ns 0.918ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "33.562 ns" { control:inst2|EWtime[4] control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~26 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[16]~38 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~28 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~29 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~27 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~25 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~31 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~29 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~27 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~25 control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 mux41a:inst6|Y[0]~16 mux41a:inst6|Y[0] digital47:inst4|Mux2~0 D[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "33.562 ns" { control:inst2|EWtime[4] {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1] {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~26 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~24 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[16]~38 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~29 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~28 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~29 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~27 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~25 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~31 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~29 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~27 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~25 {} control:inst2|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 {} mux41a:inst6|Y[0]~16 {} mux41a:inst6|Y[0] {} digital47:inst4|Mux2~0 {} D[4] {} } { 0.000ns 1.268ns 0.725ns 0.000ns 1.727ns 0.000ns 0.000ns 0.000ns 1.209ns 0.693ns 0.000ns 0.000ns 0.000ns 1.310ns 0.693ns 0.000ns 0.000ns 0.000ns 3.007ns 0.694ns 0.000ns 0.000ns 0.000ns 0.000ns 2.404ns 0.714ns 2.520ns 1.699ns } { 0.000ns 0.914ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.200ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 09:57:06 2017 " "Info: Processing ended: Mon Sep 25 09:57:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
