A(2) + B(3) = D
A(7) - B(5) = 2
A(10) * B(2) = 20
A(50) / B(5) = 10

C:\Users\Stavros\AppData\Roaming\Xilinx\Vitis\Lab0\solution1\sim\verilog>set PATH= 

C:\Users\Stavros\AppData\Roaming\Xilinx\Vitis\Lab0\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_simpleALU_top glbl -Oenable_linking_all_libraries  -prj simpleALU.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s simpleALU -debug wave 
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_simpleALU_top glbl -Oenable_linking_all_libraries -prj simpleALU.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s simpleALU -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab0/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab0/solution1/sim/verilog/simpleALU.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_simpleALU_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab0/solution1/sim/verilog/simpleALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpleALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab0/solution1/sim/verilog/simpleALU_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpleALU_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab0/solution1/sim/verilog/simpleALU_sdiv_32s_32s_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpleALU_sdiv_32s_32s_32_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module simpleALU_sdiv_32s_32s_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab0/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.simpleALU_sdiv_32s_32s_32_36_seq...
Compiling module xil_defaultlib.simpleALU_sdiv_32s_32s_32_36_seq...
Compiling module xil_defaultlib.simpleALU_mul_32s_32s_32_1_1(NUM...
Compiling module xil_defaultlib.simpleALU
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_simpleALU_top
Compiling module work.glbl
Built simulation snapshot simpleALU

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/simpleALU/xsim_script.tcl
# xsim {simpleALU} -view {{simpleALU_dataflow_ana.wcfg}} -tclbatch {simpleALU.tcl} -protoinst {simpleALU.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file simpleALU.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_simpleALU_top/AESL_inst_simpleALU//AESL_inst_simpleALU_activity
Time resolution is 1 ps
open_wave_config simpleALU_dataflow_ana.wcfg
source simpleALU.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_simpleALU_top/AESL_inst_simpleALU/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/C_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/C -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/op -into $return_group -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/B -into $return_group -radix hex
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/A -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/ap_start -into $blocksiggroup
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/ap_done -into $blocksiggroup
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/ap_idle -into $blocksiggroup
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_simpleALU_top/AESL_inst_simpleALU/ap_clk -into $clockgroup
## save_wave_config simpleALU.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "125000"
// RTL Simulation : 1 / 4 [100.00%] @ "155000"
// RTL Simulation : 2 / 4 [100.00%] @ "175000"
// RTL Simulation : 3 / 4 [100.00%] @ "195000"
// RTL Simulation : 4 / 4 [100.00%] @ "555000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 615 ns : File "C:/Users/Stavros/AppData/Roaming/Xilinx/Vitis/Lab0/solution1/sim/verilog/simpleALU.autotb.v" Line 401
## quit
INFO: [Common 17-206] Exiting xsim at Thu Nov 27 17:13:16 2025...
A(2) + B(3) = D
A(7) - B(5) = 2
A(10) * B(2) = 20
A(50) / B(5) = 10
