Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1429
design__instance__area,14347.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,13
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0009176577441394329
power__switching__total,0.0003650343860499561
power__leakage__total,1.6253538959176694E-8
power__total,0.0012827084865421057
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.271996183275178
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2778074793284794
timing__hold__ws__corner:nom_tt_025C_1v80,0.3440015591972599
timing__setup__ws__corner:nom_tt_025C_1v80,14.157050155103713
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.344002
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,14.946961
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,69
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,13
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2784351439332028
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2911353185379828
timing__hold__ws__corner:nom_ss_100C_1v60,0.9197287636256288
timing__setup__ws__corner:nom_ss_100C_1v60,10.023739455517747
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.919729
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,10.023740
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,13
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2667524054925399
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.26968431029446555
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1229716363544316
timing__setup__ws__corner:nom_ff_n40C_1v95,14.779137443282867
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.122972
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,109
design__max_fanout_violation__count,13
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2646635485682064
clock__skew__worst_setup,0.26806874145891524
timing__hold__ws,0.12025086822218539
timing__setup__ws,9.937864146223482
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120251
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9.937864
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1429
design__instance__area__stdcell,14347.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.869898
design__instance__utilization__stdcell,0.869898
design__instance__count__class:inverter,10
design__instance__count__class:sequential_cell,227
design__instance__count__class:multi_input_combinational_cell,673
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,600
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,35961.7
design__violations,0
design__instance__count__class:timing_repair_buffer,260
design__instance__count__class:clock_buffer,20
design__instance__count__class:clock_inverter,8
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,197
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,6
design__instance__count__class:antenna_cell,6
route__net,1205
route__net__special,2
route__drc_errors__iter:1,1000
route__wirelength__iter:1,42858
route__drc_errors__iter:2,525
route__wirelength__iter:2,42335
route__drc_errors__iter:3,557
route__wirelength__iter:3,42208
route__drc_errors__iter:4,109
route__wirelength__iter:4,42077
route__drc_errors__iter:5,10
route__wirelength__iter:5,42069
route__drc_errors__iter:6,0
route__wirelength__iter:6,42080
route__drc_errors,0
route__wirelength,42080
route__vias,9896
route__vias__singlecut,9896
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,355.905
timing__unannotated_net__count__corner:nom_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,13
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.26920674784691667
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27519112767465226
timing__hold__ws__corner:min_tt_025C_1v80,0.3357300088518084
timing__setup__ws__corner:min_tt_025C_1v80,14.200739652804385
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.335730
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,15.015827
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,33
design__max_fanout_violation__count__corner:min_ss_100C_1v60,13
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2758058026696202
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.28678168984608865
timing__hold__ws__corner:min_ss_100C_1v60,0.9059289130838566
timing__setup__ws__corner:min_ss_100C_1v60,10.132607040213056
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.905929
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,10.132607
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,13
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2646635485682064
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.26806874145891524
timing__hold__ws__corner:min_ff_n40C_1v95,0.12025086822218539
timing__setup__ws__corner:min_ff_n40C_1v95,14.805907141609728
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.120251
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,13
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2758356121586744
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2776809139000926
timing__hold__ws__corner:max_tt_025C_1v80,0.35238690740595385
timing__setup__ws__corner:max_tt_025C_1v80,14.116466617424573
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.352387
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,14.891633
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,109
design__max_fanout_violation__count__corner:max_ss_100C_1v60,13
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2833034720338698
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.29179312569867727
timing__hold__ws__corner:max_ss_100C_1v60,0.9338381443554206
timing__setup__ws__corner:max_ss_100C_1v60,9.937864146223482
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.933838
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,9.937864
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,13
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26997876920449965
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.26930927694614054
timing__hold__ws__corner:max_ff_n40C_1v95,0.125264246965122
timing__setup__ws__corner:max_ff_n40C_1v95,14.753969130692017
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.125264
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000977698
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000781484
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000208347
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000781484
design_powergrid__voltage__worst,0.0000781484
design_powergrid__voltage__worst__net:VPWR,1.7999
design_powergrid__drop__worst,0.0000977698
design_powergrid__drop__worst__net:VPWR,0.0000977698
design_powergrid__voltage__worst__net:VGND,0.0000781484
design_powergrid__drop__worst__net:VGND,0.0000781484
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002110000000000000126864664606873844832080067135393619537353515625
ir__drop__worst,0.000097800000000000005527002466809705083505832590162754058837890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
