
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015267                       # Number of seconds simulated
sim_ticks                                 15267344125                       # Number of ticks simulated
final_tick                               8015355665625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               33333801                       # Simulator instruction rate (inst/s)
host_op_rate                                 62262089                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               82406323                       # Simulator tick rate (ticks/s)
host_mem_usage                                2332532                       # Number of bytes of host memory used
host_seconds                                   185.27                       # Real time elapsed on the host
sim_insts                                  6175722319                       # Number of instructions simulated
sim_ops                                   11535239842                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst           1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst              30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  8                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst            125759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data            234749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                360508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       125759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           125759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           33536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                33536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           33536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           125759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data           234749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               394044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                          86                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          8                       # Number of write requests accepted
system.mem_ctrls.readBursts                        86                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        8                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   5504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    5504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   15097535500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    86                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    8                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           73                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     75.397260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.590213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    40.396211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-95           65     89.04%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-159            6      8.22%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-287            1      1.37%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-351            1      1.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           73                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     22916750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                24529250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     430000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    266473.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               285223.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                       13                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  160612079.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    13.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   314160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   166980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                  392700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              8913660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2882880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        85156860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        71923680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3580046880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3794051880                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            248.507655                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          13942320250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5970000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18858000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  14866239625                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    187299000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       2231750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    186745750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   207060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   110055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                  221340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              6590910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2110080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        66466560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        53277600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3599929740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3762103905                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            246.415085                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          14686935250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4356000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      14136000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  14962890625                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    138743000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       1462500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    145756000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                6044121                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          6044121                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            30682                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             6006013                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  17458                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              3670                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        6006013                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           5841909                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses          164104                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        21559                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    1728125                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    5984688                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                         3736                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                        12491                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                     236765                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          490                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                  267                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        30534688                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            293060                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      26585647                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    6044121                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           5859367                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     30203843                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  62902                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        41                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                  85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          564                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                   236630                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 9114                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples          30529044                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.757643                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.187298                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                22684331     74.30%     74.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  196156      0.64%     74.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  210279      0.69%     75.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1120068      3.67%     79.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  132880      0.44%     79.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   39687      0.13%     79.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   44803      0.15%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  123244      0.40%     80.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 5977596     19.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            30529044                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.197943                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.870670                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 1901828                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             21858773                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  3001578                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              3735414                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 31451                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              53413381                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                 31451                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 3162049                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 192021                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10362                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  5472552                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             21660609                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              53263970                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 3299                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 80228                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 22540                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents              20324902                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           67975447                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            112553560                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        61249695                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          1498245                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             66726859                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 1248568                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               587                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           631                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 22533438                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1778975                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6022531                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           102593                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           93065                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  52968406                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               3647                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 52675961                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             9004                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         797127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      1177775                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          3080                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     30529044                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.725438                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.224646                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           16266048     53.28%     53.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2254866      7.39%     60.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            2498554      8.18%     68.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1642672      5.38%     74.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1518876      4.98%     79.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4774186     15.64%     94.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             590541      1.93%     96.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             860117      2.82%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             123184      0.40%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       30529044                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 363742     94.45%     94.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     94.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     94.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1904      0.49%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  3643      0.95%     95.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  994      0.26%     96.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13822      3.59%     99.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            1021      0.27%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            20170      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             44520519     84.52%     84.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 447      0.00%     84.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1419      0.00%     84.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             400056      0.76%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1509884      2.87%     88.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5797865     11.01%     99.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         231764      0.44%     99.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        193837      0.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              52675961                       # Type of FU issued
system.cpu0.iq.rate                          1.725119                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     385126                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007311                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         134429152                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         52756277                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     51662449                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            1845942                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           1013841                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       904902                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              52109766                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 931151                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            7763                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       110977                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          150                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          998                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        60692                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           51                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          668                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 31451                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 104147                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                75620                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           52972053                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             3396                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1778975                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             6022531                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              1572                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   576                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                74907                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           998                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          8509                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        29759                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               38268                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             52601530                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1727336                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            74429                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     7711958                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 5924381                       # Number of branches executed
system.cpu0.iew.exec_stores                   5984622                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.722681                       # Inst execution rate
system.cpu0.iew.wb_sent                      52582706                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     52567351                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 38436238                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 53622715                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.721562                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.716790                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts         797550                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            567                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            30713                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     30404339                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.716035                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.307498                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     16570567     54.50%     54.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1660343      5.46%     59.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1521594      5.00%     64.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5214405     17.15%     82.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       353989      1.16%     83.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3142643     10.34%     93.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       358348      1.18%     94.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       110687      0.36%     95.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1471763      4.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     30404339                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            25758208                       # Number of instructions committed
system.cpu0.commit.committedOps              52174918                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       7629836                       # Number of memory references committed
system.cpu0.commit.loads                      1667998                       # Number of loads committed
system.cpu0.commit.membars                        200                       # Number of memory barriers committed
system.cpu0.commit.branches                   5893813                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    888117                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 51702925                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                5553                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        11299      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        44141637     84.60%     84.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            345      0.00%     84.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1154      0.00%     84.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        390647      0.75%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.38% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1446901      2.77%     88.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5770130     11.06%     99.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       221097      0.42%     99.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       191708      0.37%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52174918                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1471763                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    81905044                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106072249                       # The number of ROB writes
system.cpu0.timesIdled                            869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           5644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   25758208                       # Number of Instructions Simulated
system.cpu0.committedOps                     52174918                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.185435                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.185435                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.843572                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.843572                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                60181551                       # number of integer regfile reads
system.cpu0.int_regfile_writes               39945448                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  1394914                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  707657                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 29553522                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                26526579                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               19594064                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           734916                       # number of replacements
system.cpu0.dcache.tags.tagsinuse                1024                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6937009                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           734916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.439186                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data         1024                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          577                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          447                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         31450096                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        31450096                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      1703454                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1703454                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      5233554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5233554                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      6937008                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6937008                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      6937008                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6937008                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        13448                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        13448                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       728339                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       728339                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data       741787                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        741787                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       741787                       # number of overall misses
system.cpu0.dcache.overall_misses::total       741787                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    181351000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    181351000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   9470314998                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   9470314998                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   9651665998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9651665998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   9651665998                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9651665998                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1716902                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1716902                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      5961893                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5961893                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      7678795                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      7678795                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      7678795                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      7678795                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.007833                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007833                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.122166                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.122166                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.096602                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096602                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.096602                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.096602                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13485.350982                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13485.350982                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 13002.619657                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 13002.619657                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 13011.371186                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13011.371186                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 13011.371186                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13011.371186                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2606                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              299                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     8.715719                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       730696                       # number of writebacks
system.cpu0.dcache.writebacks::total           730696                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         6855                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6855                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         6870                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6870                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         6870                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6870                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         6593                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6593                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       728324                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       728324                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       734917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       734917                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       734917                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       734917                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     97469500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     97469500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   8741827498                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8741827498                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   8839296998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8839296998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   8839296998                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8839296998                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.003840                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003840                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.122163                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.122163                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.095707                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.095707                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.095707                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.095707                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14783.785833                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14783.785833                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 12002.662960                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12002.662960                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 12027.612639                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12027.612639                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 12027.612639                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12027.612639                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             2869                       # number of replacements
system.cpu0.icache.tags.tagsinuse                1022                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2088799                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2869                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           728.058208                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst         1022                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          791                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           949389                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          949389                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst       233356                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         233356                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       233356                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          233356                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       233356                       # number of overall hits
system.cpu0.icache.overall_hits::total         233356                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         3274                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3274                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         3274                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3274                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         3274                       # number of overall misses
system.cpu0.icache.overall_misses::total         3274                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53610000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53610000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53610000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53610000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53610000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53610000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       236630                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       236630                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       236630                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       236630                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       236630                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       236630                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.013836                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013836                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.013836                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013836                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.013836                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013836                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 16374.465486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16374.465486                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 16374.465486                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16374.465486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 16374.465486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16374.465486                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs     7.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         2869                       # number of writebacks
system.cpu0.icache.writebacks::total             2869                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          405                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          405                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          405                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          405                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          405                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          405                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         2869                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2869                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         2869                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2869                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         2869                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2869                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     44880000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     44880000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     44880000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     44880000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     44880000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     44880000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.012124                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012124                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.012124                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012124                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.012124                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012124                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 15643.081213                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15643.081213                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 15643.081213                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15643.081213                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 15643.081213                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15643.081213                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::ON    15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu1.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu1.iq.rate                               nan                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                       0                       # Number of branches executed
system.cpu1.iew.exec_stores                         0                       # Number of stores executed
system.cpu1.iew.exec_rate                         nan                       # Inst execution rate
system.cpu1.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                        0                       # num instructions producing a value
system.cpu1.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu1.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts                   0                       # Number of instructions committed
system.cpu1.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                             0                       # Number of memory references committed
system.cpu1.commit.loads                            0                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.branches                         0                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                   0                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                           0                       # The number of ROB reads
system.cpu1.rob.rob_writes                          0                       # The number of ROB writes
system.cpu1.committedInsts                          0                       # Number of Instructions Simulated
system.cpu1.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu1.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::ON    15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::ON    15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       122                       # number of replacements
system.l2.tags.tagsinuse                        49152                       # Cycle average of tags in use
system.l2.tags.total_refs                         121                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       122                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.991803                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      550.015272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       507.656052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data     48094.328676                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.011190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.010328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.978482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         49152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        49100                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17705870                       # Number of tag accesses
system.l2.tags.data_accesses                 17705870                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       730696                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           730696                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2865                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2865                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            728317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                728317                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst           2838                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2838                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data          6542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6542                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                 2838                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               734859                       # number of demand (read+write) hits
system.l2.demand_hits::total                   737697                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                2838                       # number of overall hits
system.l2.overall_hits::cpu0.data              734859                       # number of overall hits
system.l2.overall_hits::total                  737697                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               30                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data           51                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              51                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                 30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                 56                       # number of demand (read+write) misses
system.l2.demand_misses::total                     86                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst                30                       # number of overall misses
system.l2.overall_misses::cpu0.data                56                       # number of overall misses
system.l2.overall_misses::total                    86                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu0.data      1496500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1496500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst     10552000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10552000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data     16898000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16898000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     10552000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     18394500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         28946500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     10552000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     18394500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        28946500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       730696                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       730696                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2865                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2865                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        728322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            728322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst         2868                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2868                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data         6593                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6593                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst             2868                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           734915                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               737783                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst            2868                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          734915                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              737783                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.000007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000007                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.010460                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010460                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.007735                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007735                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.010460                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.000076                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000117                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.010460                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.000076                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000117                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu0.data       299300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       299300                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 351733.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 351733.333333                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 331333.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 331333.333333                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 351733.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 328473.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 336587.209302                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 351733.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 328473.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 336587.209302                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                    8                       # number of writebacks
system.l2.writebacks::total                         8                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           51                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst            30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data            56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                86                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               86                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      1446500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1446500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst     10252000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10252000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     16388000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16388000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     10252000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     17834500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     28086500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     10252000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     17834500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     28086500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.010460                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010460                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.007735                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007735                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.010460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.000076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000117                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.010460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.000076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000117                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data       289300                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       289300                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 341733.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 341733.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 321333.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 321333.333333                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 341733.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 318473.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 326587.209302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 341733.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 318473.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 326587.209302                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 81                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict              113                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         6016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         6016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    6016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                86                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      86    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  86                       # Request fanout histogram
system.membus.reqLayer8.occupancy              262500                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             467500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1475570                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       737786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          302                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  15267344125                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9462                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       730704                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2869                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4334                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           728322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          728323                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2869                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6593                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2204749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2213355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       367168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     93799168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               94166336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             123                       # Total snoops (count)
system.tol2bus.snoopTraffic                       576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           737907                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000411                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020260                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 737604     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    303      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             737907                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1471350000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4319967                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1102374500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
