ARChitect2 -build_html_docs false -build_software false -build_test_code false -build_scripts true -build_hdl true -compile_test_code false -generate_structural_hdl true -compile_hdl_for_simulation false -build_xcam false -run_arcsyn false -run_seif false -run_arcrams false -run_arcformal false -run_arcpower false -compile_nsim_user_extension false -compile_translated_nsim_extensions false -create com.arc.hardware.System.1_0 System -testbench rascal -synthesislevel cpu_isle/archipelago -gatesim true -library_name user -simulator vcs -sim64 false -verilog_2001 true -export_srams_to archipelago -copy_prefix "" -create cct.RV.1_0 "System.ARCRV CCT" -cct true -cct_no_hostlink false -create com.arc.hardware.ARC_Soc_Trace.ARCV_DM.1_0 System.ARCV_DM -dm_dbg_secure unlock_only -dm_system_bus_access false -dm_dbg_apb_async false -dm_abc_ibp_if_srcsync false -create com.arc.hardware.ARCv2MSS.BusFabric.1_0 System.BusFabric -alb_mss_fab_def_div2ref 1 -alb_mss_fab_lat 0 -alb_mss_fab_lat_rd 0 -alb_mss_fab_lat_wr 0 -alb_mss_fab_cdc_fifo_en false -alb_mss_fab_def_lat 0 -alb_mss_fab_def_lat_rd 0 -alb_mss_fab_def_lat_wr 0 -alb_mss_fab_def_wr_bw 0 -alb_mss_fab_def_rd_bw 0 -alb_mss_ccm_base 0x4_0000 -create com.arc.hardware.EM.CPU_isle.1_0 System.CPUisle -unique_name "" -arc_num 0 -instances 1 -cpu_floorplan User -usercpufloorplan_path "" -pin_location_constraints_file "" -create com.arc.hardware.EM.ARCv5EM.1_0 System.CPUisle.ARCv5EM -rnmi_vec_ext true -rnmi_int_vec 0 -mmio_base_ext true -mmio_base 3584 -dmi_burst_option false -mem_bus_option AHB5 -mem_bus_num 1 -per0_bus_option AHB5 -nvm_bus_option AHB5 -bus_ecc_parity_option Odd -rmx_isa_profile default_profile -rv_zicsr_option true -rv_c_bit_manip_icond_option true -rv_a_option true -rv_m_option true -rv_zfinx_option false -rv_zdinx_option false -rvv_option false -rv_udsp_option false -rv_s_option false -rv_wg_option true -wid_mode Dynamic -wid_num 32 -wid_fixed 0 -mpy_option 10c -ld_st_queue 2 -ld_st_unaligned true -secded_option all_01 -sbe_addr_depth 1 -halt_on_reset true -soft_reset_option true -reset_pc_ext true -reset_pc 0x0 -logic_bist true -power_domains false -clock_gating true -backdoor_ccm false -create com.arc.hardware.EM.Core_Local_Interrupt_Controller.1_0 "System.CPUisle.ARCv5EM.Core Local Interrupt Controller" -small_interrupt false -sfty_irq_dual 0 -rtia_stsp true -rtia_snvi true -rtia_smrnmi true -rtia_hart_major_prio true -rtia_hart_major_prio_width 6 -rtia_sswi false -rtia_delivery DMSI -rtia_imsic_m_mode_file true -rtia_imsic_m_file_size 64 -create com.arc.hardware.EM.Core_Private_Peripheral0.1_0 "System.CPUisle.ARCv5EM.Core Private Peripheral0" -per0_base 3840 -per0_size 1 -create com.arc.hardware.EM.DCCM.1_0 System.CPUisle.ARCv5EM.DCCM -dccm_size 1048576 -dccm_base 2048 -dccm_dmi true -dccm_ecc_option SECDED_ADDR -dccm_ecc_init false -create com.arc.hardware.EM.Debug_Interface.1_0 "System.CPUisle.ARCv5EM.Debug Interface" -num_triggers_t6 4 -create com.arc.hardware.EM.Hardware_Performance_Monitor.1_0 "System.CPUisle.ARCv5EM.Hadrware Performance Monitor" -hpm_counters 8 -hpm_overflow_interrupt true -hpm_counter_width 64 -create com.arc.hardware.EM.ICCM0.1_0 System.CPUisle.ARCv5EM.ICCM0 -iccm0_size 524288 -iccm0_base 0 -iccm0_dmi true -iccm0_ecc_option SECDED_ADDR -iccm0_ecc_init false -create com.arc.hardware.EM.Instruction_Cache.1_0 "System.CPUisle.ARCv5EM.Instruction Cache" -ic_size 16384 -ic_ways 2 -ic_bsize 32 -ic_disable_on_reset false -ic_ecc_option SECDED_ADDR -create com.arc.hardware.EM.PMA.1_0 System.CPUisle.ARCv5EM.PMA -pma_entries 6 -create com.arc.hardware.EM.PMP.1_0 System.CPUisle.ARCv5EM.PMP -pmp_entries 16 -pmp_granularity 32 -create com.arc.hardware.EM.Watchdog_Timer.1_0 "System.CPUisle.ARCv5EM.Watchdog Timer" -watchdog_clk true -watchdog_clk_freq 20 -watchdog_num 1 -watchdog_size 32 -create com.arc.hardware.ARCv2MSS.ClkCtrl.1_0 System.ClkCtrl -alb_mss_clkctrl_base_addr 0xc_0000 -alb_mss_clkctrl_bypass_mode false -create com.arc.hardware.DW_DBP.1_0 System.DW_DBP -jtag_interface true -dbp_jtag_ap true -num_apb_ap 1 -dbp_apb_ap_async false -num_axi_ap 1 -num_apb_client0 1 -create com.arc.hardware.ARCv2MSS.DummySLV.1_0 System.DummySLV -alb_mss_dummy_slave_num 2 -alb_mss_dummy_slave1_base_addr 0xc_0006 -alb_mss_dummy_slave1_size 4KB -alb_mss_dummy_slave1_pref dslv1_ -alb_mss_dummy_slave1_prot APB -alb_mss_dummy_slave1_dw 32 -alb_mss_dummy_slave1_idw 16 -alb_mss_dummy_slave2_base_addr 0xc_0106 -alb_mss_dummy_slave2_size 16MB -alb_mss_dummy_slave2_pref dslv2_ -alb_mss_dummy_slave2_prot AXI -alb_mss_dummy_slave2_dw 64 -alb_mss_dummy_slave2_idw 16 -create com.arc.hardware.implementation.1_0 System.Implementation -clock_speed 20 -ddr2_clk_ratio 3x -clock_skew 0.2 -hold_margin 0.05 -floorplan User -jtag_tclk 10 -execution_trace_level stats -unique_clk true -generate_ipxact true -ipxact_include_aux_regs true -ipxact_relative_path_names true -create com.arc.hardware.ARCv2MSS.Profiler.1_0 System.Profiler -alb_mss_perfctrl_base_addr 0xc_0002 -alb_mss_perfctrl_tie_signal_control false -alb_mss_perfctrl_signal_monitor_num 1 -create com.arc.hardware.ARCv2MSS.SRAMCtrl.1_0 System.SRAMCtrl -alb_mss_mem_region_num 1 -alb_mss_mem0_base_addr 0 -alb_mss_mem0_size 2GB -alb_mss_mem0_attr Read-Write -alb_mss_mem0_secure Non-Secure -alb_mss_mem0_lat 1024 -alb_mss_mem0_def_lat 0 -alb_mss_mem0_lat_rd 0 -alb_mss_mem0_def_lat_rd 0 -alb_mss_mem0_lat_wr 0 -alb_mss_mem0_def_lat_wr 0 -alb_mss_mem1_def_lat 0 -alb_mss_mem2_def_lat 0 -alb_mss_mem3_def_lat 0 -alb_mss_mem_is_default_slave true -alb_mss_mem_default_space 32 -alb_mss_mem_data_width 128 -create com.arc.hardware.RV.Safety_Manager.1_0 "System.Safety Manager" -cpu_safety 0 -safety_delay 0 -hw_error_injection true -reg_comparands false -create cgen.1_0 "System.Tool Configuration" -mwdt_version default -code_base_addr 0xffffffff -data_base_addr 0xffffffff -ucdata_base_addr 0xffffffff -ucdata_mem_size 0 -underscores_in_numbers false -lcf_ccm_fill true -rebrand_name "" -create com.arc.hardware.ARCv2_ZEBU_RDF.ZEBU_AXI_XTOR.1_0 System.ZEBU_AXI_XTOR -zebu_has_axi_xtor_gpio false -create com.arc.hardware.ARCv2_ZEBU_RDF.ZEBU_BOX.1_0 System.ZEBU_BOX -zebu_version ZS5 -architecture_file_path ""