Analysis & Synthesis report for simple_pipeline
Thu May 18 13:30:34 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|altsyncram_9tb2:altsyncram1
 16. Source assignments for ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|altsyncram_9tb2:altsyncram1
 17. Parameter Settings for User Entity Instance: ram:ram1|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: ram:ram2|altsyncram:altsyncram_component
 19. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Div1
 20. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod2
 21. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Div2
 25. Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod3
 26. Parameter Settings for Inferred Entity Instance: display:ds|lpm_divide:Mod0
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "display:ds|divider:b1"
 29. Port Connectivity Checks: "display:ds"
 30. Port Connectivity Checks: "counta3:c3|divider:b1"
 31. Port Connectivity Checks: "counta3:c3|segLED:a0"
 32. Port Connectivity Checks: "counta2:c2|divider:b1"
 33. Port Connectivity Checks: "counta2:c2|segLED:a0"
 34. Port Connectivity Checks: "RemoveChattering:rc|divider:b2"
 35. Port Connectivity Checks: "ram:ram2"
 36. Port Connectivity Checks: "ram:ram1"
 37. Port Connectivity Checks: "branch:br"
 38. Port Connectivity Checks: "phase4ctl:p4EXMEM"
 39. Port Connectivity Checks: "phase3ctl:p3IDEX"
 40. Port Connectivity Checks: "phase3ctl:p3IFID"
 41. Port Connectivity Checks: "forwardingunit:fd"
 42. Port Connectivity Checks: "ctl:ctl"
 43. Port Connectivity Checks: "RegisterFile:RF"
 44. In-System Memory Content Editor Settings
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 18 13:30:34 2023           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                      ; simple_pipeline                                 ;
; Top-level Entity Name              ; simple_pipeline                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,151                                           ;
;     Total combinational functions  ; 2,991                                           ;
;     Dedicated logic registers      ; 644                                             ;
; Total registers                    ; 644                                             ;
; Total pins                         ; 120                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 131,072                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23I7       ;                    ;
; Top-level entity name                                            ; simple_pipeline    ; simple_pipeline    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; simple_pipeline.v                                                  ; yes             ; User Verilog HDL File                        ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v                                                  ;             ;
; ram.v                                                              ; yes             ; User Wizard-Generated File                   ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v                                                              ;             ;
; ALU.v                                                              ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v                                                              ;             ;
; RegisterFile.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RegisterFile.v                                                     ;             ;
; register.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/register.v                                                         ;             ;
; shifter.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v                                                          ;             ;
; PC.v                                                               ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v                                                               ;             ;
; phasecounter.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phasecounter.v                                                     ;             ;
; phase3ctl.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v                                                        ;             ;
; phase4ctl.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase4ctl.v                                                        ;             ;
; phase5ctl.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase5ctl.v                                                        ;             ;
; ctl.v                                                              ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ctl.v                                                              ;             ;
; branch.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/branch.v                                                           ;             ;
; RemoveChattering.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RemoveChattering.v                                                 ;             ;
; counta2.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v                                                          ;             ;
; counta3.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v                                                          ;             ;
; segLED.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/segLED.v                                                           ;             ;
; divider.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/divider.v                                                          ;             ;
; display.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v                                                          ;             ;
; forwardingunit.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/forwardingunit.v                                                   ;             ;
; finding_hazard.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/finding_hazard.v                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.inc                                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altram.inc                                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                           ;             ;
; db/altsyncram_bjl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_bjl1.tdf                                             ;             ;
; db/altsyncram_9tb2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_9tb2.tdf                                             ;             ;
; ADD_SUB_AND_OR_XOR.mif                                             ; yes             ; Auto-Found Memory Initialization File        ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ADD_SUB_AND_OR_XOR.mif                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ; altera_sld  ;
; db/ip/sldd0c8d2e6/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                         ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                                        ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                    ;             ;
; db/lpm_divide_5jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_5jm.tdf                                              ;             ;
; db/sign_div_unsign_tlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_tlh.tdf                                         ;             ;
; db/alt_u_div_e7f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_e7f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_5bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_5bm.tdf                                              ;             ;
; db/sign_div_unsign_qlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_qlh.tdf                                         ;             ;
; db/alt_u_div_87f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf                                               ;             ;
; db/lpm_divide_2jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_2jm.tdf                                              ;             ;
; db/lpm_divide_fkm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_fkm.tdf                                              ;             ;
; db/sign_div_unsign_7nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_7nh.tdf                                         ;             ;
; db/alt_u_div_2af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_2af.tdf                                               ;             ;
; db/lpm_divide_n9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_n9m.tdf                                              ;             ;
; db/sign_div_unsign_ckh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_ckh.tdf                                         ;             ;
; db/alt_u_div_c4f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_c4f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 3,151       ;
;                                             ;             ;
; Total combinational functions               ; 2991        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1455        ;
;     -- 3 input functions                    ; 713         ;
;     -- <=2 input functions                  ; 823         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2557        ;
;     -- arithmetic mode                      ; 434         ;
;                                             ;             ;
; Total registers                             ; 644         ;
;     -- Dedicated logic registers            ; 644         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 120         ;
; Total memory bits                           ; 131072      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 386         ;
; Total fan-out                               ; 12806       ;
; Average fan-out                             ; 3.27        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |simple_pipeline                                                                                                                        ; 2991 (125)          ; 644 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 120  ; 0            ; |simple_pipeline                                                                                                                                                                                                                                                                                                                                            ; simple_pipeline                   ; work         ;
;    |ALU:ALU|                                                                                                                            ; 92 (92)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ALU:ALU                                                                                                                                                                                                                                                                                                                                    ; ALU                               ; work         ;
;    |PC:PC|                                                                                                                              ; 32 (32)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|PC:PC                                                                                                                                                                                                                                                                                                                                      ; PC                                ; work         ;
;    |RegisterFile:RF|                                                                                                                    ; 8 (8)               ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|RegisterFile:RF                                                                                                                                                                                                                                                                                                                            ; RegisterFile                      ; work         ;
;    |RemoveChattering:rc|                                                                                                                ; 50 (2)              ; 29 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|RemoveChattering:rc                                                                                                                                                                                                                                                                                                                        ; RemoveChattering                  ; work         ;
;       |divider:b2|                                                                                                                      ; 48 (48)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|RemoveChattering:rc|divider:b2                                                                                                                                                                                                                                                                                                             ; divider                           ; work         ;
;    |branch:br|                                                                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|branch:br                                                                                                                                                                                                                                                                                                                                  ; branch                            ; work         ;
;    |counta2:c2|                                                                                                                         ; 1048 (14)           ; 37 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2                                                                                                                                                                                                                                                                                                                                 ; counta2                           ; work         ;
;       |divider:b1|                                                                                                                      ; 47 (47)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|divider:b1                                                                                                                                                                                                                                                                                                                      ; divider                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_2jm:auto_generated|                                                                                                ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div0|lpm_divide_2jm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_2jm                    ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 160 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_qlh               ; work         ;
;                |alt_u_div_87f:divider|                                                                                                  ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                                                 ; alt_u_div_87f                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_5jm:auto_generated|                                                                                                ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div1|lpm_divide_5jm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_5jm                    ; work         ;
;             |sign_div_unsign_tlh:divider|                                                                                               ; 201 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_tlh               ; work         ;
;                |alt_u_div_e7f:divider|                                                                                                  ; 201 (201)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                                                                                                                                                                                                                                 ; alt_u_div_e7f                     ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_fkm:auto_generated|                                                                                                ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div2|lpm_divide_fkm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_fkm                    ; work         ;
;             |sign_div_unsign_7nh:divider|                                                                                               ; 185 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_7nh               ; work         ;
;                |alt_u_div_2af:divider|                                                                                                  ; 185 (185)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Div2|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                                                                                                                                                                                 ; alt_u_div_2af                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_5bm:auto_generated|                                                                                                ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_5bm                    ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 163 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_qlh               ; work         ;
;                |alt_u_div_87f:divider|                                                                                                  ; 163 (163)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                                                 ; alt_u_div_87f                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 125 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_5bm:auto_generated|                                                                                                ; 125 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_5bm                    ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 125 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_qlh               ; work         ;
;                |alt_u_div_87f:divider|                                                                                                  ; 125 (125)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                                                 ; alt_u_div_87f                     ; work         ;
;       |lpm_divide:Mod2|                                                                                                                 ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_5bm:auto_generated|                                                                                                ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_5bm                    ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_qlh               ; work         ;
;                |alt_u_div_87f:divider|                                                                                                  ; 94 (94)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                                                 ; alt_u_div_87f                     ; work         ;
;       |lpm_divide:Mod3|                                                                                                                 ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_5bm:auto_generated|                                                                                                ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_5bm                    ; work         ;
;             |sign_div_unsign_qlh:divider|                                                                                               ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_qlh               ; work         ;
;                |alt_u_div_87f:divider|                                                                                                  ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                                                 ; alt_u_div_87f                     ; work         ;
;       |segLED:a0|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta2:c2|segLED:a0                                                                                                                                                                                                                                                                                                                       ; segLED                            ; work         ;
;    |counta3:c3|                                                                                                                         ; 21 (14)             ; 11 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta3:c3                                                                                                                                                                                                                                                                                                                                 ; counta3                           ; work         ;
;       |divider:b1|                                                                                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta3:c3|divider:b1                                                                                                                                                                                                                                                                                                                      ; divider                           ; work         ;
;       |segLED:a0|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|counta3:c3|segLED:a0                                                                                                                                                                                                                                                                                                                       ; segLED                            ; work         ;
;    |ctl:ctl|                                                                                                                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ctl:ctl                                                                                                                                                                                                                                                                                                                                    ; ctl                               ; work         ;
;    |display:ds|                                                                                                                         ; 761 (419)           ; 73 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds                                                                                                                                                                                                                                                                                                                                 ; display                           ; work         ;
;       |divider:b1|                                                                                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|divider:b1                                                                                                                                                                                                                                                                                                                      ; divider                           ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_n9m:auto_generated|                                                                                                ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|lpm_divide:Mod0|lpm_divide_n9m:auto_generated                                                                                                                                                                                                                                                                                   ; lpm_divide_n9m                    ; work         ;
;             |sign_div_unsign_ckh:divider|                                                                                               ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|lpm_divide:Mod0|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider                                                                                                                                                                                                                                                       ; sign_div_unsign_ckh               ; work         ;
;                |alt_u_div_c4f:divider|                                                                                                  ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|lpm_divide:Mod0|lpm_divide_n9m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_c4f:divider                                                                                                                                                                                                                                 ; alt_u_div_c4f                     ; work         ;
;       |number:reg0|                                                                                                                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg0                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg0|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg0|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg0|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg0|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg10|                                                                                                                    ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg10                                                                                                                                                                                                                                                                                                                    ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg10|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg10|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg10|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg10|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;       |number:reg11|                                                                                                                    ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg11                                                                                                                                                                                                                                                                                                                    ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg11|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg11|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg11|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg11|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;       |number:reg12|                                                                                                                    ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg12                                                                                                                                                                                                                                                                                                                    ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg12|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg12|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg12|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg12|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;       |number:reg13|                                                                                                                    ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg13                                                                                                                                                                                                                                                                                                                    ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg13|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg13|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg13|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg13|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;       |number:reg14|                                                                                                                    ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg14                                                                                                                                                                                                                                                                                                                    ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg14|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg14|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg14|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg14|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;       |number:reg15|                                                                                                                    ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg15                                                                                                                                                                                                                                                                                                                    ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg15|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg15|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg15|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg15|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                    ; SEVENSEG_LED                      ; work         ;
;       |number:reg1|                                                                                                                     ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg1                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg1|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg1|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg1|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg1|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg2|                                                                                                                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg2                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg2|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg2|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg2|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg2|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg3|                                                                                                                     ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg3                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg3|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg3|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg3|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg3|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg4|                                                                                                                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg4                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg4|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg4|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg4|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg4|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg5|                                                                                                                     ; 24 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg5                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg5|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg5|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg5|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg5|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg8|                                                                                                                     ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg8                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg8|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;       |number:reg9|                                                                                                                     ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg9                                                                                                                                                                                                                                                                                                                     ; number                            ; work         ;
;          |SEVENSEG_LED:l1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg9|SEVENSEG_LED:l1                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l2|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg9|SEVENSEG_LED:l2                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg9|SEVENSEG_LED:l3                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;          |SEVENSEG_LED:l4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|display:ds|number:reg9|SEVENSEG_LED:l4                                                                                                                                                                                                                                                                                                     ; SEVENSEG_LED                      ; work         ;
;    |finding_hazard:fh|                                                                                                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|finding_hazard:fh                                                                                                                                                                                                                                                                                                                          ; finding_hazard                    ; work         ;
;    |forwardingunit:fd|                                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|forwardingunit:fd                                                                                                                                                                                                                                                                                                                          ; forwardingunit                    ; work         ;
;    |phase3ctl:p3IDEX|                                                                                                                   ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase3ctl:p3IDEX                                                                                                                                                                                                                                                                                                                           ; phase3ctl                         ; work         ;
;    |phase3ctl:p3IFID|                                                                                                                   ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase3ctl:p3IFID                                                                                                                                                                                                                                                                                                                           ; phase3ctl                         ; work         ;
;    |phase4ctl:p4EXMEM|                                                                                                                  ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase4ctl:p4EXMEM                                                                                                                                                                                                                                                                                                                          ; phase4ctl                         ; work         ;
;    |phase4ctl:p4IDEX|                                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase4ctl:p4IDEX                                                                                                                                                                                                                                                                                                                           ; phase4ctl                         ; work         ;
;    |phase4ctl:p4IFID|                                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase4ctl:p4IFID                                                                                                                                                                                                                                                                                                                           ; phase4ctl                         ; work         ;
;    |phase5ctl:p5EXMEM|                                                                                                                  ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase5ctl:p5EXMEM                                                                                                                                                                                                                                                                                                                          ; phase5ctl                         ; work         ;
;    |phase5ctl:p5IDEX|                                                                                                                   ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase5ctl:p5IDEX                                                                                                                                                                                                                                                                                                                           ; phase5ctl                         ; work         ;
;    |phase5ctl:p5IFID|                                                                                                                   ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase5ctl:p5IFID                                                                                                                                                                                                                                                                                                                           ; phase5ctl                         ; work         ;
;    |phase5ctl:p5MEMWB|                                                                                                                  ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|phase5ctl:p5MEMWB                                                                                                                                                                                                                                                                                                                          ; phase5ctl                         ; work         ;
;    |ram:ram1|                                                                                                                           ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram1                                                                                                                                                                                                                                                                                                                                   ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_bjl1:auto_generated|                                                                                               ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_bjl1                   ; work         ;
;             |altsyncram_9tb2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|altsyncram_9tb2:altsyncram1                                                                                                                                                                                                                                        ; altsyncram_9tb2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 72 (56)             ; 50 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |ram:ram2|                                                                                                                           ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram2                                                                                                                                                                                                                                                                                                                                   ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_bjl1:auto_generated|                                                                                               ; 72 (0)              ; 50 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_bjl1                   ; work         ;
;             |altsyncram_9tb2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|altsyncram_9tb2:altsyncram1                                                                                                                                                                                                                                        ; altsyncram_9tb2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 72 (56)             ; 50 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |register:AR|                                                                                                                        ; 80 (80)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:AR                                                                                                                                                                                                                                                                                                                                ; register                          ; work         ;
;    |register:BR|                                                                                                                        ; 80 (80)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:BR                                                                                                                                                                                                                                                                                                                                ; register                          ; work         ;
;    |register:CR|                                                                                                                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:CR                                                                                                                                                                                                                                                                                                                                ; register                          ; work         ;
;    |register:DR|                                                                                                                        ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:DR                                                                                                                                                                                                                                                                                                                                ; register                          ; work         ;
;    |register:IR|                                                                                                                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:IR                                                                                                                                                                                                                                                                                                                                ; register                          ; work         ;
;    |register:MDR|                                                                                                                       ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:MDR                                                                                                                                                                                                                                                                                                                               ; register                          ; work         ;
;    |register:SZCV|                                                                                                                      ; 10 (10)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|register:SZCV                                                                                                                                                                                                                                                                                                                              ; register                          ; work         ;
;    |shifter:sf|                                                                                                                         ; 281 (281)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|shifter:sf                                                                                                                                                                                                                                                                                                                                 ; shifter                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 170 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 169 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 169 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 169 (1)             ; 112 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 168 (0)             ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 168 (131)           ; 106 (78)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------------+
; Name                                                                                                           ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                    ;
+----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------------+
; ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|altsyncram_9tb2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; ADD_SUB_AND_OR_XOR.mif ;
; ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|altsyncram_9tb2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; ADD_SUB_AND_OR_XOR.mif ;
+----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |simple_pipeline|ram:ram1                                                                                                                                                                                                                                                            ; ram.v           ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |simple_pipeline|ram:ram2                                                                                                                                                                                                                                                            ; ram.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; ALU:ALU|C[15]                                       ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[15]                                    ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[14]                                       ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[14]                                    ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[13]                                       ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[13]                                    ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[12]                                       ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[12]                                    ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[11]                                       ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[11]                                    ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[10]                                       ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[10]                                    ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[9]                                        ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[9]                                     ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[8]                                        ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[8]                                     ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[7]                                        ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[7]                                     ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[6]                                        ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[6]                                     ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[5]                                        ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[5]                                     ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[4]                                        ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[4]                                     ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[3]                                        ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[3]                                     ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[2]                                        ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[2]                                     ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[1]                                        ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[1]                                     ; shifter:sf|Mux18    ; yes                    ;
; ALU:ALU|C[0]                                        ; ALU:ALU|Mux18       ; yes                    ;
; shifter:sf|D[0]                                     ; shifter:sf|Mux18    ; yes                    ;
; shifter:sf|C[15]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[14]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[13]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[12]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[11]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[10]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[9]                                     ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[8]                                     ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[7]                                     ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[6]                                     ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[5]                                     ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[4]                                     ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[3]                                     ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[2]                                     ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[1]                                     ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[0]                                     ; shifter:sf|WideOr8  ; yes                    ;
; ALU:ALU|C[16]                                       ; ALU:ALU|Mux20       ; yes                    ;
; ALU:ALU|cond[0]                                     ; ALU:ALU|Mux1        ; yes                    ;
; shifter:sf|C[30]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[29]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[28]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[27]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[26]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[25]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[24]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[23]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[22]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[21]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[20]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[19]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[18]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[17]                                    ; shifter:sf|WideOr8  ; yes                    ;
; shifter:sf|C[16]                                    ; shifter:sf|WideOr8  ; yes                    ;
; Number of user-specified and inferred latches = 65  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; counta3:c3|t[2,3]                      ; Stuck at GND due to stuck port data_in      ;
; counta2:c2|t[2,3]                      ; Stuck at GND due to stuck port data_in      ;
; counta3:c3|c[4]                        ; Stuck at GND due to stuck port data_in      ;
; counta2:c2|c[4]                        ; Stuck at GND due to stuck port data_in      ;
; display:ds|disp_3[0]                   ; Merged with display:ds|disp_2[0]            ;
; display:ds|disp_4[0]                   ; Merged with display:ds|disp_2[0]            ;
; display:ds|disp_5[0]                   ; Merged with display:ds|disp_2[0]            ;
; display:ds|disp_6[0]                   ; Merged with display:ds|disp_2[0]            ;
; display:ds|disp_7[0]                   ; Merged with display:ds|disp_2[0]            ;
; display:ds|disp_8[0]                   ; Merged with display:ds|disp_2[0]            ;
; register:CR|DataOut[7..9,11..15]       ; Merged with register:CR|DataOut[10]         ;
; counta3:c3|divider:b1|count[25]        ; Merged with counta2:c2|divider:b1|count[25] ;
; display:ds|divider:b1|count[25]        ; Merged with counta2:c2|divider:b1|count[25] ;
; counta3:c3|divider:b1|count[24]        ; Merged with counta2:c2|divider:b1|count[24] ;
; display:ds|divider:b1|count[24]        ; Merged with counta2:c2|divider:b1|count[24] ;
; counta3:c3|divider:b1|count[23]        ; Merged with counta2:c2|divider:b1|count[23] ;
; display:ds|divider:b1|count[23]        ; Merged with counta2:c2|divider:b1|count[23] ;
; counta3:c3|divider:b1|count[22]        ; Merged with counta2:c2|divider:b1|count[22] ;
; display:ds|divider:b1|count[22]        ; Merged with counta2:c2|divider:b1|count[22] ;
; counta3:c3|divider:b1|count[21]        ; Merged with counta2:c2|divider:b1|count[21] ;
; display:ds|divider:b1|count[21]        ; Merged with counta2:c2|divider:b1|count[21] ;
; counta3:c3|divider:b1|count[20]        ; Merged with counta2:c2|divider:b1|count[20] ;
; display:ds|divider:b1|count[20]        ; Merged with counta2:c2|divider:b1|count[20] ;
; counta3:c3|divider:b1|count[19]        ; Merged with counta2:c2|divider:b1|count[19] ;
; display:ds|divider:b1|count[19]        ; Merged with counta2:c2|divider:b1|count[19] ;
; counta3:c3|divider:b1|count[18]        ; Merged with counta2:c2|divider:b1|count[18] ;
; display:ds|divider:b1|count[18]        ; Merged with counta2:c2|divider:b1|count[18] ;
; counta3:c3|divider:b1|count[17]        ; Merged with counta2:c2|divider:b1|count[17] ;
; display:ds|divider:b1|count[17]        ; Merged with counta2:c2|divider:b1|count[17] ;
; counta3:c3|divider:b1|count[16]        ; Merged with counta2:c2|divider:b1|count[16] ;
; display:ds|divider:b1|count[16]        ; Merged with counta2:c2|divider:b1|count[16] ;
; counta3:c3|divider:b1|count[15]        ; Merged with counta2:c2|divider:b1|count[15] ;
; display:ds|divider:b1|count[15]        ; Merged with counta2:c2|divider:b1|count[15] ;
; counta3:c3|divider:b1|count[14]        ; Merged with counta2:c2|divider:b1|count[14] ;
; display:ds|divider:b1|count[14]        ; Merged with counta2:c2|divider:b1|count[14] ;
; counta3:c3|divider:b1|count[13]        ; Merged with counta2:c2|divider:b1|count[13] ;
; display:ds|divider:b1|count[13]        ; Merged with counta2:c2|divider:b1|count[13] ;
; counta3:c3|divider:b1|count[12]        ; Merged with counta2:c2|divider:b1|count[12] ;
; display:ds|divider:b1|count[12]        ; Merged with counta2:c2|divider:b1|count[12] ;
; counta3:c3|divider:b1|count[11]        ; Merged with counta2:c2|divider:b1|count[11] ;
; display:ds|divider:b1|count[11]        ; Merged with counta2:c2|divider:b1|count[11] ;
; counta3:c3|divider:b1|count[10]        ; Merged with counta2:c2|divider:b1|count[10] ;
; display:ds|divider:b1|count[10]        ; Merged with counta2:c2|divider:b1|count[10] ;
; counta3:c3|divider:b1|count[9]         ; Merged with counta2:c2|divider:b1|count[9]  ;
; display:ds|divider:b1|count[9]         ; Merged with counta2:c2|divider:b1|count[9]  ;
; counta3:c3|divider:b1|count[8]         ; Merged with counta2:c2|divider:b1|count[8]  ;
; display:ds|divider:b1|count[8]         ; Merged with counta2:c2|divider:b1|count[8]  ;
; counta3:c3|divider:b1|count[7]         ; Merged with counta2:c2|divider:b1|count[7]  ;
; display:ds|divider:b1|count[7]         ; Merged with counta2:c2|divider:b1|count[7]  ;
; counta3:c3|divider:b1|count[6]         ; Merged with counta2:c2|divider:b1|count[6]  ;
; display:ds|divider:b1|count[6]         ; Merged with counta2:c2|divider:b1|count[6]  ;
; counta3:c3|divider:b1|count[5]         ; Merged with counta2:c2|divider:b1|count[5]  ;
; display:ds|divider:b1|count[5]         ; Merged with counta2:c2|divider:b1|count[5]  ;
; counta3:c3|divider:b1|count[4]         ; Merged with counta2:c2|divider:b1|count[4]  ;
; display:ds|divider:b1|count[4]         ; Merged with counta2:c2|divider:b1|count[4]  ;
; counta3:c3|divider:b1|count[3]         ; Merged with counta2:c2|divider:b1|count[3]  ;
; display:ds|divider:b1|count[3]         ; Merged with counta2:c2|divider:b1|count[3]  ;
; counta3:c3|divider:b1|count[2]         ; Merged with counta2:c2|divider:b1|count[2]  ;
; display:ds|divider:b1|count[2]         ; Merged with counta2:c2|divider:b1|count[2]  ;
; counta3:c3|divider:b1|count[1]         ; Merged with counta2:c2|divider:b1|count[1]  ;
; display:ds|divider:b1|count[1]         ; Merged with counta2:c2|divider:b1|count[1]  ;
; counta3:c3|divider:b1|count[0]         ; Merged with counta2:c2|divider:b1|count[0]  ;
; display:ds|divider:b1|count[0]         ; Merged with counta2:c2|divider:b1|count[0]  ;
; display:ds|disp_2[0]                   ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 73 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 644   ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 323   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 392   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |simple_pipeline|counta2:c2|c[3]                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |simple_pipeline|counta3:c3|c[3]                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|register:MDR|DataOut[15]                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |simple_pipeline|counta2:c2|divider:b1|c                                                                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|register:BR|DataOut[15]                                                                                                                                                 ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |simple_pipeline|register:AR|DataOut[15]                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |simple_pipeline|register:SZCV|DataOut[2]                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |simple_pipeline|ctl:ctl|Branch[0]                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |simple_pipeline|B_wire[14]                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |simple_pipeline|A_wire[1]                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; No         ; |simple_pipeline|ALU:ALU|Add0                                                                                                                                                            ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |simple_pipeline|ALU:ALU|Mux11                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |simple_pipeline|ALU:ALU|Add0                                                                                                                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |simple_pipeline|shifter:sf|Mux14                                                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |simple_pipeline|shifter:sf|Mux9                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple_pipeline|shifter:sf|Mux4                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|altsyncram_9tb2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|altsyncram_9tb2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 16                     ; Signed Integer          ;
; WIDTHAD_A                          ; 12                     ; Signed Integer          ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ADD_SUB_AND_OR_XOR.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_bjl1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------+
; Parameter Name                     ; Value                  ; Type                    ;
+------------------------------------+------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                 ;
; WIDTH_A                            ; 16                     ; Signed Integer          ;
; WIDTHAD_A                          ; 12                     ; Signed Integer          ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                 ;
; WIDTH_B                            ; 1                      ; Untyped                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                 ;
; INIT_FILE                          ; ADD_SUB_AND_OR_XOR.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_bjl1        ; Untyped                 ;
+------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 7              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_5jm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_fkm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: counta2:c2|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_5bm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:ds|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                           ;
; LPM_WIDTHD             ; 6              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_n9m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 2                                        ;
; Entity Instance                           ; ram:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 16                                       ;
;     -- NUMWORDS_A                         ; 4096                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; ram:ram2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 16                                       ;
;     -- NUMWORDS_A                         ; 4096                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:ds|divider:b1"                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; hz        ; Input ; Warning  ; Input port expression (30 bits) is smaller than the input port (31 bits) it drives.  Extra input bit(s) "hz[30..30]" will be connected to GND. ;
; hz[3..2]  ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; hz[29..9] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hz[7..6]  ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hz[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hz[9]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; hz[6]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; hz[5]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:ds"                                                                                                                                            ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                         ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; reg_6        ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "reg_6[15..1]" will be connected to GND. ;
; reg_7        ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "reg_7[15..1]" will be connected to GND. ;
; reg_8[15..4] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; ctl[2]       ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counta3:c3|divider:b1"                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; hz        ; Input ; Warning  ; Input port expression (30 bits) is smaller than the input port (31 bits) it drives.  Extra input bit(s) "hz[30..30]" will be connected to GND. ;
; hz[3..2]  ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; hz[29..9] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hz[7..6]  ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hz[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hz[9]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; hz[6]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; hz[5]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counta3:c3|segLED:a0"                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (31 bits) it drives.  Extra input bit(s) "a[30..5]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counta2:c2|divider:b1"                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; hz        ; Input ; Warning  ; Input port expression (30 bits) is smaller than the input port (31 bits) it drives.  Extra input bit(s) "hz[30..30]" will be connected to GND. ;
; hz[3..2]  ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; hz[29..9] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hz[7..6]  ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hz[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hz[9]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; hz[6]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; hz[5]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counta2:c2|segLED:a0"                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (31 bits) it drives.  Extra input bit(s) "a[30..5]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RemoveChattering:rc|divider:b2"                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; hz        ; Input ; Warning  ; Input port expression (30 bits) is smaller than the input port (31 bits) it drives.  Extra input bit(s) "hz[30..30]" will be connected to GND. ;
; hz[29..4] ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hz[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; hz[3]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hz[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                   ;
; hz[1]     ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram2"                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram1"                                                                                                                                                                                 ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address     ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren        ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "branch:br"                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cond ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase4ctl:p4EXMEM"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Branchout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase3ctl:p3IDEX"                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MemReadout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; Raout      ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (3 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; Rbout      ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (3 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase3ctl:p3IFID"                                                                                                                                                      ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Raout ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (3 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; Rbout ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (3 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "forwardingunit:fd"                                                                                                              ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; ForwardA ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "ForwardA[1..1]" have no fanouts ;
; ForwardB ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "ForwardB[1..1]" have no fanouts ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctl:ctl"                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RF"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_6 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                      ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------+
; 0              ; NONE        ; 16    ; 4096  ; Read/Write ; ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated ;
; 1              ; NONE        ; 16    ; 4096  ; Read/Write ; ram:ram2|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 174                         ;
; cycloneiii_ff         ; 532                         ;
;     CLR               ; 79                          ;
;     ENA               ; 115                         ;
;     ENA CLR           ; 145                         ;
;     ENA CLR SLD       ; 40                          ;
;     ENA SCLR          ; 2                           ;
;     ENA SLD           ; 7                           ;
;     SCLR              ; 83                          ;
;     plain             ; 61                          ;
; cycloneiii_lcell_comb ; 2825                        ;
;     arith             ; 426                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 131                         ;
;         3 data inputs ; 292                         ;
;     normal            ; 2399                        ;
;         0 data inputs ; 68                          ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 558                         ;
;         3 data inputs ; 353                         ;
;         4 data inputs ; 1392                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 33.10                       ;
; Average LUT depth     ; 11.89                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Thu May 18 13:30:20 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple_pipeline -c simple_pipeline
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 21 design units, including 21 entities, in source file simple_pipeline.v
    Info (12023): Found entity 1: ALU File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 1
    Info (12023): Found entity 2: RegisterFile File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RegisterFile.v Line: 1
    Info (12023): Found entity 3: register File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/register.v Line: 1
    Info (12023): Found entity 4: shifter File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 1
    Info (12023): Found entity 5: PC File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v Line: 1
    Info (12023): Found entity 6: phasecounter File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phasecounter.v Line: 1
    Info (12023): Found entity 7: phase3ctl File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 1
    Info (12023): Found entity 8: phase4ctl File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase4ctl.v Line: 1
    Info (12023): Found entity 9: phase5ctl File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase5ctl.v Line: 1
    Info (12023): Found entity 10: ctl File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ctl.v Line: 1
    Info (12023): Found entity 11: branch File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/branch.v Line: 1
    Info (12023): Found entity 12: RemoveChattering File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RemoveChattering.v Line: 1
    Info (12023): Found entity 13: counta2 File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 1
    Info (12023): Found entity 14: counta3 File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v Line: 1
    Info (12023): Found entity 15: segLED File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/segLED.v Line: 1
    Info (12023): Found entity 16: divider File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/divider.v Line: 1
    Info (12023): Found entity 17: display File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 1
    Info (12023): Found entity 18: SEVENSEG_LED File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 166
    Info (12023): Found entity 19: number File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 188
    Info (12023): Found entity 20: forwardingunit File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/forwardingunit.v Line: 1
    Info (12023): Found entity 21: simple_pipeline File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at simple_pipeline.v(74): created implicit net for "AS_BC" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 74
Warning (10236): Verilog HDL Implicit Net warning at simple_pipeline.v(76): created implicit net for "ForwardA" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 76
Warning (10236): Verilog HDL Implicit Net warning at simple_pipeline.v(76): created implicit net for "ForwardB" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 76
Warning (10236): Verilog HDL Implicit Net warning at simple_pipeline.v(115): created implicit net for "out" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 115
Warning (10236): Verilog HDL Implicit Net warning at simple_pipeline.v(141): created implicit net for "pcout" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 141
Info (12127): Elaborating entity "simple_pipeline" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(115): object "out" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 115
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(141): object "pcout" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 141
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(51): object "opcode_wire1" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(51): object "opcode_wire2" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at simple_pipeline.v(54): object "SZCV10" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 54
Warning (10858): Verilog HDL warning at simple_pipeline.v(59): object MemReadout used but never assigned File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 59
Warning (10230): Verilog HDL assignment warning at simple_pipeline.v(115): truncated value with size 16 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 115
Warning (10230): Verilog HDL assignment warning at simple_pipeline.v(137): truncated value with size 32 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 137
Warning (10230): Verilog HDL assignment warning at simple_pipeline.v(138): truncated value with size 32 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 138
Warning (10230): Verilog HDL assignment warning at simple_pipeline.v(139): truncated value with size 32 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 139
Warning (10230): Verilog HDL assignment warning at simple_pipeline.v(140): truncated value with size 32 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 140
Warning (10230): Verilog HDL assignment warning at simple_pipeline.v(141): truncated value with size 16 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 141
Warning (10030): Net "MemReadout" at simple_pipeline.v(59) has no driver or initial value, using a default initial value '0' File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 59
Info (12128): Elaborating entity "register" for hierarchy "register:IR" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 63
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:RF" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 71
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 72
Warning (10235): Verilog HDL Always Construct warning at ALU.v(13): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 13
Warning (10235): Verilog HDL Always Construct warning at ALU.v(20): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at ALU.v(39): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 39
Warning (10270): Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 10
Warning (10235): Verilog HDL Always Construct warning at ALU.v(50): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at ALU.v(54): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at ALU.v(55): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable "C", which holds its previous value in one or more paths through the always construct File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable "cond", which holds its previous value in one or more paths through the always construct File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "cond[0]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[0]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[1]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[2]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[3]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[4]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[5]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[6]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[7]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[8]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[9]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[10]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[11]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[12]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[13]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[14]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[15]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (10041): Inferred latch for "C[16]" at ALU.v(9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
Info (12128): Elaborating entity "ctl" for hierarchy "ctl:ctl" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 74
Warning (10036): Verilog HDL or VHDL warning at ctl.v(9): object "inst_wire" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ctl.v Line: 9
Warning (12125): Using design file finding_hazard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: finding_hazard File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/finding_hazard.v Line: 1
Info (12128): Elaborating entity "finding_hazard" for hierarchy "finding_hazard:fh" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 75
Info (12128): Elaborating entity "forwardingunit" for hierarchy "forwardingunit:fd" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 76
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:sf" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 77
Warning (10235): Verilog HDL Always Construct warning at shifter.v(20): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at shifter.v(21): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 21
Warning (10230): Verilog HDL assignment warning at shifter.v(21): truncated value with size 3 to match size of target (2) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at shifter.v(22): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 22
Warning (10230): Verilog HDL assignment warning at shifter.v(22): truncated value with size 4 to match size of target (3) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at shifter.v(23): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 23
Warning (10230): Verilog HDL assignment warning at shifter.v(23): truncated value with size 5 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 23
Warning (10235): Verilog HDL Always Construct warning at shifter.v(24): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 24
Warning (10230): Verilog HDL assignment warning at shifter.v(24): truncated value with size 6 to match size of target (5) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 24
Warning (10235): Verilog HDL Always Construct warning at shifter.v(25): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 25
Warning (10230): Verilog HDL assignment warning at shifter.v(25): truncated value with size 7 to match size of target (6) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 25
Warning (10235): Verilog HDL Always Construct warning at shifter.v(26): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 26
Warning (10230): Verilog HDL assignment warning at shifter.v(26): truncated value with size 8 to match size of target (7) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 26
Warning (10235): Verilog HDL Always Construct warning at shifter.v(27): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 27
Warning (10230): Verilog HDL assignment warning at shifter.v(27): truncated value with size 9 to match size of target (8) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 27
Warning (10235): Verilog HDL Always Construct warning at shifter.v(28): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 28
Warning (10230): Verilog HDL assignment warning at shifter.v(28): truncated value with size 10 to match size of target (9) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at shifter.v(29): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 29
Warning (10230): Verilog HDL assignment warning at shifter.v(29): truncated value with size 11 to match size of target (10) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 29
Warning (10235): Verilog HDL Always Construct warning at shifter.v(30): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 30
Warning (10230): Verilog HDL assignment warning at shifter.v(30): truncated value with size 12 to match size of target (11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at shifter.v(31): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 31
Warning (10230): Verilog HDL assignment warning at shifter.v(31): truncated value with size 13 to match size of target (12) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 31
Warning (10235): Verilog HDL Always Construct warning at shifter.v(32): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 32
Warning (10230): Verilog HDL assignment warning at shifter.v(32): truncated value with size 14 to match size of target (13) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at shifter.v(33): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 33
Warning (10230): Verilog HDL assignment warning at shifter.v(33): truncated value with size 15 to match size of target (14) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at shifter.v(34): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 34
Warning (10230): Verilog HDL assignment warning at shifter.v(34): truncated value with size 16 to match size of target (15) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 34
Warning (10270): Verilog HDL Case Statement warning at shifter.v(19): incomplete case statement has no default case item File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at shifter.v(36): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 36
Warning (10270): Verilog HDL Case Statement warning at shifter.v(12): incomplete case statement has no default case item File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 12
Warning (10235): Verilog HDL Always Construct warning at shifter.v(44): variable "C" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 44
Warning (10270): Verilog HDL Case Statement warning at shifter.v(46): incomplete case statement has no default case item File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 46
Warning (10235): Verilog HDL Always Construct warning at shifter.v(64): variable "D" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 64
Warning (10235): Verilog HDL Always Construct warning at shifter.v(69): variable "D" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 69
Warning (10240): Verilog HDL Always Construct warning at shifter.v(11): inferring latch(es) for variable "D", which holds its previous value in one or more paths through the always construct File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at shifter.v(11): inferring latch(es) for variable "C", which holds its previous value in one or more paths through the always construct File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at shifter.v(11): inferring latch(es) for variable "cond", which holds its previous value in one or more paths through the always construct File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "cond[1]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[0]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[1]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[2]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[3]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[4]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[5]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[6]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[7]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[8]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[9]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[10]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[11]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[12]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[13]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[14]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[15]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[16]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[17]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[18]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[19]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[20]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[21]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[22]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[23]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[24]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[25]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[26]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[27]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[28]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[29]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "C[30]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[0]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[1]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[2]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[3]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[4]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[5]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[6]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[7]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[8]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[9]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[10]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[11]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[12]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[13]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[14]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (10041): Inferred latch for "D[15]" at shifter.v(11) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 78
Warning (10230): Verilog HDL assignment warning at PC.v(9): truncated value with size 32 to match size of target (16) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v Line: 9
Warning (10230): Verilog HDL assignment warning at PC.v(20): truncated value with size 32 to match size of target (16) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/PC.v Line: 20
Info (12128): Elaborating entity "phase3ctl" for hierarchy "phase3ctl:p3IFID" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 80
Warning (10230): Verilog HDL assignment warning at phase3ctl.v(17): truncated value with size 3 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 17
Warning (10230): Verilog HDL assignment warning at phase3ctl.v(18): truncated value with size 3 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 18
Warning (10230): Verilog HDL assignment warning at phase3ctl.v(26): truncated value with size 3 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 26
Warning (10230): Verilog HDL assignment warning at phase3ctl.v(27): truncated value with size 3 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 27
Info (12128): Elaborating entity "phase4ctl" for hierarchy "phase4ctl:p4IFID" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 81
Info (12128): Elaborating entity "phase5ctl" for hierarchy "phase5ctl:p5IFID" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 82
Info (12128): Elaborating entity "branch" for hierarchy "branch:br" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at branch.v(5): object "c" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/branch.v Line: 5
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram1" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram1|altsyncram:altsyncram_component" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "ram:ram1|altsyncram:altsyncram_component" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v Line: 86
Info (12133): Instantiated megafunction "ram:ram1|altsyncram:altsyncram_component" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ADD_SUB_AND_OR_XOR.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bjl1.tdf
    Info (12023): Found entity 1: altsyncram_bjl1 File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_bjl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bjl1" for hierarchy "ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tb2.tdf
    Info (12023): Found entity 1: altsyncram_9tb2 File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_9tb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9tb2" for hierarchy "ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|altsyncram_9tb2:altsyncram1" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_bjl1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_bjl1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_bjl1.tdf Line: 38
Info (12133): Instantiated megafunction "ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/altsyncram_bjl1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram:ram1|altsyncram:altsyncram_component|altsyncram_bjl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: /opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "RemoveChattering" for hierarchy "RemoveChattering:rc" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 93
Warning (10036): Verilog HDL or VHDL warning at RemoveChattering.v(7): object "rst_n1" assigned a value but never read File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RemoveChattering.v Line: 7
Warning (10230): Verilog HDL assignment warning at RemoveChattering.v(23): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RemoveChattering.v Line: 23
Info (12128): Elaborating entity "divider" for hierarchy "RemoveChattering:rc|divider:b2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/RemoveChattering.v Line: 8
Info (12128): Elaborating entity "counta2" for hierarchy "counta2:c2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 94
Warning (10230): Verilog HDL assignment warning at counta2.v(18): truncated value with size 32 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 18
Warning (10230): Verilog HDL assignment warning at counta2.v(23): truncated value with size 32 to match size of target (5) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 23
Info (12128): Elaborating entity "segLED" for hierarchy "counta2:c2|segLED:a0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 12
Info (12128): Elaborating entity "counta3" for hierarchy "counta3:c3" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 95
Warning (10230): Verilog HDL assignment warning at counta3.v(18): truncated value with size 32 to match size of target (4) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v Line: 18
Warning (10230): Verilog HDL assignment warning at counta3.v(23): truncated value with size 32 to match size of target (5) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta3.v Line: 23
Info (12128): Elaborating entity "display" for hierarchy "display:ds" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 100
Warning (10230): Verilog HDL assignment warning at display.v(53): truncated value with size 32 to match size of target (6) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 53
Warning (10230): Verilog HDL assignment warning at display.v(54): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 54
Warning (10230): Verilog HDL assignment warning at display.v(57): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 57
Warning (10230): Verilog HDL assignment warning at display.v(60): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 60
Warning (10230): Verilog HDL assignment warning at display.v(63): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 63
Warning (10230): Verilog HDL assignment warning at display.v(66): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 66
Warning (10230): Verilog HDL assignment warning at display.v(69): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 69
Warning (10230): Verilog HDL assignment warning at display.v(72): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 72
Warning (10230): Verilog HDL assignment warning at display.v(75): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 75
Warning (10230): Verilog HDL assignment warning at display.v(78): truncated value with size 32 to match size of target (1) File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 78
Info (12128): Elaborating entity "number" for hierarchy "display:ds|number:reg0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 32
Info (12128): Elaborating entity "SEVENSEG_LED" for hierarchy "display:ds|number:reg0|SEVENSEG_LED:l1" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 198
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "z5[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z5[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z6[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z7[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[2]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
    Warning (12110): Net "z8[1]" is missing source, defaulting to GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 58
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.18.13:30:26 Progress: Loading sldd0c8d2e6/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/ip/sldd0c8d2e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Div1" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Mod2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Div0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Mod1" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Mod0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Div2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "counta2:c2|Mod3" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:ds|Mod0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 53
Info (12130): Elaborated megafunction instantiation "counta2:c2|lpm_divide:Div1" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 25
Info (12133): Instantiated megafunction "counta2:c2|lpm_divide:Div1" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf
    Info (12023): Found entity 1: lpm_divide_5jm File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_5jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf
    Info (12023): Found entity 1: alt_u_div_e7f File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_e7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "counta2:c2|lpm_divide:Mod2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 25
Info (12133): Instantiated megafunction "counta2:c2|lpm_divide:Mod2" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf
    Info (12023): Found entity 1: lpm_divide_5bm File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_5bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "counta2:c2|lpm_divide:Div0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 24
Info (12133): Instantiated megafunction "counta2:c2|lpm_divide:Div0" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_2jm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "counta2:c2|lpm_divide:Div2" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 26
Info (12133): Instantiated megafunction "counta2:c2|lpm_divide:Div2" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/counta2.v Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf
    Info (12023): Found entity 1: lpm_divide_fkm File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_fkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_2af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "display:ds|lpm_divide:Mod0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 53
Info (12133): Instantiated megafunction "display:ds|lpm_divide:Mod0" with the following parameter: File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/display.v Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf
    Info (12023): Found entity 1: lpm_divide_n9m File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/lpm_divide_n9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/sign_div_unsign_ckh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf
    Info (12023): Found entity 1: alt_u_div_c4f File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_c4f.tdf Line: 27
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch ALU:ALU|C[15] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[14] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[13] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[12] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[11] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[10] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[9] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[8] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[7] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[6] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[5] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[4] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[3] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[2] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[1] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[0] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[14] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[13] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[12] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[11] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[10] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[9] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[8] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[7] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[6] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[5] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[4] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[3] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[2] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[1] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch shifter:sf|C[0] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/shifter.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|C[16] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13012): Latch ALU:ALU|cond[0] has unsafe behavior File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/ALU.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal phase3ctl:p3IDEX|opcodeout[1] File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/phase3ctl.v Line: 9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out2[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 26
    Warning (13410): Pin "out3[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 28
    Warning (13410): Pin "disp_2[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 33
    Warning (13410): Pin "disp_3[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 33
    Warning (13410): Pin "disp_4[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 33
    Warning (13410): Pin "disp_5[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 33
    Warning (13410): Pin "disp_6[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 33
    Warning (13410): Pin "disp_7[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 33
    Warning (13410): Pin "disp_8[0]" is stuck at GND File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/simple_pipeline.v Line: 33
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 62
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 102
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 37
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 42
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 47
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 52
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 57
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~0" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 62
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 47
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 52
    Info (17048): Logic cell "counta2:c2|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~10" File: /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/db/alt_u_div_87f.tdf Line: 57
Info (144001): Generated suppressed messages file /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/output_files/simple_pipeline.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3330 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 101 output pins
    Info (21061): Implemented 3173 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 292 warnings
    Info: Peak virtual memory: 543 megabytes
    Info: Processing ended: Thu May 18 13:30:34 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /export/home/021/a0218457/2023-simple-2023-team23/final/simple_pipeline/output_files/simple_pipeline.map.smsg.


