Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 23 20:17:19 2020
| Host         : DESKTOP-VG3SLB4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: isSelect_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: newpic_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: onScene_menu_reg_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: onScene_menu_reg_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: onScene_menu_reg_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: selectedMenu_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: selectedMenu_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 214 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.450       -9.269                      6                  617        0.098        0.000                      0                  617        4.500        0.000                       0                   217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.450       -9.269                      6                  617        0.098        0.000                      0                  617        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            6  Failing Endpoints,  Worst Slack       -4.450ns,  Total Violation       -9.269ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.450ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec1/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.465ns  (logic 9.852ns (68.109%)  route 4.613ns (31.891%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/v_count_reg_reg[0]_replica/Q
                         net (fo=20, routed)          0.780     6.312    vga_sync_unit/y[0]_repN
    SLICE_X11Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.436 r  vga_sync_unit/hitEnemy6_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.436    ats/ec1/hitEnemy5__1_0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.968 r  ats/ec1/hitEnemy6_carry/CO[3]
                         net (fo=1, routed)           0.000     6.968    ats/ec1/hitEnemy6_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  ats/ec1/hitEnemy6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.082    ats/ec1/hitEnemy6_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.416 r  ats/ec1/hitEnemy6_carry__1/O[1]
                         net (fo=4, routed)           0.840     8.256    ats/ec1/hitEnemy6_carry__1_n_6
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    12.471 r  ats/ec1/hitEnemy5__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.473    ats/ec1/hitEnemy5__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.991 r  ats/ec1/hitEnemy5__1/P[0]
                         net (fo=2, routed)           1.044    15.035    ats/ec1/hitEnemy5__1_n_105
    SLICE_X12Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.555 r  ats/ec1/hitEnemy4__44_carry/CO[3]
                         net (fo=1, routed)           0.000    15.555    ats/ec1/hitEnemy4__44_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.672 r  ats/ec1/hitEnemy4__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.672    ats/ec1/hitEnemy4__44_carry__0_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.995 r  ats/ec1/hitEnemy4__44_carry__1/O[1]
                         net (fo=1, routed)           0.552    16.547    ats/ec1/hitEnemy5__5[25]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.306    16.853 r  ats/ec1/hitEnemy4__89_carry__5_i_3__0/O
                         net (fo=1, routed)           0.000    16.853    ats/ec1/hitEnemy4__89_carry__5_i_3__0_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.403 r  ats/ec1/hitEnemy4__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.403    ats/ec1/hitEnemy4__89_carry__5_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.716 f  ats/ec1/hitEnemy4__89_carry__6/O[3]
                         net (fo=1, routed)           0.958    18.673    ats/ec1/rgb_reg33_out[31]
    SLICE_X15Y10         LUT6 (Prop_lut6_I1_O)        0.306    18.979 r  ats/ec1/hitEnemy_i_2__0/O
                         net (fo=4, routed)           0.438    19.417    ats/ec1/hitEnemy_i_5__0_0
    SLICE_X14Y10         LUT5 (Prop_lut5_I0_O)        0.124    19.541 r  ats/ec1/hitEnemy_i_1__0/O
                         net (fo=1, routed)           0.000    19.541    ats/ec1/hitEnemy_i_1__0_n_0
    SLICE_X14Y10         FDRE                                         r  ats/ec1/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.448    14.789    ats/ec1/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  ats/ec1/hitEnemy_reg/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X14Y10         FDRE (Setup_fdre_C_D)        0.077    15.091    ats/ec1/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -19.541    
  -------------------------------------------------------------------
                         slack                                 -4.450    

Slack (VIOLATED) :        -4.382ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec2/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.391ns  (logic 9.822ns (68.249%)  route 4.569ns (31.751%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.555     5.076    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga_sync_unit/v_count_reg_reg[4]/Q
                         net (fo=116, routed)         0.814     6.346    vga_sync_unit/y[3]
    SLICE_X11Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.470 r  vga_sync_unit/hitEnemy6_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.470    ats/ec2/hitEnemy5__1_1[0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.002 r  ats/ec2/hitEnemy6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.002    ats/ec2/hitEnemy6_carry__0_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.241 r  ats/ec2/hitEnemy6_carry__1/O[2]
                         net (fo=71, routed)          0.833     8.075    ats/ec2/hitEnemy6_carry__1_n_5
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.214    12.289 r  ats/ec2/hitEnemy5__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.291    ats/ec2/hitEnemy5__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.809 r  ats/ec2/hitEnemy5__1/P[0]
                         net (fo=2, routed)           0.943    14.752    ats/ec2/hitEnemy5__1_n_105
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    14.876 r  ats/ec2/hitEnemy4__44_carry_i_3/O
                         net (fo=1, routed)           0.000    14.876    ats/ec2/hitEnemy4__44_carry_i_3_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.409 r  ats/ec2/hitEnemy4__44_carry/CO[3]
                         net (fo=1, routed)           0.000    15.409    ats/ec2/hitEnemy4__44_carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.732 r  ats/ec2/hitEnemy4__44_carry__0/O[1]
                         net (fo=1, routed)           0.686    16.418    ats/ec2/hitEnemy5__5[21]
    SLICE_X13Y22         LUT2 (Prop_lut2_I1_O)        0.306    16.724 r  ats/ec2/hitEnemy4__89_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.724    ats/ec2/hitEnemy4__89_carry__4_i_3_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.274 r  ats/ec2/hitEnemy4__89_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.274    ats/ec2/hitEnemy4__89_carry__4_n_0
    SLICE_X13Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.388 r  ats/ec2/hitEnemy4__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.388    ats/ec2/hitEnemy4__89_carry__5_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.627 f  ats/ec2/hitEnemy4__89_carry__6/O[2]
                         net (fo=1, routed)           0.813    18.440    ats/ec2/rgb_reg3__0[30]
    SLICE_X12Y18         LUT6 (Prop_lut6_I0_O)        0.302    18.742 f  ats/ec2/hitEnemy_i_8/O
                         net (fo=1, routed)           0.161    18.903    ats/ec2/hitEnemy_i_8_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.027 f  ats/ec2/hitEnemy_i_3/O
                         net (fo=4, routed)           0.317    19.344    ats/ec2/hitEnemy_i_3_n_0
    SLICE_X12Y19         LUT5 (Prop_lut5_I1_O)        0.124    19.468 r  ats/ec2/hitEnemy_i_1/O
                         net (fo=1, routed)           0.000    19.468    ats/ec2/hitEnemy_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  ats/ec2/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.439    14.780    ats/ec2/clk_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  ats/ec2/hitEnemy_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y19         FDRE (Setup_fdre_C_D)        0.081    15.086    ats/ec2/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -19.468    
  -------------------------------------------------------------------
                         slack                                 -4.382    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t2/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 1.749ns (18.635%)  route 7.637ns (81.365%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.566     5.087    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=140, routed)         4.940    10.483    vga_sync_unit/x[6]
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.152    10.635 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=14, routed)          1.355    11.990    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I3_O)        0.326    12.316 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.525    12.841    vga_sync_unit/v_count_reg_reg[9]_7[0]
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.124    12.965 r  vga_sync_unit/fontAddress_carry_i_1__12/O
                         net (fo=1, routed)           0.000    12.965    cred/t3/S[3]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.341 r  cred/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.341    cred/t3/fontAddress_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.656 r  cred/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.817    14.473    cred/t2/FontRom/ADDRBWRADDR[6]
    RAMB18_X0Y18         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.493    14.834    cred/t2/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.749    14.309    cred/t2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.473    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.158ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t2/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 1.790ns (19.058%)  route 7.602ns (80.942%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.566     5.087    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=140, routed)         4.940    10.483    vga_sync_unit/x[6]
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.152    10.635 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=14, routed)          1.355    11.990    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I3_O)        0.326    12.316 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.578    12.894    vga_sync_unit/v_count_reg_reg[9]_7[0]
    SLICE_X6Y43          LUT3 (Prop_lut3_I2_O)        0.124    13.018 r  vga_sync_unit/fontAddress_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000    13.018    cred/t3/fontRow_reg_0[0]
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.531 r  cred/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.531    cred/t3/fontAddress_carry__0_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.750 r  cred/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.729    14.480    cred/t2/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y18         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.493    14.834    cred/t2/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.737    14.321    cred/t2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                 -0.158    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t2/FontRom/fontRow_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 1.653ns (17.766%)  route 7.651ns (82.234%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.566     5.087    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=140, routed)         4.940    10.483    vga_sync_unit/x[6]
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.152    10.635 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=14, routed)          1.355    11.990    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I3_O)        0.326    12.316 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.525    12.841    vga_sync_unit/v_count_reg_reg[9]_7[0]
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.124    12.965 r  vga_sync_unit/fontAddress_carry_i_1__12/O
                         net (fo=1, routed)           0.000    12.965    cred/t3/S[3]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.341 r  cred/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.341    cred/t3/fontAddress_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.560 r  cred/t3/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.831    14.392    cred/t2/FontRom/ADDRBWRADDR[3]
    RAMB18_X0Y18         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.493    14.834    cred/t2/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.737    14.321    cred/t2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t2/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 1.757ns (18.958%)  route 7.511ns (81.042%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.566     5.087    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=140, routed)         4.940    10.483    vga_sync_unit/x[6]
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.152    10.635 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=14, routed)          1.355    11.990    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I3_O)        0.326    12.316 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.525    12.841    vga_sync_unit/v_count_reg_reg[9]_7[0]
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.124    12.965 r  vga_sync_unit/fontAddress_carry_i_1__12/O
                         net (fo=1, routed)           0.000    12.965    cred/t3/S[3]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.341 r  cred/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.341    cred/t3/fontAddress_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.664 r  cred/t3/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.691    14.355    cred/t2/FontRom/ADDRBWRADDR[4]
    RAMB18_X0Y18         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.493    14.834    cred/t2/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.748    14.310    cred/t2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t2/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 1.608ns (17.429%)  route 7.618ns (82.571%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.566     5.087    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=159, routed)         4.992    10.535    vga_sync_unit/x[5]
    SLICE_X7Y40          LUT5 (Prop_lut5_I1_O)        0.149    10.684 r  vga_sync_unit/g0_b0_i_3/O
                         net (fo=14, routed)          0.974    11.659    vga_sync_unit/g0_b0_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I2_O)        0.332    11.991 r  vga_sync_unit/g0_b3/O
                         net (fo=2, routed)           0.643    12.634    vga_sync_unit/cred/t2/fontAddress0[7]
    SLICE_X4Y41          LUT4 (Prop_lut4_I3_O)        0.124    12.758 r  vga_sync_unit/fontAddress_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000    12.758    cred/t2/fontRow_reg_4[0]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.305 r  cred/t2/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           1.008    14.313    cred/t2/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y18         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.494    14.835    cred/t2/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    14.315    cred/t2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -14.313    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t2/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 1.673ns (18.144%)  route 7.548ns (81.856%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.566     5.087    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=140, routed)         4.940    10.483    vga_sync_unit/x[6]
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.152    10.635 r  vga_sync_unit/g0_b0_i_4/O
                         net (fo=14, routed)          1.355    11.990    vga_sync_unit/g0_b0_i_4_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I3_O)        0.326    12.316 r  vga_sync_unit/g0_b1__0/O
                         net (fo=3, routed)           0.525    12.841    vga_sync_unit/v_count_reg_reg[9]_7[0]
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.124    12.965 r  vga_sync_unit/fontAddress_carry_i_1__12/O
                         net (fo=1, routed)           0.000    12.965    cred/t3/S[3]
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.341 r  cred/t3/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.341    cred/t3/fontAddress_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.580 r  cred/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.727    14.308    cred/t2/FontRom/ADDRBWRADDR[5]
    RAMB18_X0Y18         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.493    14.834    cred/t2/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  cred/t2/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.743    14.315    cred/t2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -14.308    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spare/m2/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.119ns (23.093%)  route 7.057ns (76.907%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.566     5.087    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=140, routed)         3.262     8.806    vga_sync_unit/x[6]
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  vga_sync_unit/g0_b0__1_i_6/O
                         net (fo=7, routed)           0.849     9.779    vga_sync_unit/g0_b0__1_i_6_n_0
    SLICE_X4Y27          LUT5 (Prop_lut5_I0_O)        0.152     9.931 r  vga_sync_unit/g0_b0__1_i_8/O
                         net (fo=1, routed)           0.441    10.372    vga_sync_unit/g0_b0__1_i_8_n_0
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.326    10.698 r  vga_sync_unit/g0_b0__1_i_5/O
                         net (fo=14, routed)          1.001    11.698    vga_sync_unit/g0_b0__1_i_5_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I4_O)        0.149    11.847 r  vga_sync_unit/g0_b4__4/O
                         net (fo=4, routed)           0.816    12.663    vga_sync_unit/spare/m2/fontAddress0[8]
    SLICE_X7Y27          LUT4 (Prop_lut4_I0_O)        0.332    12.995 r  vga_sync_unit/fontAddress_carry__0_i_4__11/O
                         net (fo=1, routed)           0.000    12.995    spare/m2/fontRow_reg_3[1]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.575 r  spare/m2/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.688    14.263    spare/m2/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y11         RAMB18E1                                     r  spare/m2/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.481    14.822    spare/m2/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  spare/m2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    14.302    spare/m2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            act/m2/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.148ns  (logic 1.988ns (21.731%)  route 7.160ns (78.269%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.566     5.087    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=140, routed)         3.496     9.039    vga_sync_unit/x[6]
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.152     9.191 r  vga_sync_unit/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.816    10.007    vga_sync_unit/g0_b0__0_i_7_n_0
    SLICE_X6Y30          LUT4 (Prop_lut4_I2_O)        0.326    10.333 r  vga_sync_unit/g0_b0__0_i_3/O
                         net (fo=14, routed)          1.017    11.350    vga_sync_unit/g0_b0__0_i_3_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I2_O)        0.146    11.496 r  vga_sync_unit/g0_b2__2/O
                         net (fo=3, routed)           0.871    12.367    vga_sync_unit/act/m2/fontAddress0[6]
    SLICE_X7Y31          LUT4 (Prop_lut4_I0_O)        0.328    12.695 r  vga_sync_unit/fontAddress_carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    12.695    act/m2/fontRow_reg_3[1]
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.275 r  act/m2/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.961    14.235    act/m2/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y13         RAMB18E1                                     r  act/m2/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.486    14.827    act/m2/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  act/m2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.744    14.307    act/m2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/act/FontRom/fontRow_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.592%)  route 0.174ns (51.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.559     1.442    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  vga_sync_unit/v_count_reg_reg[2]_replica_4/Q
                         net (fo=28, routed)          0.174     1.780    menu/act/FontRom/v_count_reg_reg[4]_0[0]_repN_4_alias
    RAMB18_X0Y7          RAMB18E1                                     r  menu/act/FontRom/fontRow_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.869     1.997    menu/act/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  menu/act/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.682    menu/act/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.594     1.477    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  receiver_unit/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  receiver_unit/rxshiftreg_reg[1]/Q
                         net (fo=10, routed)          0.110     1.728    receiver_unit/RxData[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  receiver_unit/TxData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    receiver_unit_n_10
    SLICE_X2Y8           FDRE                                         r  TxData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  TxData_reg[0]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.120     1.610    TxData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.594     1.477    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  receiver_unit/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  receiver_unit/rxshiftreg_reg[1]/Q
                         net (fo=10, routed)          0.114     1.732    receiver_unit/RxData[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.045     1.777 r  receiver_unit/TxData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.777    receiver_unit_n_9
    SLICE_X2Y8           FDRE                                         r  TxData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  TxData_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.121     1.611    TxData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/act/FontRom/fontRow_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.131%)  route 0.245ns (59.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.562     1.445    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  vga_sync_unit/v_count_reg_reg[0]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  vga_sync_unit/v_count_reg_reg[0]_replica_3/Q
                         net (fo=23, routed)          0.245     1.854    menu/act/FontRom/y[0]_repN_3_alias
    RAMB18_X0Y7          RAMB18E1                                     r  menu/act/FontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.869     1.997    menu/act/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  menu/act/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.682    menu/act/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.310%)  route 0.133ns (41.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.594     1.477    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  receiver_unit/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  receiver_unit/rxshiftreg_reg[2]/Q
                         net (fo=11, routed)          0.133     1.751    receiver_unit/RxData[1]
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  receiver_unit/TxData[6]_i_2/O
                         net (fo=1, routed)           0.000     1.796    receiver_unit_n_6
    SLICE_X2Y8           FDRE                                         r  TxData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  TxData_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.121     1.611    TxData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.946%)  route 0.135ns (42.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.594     1.477    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  receiver_unit/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  receiver_unit/rxshiftreg_reg[2]/Q
                         net (fo=11, routed)          0.135     1.753    receiver_unit/RxData[1]
    SLICE_X2Y8           LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  receiver_unit/TxData[2]_i_1/O
                         net (fo=1, routed)           0.000     1.798    receiver_unit_n_8
    SLICE_X2Y8           FDRE                                         r  TxData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  TxData_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.121     1.611    TxData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/rxshiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.786%)  route 0.142ns (50.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.594     1.477    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  receiver_unit/rxshiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  receiver_unit/rxshiftreg_reg[4]/Q
                         net (fo=4, routed)           0.142     1.760    receiver_unit/RxData[3]
    SLICE_X3Y8           FDRE                                         r  receiver_unit/rxshiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.865     1.992    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  receiver_unit/rxshiftreg_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.070     1.563    receiver_unit/rxshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.975%)  route 0.140ns (43.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.594     1.477    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  receiver_unit/rxshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  receiver_unit/rxshiftreg_reg[5]/Q
                         net (fo=11, routed)          0.140     1.759    receiver_unit/RxData[4]
    SLICE_X5Y8           LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  receiver_unit/direc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    receiver_unit_n_2
    SLICE_X5Y8           FDRE                                         r  direc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  direc_reg[2]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.092     1.604    direc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ats/oldHitEnemy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/oldHitEnemy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.562     1.445    ats/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  ats/oldHitEnemy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  ats/oldHitEnemy_reg[1]/Q
                         net (fo=2, routed)           0.074     1.667    ats/ec2/oldHitEnemy_reg[1]__0
    SLICE_X14Y13         LUT4 (Prop_lut4_I1_O)        0.098     1.765 r  ats/ec2/oldHitEnemy[0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    ats/ec2_n_12
    SLICE_X14Y13         FDRE                                         r  ats/oldHitEnemy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.831     1.958    ats/clk_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  ats/oldHitEnemy_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.120     1.565    ats/oldHitEnemy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 receiver_unit/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/samplecounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.595     1.478    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  receiver_unit/inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.128     1.606 r  receiver_unit/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.086     1.692    receiver_unit/inc_samplecounter_reg_n_0
    SLICE_X3Y4           LUT5 (Prop_lut5_I4_O)        0.104     1.796 r  receiver_unit/samplecounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    receiver_unit/samplecounter[1]_i_1_n_0
    SLICE_X3Y4           FDRE                                         r  receiver_unit/samplecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.866     1.993    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  receiver_unit/samplecounter_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.107     1.585    receiver_unit/samplecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  act/m2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  act/m2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  cred/t4/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  cred/t4/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  cred/t6/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  cred/t6/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   menu/act/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   menu/act/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  menu/spare/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  menu/spare/FontRom/fontRow_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y13  ats/newHealth_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y14  ats/newHealth_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y14  ats/newHealth_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y14  ats/newHealth_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y14  ats/newHealth_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y14  ats/newHealth_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y14  ats/newHealth_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y14  ats/newHealth_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y14  ats/newHealth_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y14  ats/newHealth_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y19  ats/ec2/hitEnemy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y27   act/m2/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y27   cred/t4/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y27   cred/t5/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5    ats/heart/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y23   menu/spare/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y24   menu/fight/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y43   menu/h1/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25   menu/h2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y25   menu/h3/pixel_reg/C



