ISim log file
Running: /home/bill/workspace/EmbeddedSystemDesign/FPGAFFT/FFT_HW/FFTHW/tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/bill/workspace/EmbeddedSystemDesign/FPGAFFT/FFT_HW/FFTHW/tb_isim_beh.wdb 
ISim P.58f (signature 0xfbc00daa)
This is a Full version of ISim.
WARNING:  For instance uut/fft/, width 16 of formal port s_axis_config_tdata is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
