#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pds\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: LAPTOP-IN7AKH45
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Thu Nov  6 14:56:24 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_2} LOC=AB4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_int} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led_int} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_thre} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2009: led_thre is lack of SLEW, OUTPUT or INOUT PORT had better set SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: led_thre is lack of DRIVE, OUTPUT or INOUT PORT had better set DRIVE, the optional value is {8, 4, 12, 16, 24}.
Executing : def_port {led_thre} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {led_thre_2} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led_thre_2} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {rstn_out} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 11)] | Port vout_clk has been placed at location M22, whose type is share pin.
Executing : def_port {vout_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 14)] | Port vout_data[2] has been placed at location T21, whose type is share pin.
Executing : def_port {vout_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 16)] | Port vout_data[4] has been placed at location R20, whose type is share pin.
Executing : def_port {vout_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 17)] | Port vout_data[5] has been placed at location R22, whose type is share pin.
Executing : def_port {vout_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 20)] | Port vout_data[8] has been placed at location M21, whose type is share pin.
Executing : def_port {vout_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 25)] | Port vout_data[13] has been placed at location L19, whose type is share pin.
Executing : def_port {vout_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 26)] | Port vout_data[14] has been placed at location K20, whose type is share pin.
Executing : def_port {vout_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 27)] | Port vout_data[15] has been placed at location L17, whose type is share pin.
Executing : def_port {vout_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 28)] | Port vout_data[16] has been placed at location K17, whose type is share pin.
Executing : def_port {vout_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 33)] | Port vout_data[21] has been placed at location H21, whose type is share pin.
Executing : def_port {vout_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 34)] | Port vout_data[22] has been placed at location H22, whose type is share pin.
Executing : def_port {vout_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 35)] | Port vout_data[23] has been placed at location H19, whose type is share pin.
Executing : def_port {vout_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_de} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_de} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_hs} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_hs} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vout_vs} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {vout_vs} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[10]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[10]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[11]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[11]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[12]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[12]} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[13]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_1[13]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[14]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 53)] | Port ad_data_1[14] has been placed at location Y13, whose type is share pin.
Executing : def_port {ad_data_1[14]} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_1[15]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 54)] | Port ad_data_1[15] has been placed at location AB13, whose type is share pin.
Executing : def_port {ad_data_1[15]} LOC=AB13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 55)] | Port ad_data_2[0] has been placed at location Y5, whose type is share pin.
Executing : def_port {ad_data_2[0]} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 56)] | Port ad_data_2[1] has been placed at location AB5, whose type is share pin.
Executing : def_port {ad_data_2[1]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[10]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[10]} LOC=U9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[11]} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[11]} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[12]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[12]} LOC=Y9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[13]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[13]} LOC=AB9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[14]} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[14]} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data_2[15]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data_2[15]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {button_phase} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {button_phase} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk_50M} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_thre_down} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_thre_down} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_thre_up} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_thre_up} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/LENOVO/Desktop/backup3/device_map/ad_da_hdmi_top.pcf(line number: 75)] | Port rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uatx} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uatx} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer DRM group, base inst: hdmi_color/ms72xx_ctl/ms7210_ctl/N325_2_concat_2/iGopDrm, insts:2.
I: Infer DRM group, base inst: wav_display_1/u_fft_process/u_fft_top/u_fft/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/mem_1_1_1/iGopDrm, insts:2.
Mapping instance hdmi_color/u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_pll_adda/u_pll_e3/goppll to PLL_158_75.
Phase 1.1 1st GP placement started.
Design Utilization : 28%.
First map gop timing takes 1.08 sec
Worst slack after clock region global placement is 18132
Wirelength after clock region global placement is 93234 and checksum is CFA42579CD67ADE3.
1st GP placement takes 8.00 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_111.
Mapping instance meter_0/pll_0/u_pll_e3/goppll to PLL_158_303.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_113.
Clock placement takes 0.42 sec.

Wirelength after Pre Global Placement is 93234 and checksum is CFA42579CD67ADE3.
Pre global placement takes 8.72 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_23_5.
Placed fixed group with base inst ad_clk_obuf/opit_1 on IOL_23_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_171_6.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_171_5.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_155_6.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_155_5.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_187_6.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_187_5.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_123_6.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_123_5.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_1_ibuf[10]/opit_1 on IOL_135_6.
Placed fixed group with base inst ad_data_1_ibuf[11]/opit_1 on IOL_135_5.
Placed fixed group with base inst ad_data_1_ibuf[12]/opit_1 on IOL_159_6.
Placed fixed group with base inst ad_data_1_ibuf[13]/opit_1 on IOL_159_5.
Placed fixed group with base inst ad_data_1_ibuf[14]/opit_1 on IOL_167_6.
Placed fixed group with base inst ad_data_1_ibuf[15]/opit_1 on IOL_167_5.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_35_6.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_35_5.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_39_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_39_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_119_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_47_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_47_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_63_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_63_5.
Placed fixed group with base inst ad_data_2_ibuf[10]/opit_1 on IOL_95_6.
Placed fixed group with base inst ad_data_2_ibuf[11]/opit_1 on IOL_95_5.
Placed fixed group with base inst ad_data_2_ibuf[12]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[13]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[14]/opit_1 on IOL_115_6.
Placed fixed group with base inst ad_data_2_ibuf[15]/opit_1 on IOL_115_5.
Placed fixed group with base inst button_phase_ibuf/opit_1 on IOL_327_133.
Placed fixed group with base inst clk_50M_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst hdmi_color.ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst key_thre_down_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst key_thre_up_ibuf/opit_1 on IOL_327_297.
Placed fixed group with base inst led_int_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst led_thre_2_obuf/opit_1 on IOL_47_374.
Placed fixed group with base inst led_thre_obuf/opit_1 on IOL_47_373.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst rstn_out_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst uatx_ibuf/opit_1 on IOL_43_5.
Placed fixed group with base inst vout_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst vout_data_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst vout_data_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst vout_data_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst vout_data_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst vout_data_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst vout_data_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst vout_data_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst vout_data_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst vout_data_obuf[8]/opit_1 on IOL_327_202.
Placed fixed group with base inst vout_data_obuf[9]/opit_1 on IOL_327_110.
Placed fixed group with base inst vout_data_obuf[10]/opit_1 on IOL_327_109.
Placed fixed group with base inst vout_data_obuf[11]/opit_1 on IOL_327_122.
Placed fixed group with base inst vout_data_obuf[12]/opit_1 on IOL_327_121.
Placed fixed group with base inst vout_data_obuf[13]/opit_1 on IOL_327_233.
Placed fixed group with base inst vout_data_obuf[14]/opit_1 on IOL_327_234.
Placed fixed group with base inst vout_data_obuf[15]/opit_1 on IOL_327_241.
Placed fixed group with base inst vout_data_obuf[16]/opit_1 on IOL_327_242.
Placed fixed group with base inst vout_data_obuf[17]/opit_1 on IOL_327_209.
Placed fixed group with base inst vout_data_obuf[18]/opit_1 on IOL_327_229.
Placed fixed group with base inst vout_data_obuf[19]/opit_1 on IOL_327_230.
Placed fixed group with base inst vout_data_obuf[20]/opit_1 on IOL_327_213.
Placed fixed group with base inst vout_data_obuf[21]/opit_1 on IOL_327_238.
Placed fixed group with base inst vout_data_obuf[22]/opit_1 on IOL_327_237.
Placed fixed group with base inst vout_data_obuf[23]/opit_1 on IOL_327_273.
Placed fixed group with base inst vout_de_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst vout_hs_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst vout_vs_obuf/opit_1 on IOL_327_146.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_111.
Placed fixed instance hdmi_color/u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance meter_0/pll_0/u_pll_e3/goppll on PLL_158_303.
Placed fixed instance u_pll_adda/u_pll_e3/goppll on PLL_158_75.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.39 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 10807.
	4 iterations finished.
	Final slack 16403.
Super clustering done.
Design Utilization : 28%.
Worst slack after global placement is 19614
2nd GP placement takes 5.88 sec.

Wirelength after global placement is 89036 and checksum is 3ADA75F5029A144D.
Global placement takes 6.33 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 123427 and checksum is D32BF00757C2D06E.
Macro cell placement takes 0.03 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 10807.
	4 iterations finished.
	Final slack 16403.
Super clustering done.
Design Utilization : 28%.
Worst slack after post global placement is 19575
3rd GP placement takes 4.16 sec.

Wirelength after post global placement is 100632 and checksum is BE348EFE9D9AB090.
Post global placement takes 4.20 sec.

Phase 4 Legalization started.
The average distance in LP is 1.006379.
Wirelength after legalization is 134064 and checksum is D2B45C15B25BEE6C.
Legalization takes 0.50 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 14707.
Replication placement takes 0.44 sec.

Wirelength after replication placement is 134064 and checksum is D2B45C15B25BEE6C.
Phase 5.2 DP placement started.
Legalized cost 14707.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.45 sec.

Wirelength after detailed placement is 134064 and checksum is D2B45C15B25BEE6C.
Timing-driven detailed placement takes 0.91 sec.

Worst slack is 14707, TNS after placement is 0.
Placement done.
Total placement takes 24.27 sec.
Finished placement.

Routing started.
Building routing graph takes 1.47 sec.
Worst slack is 14707, TNS before global route is 0.
Processing design graph takes 0.94 sec.
Total memory for routing:
	124.870462 M.
Total nets for routing : 19720.
Global Routing step 1 processed 0 nets, it takes 1.12 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 52 nets, it takes 0.02 sec.
Unrouted nets 127 at the end of iteration 0.
Unrouted nets 79 at the end of iteration 1.
Unrouted nets 41 at the end of iteration 2.
Unrouted nets 28 at the end of iteration 3.
Unrouted nets 18 at the end of iteration 4.
Unrouted nets 9 at the end of iteration 5.
Unrouted nets 3 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 5 at the end of iteration 13.
Unrouted nets 5 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 3 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 3 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 1 at the end of iteration 46.
Unrouted nets 1 at the end of iteration 47.
Unrouted nets 1 at the end of iteration 48.
Unrouted nets 1 at the end of iteration 49.
Unrouted nets 5 at the end of iteration 50.
Unrouted nets 2 at the end of iteration 51.
Unrouted nets 0 at the end of iteration 52.
Global Routing step 2 processed 219 nets, it takes 1.09 sec.
Unrouted nets 347 at the end of iteration 0.
Unrouted nets 171 at the end of iteration 1.
Unrouted nets 87 at the end of iteration 2.
Unrouted nets 46 at the end of iteration 3.
Unrouted nets 26 at the end of iteration 4.
Unrouted nets 14 at the end of iteration 5.
Unrouted nets 10 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 9 at the end of iteration 8.
Unrouted nets 9 at the end of iteration 9.
Unrouted nets 9 at the end of iteration 10.
Unrouted nets 5 at the end of iteration 11.
