Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 12 12:21:03 2017
| Host         : ASUS-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex1_timing_summary_routed.rpt -rpx ex1_timing_summary_routed.rpx
| Design       : ex1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.875        0.000                      0                   25        0.163        0.000                      0                   25        4.500        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.875        0.000                      0                   25        0.163        0.000                      0                   25        4.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 1.342ns (42.630%)  route 1.806ns (57.370%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  index_reg[3]/Q
                         net (fo=6, routed)           0.867     6.604    index_reg__0[3]
    SLICE_X89Y76         LUT6 (Prop_lut6_I4_O)        0.296     6.900 r  n_o_ones[3]_i_8/O
                         net (fo=1, routed)           0.000     6.900    n_o_ones[3]_i_8_n_0
    SLICE_X89Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     7.117 r  n_o_ones_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     7.117    n_o_ones_reg[3]_i_4_n_0
    SLICE_X89Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     7.211 r  n_o_ones_reg[3]_i_2/O
                         net (fo=4, routed)           0.939     8.150    n_o_ones_reg[3]_i_2_n_0
    SLICE_X88Y79         LUT2 (Prop_lut2_I0_O)        0.316     8.466 r  n_o_ones[0]_i_1/O
                         net (fo=1, routed)           0.000     8.466    p_0_in__0[0]
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_D)        0.077    15.340    n_o_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  6.875    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.368ns (43.100%)  route 1.806ns (56.900%))
  Logic Levels:           4  (LUT3=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  index_reg[3]/Q
                         net (fo=6, routed)           0.867     6.604    index_reg__0[3]
    SLICE_X89Y76         LUT6 (Prop_lut6_I4_O)        0.296     6.900 r  n_o_ones[3]_i_8/O
                         net (fo=1, routed)           0.000     6.900    n_o_ones[3]_i_8_n_0
    SLICE_X89Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     7.117 r  n_o_ones_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     7.117    n_o_ones_reg[3]_i_4_n_0
    SLICE_X89Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     7.211 r  n_o_ones_reg[3]_i_2/O
                         net (fo=4, routed)           0.939     8.150    n_o_ones_reg[3]_i_2_n_0
    SLICE_X88Y79         LUT3 (Prop_lut3_I1_O)        0.342     8.492 r  n_o_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     8.492    p_0_in__0[1]
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_D)        0.118    15.381    n_o_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 1.342ns (45.406%)  route 1.614ns (54.594%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  index_reg[3]/Q
                         net (fo=6, routed)           0.867     6.604    index_reg__0[3]
    SLICE_X89Y76         LUT6 (Prop_lut6_I4_O)        0.296     6.900 r  n_o_ones[3]_i_8/O
                         net (fo=1, routed)           0.000     6.900    n_o_ones[3]_i_8_n_0
    SLICE_X89Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     7.117 r  n_o_ones_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     7.117    n_o_ones_reg[3]_i_4_n_0
    SLICE_X89Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     7.211 r  n_o_ones_reg[3]_i_2/O
                         net (fo=4, routed)           0.746     7.957    n_o_ones_reg[3]_i_2_n_0
    SLICE_X88Y79         LUT4 (Prop_lut4_I1_O)        0.316     8.273 r  n_o_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     8.273    p_0_in__0[2]
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_D)        0.081    15.344    n_o_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 1.368ns (45.882%)  route 1.614ns (54.118%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.419     5.737 r  index_reg[3]/Q
                         net (fo=6, routed)           0.867     6.604    index_reg__0[3]
    SLICE_X89Y76         LUT6 (Prop_lut6_I4_O)        0.296     6.900 r  n_o_ones[3]_i_8/O
                         net (fo=1, routed)           0.000     6.900    n_o_ones[3]_i_8_n_0
    SLICE_X89Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     7.117 r  n_o_ones_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     7.117    n_o_ones_reg[3]_i_4_n_0
    SLICE_X89Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     7.211 r  n_o_ones_reg[3]_i_2/O
                         net (fo=4, routed)           0.746     7.957    n_o_ones_reg[3]_i_2_n_0
    SLICE_X88Y79         LUT5 (Prop_lut5_I2_O)        0.342     8.299 r  n_o_ones[3]_i_1/O
                         net (fo=1, routed)           0.000     8.299    p_0_in__0[3]
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_D)        0.118    15.381    n_o_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.642ns (32.490%)  route 1.334ns (67.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  C_S_reg/Q
                         net (fo=6, routed)           0.438     6.274    C_S
    SLICE_X88Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  index[3]_i_1/O
                         net (fo=8, routed)           0.896     7.294    n_o_ones
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[0]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_R)       -0.524    14.739    n_o_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.642ns (32.490%)  route 1.334ns (67.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  C_S_reg/Q
                         net (fo=6, routed)           0.438     6.274    C_S
    SLICE_X88Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  index[3]_i_1/O
                         net (fo=8, routed)           0.896     7.294    n_o_ones
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_R)       -0.524    14.739    n_o_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.642ns (32.490%)  route 1.334ns (67.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  C_S_reg/Q
                         net (fo=6, routed)           0.438     6.274    C_S
    SLICE_X88Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  index[3]_i_1/O
                         net (fo=8, routed)           0.896     7.294    n_o_ones
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_R)       -0.524    14.739    n_o_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.642ns (32.490%)  route 1.334ns (67.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  C_S_reg/Q
                         net (fo=6, routed)           0.438     6.274    C_S
    SLICE_X88Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  index[3]_i_1/O
                         net (fo=8, routed)           0.896     7.294    n_o_ones
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X88Y79         FDRE (Setup_fdre_C_R)       -0.524    14.739    n_o_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.642ns (37.839%)  route 1.055ns (62.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  C_S_reg/Q
                         net (fo=6, routed)           0.438     6.274    C_S
    SLICE_X88Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  index[3]_i_1/O
                         net (fo=8, routed)           0.616     7.014    n_o_ones
    SLICE_X89Y77         FDRE                                         r  index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  index_reg[0]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X89Y77         FDRE (Setup_fdre_C_R)       -0.429    14.831    index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.642ns (37.839%)  route 1.055ns (62.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.715     5.318    clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.518     5.836 r  C_S_reg/Q
                         net (fo=6, routed)           0.438     6.274    C_S
    SLICE_X88Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.398 r  index[3]_i_1/O
                         net (fo=8, routed)           0.616     7.014    n_o_ones
    SLICE_X89Y77         FDRE                                         r  index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  index_reg[1]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X89Y77         FDRE (Setup_fdre_C_R)       -0.429    14.831    index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                  7.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_S_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  index_reg[0]/Q
                         net (fo=6, routed)           0.110     1.768    index_reg__0[0]
    SLICE_X88Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  C_S_i_1/O
                         net (fo=1, routed)           0.000     1.813    C_S_i_1_n_0
    SLICE_X88Y77         FDRE                                         r  C_S_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  C_S_reg/C
                         clock pessimism             -0.501     1.529    
    SLICE_X88Y77         FDRE (Hold_fdre_C_D)         0.120     1.649    C_S_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 n_o_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  n_o_ones_reg[0]/Q
                         net (fo=5, routed)           0.123     1.804    n_o_ones_reg__0[0]
    SLICE_X88Y80         FDRE                                         r  Res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  Res_reg[0]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.059     1.591    Res_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 n_o_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  n_o_ones_reg[0]/Q
                         net (fo=5, routed)           0.175     1.857    n_o_ones_reg__0[0]
    SLICE_X88Y79         LUT5 (Prop_lut5_I1_O)        0.043     1.900 r  n_o_ones[3]_i_1/O
                         net (fo=1, routed)           0.000     1.900    p_0_in__0[3]
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[3]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.131     1.648    n_o_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 n_o_ones_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.090%)  route 0.131ns (46.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  n_o_ones_reg[3]/Q
                         net (fo=2, routed)           0.131     1.796    n_o_ones_reg__0[3]
    SLICE_X88Y80         FDRE                                         r  Res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  Res_reg[3]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.009     1.541    Res_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  index_reg[0]/Q
                         net (fo=6, routed)           0.181     1.839    index_reg__0[0]
    SLICE_X89Y77         LUT4 (Prop_lut4_I1_O)        0.043     1.882 r  index[3]_i_2/O
                         net (fo=1, routed)           0.000     1.882    p_0_in[3]
    SLICE_X89Y77         FDRE                                         r  index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  index_reg[3]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X89Y77         FDRE (Hold_fdre_C_D)         0.107     1.623    index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 n_o_ones_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.380%)  route 0.175ns (51.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  n_o_ones_reg[2]/Q
                         net (fo=3, routed)           0.175     1.856    n_o_ones_reg__0[2]
    SLICE_X88Y80         FDRE                                         r  Res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  Res_reg[2]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.063     1.595    Res_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 n_o_ones_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Res_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  n_o_ones_reg[1]/Q
                         net (fo=4, routed)           0.129     1.794    n_o_ones_reg__0[1]
    SLICE_X88Y80         FDRE                                         r  Res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  Res_reg[1]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)        -0.001     1.531    Res_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 n_o_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  n_o_ones_reg[0]/Q
                         net (fo=5, routed)           0.175     1.857    n_o_ones_reg__0[0]
    SLICE_X88Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.902 r  n_o_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    p_0_in__0[2]
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[2]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.121     1.638    n_o_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.993%)  route 0.179ns (49.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  index_reg[2]/Q
                         net (fo=7, routed)           0.179     1.836    index_reg__0[2]
    SLICE_X89Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.881 r  index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.881    p_0_in[2]
    SLICE_X89Y77         FDRE                                         r  index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  index_reg[2]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X89Y77         FDRE (Hold_fdre_C_D)         0.092     1.608    index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 n_o_ones_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.112%)  route 0.172ns (40.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  n_o_ones_reg[1]/Q
                         net (fo=4, routed)           0.172     1.838    n_o_ones_reg__0[1]
    SLICE_X88Y79         LUT3 (Prop_lut3_I2_O)        0.101     1.939 r  n_o_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     1.939    p_0_in__0[1]
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  n_o_ones_reg[1]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.131     1.648    n_o_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y77    C_S_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y80    Res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y80    Res_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y80    Res_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y80    Res_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y77    index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y77    index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y77    index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y77    index_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    C_S_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y77    index_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    n_o_ones_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    n_o_ones_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    n_o_ones_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    n_o_ones_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    C_S_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    C_S_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    C_S_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80    Res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80    Res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80    Res_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80    Res_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80    Res_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80    Res_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80    Res_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y80    Res_reg[3]/C



