<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\Git\oscilloscope-fpga\fpga_project\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\Git\oscilloscope-fpga\fpga_project\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Aug 09 18:31:22 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1736</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>842</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>48</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td></td>
<td>CLOCK_IN_ibuf/I </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.252</td>
<td>444.000
<td>0.000</td>
<td>1.126</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.252</td>
<td>444.000
<td>0.000</td>
<td>1.126</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.523</td>
<td>44.400
<td>0.000</td>
<td>11.261</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>6.757</td>
<td>148.000
<td>0.000</td>
<td>3.378</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>44.400(MHz)</td>
<td>67.056(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>148.000(MHz)</td>
<td style="color: #FF0000;">122.701(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLOCK_IN!</h4>
<h4>No timing paths to get frequency of pll_clock/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>-24.482</td>
<td>48</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.393</td>
<td>line_draw/voltage_y1_0_s0/Q</td>
<td>line_draw/line_draw_state_next_14_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.750</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.365</td>
<td>line_draw/voltage_y1_0_s0/Q</td>
<td>line_draw/line_draw_state_next_15_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.721</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.362</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_11_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.718</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.173</td>
<td>adc/waiting_state_count_6_s0/Q</td>
<td>adc/adc_state_2_s1/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.887</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.090</td>
<td>line_draw/voltage_y1_4_s0/Q</td>
<td>line_draw/line_draw_state_2_s2/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.803</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-1.080</td>
<td>line_draw/addr_y_value_mult_sum_11_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_12_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.437</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-1.002</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_10_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.359</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.991</td>
<td>line_draw/line_draw_state_3_s2/Q</td>
<td>line_draw/addr_y_value_4_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.348</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.949</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_7_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.306</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.856</td>
<td>display/rst_frame_buffer_count_1_s1/Q</td>
<td>display/rst_data_addr_12_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.570</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.814</td>
<td>display/rst_frame_buffer_count_1_s1/Q</td>
<td>display/rst_data_addr_7_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.528</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.814</td>
<td>display/rst_frame_buffer_count_1_s1/Q</td>
<td>display/rst_data_addr_13_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.528</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.778</td>
<td>line_draw/addr_y_value_mult_sum_7_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_8_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.134</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.632</td>
<td>line_draw/addr_y_value_mult_sum_11_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_14_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.989</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.579</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_9_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.935</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.554</td>
<td>adc/refresh_state_count_25_s0/Q</td>
<td>adc/disp_state_0_s1/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.267</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.554</td>
<td>adc/refresh_state_count_25_s0/Q</td>
<td>adc/disp_state_1_s1/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.267</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.525</td>
<td>line_draw/addr_y_value_mult_sum_9_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_13_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>6.882</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.489</td>
<td>display/rst_frame_buffer_count_1_s1/Q</td>
<td>display/rst_data_addr_0_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.202</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.489</td>
<td>display/rst_frame_buffer_count_1_s1/Q</td>
<td>display/rst_data_addr_8_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.202</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.489</td>
<td>display/rst_frame_buffer_count_1_s1/Q</td>
<td>display/rst_data_addr_9_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.202</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.484</td>
<td>display/rst_frame_buffer_count_1_s1/Q</td>
<td>display/rst_data_addr_5_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.198</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.484</td>
<td>display/rst_frame_buffer_count_1_s1/Q</td>
<td>display/rst_data_addr_6_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.198</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.484</td>
<td>display/rst_frame_buffer_count_1_s1/Q</td>
<td>display/rst_data_addr_10_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.198</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.484</td>
<td>display/rst_frame_buffer_count_1_s1/Q</td>
<td>display/rst_data_addr_2_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>6.757</td>
<td>0.000</td>
<td>7.197</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.318</td>
<td>adc/adc_bram_wr_clk_en_s0/Q</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CEA</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.479</td>
<td>adc/adc_bram_din_0_s0/Q</td>
<td>adc/adc_data_buffer/sdpb_inst_0/DI[0]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.490</td>
<td>adc/adc_bram_wr_addr_7_s0/Q</td>
<td>adc/adc_data_buffer/sdpb_inst_0/ADA[10]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.490</td>
<td>adc/adc_bram_wr_addr_4_s0/Q</td>
<td>adc/adc_data_buffer/sdpb_inst_0/ADA[7]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.490</td>
<td>adc/adc_bram_wr_addr_2_s0/Q</td>
<td>adc/adc_data_buffer/sdpb_inst_0/ADA[5]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.558</td>
<td>line_draw/line_draw_state_0_s2/Q</td>
<td>line_draw/addr_x_count_6_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>7</td>
<td>0.558</td>
<td>line_draw/line_draw_state_0_s2/Q</td>
<td>line_draw/addr_x_count_7_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>adc/waiting_state_count_0_s0/Q</td>
<td>adc/waiting_state_count_0_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>line_draw/addr_y_value_mult_sum_1_s1/Q</td>
<td>line_draw/addr_y_value_mult_sum_1_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>adc/refresh_state_count_0_s1/Q</td>
<td>adc/refresh_state_count_0_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>adc/adc_mem_addr_count_1_s0/Q</td>
<td>adc/adc_mem_addr_count_1_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>adc/adc_mem_addr_count_2_s0/Q</td>
<td>adc/adc_mem_addr_count_2_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>display/rst_frame_buffer_count_1_s1/Q</td>
<td>display/rst_frame_buffer_count_1_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>display/rst_frame_buffer_count_10_s1/Q</td>
<td>display/rst_frame_buffer_count_10_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>adc/adc_mem_addr_count_5_s0/Q</td>
<td>adc/adc_mem_addr_count_5_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_0_s3/Q</td>
<td>display/rst_frame_buffer_count_0_s3/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_2_s1/Q</td>
<td>display/rst_frame_buffer_count_2_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_6_s1/Q</td>
<td>display/rst_frame_buffer_count_6_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_7_s1/Q</td>
<td>display/rst_frame_buffer_count_7_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_11_s1/Q</td>
<td>display/rst_frame_buffer_count_11_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>display/rst_frame_buffer_count_13_s1/Q</td>
<td>display/rst_frame_buffer_count_13_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>display/y_Count_2_s1/Q</td>
<td>display/y_Count_2_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.711</td>
<td>adc/adc_mem_addr_count_3_s0/Q</td>
<td>adc/adc_mem_addr_count_3_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>24</td>
<td>0.711</td>
<td>display/rst_frame_buffer_count_4_s1/Q</td>
<td>display/rst_frame_buffer_count_4_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>25</td>
<td>0.712</td>
<td>adc/adc_state_0_s1/Q</td>
<td>adc/adc_state_0_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_11_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/adc_bram_din_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/refresh_state_count_10_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>line_draw/addr_y_value_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>line_draw/addr_y_value_1_s1</td>
</tr>
<tr>
<td>10</td>
<td>2.050</td>
<td>3.300</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/refresh_state_count_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_next_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>line_draw/voltage_y1_0_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">line_draw/voltage_y1_0_s0/Q</td>
</tr>
<tr>
<td>4.391</td>
<td>2.279</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>line_draw/n64_s14/CIN</td>
</tr>
<tr>
<td>4.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n64_s14/COUT</td>
</tr>
<tr>
<td>4.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][A]</td>
<td>line_draw/n64_s15/CIN</td>
</tr>
<tr>
<td>4.505</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n64_s15/COUT</td>
</tr>
<tr>
<td>4.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td>line_draw/n64_s16/CIN</td>
</tr>
<tr>
<td>4.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n64_s16/COUT</td>
</tr>
<tr>
<td>4.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[2][A]</td>
<td>line_draw/n64_s17/CIN</td>
</tr>
<tr>
<td>4.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n64_s17/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td>line_draw/n64_s18/CIN</td>
</tr>
<tr>
<td>4.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n64_s18/COUT</td>
</tr>
<tr>
<td>4.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td>line_draw/n64_s19/CIN</td>
</tr>
<tr>
<td>4.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n64_s19/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td>line_draw/n414_s10/I1</td>
</tr>
<tr>
<td>7.539</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][B]</td>
<td style=" background: #97FFFF;">line_draw/n414_s10/F</td>
</tr>
<tr>
<td>7.544</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>line_draw/n414_s9/I2</td>
</tr>
<tr>
<td>8.576</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">line_draw/n414_s9/F</td>
</tr>
<tr>
<td>8.582</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>line_draw/n414_s11/I2</td>
</tr>
<tr>
<td>9.404</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n414_s11/F</td>
</tr>
<tr>
<td>9.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_next_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>line_draw/line_draw_state_next_14_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>line_draw/line_draw_state_next_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.295, 42.517%; route: 3.997, 51.569%; tC2Q: 0.458, 5.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_next_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>line_draw/voltage_y1_0_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">line_draw/voltage_y1_0_s0/Q</td>
</tr>
<tr>
<td>4.391</td>
<td>2.279</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>line_draw/n64_s14/CIN</td>
</tr>
<tr>
<td>4.448</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n64_s14/COUT</td>
</tr>
<tr>
<td>4.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][A]</td>
<td>line_draw/n64_s15/CIN</td>
</tr>
<tr>
<td>4.505</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n64_s15/COUT</td>
</tr>
<tr>
<td>4.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td>line_draw/n64_s16/CIN</td>
</tr>
<tr>
<td>4.562</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n64_s16/COUT</td>
</tr>
<tr>
<td>4.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[2][A]</td>
<td>line_draw/n64_s17/CIN</td>
</tr>
<tr>
<td>4.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n64_s17/COUT</td>
</tr>
<tr>
<td>4.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td>line_draw/n64_s18/CIN</td>
</tr>
<tr>
<td>4.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n64_s18/COUT</td>
</tr>
<tr>
<td>4.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td>line_draw/n64_s19/CIN</td>
</tr>
<tr>
<td>4.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n64_s19/COUT</td>
</tr>
<tr>
<td>6.440</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>line_draw/n411_s6/I1</td>
</tr>
<tr>
<td>7.539</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n411_s6/F</td>
</tr>
<tr>
<td>8.343</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>line_draw/n411_s5/I1</td>
</tr>
<tr>
<td>9.375</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n411_s5/F</td>
</tr>
<tr>
<td>9.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_next_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>line_draw/line_draw_state_next_15_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>line_draw/line_draw_state_next_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.473, 32.028%; route: 4.790, 62.036%; tC2Q: 0.458, 5.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_4_s1/Q</td>
</tr>
<tr>
<td>3.408</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td>line_draw/n113_s/I0</td>
</tr>
<tr>
<td>4.453</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n113_s/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>line_draw/n112_s/CIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n112_s/COUT</td>
</tr>
<tr>
<td>4.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>line_draw/n111_s/CIN</td>
</tr>
<tr>
<td>4.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n111_s/COUT</td>
</tr>
<tr>
<td>4.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td>line_draw/n110_s/CIN</td>
</tr>
<tr>
<td>4.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n110_s/COUT</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td>line_draw/n109_s/CIN</td>
</tr>
<tr>
<td>4.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n109_s/COUT</td>
</tr>
<tr>
<td>4.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[2][A]</td>
<td>line_draw/n108_s/CIN</td>
</tr>
<tr>
<td>4.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n108_s/COUT</td>
</tr>
<tr>
<td>4.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[2][B]</td>
<td>line_draw/n107_s/CIN</td>
</tr>
<tr>
<td>4.795</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n107_s/COUT</td>
</tr>
<tr>
<td>4.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C13[0][A]</td>
<td>line_draw/n106_s/CIN</td>
</tr>
<tr>
<td>5.358</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C13[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n106_s/SUM</td>
</tr>
<tr>
<td>6.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>line_draw/n583_s11/I3</td>
</tr>
<tr>
<td>6.984</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">line_draw/n583_s11/F</td>
</tr>
<tr>
<td>8.273</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>line_draw/n583_s9/I1</td>
</tr>
<tr>
<td>9.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n583_s9/F</td>
</tr>
<tr>
<td>9.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_11_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.871, 50.153%; route: 3.389, 43.908%; tC2Q: 0.458, 5.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>adc/waiting_state_count_6_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C5[2][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_6_s0/Q</td>
</tr>
<tr>
<td>2.532</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>adc/n114_s5/I3</td>
</tr>
<tr>
<td>3.593</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">adc/n114_s5/F</td>
</tr>
<tr>
<td>4.012</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>adc/n114_s3/I1</td>
</tr>
<tr>
<td>5.044</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C7[2][B]</td>
<td style=" background: #97FFFF;">adc/n114_s3/F</td>
</tr>
<tr>
<td>5.539</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>adc/n114_s2/I0</td>
</tr>
<tr>
<td>6.571</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">adc/n114_s2/F</td>
</tr>
<tr>
<td>7.392</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[3][A]</td>
<td>adc/adc_state_2_s4/I2</td>
</tr>
<tr>
<td>8.418</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C5[3][A]</td>
<td style=" background: #97FFFF;">adc/adc_state_2_s4/F</td>
</tr>
<tr>
<td>9.540</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">adc/adc_state_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>adc/adc_state_2_s1/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>adc/adc_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.151, 52.634%; route: 3.277, 41.554%; tC2Q: 0.458, 5.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/voltage_y1_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/line_draw_state_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>line_draw/voltage_y1_4_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">line_draw/voltage_y1_4_s0/Q</td>
</tr>
<tr>
<td>4.231</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[2][A]</td>
<td>line_draw/n122_s0/I1</td>
</tr>
<tr>
<td>5.276</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n122_s0/COUT</td>
</tr>
<tr>
<td>5.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C10[2][B]</td>
<td>line_draw/n123_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n123_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>line_draw/n124_s0/CIN</td>
</tr>
<tr>
<td>5.390</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n124_s0/COUT</td>
</tr>
<tr>
<td>7.277</td>
<td>1.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>line_draw/line_draw_state_2_s6/I1</td>
</tr>
<tr>
<td>8.338</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">line_draw/line_draw_state_2_s6/F</td>
</tr>
<tr>
<td>9.457</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_2_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>line_draw/line_draw_state_2_s2/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>line_draw/line_draw_state_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.220, 28.449%; route: 5.125, 65.677%; tC2Q: 0.458, 5.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_11_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_11_s1/Q</td>
</tr>
<tr>
<td>3.743</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C15[0][A]</td>
<td>line_draw/n74_s/I0</td>
</tr>
<tr>
<td>4.788</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n74_s/COUT</td>
</tr>
<tr>
<td>4.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C15[0][B]</td>
<td>line_draw/n73_s/CIN</td>
</tr>
<tr>
<td>5.351</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n73_s/SUM</td>
</tr>
<tr>
<td>6.155</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>line_draw/n581_s11/I1</td>
</tr>
<tr>
<td>7.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n581_s11/F</td>
</tr>
<tr>
<td>8.058</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>line_draw/n581_s9/I1</td>
</tr>
<tr>
<td>9.090</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n581_s9/F</td>
</tr>
<tr>
<td>9.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_12_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.739, 50.279%; route: 3.239, 43.558%; tC2Q: 0.458, 6.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_4_s1/Q</td>
</tr>
<tr>
<td>3.408</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td>line_draw/n113_s/I0</td>
</tr>
<tr>
<td>4.453</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n113_s/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>line_draw/n112_s/CIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n112_s/COUT</td>
</tr>
<tr>
<td>4.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>line_draw/n111_s/CIN</td>
</tr>
<tr>
<td>4.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n111_s/COUT</td>
</tr>
<tr>
<td>4.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td>line_draw/n110_s/CIN</td>
</tr>
<tr>
<td>4.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n110_s/COUT</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td>line_draw/n109_s/CIN</td>
</tr>
<tr>
<td>4.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n109_s/COUT</td>
</tr>
<tr>
<td>4.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[2][A]</td>
<td>line_draw/n108_s/CIN</td>
</tr>
<tr>
<td>4.738</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n108_s/COUT</td>
</tr>
<tr>
<td>4.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[2][B]</td>
<td>line_draw/n107_s/CIN</td>
</tr>
<tr>
<td>5.301</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n107_s/SUM</td>
</tr>
<tr>
<td>6.760</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>line_draw/n585_s11/I3</td>
</tr>
<tr>
<td>7.582</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">line_draw/n585_s11/F</td>
</tr>
<tr>
<td>8.386</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>line_draw/n585_s9/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n585_s9/F</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_10_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.341, 45.403%; route: 3.559, 48.368%; tC2Q: 0.458, 6.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/line_draw_state_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>line_draw/line_draw_state_3_s2/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_3_s2/Q</td>
</tr>
<tr>
<td>3.400</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>line_draw/n241_s1/I0</td>
</tr>
<tr>
<td>4.026</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n241_s1/F</td>
</tr>
<tr>
<td>4.538</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>line_draw/n378_s13/I0</td>
</tr>
<tr>
<td>5.637</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n378_s13/F</td>
</tr>
<tr>
<td>6.926</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td>line_draw/n378_s10/I3</td>
</tr>
<tr>
<td>7.551</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n378_s10/F</td>
</tr>
<tr>
<td>7.970</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>line_draw/n378_s9/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n378_s9/F</td>
</tr>
<tr>
<td>9.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>line_draw/addr_y_value_4_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>line_draw/addr_y_value_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.382, 46.028%; route: 3.507, 47.734%; tC2Q: 0.458, 6.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_4_s1/Q</td>
</tr>
<tr>
<td>3.408</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td>line_draw/n113_s/I0</td>
</tr>
<tr>
<td>4.453</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n113_s/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>line_draw/n112_s/CIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n112_s/COUT</td>
</tr>
<tr>
<td>4.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>line_draw/n111_s/CIN</td>
</tr>
<tr>
<td>4.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n111_s/COUT</td>
</tr>
<tr>
<td>4.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td>line_draw/n110_s/CIN</td>
</tr>
<tr>
<td>5.130</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n110_s/SUM</td>
</tr>
<tr>
<td>6.419</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td>line_draw/n591_s11/I3</td>
</tr>
<tr>
<td>7.045</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n591_s11/F</td>
</tr>
<tr>
<td>8.334</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>line_draw/n591_s9/I1</td>
</tr>
<tr>
<td>8.960</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n591_s9/F</td>
</tr>
<tr>
<td>8.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_7_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.974, 40.707%; route: 3.874, 53.019%; tC2Q: 0.458, 6.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_1_s1/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][B]</td>
<td>display/n367_s6/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[3][B]</td>
<td style=" background: #97FFFF;">display/n367_s6/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>display/n356_s9/I0</td>
</tr>
<tr>
<td>5.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">display/n356_s9/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n356_s7/I1</td>
</tr>
<tr>
<td>6.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n356_s7/F</td>
</tr>
<tr>
<td>6.992</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>8.053</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>9.224</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>display/rst_data_addr_12_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>display/rst_data_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.804, 50.252%; route: 3.308, 43.694%; tC2Q: 0.458, 6.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_1_s1/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][B]</td>
<td>display/n367_s6/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[3][B]</td>
<td style=" background: #97FFFF;">display/n367_s6/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>display/n356_s9/I0</td>
</tr>
<tr>
<td>5.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">display/n356_s9/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n356_s7/I1</td>
</tr>
<tr>
<td>6.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n356_s7/F</td>
</tr>
<tr>
<td>6.992</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>8.053</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>9.181</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>display/rst_data_addr_7_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>display/rst_data_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.804, 50.535%; route: 3.265, 43.377%; tC2Q: 0.458, 6.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_1_s1/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][B]</td>
<td>display/n367_s6/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[3][B]</td>
<td style=" background: #97FFFF;">display/n367_s6/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>display/n356_s9/I0</td>
</tr>
<tr>
<td>5.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">display/n356_s9/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n356_s7/I1</td>
</tr>
<tr>
<td>6.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n356_s7/F</td>
</tr>
<tr>
<td>6.992</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>8.053</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>9.181</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td style=" font-weight:bold;">display/rst_data_addr_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>display/rst_data_addr_13_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>display/rst_data_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.804, 50.535%; route: 3.265, 43.377%; tC2Q: 0.458, 6.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_7_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C14[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_7_s1/Q</td>
</tr>
<tr>
<td>3.595</td>
<td>1.483</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[2][A]</td>
<td>line_draw/n94_s/I0</td>
</tr>
<tr>
<td>4.640</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n94_s/COUT</td>
</tr>
<tr>
<td>4.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C14[2][B]</td>
<td>line_draw/n93_s/CIN</td>
</tr>
<tr>
<td>5.203</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C14[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n93_s/SUM</td>
</tr>
<tr>
<td>6.486</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>line_draw/n589_s10/I3</td>
</tr>
<tr>
<td>7.547</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n589_s10/F</td>
</tr>
<tr>
<td>7.966</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>line_draw/n589_s9/I0</td>
</tr>
<tr>
<td>8.788</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n589_s9/F</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_8_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.491, 48.932%; route: 3.185, 44.643%; tC2Q: 0.458, 6.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>line_draw/addr_y_value_mult_sum_11_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_11_s1/Q</td>
</tr>
<tr>
<td>3.743</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C15[0][A]</td>
<td>line_draw/n74_s/I0</td>
</tr>
<tr>
<td>4.788</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n74_s/COUT</td>
</tr>
<tr>
<td>4.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C15[0][B]</td>
<td>line_draw/n73_s/CIN</td>
</tr>
<tr>
<td>4.845</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n73_s/COUT</td>
</tr>
<tr>
<td>4.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C15[1][A]</td>
<td>line_draw/n72_s/CIN</td>
</tr>
<tr>
<td>4.902</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n72_s/COUT</td>
</tr>
<tr>
<td>4.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C15[1][B]</td>
<td>line_draw/n71_s/CIN</td>
</tr>
<tr>
<td>5.465</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n71_s/SUM</td>
</tr>
<tr>
<td>6.439</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td>line_draw/n577_s12/I1</td>
</tr>
<tr>
<td>7.538</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n577_s12/F</td>
</tr>
<tr>
<td>7.544</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>line_draw/n577_s14/I1</td>
</tr>
<tr>
<td>8.643</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n577_s14/F</td>
</tr>
<tr>
<td>8.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_14_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.920, 56.089%; route: 2.611, 37.353%; tC2Q: 0.458, 6.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.579</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_4_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_4_s1/Q</td>
</tr>
<tr>
<td>3.408</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C11[2][B]</td>
<td>line_draw/n113_s/I0</td>
</tr>
<tr>
<td>4.453</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C11[2][B]</td>
<td style=" background: #97FFFF;">line_draw/n113_s/COUT</td>
</tr>
<tr>
<td>4.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][A]</td>
<td>line_draw/n112_s/CIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n112_s/COUT</td>
</tr>
<tr>
<td>4.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>line_draw/n111_s/CIN</td>
</tr>
<tr>
<td>4.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n111_s/COUT</td>
</tr>
<tr>
<td>4.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td>line_draw/n110_s/CIN</td>
</tr>
<tr>
<td>4.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n110_s/COUT</td>
</tr>
<tr>
<td>4.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td>line_draw/n109_s/CIN</td>
</tr>
<tr>
<td>4.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n109_s/COUT</td>
</tr>
<tr>
<td>4.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[2][A]</td>
<td>line_draw/n108_s/CIN</td>
</tr>
<tr>
<td>5.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n108_s/SUM</td>
</tr>
<tr>
<td>6.533</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>line_draw/n587_s11/I3</td>
</tr>
<tr>
<td>7.159</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">line_draw/n587_s11/F</td>
</tr>
<tr>
<td>7.963</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>line_draw/n587_s9/I1</td>
</tr>
<tr>
<td>8.589</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n587_s9/F</td>
</tr>
<tr>
<td>8.589</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_9_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.088, 44.526%; route: 3.389, 48.866%; tC2Q: 0.458, 6.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/disp_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>adc/refresh_state_count_25_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_25_s0/Q</td>
</tr>
<tr>
<td>2.920</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[3][B]</td>
<td>adc/n286_s5/I3</td>
</tr>
<tr>
<td>3.722</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C9[3][B]</td>
<td style=" background: #97FFFF;">adc/n286_s5/F</td>
</tr>
<tr>
<td>4.141</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>adc/n286_s3/I0</td>
</tr>
<tr>
<td>5.173</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">adc/n286_s3/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>adc/n286_s2/I0</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">adc/n286_s2/F</td>
</tr>
<tr>
<td>7.104</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>adc/disp_state_1_s3/I0</td>
</tr>
<tr>
<td>8.130</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">adc/disp_state_1_s3/F</td>
</tr>
<tr>
<td>8.921</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td style=" font-weight:bold;">adc/disp_state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>adc/disp_state_0_s1/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[1][B]</td>
<td>adc/disp_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.486, 47.969%; route: 3.323, 45.724%; tC2Q: 0.458, 6.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/disp_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[0][B]</td>
<td>adc/refresh_state_count_25_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R2C9[0][B]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_25_s0/Q</td>
</tr>
<tr>
<td>2.920</td>
<td>0.808</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[3][B]</td>
<td>adc/n286_s5/I3</td>
</tr>
<tr>
<td>3.722</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C9[3][B]</td>
<td style=" background: #97FFFF;">adc/n286_s5/F</td>
</tr>
<tr>
<td>4.141</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>adc/n286_s3/I0</td>
</tr>
<tr>
<td>5.173</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">adc/n286_s3/F</td>
</tr>
<tr>
<td>6.473</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>adc/n286_s2/I0</td>
</tr>
<tr>
<td>7.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">adc/n286_s2/F</td>
</tr>
<tr>
<td>7.104</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>adc/disp_state_1_s3/I0</td>
</tr>
<tr>
<td>8.130</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">adc/disp_state_1_s3/F</td>
</tr>
<tr>
<td>8.921</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td style=" font-weight:bold;">adc/disp_state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>adc/disp_state_1_s1/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[2][B]</td>
<td>adc/disp_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.486, 47.969%; route: 3.323, 45.724%; tC2Q: 0.458, 6.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>line_draw/addr_y_value_mult_sum_9_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_9_s1/Q</td>
</tr>
<tr>
<td>3.749</td>
<td>1.637</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[0][A]</td>
<td>line_draw/n92_s/I0</td>
</tr>
<tr>
<td>4.794</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" background: #97FFFF;">line_draw/n92_s/COUT</td>
</tr>
<tr>
<td>4.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[0][B]</td>
<td>line_draw/n91_s/CIN</td>
</tr>
<tr>
<td>4.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n91_s/COUT</td>
</tr>
<tr>
<td>4.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][A]</td>
<td>line_draw/n90_s/CIN</td>
</tr>
<tr>
<td>4.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n90_s/COUT</td>
</tr>
<tr>
<td>4.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[1][B]</td>
<td>line_draw/n89_s/CIN</td>
</tr>
<tr>
<td>4.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" background: #97FFFF;">line_draw/n89_s/COUT</td>
</tr>
<tr>
<td>4.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C15[2][A]</td>
<td>line_draw/n88_s/CIN</td>
</tr>
<tr>
<td>5.528</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" background: #97FFFF;">line_draw/n88_s/SUM</td>
</tr>
<tr>
<td>6.332</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>line_draw/n579_s10/I3</td>
</tr>
<tr>
<td>7.431</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" background: #97FFFF;">line_draw/n579_s10/F</td>
</tr>
<tr>
<td>7.437</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>line_draw/n579_s9/I0</td>
</tr>
<tr>
<td>8.536</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n579_s9/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_13_s1/CLK</td>
</tr>
<tr>
<td>8.011</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.977, 57.790%; route: 2.446, 35.550%; tC2Q: 0.458, 6.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_1_s1/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][B]</td>
<td>display/n367_s6/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[3][B]</td>
<td style=" background: #97FFFF;">display/n367_s6/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>display/n356_s9/I0</td>
</tr>
<tr>
<td>5.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">display/n356_s9/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n356_s7/I1</td>
</tr>
<tr>
<td>6.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n356_s7/F</td>
</tr>
<tr>
<td>6.992</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>8.053</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.856</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" font-weight:bold;">display/rst_data_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>display/rst_data_addr_0_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>display/rst_data_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.804, 52.816%; route: 2.940, 40.820%; tC2Q: 0.458, 6.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_1_s1/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][B]</td>
<td>display/n367_s6/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[3][B]</td>
<td style=" background: #97FFFF;">display/n367_s6/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>display/n356_s9/I0</td>
</tr>
<tr>
<td>5.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">display/n356_s9/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n356_s7/I1</td>
</tr>
<tr>
<td>6.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n356_s7/F</td>
</tr>
<tr>
<td>6.992</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>8.053</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.856</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>display/rst_data_addr_8_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>display/rst_data_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.804, 52.816%; route: 2.940, 40.820%; tC2Q: 0.458, 6.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_1_s1/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][B]</td>
<td>display/n367_s6/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[3][B]</td>
<td style=" background: #97FFFF;">display/n367_s6/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>display/n356_s9/I0</td>
</tr>
<tr>
<td>5.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">display/n356_s9/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n356_s7/I1</td>
</tr>
<tr>
<td>6.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n356_s7/F</td>
</tr>
<tr>
<td>6.992</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>8.053</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.856</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" font-weight:bold;">display/rst_data_addr_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>display/rst_data_addr_9_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>display/rst_data_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.804, 52.816%; route: 2.940, 40.820%; tC2Q: 0.458, 6.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_1_s1/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][B]</td>
<td>display/n367_s6/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[3][B]</td>
<td style=" background: #97FFFF;">display/n367_s6/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>display/n356_s9/I0</td>
</tr>
<tr>
<td>5.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">display/n356_s9/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n356_s7/I1</td>
</tr>
<tr>
<td>6.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n356_s7/F</td>
</tr>
<tr>
<td>6.992</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>8.053</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.852</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td style=" font-weight:bold;">display/rst_data_addr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>display/rst_data_addr_5_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[0][B]</td>
<td>display/rst_data_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.804, 52.850%; route: 2.935, 40.782%; tC2Q: 0.458, 6.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_1_s1/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][B]</td>
<td>display/n367_s6/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[3][B]</td>
<td style=" background: #97FFFF;">display/n367_s6/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>display/n356_s9/I0</td>
</tr>
<tr>
<td>5.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">display/n356_s9/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n356_s7/I1</td>
</tr>
<tr>
<td>6.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n356_s7/F</td>
</tr>
<tr>
<td>6.992</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>8.053</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.852</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>display/rst_data_addr_6_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>display/rst_data_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.804, 52.850%; route: 2.935, 40.782%; tC2Q: 0.458, 6.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_1_s1/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][B]</td>
<td>display/n367_s6/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[3][B]</td>
<td style=" background: #97FFFF;">display/n367_s6/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>display/n356_s9/I0</td>
</tr>
<tr>
<td>5.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">display/n356_s9/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n356_s7/I1</td>
</tr>
<tr>
<td>6.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n356_s7/F</td>
</tr>
<tr>
<td>6.992</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>8.053</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.852</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td style=" font-weight:bold;">display/rst_data_addr_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>display/rst_data_addr_10_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][B]</td>
<td>display/rst_data_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.804, 52.850%; route: 2.935, 40.782%; tC2Q: 0.458, 6.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_1_s1/Q</td>
</tr>
<tr>
<td>2.923</td>
<td>0.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[3][B]</td>
<td>display/n367_s6/I0</td>
</tr>
<tr>
<td>4.022</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C16[3][B]</td>
<td style=" background: #97FFFF;">display/n367_s6/F</td>
</tr>
<tr>
<td>4.848</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td>display/n356_s9/I0</td>
</tr>
<tr>
<td>5.670</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][A]</td>
<td style=" background: #97FFFF;">display/n356_s9/F</td>
</tr>
<tr>
<td>5.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[2][B]</td>
<td>display/n356_s7/I1</td>
</tr>
<tr>
<td>6.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C15[2][B]</td>
<td style=" background: #97FFFF;">display/n356_s7/F</td>
</tr>
<tr>
<td>6.992</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][B]</td>
<td>display/rst_data_addr_14_s3/I0</td>
</tr>
<tr>
<td>8.053</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R5C15[3][B]</td>
<td style=" background: #97FFFF;">display/rst_data_addr_14_s3/F</td>
</tr>
<tr>
<td>8.851</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">display/rst_data_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>6.757</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.411</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>display/rst_data_addr_2_s0/CLK</td>
</tr>
<tr>
<td>8.367</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>display/rst_data_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.757</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.804, 52.855%; route: 2.935, 40.777%; tC2Q: 0.458, 6.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_bram_wr_clk_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>adc/adc_bram_wr_clk_en_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td style=" font-weight:bold;">adc/adc_bram_wr_clk_en_s0/Q</td>
</tr>
<tr>
<td>1.928</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">adc/adc_data_buffer/sdpb_inst_0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.681</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_bram_din_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>adc/adc_bram_din_0_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">adc/adc_bram_din_0_s0/Q</td>
</tr>
<tr>
<td>2.159</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">adc/adc_data_buffer/sdpb_inst_0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.681</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_bram_wr_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td>adc/adc_bram_wr_addr_7_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C2[2][B]</td>
<td style=" font-weight:bold;">adc/adc_bram_wr_addr_7_s0/Q</td>
</tr>
<tr>
<td>2.159</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">adc/adc_data_buffer/sdpb_inst_0/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.670</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_bram_wr_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td>adc/adc_bram_wr_addr_4_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C2[2][A]</td>
<td style=" font-weight:bold;">adc/adc_bram_wr_addr_4_s0/Q</td>
</tr>
<tr>
<td>2.159</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">adc/adc_data_buffer/sdpb_inst_0/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.670</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_bram_wr_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>adc/adc_bram_wr_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">adc/adc_bram_wr_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.159</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">adc/adc_data_buffer/sdpb_inst_0/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.670</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>adc/adc_data_buffer/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/line_draw_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_x_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>line_draw/line_draw_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_0_s2/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" font-weight:bold;">line_draw/addr_x_count_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>line_draw/addr_x_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>line_draw/addr_x_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/line_draw_state_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_x_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>line_draw/line_draw_state_0_s2/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">line_draw/line_draw_state_0_s2/Q</td>
</tr>
<tr>
<td>2.168</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" font-weight:bold;">line_draw/addr_x_count_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>line_draw/addr_x_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>line_draw/addr_x_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>adc/waiting_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_0_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>adc/n113_s2/I0</td>
</tr>
<tr>
<td>2.302</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" background: #97FFFF;">adc/n113_s2/F</td>
</tr>
<tr>
<td>2.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>adc/waiting_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>line_draw/addr_y_value_mult_sum_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>line_draw/addr_y_value_mult_sum_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_1_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_1_s1/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>line_draw/n603_s9/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">line_draw/n603_s9/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">line_draw/addr_y_value_mult_sum_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_1_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>line_draw/addr_y_value_mult_sum_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/refresh_state_count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/refresh_state_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>adc/refresh_state_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_0_s1/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>adc/n285_s3/I0</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" background: #97FFFF;">adc/n285_s3/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">adc/refresh_state_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>adc/refresh_state_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>adc/refresh_state_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/adc_mem_addr_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_1_s0/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/n160_s4/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">adc/n160_s4/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/adc_mem_addr_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>adc/adc_mem_addr_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>adc/adc_mem_addr_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_2_s0/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>adc/n159_s4/I3</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">adc/n159_s4/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>adc/adc_mem_addr_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_1_s1/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/n370_s5/I0</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">display/n370_s5/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>display/rst_frame_buffer_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>display/rst_frame_buffer_count_10_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_10_s1/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>display/n361_s5/I0</td>
</tr>
<tr>
<td>2.303</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">display/n361_s5/F</td>
</tr>
<tr>
<td>2.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>display/rst_frame_buffer_count_10_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>display/rst_frame_buffer_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>adc/adc_mem_addr_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_5_s0/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>adc/n156_s4/I3</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">adc/n156_s4/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>adc/adc_mem_addr_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>adc/adc_mem_addr_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>display/rst_frame_buffer_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R10C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_0_s3/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>display/n371_s7/I0</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">display/n371_s7/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>display/rst_frame_buffer_count_0_s3/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>display/rst_frame_buffer_count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>display/rst_frame_buffer_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_2_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>display/n369_s7/I0</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">display/n369_s7/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>display/rst_frame_buffer_count_2_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>display/rst_frame_buffer_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>display/rst_frame_buffer_count_6_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_6_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>display/n365_s5/I0</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" background: #97FFFF;">display/n365_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>display/rst_frame_buffer_count_6_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>display/rst_frame_buffer_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>display/rst_frame_buffer_count_7_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_7_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>display/n364_s5/I0</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">display/n364_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>display/rst_frame_buffer_count_7_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>display/rst_frame_buffer_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>display/rst_frame_buffer_count_11_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_11_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>display/n360_s5/I2</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">display/n360_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>display/rst_frame_buffer_count_11_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>display/rst_frame_buffer_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>display/rst_frame_buffer_count_13_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_13_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>display/n358_s5/I0</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" background: #97FFFF;">display/n358_s5/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>display/rst_frame_buffer_count_13_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>display/rst_frame_buffer_count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/y_Count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/y_Count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>display/y_Count_2_s1/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">display/y_Count_2_s1/Q</td>
</tr>
<tr>
<td>1.911</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>display/n69_s3/I0</td>
</tr>
<tr>
<td>2.283</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">display/n69_s3/F</td>
</tr>
<tr>
<td>2.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">display/y_Count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>display/y_Count_2_s1/CLK</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>display/y_Count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>adc/adc_mem_addr_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_3_s0/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>adc/n158_s4/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" background: #97FFFF;">adc/n158_s4/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>adc/adc_mem_addr_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C5[0][A]</td>
<td>adc/adc_mem_addr_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display/rst_frame_buffer_count_4_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_4_s1/Q</td>
</tr>
<tr>
<td>1.934</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display/n367_s5/I0</td>
</tr>
<tr>
<td>2.306</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">display/n367_s5/F</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display/rst_frame_buffer_count_4_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>display/rst_frame_buffer_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>adc/adc_state_0_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">adc/adc_state_0_s1/Q</td>
</tr>
<tr>
<td>1.935</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>adc/n137_s21/I2</td>
</tr>
<tr>
<td>2.307</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" background: #97FFFF;">adc/n137_s21/F</td>
</tr>
<tr>
<td>2.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">adc/adc_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>278</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>adc/adc_state_0_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>adc/adc_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_bram_din_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_bram_din_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_bram_din_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/refresh_state_count_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/refresh_state_count_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/refresh_state_count_10_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>line_draw/addr_y_value_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>line_draw/addr_y_value_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>line_draw/addr_y_value_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>line_draw/addr_y_value_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>line_draw/addr_y_value_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>line_draw/addr_y_value_1_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/refresh_state_count_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.378</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>4.788</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.051</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/refresh_state_count_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.757</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.167</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/refresh_state_count_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>278</td>
<td>sys_clock</td>
<td>-1.393</td>
<td>0.262</td>
</tr>
<tr>
<td>53</td>
<td>LCD_CLOCK_d</td>
<td>7.610</td>
<td>0.661</td>
</tr>
<tr>
<td>40</td>
<td>line_draw_state[0]</td>
<td>1.683</td>
<td>2.305</td>
</tr>
<tr>
<td>32</td>
<td>n286_19</td>
<td>-0.002</td>
<td>1.334</td>
</tr>
<tr>
<td>31</td>
<td>n325_10</td>
<td>3.502</td>
<td>1.328</td>
</tr>
<tr>
<td>28</td>
<td>line_draw_state[20]</td>
<td>2.754</td>
<td>1.356</td>
</tr>
<tr>
<td>25</td>
<td>adc_state[0]</td>
<td>2.486</td>
<td>1.519</td>
</tr>
<tr>
<td>25</td>
<td>line_draw_state[4]</td>
<td>3.473</td>
<td>2.425</td>
</tr>
<tr>
<td>24</td>
<td>adc_state[2]</td>
<td>1.289</td>
<td>1.673</td>
</tr>
<tr>
<td>23</td>
<td>rst_state[1]</td>
<td>1.632</td>
<td>1.556</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
