Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Sep  5 16:42:35 2021
| Host         : l4study running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                              Violations  
--------  ----------------  ---------------------------------------  ----------  
TIMING-8  Critical Warning  No common period between related clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.534        0.000                      0                 5426        0.067        0.000                      0                 5426        3.000        0.000                       0                  2247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)                 Period(ns)      Frequency(MHz)
-----                  ------------                 ----------      --------------
VIRTUAL_clk100hz_ssd   {0.000 4999999.888}          9999999.776     0.000           
sys_clk_pin            {0.000 5.000}                10.000          100.000         
  CLKFBIN              {0.000 25.000}               50.000          20.000          
  s_clk_20mhz          {0.000 25.000}               50.000          20.000          
    clk100hz_ssd       {0.000 4999999.888}          9999999.776     0.000           
    genclk5mhz         {0.000 100.000}              200.000         5.000           
    genclk625khz       {0.000 800.000}              1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}               135.640         7.372           
wiz_20mhz_virt_in      {0.000 25.000}               50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}               50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}               135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}               135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              3.000         0.000                       0                     1  
  CLKFBIN                                                                                                                                                               48.751         0.000                       0                     2  
  s_clk_20mhz           27.373         0.000                      0                 5297         0.067         0.000                      0                 5297        24.500         0.000                       0                  2197  
    clk100hz_ssd   9999998.000         0.000                      0                    8         0.278         0.000                      0                    8   4999999.000         0.000                       0                     8  
  s_clk_7_37mhz        132.805         0.000                      0                   69         0.189         0.000                      0                   69        67.320         0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                    WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                    -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
clk100hz_ssd           VIRTUAL_clk100hz_ssd    9999961.000         0.000                      0                    8         0.541         0.000                      0                    8  
clk100hz_ssd           s_clk_20mhz                  47.534         0.000                      0                    2         0.354         0.000                      0                    2  
genclk5mhz             s_clk_20mhz                  47.833         0.000                      0                    2         0.179         0.000                      0                    2  
genclk625khz           s_clk_20mhz                  47.334         0.000                      0                    2         0.376         0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                  19.534         0.000                      0                   11        15.526         0.000                      0                   11  
s_clk_20mhz            clk100hz_ssd            9950047.000         0.000                      0                   15         0.130         0.000                      0                   15  
s_clk_20mhz            wiz_20mhz_virt_out           29.115         0.000                      0                   22         2.463         0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       106.971         0.000                      0                    1         1.200         0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             35.935        0.000                      0                    3        3.096        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       27.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.373ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[234]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.452ns  (logic 7.887ns (35.128%)  route 14.565ns (64.872%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 55.886 - 50.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.623     6.241    s_clk_20mhz_BUFG
    SLICE_X29Y111        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.456     6.697 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=17, routed)          2.017     8.714    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X10Y119        LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_2/O
                         net (fo=1, routed)           0.332     9.170    u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_2_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.765 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_1_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.984 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_37/O[0]
                         net (fo=14, routed)          1.194    11.178    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X7Y119         LUT5 (Prop_lut5_I4_O)        0.295    11.473 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_146/O
                         net (fo=1, routed)           0.000    11.473    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_146_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.023    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_120_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.262 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_75/O[2]
                         net (fo=2, routed)           0.571    12.833    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_75_n_5
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.302    13.135 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_76/O
                         net (fo=3, routed)           0.663    13.798    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_76_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.116    13.914 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_26/O
                         net (fo=1, routed)           0.671    14.585    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_26_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.315 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.315    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.429    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.651 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_6/O[0]
                         net (fo=16, routed)          1.604    17.254    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_6_n_7
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.325    17.579 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48/O
                         net (fo=1, routed)           0.572    18.151    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.812    18.963 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_13/O[3]
                         net (fo=3, routed)           1.147    20.110    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_13_n_4
    SLICE_X3Y124         LUT4 (Prop_lut4_I0_O)        0.335    20.445 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_57/O
                         net (fo=1, routed)           0.505    20.950    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_57_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    21.562 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.571    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.825 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/CO[0]
                         net (fo=5, routed)           0.609    22.434    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_3
    SLICE_X4Y125         LUT4 (Prop_lut4_I3_O)        0.367    22.801 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_7/O
                         net (fo=4, routed)           0.454    23.254    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_7_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I0_O)        0.124    23.378 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_29/O
                         net (fo=4, routed)           0.312    23.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_29_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I5_O)        0.124    23.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_24/O
                         net (fo=3, routed)           1.140    24.954    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_24_n_0
    SLICE_X7Y126         LUT5 (Prop_lut5_I1_O)        0.124    25.078 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_11/O
                         net (fo=4, routed)           0.687    25.765    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_11_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    25.889 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_8/O
                         net (fo=4, routed)           0.317    26.206    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_8_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I3_O)        0.124    26.330 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_2/O
                         net (fo=3, routed)           0.452    26.782    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_2_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I3_O)        0.124    26.906 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0_i_1/O
                         net (fo=2, routed)           0.433    27.339    u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0_i_1_n_0
    SLICE_X7Y124         LUT5 (Prop_lut5_I3_O)        0.150    27.489 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0/O
                         net (fo=2, routed)           0.879    28.368    s_adxl_txt_ascii_line1[90]
    SLICE_X8Y117         LUT6 (Prop_lut6_I1_O)        0.326    28.694 r  s_uart_dat_ascii_line[234]_i_1/O
                         net (fo=1, routed)           0.000    28.694    s_uart_dat_ascii_line[234]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  s_uart_dat_ascii_line_reg[234]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.500    55.886    s_clk_20mhz_BUFG
    SLICE_X8Y117         FDRE                                         r  s_uart_dat_ascii_line_reg[234]/C
                         clock pessimism              0.311    56.197    
                         clock uncertainty           -0.210    55.988    
    SLICE_X8Y117         FDRE (Setup_fdre_C_D)        0.079    56.067    s_uart_dat_ascii_line_reg[234]
  -------------------------------------------------------------------
                         required time                         56.067    
                         arrival time                         -28.694    
  -------------------------------------------------------------------
                         slack                                 27.373    

Slack (MET) :             27.491ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[233]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.288ns  (logic 7.659ns (34.364%)  route 14.629ns (65.635%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 55.887 - 50.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.623     6.241    s_clk_20mhz_BUFG
    SLICE_X29Y111        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.456     6.697 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=17, routed)          2.017     8.714    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X10Y119        LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_2/O
                         net (fo=1, routed)           0.332     9.170    u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_2_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.765 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_1_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.984 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_37/O[0]
                         net (fo=14, routed)          1.194    11.178    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X7Y119         LUT5 (Prop_lut5_I4_O)        0.295    11.473 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_146/O
                         net (fo=1, routed)           0.000    11.473    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_146_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.023    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_120_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.262 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_75/O[2]
                         net (fo=2, routed)           0.571    12.833    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_75_n_5
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.302    13.135 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_76/O
                         net (fo=3, routed)           0.663    13.798    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_76_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.116    13.914 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_26/O
                         net (fo=1, routed)           0.671    14.585    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_26_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.315 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.315    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.429    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.651 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_6/O[0]
                         net (fo=16, routed)          1.604    17.254    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_6_n_7
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.325    17.579 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48/O
                         net (fo=1, routed)           0.572    18.151    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.812    18.963 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_13/O[3]
                         net (fo=3, routed)           1.147    20.110    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_13_n_4
    SLICE_X3Y124         LUT4 (Prop_lut4_I0_O)        0.335    20.445 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_57/O
                         net (fo=1, routed)           0.505    20.950    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_57_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    21.562 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.571    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.825 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/CO[0]
                         net (fo=5, routed)           0.609    22.434    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_3
    SLICE_X4Y125         LUT4 (Prop_lut4_I3_O)        0.367    22.801 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_7/O
                         net (fo=4, routed)           0.454    23.254    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_7_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I0_O)        0.124    23.378 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_29/O
                         net (fo=4, routed)           0.312    23.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_29_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I5_O)        0.124    23.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_24/O
                         net (fo=3, routed)           1.140    24.954    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_24_n_0
    SLICE_X7Y126         LUT5 (Prop_lut5_I1_O)        0.124    25.078 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_11/O
                         net (fo=4, routed)           0.687    25.765    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_11_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    25.889 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_8/O
                         net (fo=4, routed)           0.317    26.206    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_8_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I3_O)        0.124    26.330 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_2/O
                         net (fo=3, routed)           0.452    26.782    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_2_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I3_O)        0.124    26.906 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0_i_1/O
                         net (fo=2, routed)           0.433    27.339    u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0_i_1_n_0
    SLICE_X7Y124         LUT3 (Prop_lut3_I1_O)        0.124    27.463 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[89]_INST_0/O
                         net (fo=2, routed)           0.942    28.405    s_adxl_txt_ascii_line1[89]
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.124    28.529 r  s_uart_dat_ascii_line[233]_i_1/O
                         net (fo=1, routed)           0.000    28.529    s_uart_dat_ascii_line[233]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  s_uart_dat_ascii_line_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.501    55.887    s_clk_20mhz_BUFG
    SLICE_X9Y116         FDRE                                         r  s_uart_dat_ascii_line_reg[233]/C
                         clock pessimism              0.311    56.198    
                         clock uncertainty           -0.210    55.989    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)        0.031    56.020    s_uart_dat_ascii_line_reg[233]
  -------------------------------------------------------------------
                         required time                         56.020    
                         arrival time                         -28.529    
  -------------------------------------------------------------------
                         slack                                 27.491    

Slack (MET) :             27.494ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.330ns  (logic 7.887ns (35.321%)  route 14.443ns (64.679%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 55.886 - 50.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.623     6.241    s_clk_20mhz_BUFG
    SLICE_X29Y111        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.456     6.697 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=17, routed)          2.017     8.714    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X10Y119        LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_2/O
                         net (fo=1, routed)           0.332     9.170    u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_2_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.765 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_1_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.984 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_37/O[0]
                         net (fo=14, routed)          1.194    11.178    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X7Y119         LUT5 (Prop_lut5_I4_O)        0.295    11.473 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_146/O
                         net (fo=1, routed)           0.000    11.473    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_146_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.023    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_120_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.262 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_75/O[2]
                         net (fo=2, routed)           0.571    12.833    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_75_n_5
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.302    13.135 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_76/O
                         net (fo=3, routed)           0.663    13.798    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_76_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.116    13.914 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_26/O
                         net (fo=1, routed)           0.671    14.585    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_26_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.315 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.315    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.429    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.651 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_6/O[0]
                         net (fo=16, routed)          1.604    17.254    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_6_n_7
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.325    17.579 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48/O
                         net (fo=1, routed)           0.572    18.151    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.812    18.963 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_13/O[3]
                         net (fo=3, routed)           1.147    20.110    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_13_n_4
    SLICE_X3Y124         LUT4 (Prop_lut4_I0_O)        0.335    20.445 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_57/O
                         net (fo=1, routed)           0.505    20.950    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_57_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    21.562 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.571    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.825 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/CO[0]
                         net (fo=5, routed)           0.609    22.434    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_3
    SLICE_X4Y125         LUT4 (Prop_lut4_I3_O)        0.367    22.801 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_7/O
                         net (fo=4, routed)           0.454    23.254    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_7_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I0_O)        0.124    23.378 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_29/O
                         net (fo=4, routed)           0.312    23.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_29_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I5_O)        0.124    23.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_24/O
                         net (fo=3, routed)           1.140    24.954    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_24_n_0
    SLICE_X7Y126         LUT5 (Prop_lut5_I1_O)        0.124    25.078 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_11/O
                         net (fo=4, routed)           0.687    25.765    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_11_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    25.889 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_8/O
                         net (fo=4, routed)           0.317    26.206    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_8_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I3_O)        0.124    26.330 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_2/O
                         net (fo=3, routed)           0.452    26.782    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_2_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I3_O)        0.124    26.906 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0_i_1/O
                         net (fo=2, routed)           0.433    27.339    u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0_i_1_n_0
    SLICE_X7Y124         LUT5 (Prop_lut5_I3_O)        0.150    27.489 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0/O
                         net (fo=2, routed)           0.756    28.245    s_adxl_txt_ascii_line1[90]
    SLICE_X8Y117         LUT6 (Prop_lut6_I1_O)        0.326    28.571 r  s_cls_txt_ascii_line1[90]_i_1/O
                         net (fo=1, routed)           0.000    28.571    s_cls_txt_ascii_line1[90]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  s_cls_txt_ascii_line1_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.500    55.886    s_clk_20mhz_BUFG
    SLICE_X8Y117         FDRE                                         r  s_cls_txt_ascii_line1_reg[90]/C
                         clock pessimism              0.311    56.197    
                         clock uncertainty           -0.210    55.988    
    SLICE_X8Y117         FDRE (Setup_fdre_C_D)        0.077    56.065    s_cls_txt_ascii_line1_reg[90]
  -------------------------------------------------------------------
                         required time                         56.065    
                         arrival time                         -28.571    
  -------------------------------------------------------------------
                         slack                                 27.494    

Slack (MET) :             27.564ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.214ns  (logic 7.659ns (34.478%)  route 14.555ns (65.522%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.887ns = ( 55.887 - 50.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.623     6.241    s_clk_20mhz_BUFG
    SLICE_X29Y111        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.456     6.697 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=17, routed)          2.017     8.714    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X10Y119        LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_2/O
                         net (fo=1, routed)           0.332     9.170    u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_2_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.765 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_1_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.984 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_37/O[0]
                         net (fo=14, routed)          1.194    11.178    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X7Y119         LUT5 (Prop_lut5_I4_O)        0.295    11.473 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_146/O
                         net (fo=1, routed)           0.000    11.473    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_146_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.023    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_120_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.262 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_75/O[2]
                         net (fo=2, routed)           0.571    12.833    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_75_n_5
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.302    13.135 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_76/O
                         net (fo=3, routed)           0.663    13.798    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_76_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.116    13.914 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_26/O
                         net (fo=1, routed)           0.671    14.585    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_26_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.315 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.315    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.429    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.651 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_6/O[0]
                         net (fo=16, routed)          1.604    17.254    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_6_n_7
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.325    17.579 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48/O
                         net (fo=1, routed)           0.572    18.151    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.812    18.963 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_13/O[3]
                         net (fo=3, routed)           1.147    20.110    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_13_n_4
    SLICE_X3Y124         LUT4 (Prop_lut4_I0_O)        0.335    20.445 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_57/O
                         net (fo=1, routed)           0.505    20.950    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_57_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    21.562 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.571    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.825 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/CO[0]
                         net (fo=5, routed)           0.609    22.434    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_3
    SLICE_X4Y125         LUT4 (Prop_lut4_I3_O)        0.367    22.801 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_7/O
                         net (fo=4, routed)           0.454    23.254    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_7_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I0_O)        0.124    23.378 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_29/O
                         net (fo=4, routed)           0.312    23.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_29_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I5_O)        0.124    23.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_24/O
                         net (fo=3, routed)           1.140    24.954    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_24_n_0
    SLICE_X7Y126         LUT5 (Prop_lut5_I1_O)        0.124    25.078 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_11/O
                         net (fo=4, routed)           0.687    25.765    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_11_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    25.889 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_8/O
                         net (fo=4, routed)           0.317    26.206    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_8_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I3_O)        0.124    26.330 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_2/O
                         net (fo=3, routed)           0.452    26.782    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_2_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I3_O)        0.124    26.906 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0_i_1/O
                         net (fo=2, routed)           0.433    27.339    u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0_i_1_n_0
    SLICE_X7Y124         LUT3 (Prop_lut3_I1_O)        0.124    27.463 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[89]_INST_0/O
                         net (fo=2, routed)           0.868    28.331    s_adxl_txt_ascii_line1[89]
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.124    28.455 r  s_cls_txt_ascii_line1[89]_i_1/O
                         net (fo=1, routed)           0.000    28.455    s_cls_txt_ascii_line1[89]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  s_cls_txt_ascii_line1_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.501    55.887    s_clk_20mhz_BUFG
    SLICE_X9Y116         FDRE                                         r  s_cls_txt_ascii_line1_reg[89]/C
                         clock pessimism              0.311    56.198    
                         clock uncertainty           -0.210    55.989    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)        0.031    56.020    s_cls_txt_ascii_line1_reg[89]
  -------------------------------------------------------------------
                         required time                         56.020    
                         arrival time                         -28.455    
  -------------------------------------------------------------------
                         slack                                 27.564    

Slack (MET) :             27.704ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.122ns  (logic 7.535ns (34.061%)  route 14.587ns (65.939%))
  Logic Levels:           24  (CARRY4=10 LUT1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 55.888 - 50.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.623     6.241    s_clk_20mhz_BUFG
    SLICE_X29Y111        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.456     6.697 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=17, routed)          2.017     8.714    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X10Y119        LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_2/O
                         net (fo=1, routed)           0.332     9.170    u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_2_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.765 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_1_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.984 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_37/O[0]
                         net (fo=14, routed)          1.194    11.178    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X7Y119         LUT5 (Prop_lut5_I4_O)        0.295    11.473 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_146/O
                         net (fo=1, routed)           0.000    11.473    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_146_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.023    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_120_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.262 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_75/O[2]
                         net (fo=2, routed)           0.571    12.833    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_75_n_5
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.302    13.135 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_76/O
                         net (fo=3, routed)           0.663    13.798    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_76_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.116    13.914 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_26/O
                         net (fo=1, routed)           0.671    14.585    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_26_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.315 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.315    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.429    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.651 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_6/O[0]
                         net (fo=16, routed)          1.604    17.254    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_6_n_7
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.325    17.579 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48/O
                         net (fo=1, routed)           0.572    18.151    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.812    18.963 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_13/O[3]
                         net (fo=3, routed)           1.147    20.110    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_13_n_4
    SLICE_X3Y124         LUT4 (Prop_lut4_I0_O)        0.335    20.445 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_57/O
                         net (fo=1, routed)           0.505    20.950    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_57_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    21.562 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.571    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.825 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/CO[0]
                         net (fo=5, routed)           0.609    22.434    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_3
    SLICE_X4Y125         LUT4 (Prop_lut4_I3_O)        0.367    22.801 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_7/O
                         net (fo=4, routed)           0.454    23.254    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_7_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I0_O)        0.124    23.378 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_29/O
                         net (fo=4, routed)           0.312    23.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_29_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I5_O)        0.124    23.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_24/O
                         net (fo=3, routed)           1.140    24.954    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_24_n_0
    SLICE_X7Y126         LUT5 (Prop_lut5_I1_O)        0.124    25.078 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_11/O
                         net (fo=4, routed)           0.687    25.765    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_11_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    25.889 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_8/O
                         net (fo=4, routed)           0.593    26.482    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_8_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I0_O)        0.124    26.606 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_5/O
                         net (fo=1, routed)           0.599    27.205    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_5_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0/O
                         net (fo=2, routed)           0.911    28.239    s_adxl_txt_ascii_line1[91]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.124    28.363 r  s_cls_txt_ascii_line1[91]_i_1/O
                         net (fo=1, routed)           0.000    28.363    s_cls_txt_ascii_line1[91]_i_1_n_0
    SLICE_X8Y115         FDRE                                         r  s_cls_txt_ascii_line1_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.502    55.888    s_clk_20mhz_BUFG
    SLICE_X8Y115         FDRE                                         r  s_cls_txt_ascii_line1_reg[91]/C
                         clock pessimism              0.311    56.199    
                         clock uncertainty           -0.210    55.990    
    SLICE_X8Y115         FDRE (Setup_fdre_C_D)        0.077    56.067    s_cls_txt_ascii_line1_reg[91]
  -------------------------------------------------------------------
                         required time                         56.067    
                         arrival time                         -28.363    
  -------------------------------------------------------------------
                         slack                                 27.704    

Slack (MET) :             27.711ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.119ns  (logic 7.535ns (34.066%)  route 14.584ns (65.934%))
  Logic Levels:           24  (CARRY4=10 LUT1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 55.888 - 50.000 ) 
    Source Clock Delay      (SCD):    6.241ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.623     6.241    s_clk_20mhz_BUFG
    SLICE_X29Y111        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.456     6.697 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=17, routed)          2.017     8.714    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X10Y119        LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_2/O
                         net (fo=1, routed)           0.332     9.170    u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_2_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.765 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_adxl362_readings_to_ascii/o_txt_ascii_line1[73]_INST_0_i_1_n_0
    SLICE_X10Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.984 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_37/O[0]
                         net (fo=14, routed)          1.194    11.178    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X7Y119         LUT5 (Prop_lut5_I4_O)        0.295    11.473 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_146/O
                         net (fo=1, routed)           0.000    11.473    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_146_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.023 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.023    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_120_n_0
    SLICE_X7Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.262 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_75/O[2]
                         net (fo=2, routed)           0.571    12.833    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_75_n_5
    SLICE_X8Y119         LUT6 (Prop_lut6_I5_O)        0.302    13.135 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_76/O
                         net (fo=3, routed)           0.663    13.798    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_76_n_0
    SLICE_X10Y119        LUT5 (Prop_lut5_I4_O)        0.116    13.914 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_26/O
                         net (fo=1, routed)           0.671    14.585    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_26_n_0
    SLICE_X9Y120         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    15.315 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.315    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X9Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.429    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.651 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_6/O[0]
                         net (fo=16, routed)          1.604    17.254    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_6_n_7
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.325    17.579 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48/O
                         net (fo=1, routed)           0.572    18.151    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48_n_0
    SLICE_X6Y127         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.812    18.963 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_13/O[3]
                         net (fo=3, routed)           1.147    20.110    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_13_n_4
    SLICE_X3Y124         LUT4 (Prop_lut4_I0_O)        0.335    20.445 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_57/O
                         net (fo=1, routed)           0.505    20.950    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_57_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    21.562 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.009    21.571    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_19_n_0
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.825 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/CO[0]
                         net (fo=5, routed)           0.609    22.434    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_3
    SLICE_X4Y125         LUT4 (Prop_lut4_I3_O)        0.367    22.801 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_7/O
                         net (fo=4, routed)           0.454    23.254    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_7_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I0_O)        0.124    23.378 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_29/O
                         net (fo=4, routed)           0.312    23.691    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_29_n_0
    SLICE_X7Y127         LUT6 (Prop_lut6_I5_O)        0.124    23.815 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_24/O
                         net (fo=3, routed)           1.140    24.954    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_24_n_0
    SLICE_X7Y126         LUT5 (Prop_lut5_I1_O)        0.124    25.078 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_11/O
                         net (fo=4, routed)           0.687    25.765    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_11_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.124    25.889 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_8/O
                         net (fo=4, routed)           0.593    26.482    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_8_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I0_O)        0.124    26.606 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_5/O
                         net (fo=1, routed)           0.599    27.205    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_5_n_0
    SLICE_X7Y124         LUT6 (Prop_lut6_I4_O)        0.124    27.329 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0/O
                         net (fo=2, routed)           0.908    28.236    s_adxl_txt_ascii_line1[91]
    SLICE_X8Y115         LUT6 (Prop_lut6_I1_O)        0.124    28.360 r  s_uart_dat_ascii_line[235]_i_1/O
                         net (fo=1, routed)           0.000    28.360    s_uart_dat_ascii_line[235]_i_1_n_0
    SLICE_X8Y115         FDRE                                         r  s_uart_dat_ascii_line_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.502    55.888    s_clk_20mhz_BUFG
    SLICE_X8Y115         FDRE                                         r  s_uart_dat_ascii_line_reg[235]/C
                         clock pessimism              0.311    56.199    
                         clock uncertainty           -0.210    55.990    
    SLICE_X8Y115         FDRE (Setup_fdre_C_D)        0.081    56.071    s_uart_dat_ascii_line_reg[235]
  -------------------------------------------------------------------
                         required time                         56.071    
                         arrival time                         -28.360    
  -------------------------------------------------------------------
                         slack                                 27.711    

Slack (MET) :             28.208ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.575ns  (logic 8.177ns (37.901%)  route 13.398ns (62.099%))
  Logic Levels:           26  (CARRY4=11 LUT1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 55.894 - 50.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.624     6.242    s_clk_20mhz_BUFG
    SLICE_X30Y108        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     6.760 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=17, routed)          1.441     8.202    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     8.326 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     8.814    u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_2_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.394 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.394    u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.728 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_37/O[1]
                         net (fo=15, routed)          0.891    10.619    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[6]
    SLICE_X38Y103        LUT5 (Prop_lut5_I1_O)        0.303    10.922 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.922    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_127_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.500 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_75/O[2]
                         net (fo=2, routed)           0.428    11.928    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_75_n_5
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.301    12.229 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_76/O
                         net (fo=3, routed)           0.841    13.070    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_76_n_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I4_O)        0.150    13.220 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_25/O
                         net (fo=2, routed)           0.665    13.885    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_25_n_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I0_O)        0.348    14.233 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    14.233    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_29_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.783    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.897    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.011    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_6_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.233 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54/O[0]
                         net (fo=12, routed)          1.003    16.235    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54_n_7
    SLICE_X41Y106        LUT3 (Prop_lut3_I1_O)        0.327    16.562 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_49/O
                         net (fo=1, routed)           0.530    17.092    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_49_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    17.826 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.826    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_13_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.048 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[0]
                         net (fo=3, routed)           1.137    19.185    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_7
    SLICE_X33Y106        LUT4 (Prop_lut4_I0_O)        0.327    19.512 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_56/O
                         net (fo=1, routed)           0.338    19.850    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_56_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    20.443 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.443    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.714 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/CO[0]
                         net (fo=5, routed)           0.634    21.348    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_3
    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.373    21.721 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_7/O
                         net (fo=4, routed)           0.340    22.061    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_7_n_0
    SLICE_X42Y107        LUT6 (Prop_lut6_I0_O)        0.124    22.185 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_29/O
                         net (fo=4, routed)           0.600    22.785    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_29_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_24/O
                         net (fo=3, routed)           0.673    23.582    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_24_n_0
    SLICE_X42Y108        LUT5 (Prop_lut5_I1_O)        0.146    23.728 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_11/O
                         net (fo=4, routed)           0.515    24.243    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_11_n_0
    SLICE_X42Y108        LUT6 (Prop_lut6_I3_O)        0.328    24.571 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_8/O
                         net (fo=4, routed)           0.825    25.396    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_8_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124    25.520 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    26.158    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_1_n_0
    SLICE_X41Y108        LUT6 (Prop_lut6_I0_O)        0.124    26.282 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0/O
                         net (fo=2, routed)           1.411    27.693    s_adxl_txt_ascii_line1[27]
    SLICE_X13Y104        LUT6 (Prop_lut6_I5_O)        0.124    27.817 r  s_cls_txt_ascii_line1[27]_i_1/O
                         net (fo=1, routed)           0.000    27.817    s_cls_txt_ascii_line1[27]_i_1_n_0
    SLICE_X13Y104        FDRE                                         r  s_cls_txt_ascii_line1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.508    55.894    s_clk_20mhz_BUFG
    SLICE_X13Y104        FDRE                                         r  s_cls_txt_ascii_line1_reg[27]/C
                         clock pessimism              0.311    56.205    
                         clock uncertainty           -0.210    55.996    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)        0.029    56.025    s_cls_txt_ascii_line1_reg[27]
  -------------------------------------------------------------------
                         required time                         56.025    
                         arrival time                         -27.817    
  -------------------------------------------------------------------
                         slack                                 28.208    

Slack (MET) :             28.208ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.577ns  (logic 8.177ns (37.897%)  route 13.400ns (62.103%))
  Logic Levels:           26  (CARRY4=11 LUT1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 55.894 - 50.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.624     6.242    s_clk_20mhz_BUFG
    SLICE_X30Y108        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     6.760 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=17, routed)          1.441     8.202    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     8.326 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     8.814    u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_2_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.394 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.394    u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.728 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_37/O[1]
                         net (fo=15, routed)          0.891    10.619    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[6]
    SLICE_X38Y103        LUT5 (Prop_lut5_I1_O)        0.303    10.922 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.922    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_127_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.500 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_75/O[2]
                         net (fo=2, routed)           0.428    11.928    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_75_n_5
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.301    12.229 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_76/O
                         net (fo=3, routed)           0.841    13.070    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_76_n_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I4_O)        0.150    13.220 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_25/O
                         net (fo=2, routed)           0.665    13.885    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_25_n_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I0_O)        0.348    14.233 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    14.233    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_29_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.783    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.897    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.011    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_6_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.233 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54/O[0]
                         net (fo=12, routed)          1.003    16.235    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54_n_7
    SLICE_X41Y106        LUT3 (Prop_lut3_I1_O)        0.327    16.562 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_49/O
                         net (fo=1, routed)           0.530    17.092    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_49_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    17.826 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.826    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_13_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.048 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[0]
                         net (fo=3, routed)           1.137    19.185    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_7
    SLICE_X33Y106        LUT4 (Prop_lut4_I0_O)        0.327    19.512 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_56/O
                         net (fo=1, routed)           0.338    19.850    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_56_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    20.443 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.443    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.714 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/CO[0]
                         net (fo=5, routed)           0.634    21.348    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_3
    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.373    21.721 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_7/O
                         net (fo=4, routed)           0.340    22.061    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_7_n_0
    SLICE_X42Y107        LUT6 (Prop_lut6_I0_O)        0.124    22.185 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_29/O
                         net (fo=4, routed)           0.600    22.785    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_29_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_24/O
                         net (fo=3, routed)           0.673    23.582    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_24_n_0
    SLICE_X42Y108        LUT5 (Prop_lut5_I1_O)        0.146    23.728 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_11/O
                         net (fo=4, routed)           0.515    24.243    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_11_n_0
    SLICE_X42Y108        LUT6 (Prop_lut6_I3_O)        0.328    24.571 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_8/O
                         net (fo=4, routed)           0.825    25.396    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_8_n_0
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.124    25.520 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.638    26.158    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_1_n_0
    SLICE_X41Y108        LUT6 (Prop_lut6_I0_O)        0.124    26.282 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0/O
                         net (fo=2, routed)           1.413    27.695    s_adxl_txt_ascii_line1[27]
    SLICE_X13Y104        LUT6 (Prop_lut6_I1_O)        0.124    27.819 r  s_uart_dat_ascii_line[171]_i_1/O
                         net (fo=1, routed)           0.000    27.819    s_uart_dat_ascii_line[171]_i_1_n_0
    SLICE_X13Y104        FDRE                                         r  s_uart_dat_ascii_line_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.508    55.894    s_clk_20mhz_BUFG
    SLICE_X13Y104        FDRE                                         r  s_uart_dat_ascii_line_reg[171]/C
                         clock pessimism              0.311    56.205    
                         clock uncertainty           -0.210    55.996    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)        0.031    56.027    s_uart_dat_ascii_line_reg[171]
  -------------------------------------------------------------------
                         required time                         56.027    
                         arrival time                         -27.819    
  -------------------------------------------------------------------
                         slack                                 28.208    

Slack (MET) :             28.413ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.369ns  (logic 8.405ns (39.333%)  route 12.964ns (60.667%))
  Logic Levels:           26  (CARRY4=11 LUT1=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 55.893 - 50.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.624     6.242    s_clk_20mhz_BUFG
    SLICE_X30Y108        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     6.760 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=17, routed)          1.441     8.202    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     8.326 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     8.814    u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_2_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.394 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.394    u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.728 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_37/O[1]
                         net (fo=15, routed)          0.891    10.619    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[6]
    SLICE_X38Y103        LUT5 (Prop_lut5_I1_O)        0.303    10.922 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.922    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_127_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.500 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_75/O[2]
                         net (fo=2, routed)           0.428    11.928    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_75_n_5
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.301    12.229 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_76/O
                         net (fo=3, routed)           0.841    13.070    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_76_n_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I4_O)        0.150    13.220 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_25/O
                         net (fo=2, routed)           0.665    13.885    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_25_n_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I0_O)        0.348    14.233 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    14.233    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_29_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.783    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.897    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.011    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_6_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.233 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54/O[0]
                         net (fo=12, routed)          1.003    16.235    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54_n_7
    SLICE_X41Y106        LUT3 (Prop_lut3_I1_O)        0.327    16.562 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_49/O
                         net (fo=1, routed)           0.530    17.092    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_49_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    17.826 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.826    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_13_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.048 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[0]
                         net (fo=3, routed)           1.137    19.185    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_7
    SLICE_X33Y106        LUT4 (Prop_lut4_I0_O)        0.327    19.512 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_56/O
                         net (fo=1, routed)           0.338    19.850    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_56_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    20.443 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.443    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.714 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/CO[0]
                         net (fo=5, routed)           0.634    21.348    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_3
    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.373    21.721 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_7/O
                         net (fo=4, routed)           0.340    22.061    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_7_n_0
    SLICE_X42Y107        LUT6 (Prop_lut6_I0_O)        0.124    22.185 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_29/O
                         net (fo=4, routed)           0.600    22.785    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_29_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_24/O
                         net (fo=3, routed)           0.673    23.582    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_24_n_0
    SLICE_X42Y108        LUT5 (Prop_lut5_I1_O)        0.146    23.728 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_11/O
                         net (fo=4, routed)           0.484    24.212    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_11_n_0
    SLICE_X42Y107        LUT3 (Prop_lut3_I2_O)        0.328    24.540 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.708    25.248    u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2_n_0
    SLICE_X42Y108        LUT6 (Prop_lut6_I0_O)        0.124    25.372 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_1/O
                         net (fo=2, routed)           0.581    25.954    u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_1_n_0
    SLICE_X41Y108        LUT5 (Prop_lut5_I3_O)        0.150    26.104 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0/O
                         net (fo=2, routed)           1.181    27.285    s_adxl_txt_ascii_line1[26]
    SLICE_X13Y107        LUT6 (Prop_lut6_I5_O)        0.326    27.611 r  s_cls_txt_ascii_line1[26]_i_1/O
                         net (fo=1, routed)           0.000    27.611    s_cls_txt_ascii_line1[26]_i_1_n_0
    SLICE_X13Y107        FDRE                                         r  s_cls_txt_ascii_line1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.507    55.893    s_clk_20mhz_BUFG
    SLICE_X13Y107        FDRE                                         r  s_cls_txt_ascii_line1_reg[26]/C
                         clock pessimism              0.311    56.204    
                         clock uncertainty           -0.210    55.995    
    SLICE_X13Y107        FDRE (Setup_fdre_C_D)        0.029    56.024    s_cls_txt_ascii_line1_reg[26]
  -------------------------------------------------------------------
                         required time                         56.024    
                         arrival time                         -27.611    
  -------------------------------------------------------------------
                         slack                                 28.413    

Slack (MET) :             28.642ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.192ns  (logic 8.177ns (38.586%)  route 13.015ns (61.414%))
  Logic Levels:           26  (CARRY4=11 LUT1=1 LUT3=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 55.893 - 50.000 ) 
    Source Clock Delay      (SCD):    6.242ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.624     6.242    s_clk_20mhz_BUFG
    SLICE_X30Y108        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y108        FDRE (Prop_fdre_C_Q)         0.518     6.760 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=17, routed)          1.441     8.202    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     8.326 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.488     8.814    u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_2_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.394 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.394    u_adxl362_readings_to_ascii/o_txt_ascii_line1[9]_INST_0_i_1_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.728 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_37/O[1]
                         net (fo=15, routed)          0.891    10.619    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[6]
    SLICE_X38Y103        LUT5 (Prop_lut5_I1_O)        0.303    10.922 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_127/O
                         net (fo=1, routed)           0.000    10.922    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_127_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.500 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_75/O[2]
                         net (fo=2, routed)           0.428    11.928    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_75_n_5
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.301    12.229 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_76/O
                         net (fo=3, routed)           0.841    13.070    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_76_n_0
    SLICE_X42Y104        LUT5 (Prop_lut5_I4_O)        0.150    13.220 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_25/O
                         net (fo=2, routed)           0.665    13.885    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_25_n_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I0_O)        0.348    14.233 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    14.233    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_29_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.783 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.783    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.897 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.897    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.011 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.011    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_6_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.233 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54/O[0]
                         net (fo=12, routed)          1.003    16.235    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54_n_7
    SLICE_X41Y106        LUT3 (Prop_lut3_I1_O)        0.327    16.562 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_49/O
                         net (fo=1, routed)           0.530    17.092    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_49_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    17.826 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.826    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_13_n_0
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.048 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[0]
                         net (fo=3, routed)           1.137    19.185    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_7
    SLICE_X33Y106        LUT4 (Prop_lut4_I0_O)        0.327    19.512 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_56/O
                         net (fo=1, routed)           0.338    19.850    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_56_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    20.443 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19/CO[3]
                         net (fo=1, routed)           0.000    20.443    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_19_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.714 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/CO[0]
                         net (fo=5, routed)           0.634    21.348    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_3
    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.373    21.721 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_7/O
                         net (fo=4, routed)           0.340    22.061    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_7_n_0
    SLICE_X42Y107        LUT6 (Prop_lut6_I0_O)        0.124    22.185 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_29/O
                         net (fo=4, routed)           0.600    22.785    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_29_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I5_O)        0.124    22.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_24/O
                         net (fo=3, routed)           0.673    23.582    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_24_n_0
    SLICE_X42Y108        LUT5 (Prop_lut5_I1_O)        0.146    23.728 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_11/O
                         net (fo=4, routed)           0.484    24.212    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_11_n_0
    SLICE_X42Y107        LUT3 (Prop_lut3_I2_O)        0.328    24.540 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.708    25.248    u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2_n_0
    SLICE_X42Y108        LUT6 (Prop_lut6_I0_O)        0.124    25.372 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_1/O
                         net (fo=2, routed)           0.581    25.954    u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_1_n_0
    SLICE_X41Y108        LUT3 (Prop_lut3_I1_O)        0.124    26.078 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[25]_INST_0/O
                         net (fo=2, routed)           1.232    27.310    s_adxl_txt_ascii_line1[25]
    SLICE_X12Y107        LUT6 (Prop_lut6_I5_O)        0.124    27.434 r  s_cls_txt_ascii_line1[25]_i_1/O
                         net (fo=1, routed)           0.000    27.434    s_cls_txt_ascii_line1[25]_i_1_n_0
    SLICE_X12Y107        FDRE                                         r  s_cls_txt_ascii_line1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.507    55.893    s_clk_20mhz_BUFG
    SLICE_X12Y107        FDRE                                         r  s_cls_txt_ascii_line1_reg[25]/C
                         clock pessimism              0.311    56.204    
                         clock uncertainty           -0.210    55.995    
    SLICE_X12Y107        FDRE (Setup_fdre_C_D)        0.081    56.076    s_cls_txt_ascii_line1_reg[25]
  -------------------------------------------------------------------
                         required time                         56.076    
                         arrival time                         -27.434    
  -------------------------------------------------------------------
                         slack                                 28.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.072%)  route 0.236ns (55.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.576     1.840    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X15Y98         FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[10]/Q
                         net (fo=2, routed)           0.236     2.217    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[10]
    SLICE_X15Y103        LUT3 (Prop_lut3_I2_O)        0.045     2.262 r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[18]_i_1/O
                         net (fo=1, routed)           0.000     2.262    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_val0_in[18]
    SLICE_X15Y103        FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.840     2.383    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X15Y103        FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[18]/C
                         clock pessimism             -0.278     2.104    
    SLICE_X15Y103        FDRE (Hold_fdre_C_D)         0.091     2.195    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.565     1.829    s_clk_20mhz_BUFG
    SLICE_X13Y113        FDRE                                         r  s_cls_txt_ascii_line1_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y113        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  s_cls_txt_ascii_line1_reg[86]/Q
                         net (fo=1, routed)           0.052     2.023    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[86]
    SLICE_X12Y113        LUT4 (Prop_lut4_I0_O)        0.045     2.068 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[86]_i_1/O
                         net (fo=1, routed)           0.000     2.068    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[86]
    SLICE_X12Y113        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.835     2.378    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X12Y113        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[86]/C
                         clock pessimism             -0.535     1.842    
    SLICE_X12Y113        FDRE (Hold_fdre_C_D)         0.121     1.963    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line2_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.593     1.857    s_clk_20mhz_BUFG
    SLICE_X7Y115         FDRE                                         r  s_cls_txt_ascii_line2_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     1.998 r  s_cls_txt_ascii_line2_reg[96]/Q
                         net (fo=1, routed)           0.054     2.053    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[96]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.045     2.098 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[96]_i_1/O
                         net (fo=1, routed)           0.000     2.098    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[96]
    SLICE_X6Y115         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.861     2.405    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X6Y115         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[96]/C
                         clock pessimism             -0.534     1.870    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.121     1.991    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[96]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line2_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.597     1.861    s_clk_20mhz_BUFG
    SLICE_X7Y106         FDRE                                         r  s_cls_txt_ascii_line2_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  s_cls_txt_ascii_line2_reg[48]/Q
                         net (fo=1, routed)           0.054     2.057    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[48]
    SLICE_X6Y106         LUT4 (Prop_lut4_I1_O)        0.045     2.102 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[48]_i_1/O
                         net (fo=1, routed)           0.000     2.102    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[48]
    SLICE_X6Y106         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.867     2.411    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X6Y106         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[48]/C
                         clock pessimism             -0.536     1.874    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121     1.995    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.355ns (73.533%)  route 0.128ns (26.467%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.569     1.833    u_pulse_stretcher_activity/i_clk
    SLICE_X43Y99         FDRE                                         r  u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[19]/Q
                         net (fo=3, routed)           0.127     2.101    u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[19]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.261 r  u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.262    u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[16]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.316 r  u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.316    u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[20]_i_1_n_7
    SLICE_X43Y100        FDRE                                         r  u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.833     2.376    u_pulse_stretcher_activity/i_clk
    SLICE_X43Y100        FDRE                                         r  u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[20]/C
                         clock pessimism             -0.278     2.097    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     2.202    u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.597     1.861    s_clk_20mhz_BUFG
    SLICE_X7Y106         FDRE                                         r  s_cls_txt_ascii_line1_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  s_cls_txt_ascii_line1_reg[50]/Q
                         net (fo=2, routed)           0.065     2.068    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[50]
    SLICE_X6Y106         LUT4 (Prop_lut4_I0_O)        0.045     2.113 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[50]_i_1/O
                         net (fo=1, routed)           0.000     2.113    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[50]
    SLICE_X6Y106         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.867     2.411    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X6Y106         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[50]/C
                         clock pessimism             -0.536     1.874    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121     1.995    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_led_palette_pulser/s_ld1_led_pulse_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_palette_pulser/s_ld1_blue_pulse_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.819%)  route 0.294ns (64.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.560     1.824    u_led_palette_pulser/i_clk
    SLICE_X56Y101        FDRE                                         r  u_led_palette_pulser/s_ld1_led_pulse_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.164     1.988 r  u_led_palette_pulser/s_ld1_led_pulse_reg[5]/Q
                         net (fo=6, routed)           0.294     2.282    u_led_palette_pulser/s_ld1_led_pulse_reg[5]
    SLICE_X56Y92         FDRE                                         r  u_led_palette_pulser/s_ld1_blue_pulse_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.834     2.377    u_led_palette_pulser/i_clk
    SLICE_X56Y92         FDRE                                         r  u_led_palette_pulser/s_ld1_blue_pulse_reg[5]/C
                         clock pessimism             -0.278     2.098    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.063     2.161    u_led_palette_pulser/s_ld1_blue_pulse_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_led_palette_pulser/s_ld1_led_pulse_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_palette_pulser/s_ld1_blue_pulse_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.458%)  route 0.299ns (64.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.560     1.824    u_led_palette_pulser/i_clk
    SLICE_X56Y100        FDRE                                         r  u_led_palette_pulser/s_ld1_led_pulse_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164     1.988 r  u_led_palette_pulser/s_ld1_led_pulse_reg[1]/Q
                         net (fo=10, routed)          0.299     2.287    u_led_palette_pulser/s_ld1_led_pulse_reg[1]
    SLICE_X57Y92         FDRE                                         r  u_led_palette_pulser/s_ld1_blue_pulse_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.834     2.377    u_led_palette_pulser/i_clk
    SLICE_X57Y92         FDRE                                         r  u_led_palette_pulser/s_ld1_blue_pulse_reg[1]/C
                         clock pessimism             -0.278     2.098    
    SLICE_X57Y92         FDRE (Hold_fdre_C_D)         0.066     2.164    u_led_palette_pulser/s_ld1_blue_pulse_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.366ns (74.122%)  route 0.128ns (25.878%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.569     1.833    u_pulse_stretcher_activity/i_clk
    SLICE_X43Y99         FDRE                                         r  u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[19]/Q
                         net (fo=3, routed)           0.127     2.101    u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[19]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.261 r  u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.262    u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[16]_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.327 r  u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.327    u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[20]_i_1_n_5
    SLICE_X43Y100        FDRE                                         r  u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.833     2.376    u_pulse_stretcher_activity/i_clk
    SLICE_X43Y100        FDRE                                         r  u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[22]/C
                         clock pessimism             -0.278     2.097    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105     2.202    u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.567     1.831    u_uart_tx_feed/i_clk_20mhz
    SLICE_X11Y110        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  u_uart_tx_feed/s_uart_line_aux_reg[208]/Q
                         net (fo=1, routed)           0.080     2.053    u_uart_tx_feed/s_uart_line_aux[208]
    SLICE_X10Y110        LUT3 (Prop_lut3_I0_O)        0.049     2.102 r  u_uart_tx_feed/s_uart_line_aux[216]_i_1/O
                         net (fo=1, routed)           0.000     2.102    u_uart_tx_feed/s_uart_line_val[216]
    SLICE_X10Y110        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.838     2.381    u_uart_tx_feed/i_clk_20mhz
    SLICE_X10Y110        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[216]/C
                         clock pessimism             -0.536     1.844    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.131     1.975    u_uart_tx_feed/s_uart_line_aux_reg[216]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y34     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y34     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y44     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y44     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y38     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X0Y32      u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y33      u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y111     s_cls_txt_ascii_line1_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y111     s_cls_txt_ascii_line1_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y108     s_cls_txt_ascii_line1_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y108     s_cls_txt_ascii_line1_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y113     s_cls_txt_ascii_line1_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y113     s_cls_txt_ascii_line1_reg[102]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y117     s_cls_txt_ascii_line1_reg[104]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y117     s_cls_txt_ascii_line1_reg[104]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y117     s_cls_txt_ascii_line1_reg[105]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y117     s_cls_txt_ascii_line1_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y111     s_cls_txt_ascii_line1_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y111     s_cls_txt_ascii_line1_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y108     s_cls_txt_ascii_line1_reg[101]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y108     s_cls_txt_ascii_line1_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y113     s_cls_txt_ascii_line1_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y113     s_cls_txt_ascii_line1_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y117     s_cls_txt_ascii_line1_reg[104]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y117     s_cls_txt_ascii_line1_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y117     s_cls_txt_ascii_line1_reg[105]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y117     s_cls_txt_ascii_line1_reg[105]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999998.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack  4999999.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.580ns (45.191%)  route 0.703ns (54.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.269ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.499     7.269    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     7.725 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.703     8.428    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.124     8.552 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.552    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.439 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.029 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.606ns (46.279%)  route 0.703ns (53.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.269ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.499     7.269    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     7.725 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.703     8.428    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.150     8.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.578    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.439 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.580ns (40.384%)  route 0.856ns (59.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.269ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.499     7.269    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     7.725 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.856     8.581    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.124     8.705 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.705    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.439 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.608ns (41.524%)  route 0.856ns (58.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.269ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.499     7.269    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     7.725 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.856     8.581    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.152     8.733 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.733    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.439 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.580ns (40.077%)  route 0.867ns (59.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.269ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.499     7.269    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     7.725 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.867     8.592    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.124     8.716 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.716    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.439 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.610ns (41.294%)  route 0.867ns (58.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.269ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.499     7.269    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     7.725 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.867     8.592    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.154     8.746 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.746    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism              0.439 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.580ns (40.041%)  route 0.869ns (59.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.269ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.499     7.269    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     7.725 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.869     8.593    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.124     8.717 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.717    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism              0.439 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.032 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999999.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.580ns (52.743%)  route 0.520ns (47.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.764ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.269ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.499     7.269    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     7.725 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.520     8.245    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X1Y130         LUT2 (Prop_lut2_I0_O)        0.124     8.369 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     8.369    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.433 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism              0.505 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X1Y130         FDRE (Setup_fdre_C_D)        0.029 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                              9999999.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.192     2.186    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     2.327 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.183     2.510    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X1Y130         LUT2 (Prop_lut2_I0_O)        0.045     2.555 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     2.555    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.221     2.798    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism             -0.612     2.186    
    SLICE_X1Y130         FDRE (Hold_fdre_C_D)         0.091     2.277    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.183ns (39.317%)  route 0.282ns (60.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.192     2.186    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     2.327 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.282     2.609    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.042     2.651 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.651    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.583     2.167    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.107     2.274    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.705%)  route 0.282ns (60.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.192     2.186    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     2.327 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.282     2.609    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.045     2.654 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.654    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.583     2.167    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.091     2.258    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.184ns (35.369%)  route 0.336ns (64.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.192     2.186    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     2.327 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.336     2.663    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.043     2.706 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.706    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.583     2.167    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.107     2.274    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.185ns (35.290%)  route 0.339ns (64.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.192     2.186    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     2.327 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.339     2.666    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.044     2.710 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.710    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.583     2.167    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.107     2.274    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.617%)  route 0.336ns (64.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.192     2.186    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     2.327 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.336     2.663    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.045     2.708 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.708    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.583     2.167    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.092     2.259    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.596%)  route 0.337ns (64.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.192     2.186    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     2.327 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.337     2.664    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.045     2.709 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.709    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.583     2.167    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.092     2.259    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.414%)  route 0.339ns (64.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.192     2.186    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     2.327 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.339     2.666    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.045     2.711 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.711    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.583     2.167    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.092     2.259    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.452    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100hz_ssd
Waveform(ns):       { 0.000 5000000.000 }
Period(ns):         10000000.000
Sources:            { u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X1Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X1Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X1Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.354  4999999.888  SLICE_X0Y128  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.805ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.608ns (32.482%)  route 1.264ns (67.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 141.588 - 135.640 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.829     7.627    u_uart_tx_only/s_ce_baud_1x
    SLICE_X7Y96          LUT3 (Prop_lut3_I1_O)        0.152     7.779 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.435     8.214    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y38         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.562   141.588    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311   141.899    
                         clock uncertainty           -0.245   141.654    
    RAMB18_X0Y38         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.635   141.019    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        141.019    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                132.805    

Slack (MET) :             132.889ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.704ns (28.047%)  route 1.806ns (71.953%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.630 - 135.640 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           1.008     7.807    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X6Y95          LUT6 (Prop_lut6_I4_O)        0.124     7.931 r  u_uart_tx_only/eo_uart_tx_i_2/O
                         net (fo=1, routed)           0.798     8.729    u_uart_tx_only/eo_uart_tx_i_2_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I1_O)        0.124     8.853 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     8.853    u_uart_tx_only/so_uart_tx
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.630    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism              0.328   141.958    
                         clock uncertainty           -0.245   141.713    
    SLICE_X7Y96          FDRE (Setup_fdre_C_D)        0.029   141.742    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                        141.742    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                132.889    

Slack (MET) :             132.990ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.766ns (31.182%)  route 1.691ns (68.818%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.630 - 135.640 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.518     6.861 r  u_uart_tx_only/s_i_aux_reg[3]/Q
                         net (fo=2, routed)           0.869     7.730    u_uart_tx_only/s_i_aux_reg_n_0_[3]
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.124     7.854 r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[0]_i_2/O
                         net (fo=1, routed)           0.821     8.675    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[0]_i_2_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I3_O)        0.124     8.799 r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.799    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.630    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.328   141.958    
                         clock uncertainty           -0.245   141.713    
    SLICE_X6Y96          FDRE (Setup_fdre_C_D)        0.077   141.790    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        141.790    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                132.990    

Slack (MET) :             133.075ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.456ns (26.981%)  route 1.234ns (73.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.630 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.709     6.327    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y102         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDPE (Prop_fdpe_C_Q)         0.456     6.783 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.234     8.017    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X6Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.630    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism              0.232   141.862    
                         clock uncertainty           -0.245   141.617    
    SLICE_X6Y95          FDRE (Setup_fdre_C_R)       -0.524   141.093    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.093    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                133.075    

Slack (MET) :             133.119ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.456ns (26.186%)  route 1.285ns (73.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.630 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.709     6.327    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y102         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDPE (Prop_fdpe_C_Q)         0.456     6.783 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.285     8.069    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.630    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
                         clock pessimism              0.232   141.862    
                         clock uncertainty           -0.245   141.617    
    SLICE_X5Y96          FDRE (Setup_fdre_C_R)       -0.429   141.188    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        141.188    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                133.119    

Slack (MET) :             133.119ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.456ns (26.186%)  route 1.285ns (73.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.630 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.709     6.327    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y102         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDPE (Prop_fdpe_C_Q)         0.456     6.783 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.285     8.069    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.630    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                         clock pessimism              0.232   141.862    
                         clock uncertainty           -0.245   141.617    
    SLICE_X5Y96          FDRE (Setup_fdre_C_R)       -0.429   141.188    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        141.188    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                133.119    

Slack (MET) :             133.119ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.456ns (26.186%)  route 1.285ns (73.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.630 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.709     6.327    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y102         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDPE (Prop_fdpe_C_Q)         0.456     6.783 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.285     8.069    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.630    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                         clock pessimism              0.232   141.862    
                         clock uncertainty           -0.245   141.617    
    SLICE_X5Y96          FDRE (Setup_fdre_C_R)       -0.429   141.188    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        141.188    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                133.119    

Slack (MET) :             133.119ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.456ns (26.186%)  route 1.285ns (73.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.630 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.709     6.327    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y102         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDPE (Prop_fdpe_C_Q)         0.456     6.783 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.285     8.069    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.630    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                         clock pessimism              0.232   141.862    
                         clock uncertainty           -0.245   141.617    
    SLICE_X5Y96          FDRE (Setup_fdre_C_R)       -0.429   141.188    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        141.188    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                133.119    

Slack (MET) :             133.119ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.456ns (26.186%)  route 1.285ns (73.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.630 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.709     6.327    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y102         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDPE (Prop_fdpe_C_Q)         0.456     6.783 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.285     8.069    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.630    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism              0.232   141.862    
                         clock uncertainty           -0.245   141.617    
    SLICE_X5Y96          FDRE (Setup_fdre_C_R)       -0.429   141.188    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        141.188    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                133.119    

Slack (MET) :             133.119ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.456ns (26.186%)  route 1.285ns (73.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 141.630 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.709     6.327    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y102         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDPE (Prop_fdpe_C_Q)         0.456     6.783 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.285     8.069    u_uart_tx_only/u_baud_1x_ce_divider/i_rst_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.603   141.630    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X5Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism              0.232   141.862    
                         clock uncertainty           -0.245   141.617    
    SLICE_X5Y96          FDRE (Setup_fdre_C_R)       -0.429   141.188    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        141.188    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                133.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.102%)  route 0.140ns (42.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.140     2.148    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y96          LUT3 (Prop_lut3_I1_O)        0.045     2.193 r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.193    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.533     1.883    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.121     2.004    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.754%)  route 0.142ns (43.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X4Y96          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.142     2.150    u_uart_tx_only/s_ce_baud_1x
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.045     2.195 r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.195    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism             -0.533     1.883    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.120     2.003    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.120     2.128    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X5Y95          LUT3 (Prop_lut3_I2_O)        0.045     2.173 r  u_uart_tx_only/s_i_aux[1]_i_1/O
                         net (fo=1, routed)           0.000     2.173    u_uart_tx_only/s_i_aux[1]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism             -0.536     1.880    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.091     1.971    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.121     2.129    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X5Y95          LUT4 (Prop_lut4_I3_O)        0.045     2.174 r  u_uart_tx_only/s_i_aux[2]_i_1/O
                         net (fo=1, routed)           0.000     2.174    u_uart_tx_only/s_i_aux[2]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism             -0.536     1.880    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.092     1.972    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.611%)  route 0.155ns (45.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/s_i_aux_reg[1]/Q
                         net (fo=6, routed)           0.155     2.163    u_uart_tx_only/s_i_aux_reg_n_0_[1]
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.045     2.208 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.208    u_uart_tx_only/s_i_aux[3]_i_2_n_0
    SLICE_X6Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y95          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.533     1.883    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120     2.003    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.597     1.861    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y103         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDPE (Prop_fdpe_C_Q)         0.141     2.002 r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.145     2.148    u_reset_sync_7_37mhz/p_0_in[10]
    SLICE_X7Y103         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.411    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y103         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X7Y103         FDPE (Hold_fdpe_C_D)         0.070     1.931    u_reset_sync_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.528%)  route 0.371ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.862    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y102         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDPE (Prop_fdpe_C_Q)         0.141     2.003 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          0.371     2.375    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism             -0.278     2.138    
    SLICE_X6Y96          FDRE (Hold_fdre_C_R)         0.009     2.147    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.528%)  route 0.371ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.862    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y102         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDPE (Prop_fdpe_C_Q)         0.141     2.003 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          0.371     2.375    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.278     2.138    
    SLICE_X6Y96          FDRE (Hold_fdre_C_R)         0.009     2.147    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y96          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164     2.031 f  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.128     2.159    u_uart_tx_only/s_i_val
    SLICE_X7Y96          LUT5 (Prop_lut5_I0_O)        0.045     2.204 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.204    u_uart_tx_only/so_uart_tx
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.874     2.417    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.536     1.880    
    SLICE_X7Y96          FDRE (Hold_fdre_C_D)         0.091     1.971    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.933%)  route 0.180ns (56.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.853    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDPE (Prop_fdpe_C_Q)         0.141     1.994 r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/Q
                         net (fo=1, routed)           0.180     2.174    u_reset_sync_7_37mhz/p_0_in[5]
    SLICE_X5Y115         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.861     2.405    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y115         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C
                         clock pessimism             -0.533     1.871    
    SLICE_X5Y115         FDPE (Hold_fdpe_C_D)         0.070     1.941    u_reset_sync_7_37mhz/s_rst_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y38     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y125     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y102     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y125     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y120     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y125     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y125     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y102     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y102     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y125     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y125     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y103     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y102     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y102     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  VIRTUAL_clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999961.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 3.949ns (60.244%)  route 2.606ns (39.756%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.269ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.499     7.269    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456     7.725 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           2.606    10.331    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.824 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.824    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 3.986ns (63.326%)  route 2.308ns (36.674%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.353     7.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     7.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/Q
                         net (fo=1, routed)           2.308     9.887    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         3.530    13.417 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.417    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 4.159ns (66.026%)  route 2.140ns (33.974%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.353     7.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419     7.542 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           2.140     9.682    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         3.740    13.421 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.421    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 4.022ns (65.956%)  route 2.076ns (34.044%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.353     7.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     7.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           2.076     9.655    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         3.566    13.221 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.221    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 4.142ns (68.302%)  route 1.922ns (31.697%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.353     7.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419     7.542 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=1, routed)           1.922     9.464    eo_ssd_pmod0_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         3.723    13.187 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.187    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.187    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 3.999ns (67.502%)  route 1.925ns (32.498%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.353     7.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     7.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           1.925     9.504    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         3.543    13.047 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.047    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 4.145ns (71.217%)  route 1.675ns (28.783%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.353     7.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419     7.542 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           1.675     9.217    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         3.726    12.944 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.944    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 4.015ns (70.678%)  route 1.666ns (29.322%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.353     7.123    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     7.579 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           1.666     9.244    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         3.559    12.803 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.803    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                              9999962.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 1.400ns (80.855%)  route 0.332ns (19.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.150     2.144    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     2.285 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           0.332     2.617    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         1.259     3.876 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.876    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 1.435ns (80.555%)  route 0.346ns (19.445%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.150     2.144    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.128     2.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           0.346     2.618    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         1.307     3.926 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.926    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 1.385ns (75.876%)  route 0.440ns (24.124%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.150     2.144    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     2.285 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           0.440     2.725    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         1.244     3.969 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.969    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.969    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 1.432ns (76.213%)  route 0.447ns (23.787%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.150     2.144    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.128     2.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=1, routed)           0.447     2.719    eo_ssd_pmod0_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         1.304     4.024 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.024    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.024    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 1.408ns (73.825%)  route 0.499ns (26.175%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.150     2.144    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     2.285 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           0.499     2.784    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         1.267     4.051 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.051    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.051    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 1.372ns (69.068%)  route 0.614ns (30.932%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.150     2.144    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     2.285 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/Q
                         net (fo=1, routed)           0.614     2.899    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.231     4.130 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.130    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.130    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 1.447ns (72.502%)  route 0.549ns (27.498%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.150     2.144    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.128     2.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           0.549     2.821    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         1.319     4.140 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.140    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.140    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 1.335ns (63.605%)  route 0.764ns (36.395%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.192     2.186    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     2.327 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.764     3.091    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.285 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.285    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.285    
  -------------------------------------------------------------------
                         slack                                  0.950    





---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.534ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.124ns (7.247%)  route 1.587ns (92.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns = ( 55.964 - 50.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.587     8.357    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.124     8.481 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.481    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578    55.964    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.196    
                         clock uncertainty           -0.210    55.986    
    SLICE_X0Y129         FDRE (Setup_fdre_C_D)        0.029    56.015    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.015    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 47.534    

Slack (MET) :             47.914ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.124ns (9.304%)  route 1.209ns (90.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns = ( 55.964 - 50.000 ) 
    Source Clock Delay      (SCD):    6.770ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696     6.314    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.209     7.979    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y129         LUT3 (Prop_lut3_I0_O)        0.124     8.103 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     8.103    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X0Y129         FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578    55.964    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism              0.232    56.196    
                         clock uncertainty           -0.210    55.986    
    SLICE_X0Y129         FDSE (Setup_fdse_C_D)        0.031    56.017    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         56.017    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                 47.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.045ns (7.815%)  route 0.531ns (92.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.531     2.525    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y129         LUT3 (Prop_lut3_I0_O)        0.045     2.570 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     2.570    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X0Y129         FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism             -0.278     2.124    
    SLICE_X0Y129         FDSE (Hold_fdse_C_D)         0.092     2.216    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@5000000.000ns - clk100hz_ssd fall@5000000.000ns)
  Data Path Delay:        0.466ns  (logic 0.045ns (9.664%)  route 0.675ns (144.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 5000002.500 - 5000000.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 5000002.000 - 5000000.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd fall edge)
                                                  5000000.000 5000000.000 f  
    E3                                                0.000 5000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 5000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250 5000000.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440 5000000.500    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050 5000000.500 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499 5000001.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 5000001.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589 5000001.500    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141 5000001.500 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.675 5000002.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.045 5000002.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000 5000002.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                  5000000.000 5000000.000 r  
    E3                                                0.000 5000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 5000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438 5000000.500 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480 5000001.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053 5000001.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544 5000001.500    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 5000001.500 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860 5000002.500    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278 5000002.000    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.091 5000002.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                      -5000002.000    
                         arrival time                       5000002.000    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.833ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.124ns (8.783%)  route 1.288ns (91.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 55.985 - 50.000 ) 
    Source Clock Delay      (SCD):    6.792ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.717     6.336    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.288     8.080    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.204 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.204    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.598    55.985    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y83          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.217    
                         clock uncertainty           -0.210    56.007    
    SLICE_X1Y83          FDRE (Setup_fdre_C_D)        0.029    56.036    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.036    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                 47.833    

Slack (MET) :             48.395ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.124ns (13.764%)  route 0.777ns (86.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 55.984 - 50.000 ) 
    Source Clock Delay      (SCD):    6.792ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.717     6.336    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.777     7.569    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.124     7.693 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     7.693    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X2Y82          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.597    55.984    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y82          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.216    
                         clock uncertainty           -0.210    56.006    
    SLICE_X2Y82          FDRE (Setup_fdre_C_D)        0.081    56.087    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.087    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                 48.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.045ns (10.492%)  route 0.384ns (89.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.599     1.863    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.384     2.388    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y82          LUT4 (Prop_lut4_I3_O)        0.045     2.433 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.433    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X2Y82          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.869     2.412    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y82          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.133    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     2.254    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.607ns  (logic 0.045ns (7.415%)  route 0.562ns (92.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 102.413 - 100.000 ) 
    Source Clock Delay      (SCD):    2.004ns = ( 102.004 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.599   101.863    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141   102.004 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.562   102.566    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.045   102.611 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   102.611    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.870   102.413    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y83          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   102.134    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.091   102.225    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -102.225    
                         arrival time                         102.611    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.334ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.124ns (6.538%)  route 1.773ns (93.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.965ns = ( 55.965 - 50.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.697     6.315    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     6.833 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.773     8.606    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y118         LUT4 (Prop_lut4_I3_O)        0.124     8.730 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.730    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X2Y118         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.579    55.965    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X2Y118         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.197    
                         clock uncertainty           -0.210    55.987    
    SLICE_X2Y118         FDRE (Setup_fdre_C_D)        0.077    56.064    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.064    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                 47.334    

Slack (MET) :             47.881ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.124ns (9.190%)  route 1.225ns (90.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns = ( 55.964 - 50.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.697     6.315    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     6.833 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.225     8.059    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.124     8.183 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.183    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578    55.964    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y119         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.196    
                         clock uncertainty           -0.210    55.986    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.077    56.063    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.063    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                 47.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.045ns (7.471%)  route 0.557ns (92.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.590     1.854    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164     2.018 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.557     2.576    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.045     2.621 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.621    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.404    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y119         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.125    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.120     2.245    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.045ns (5.613%)  route 0.757ns (94.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.590     1.854    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164     2.018 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.757     2.775    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y118         LUT4 (Prop_lut4_I3_O)        0.045     2.820 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.820    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X2Y118         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.862     2.405    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X2Y118         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.126    
    SLICE_X2Y118         FDRE (Hold_fdre_C_D)         0.120     2.246    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.574    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       19.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.534ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.497ns (36.031%)  route 0.883ns (63.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A8                                                0.000    30.400 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    30.897 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.883    31.780    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.599    51.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    51.314    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -31.780    
  -------------------------------------------------------------------
                         slack                                 19.534    

Slack (MET) :             19.578ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.465ns (34.933%)  route 0.866ns (65.066%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C11                                               0.000    30.400 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    30.865 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.866    31.731    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.599    51.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.019    51.309    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.309    
                         arrival time                         -31.731    
  -------------------------------------------------------------------
                         slack                                 19.578    

Slack (MET) :             19.582ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.468ns (35.093%)  route 0.865ns (64.907%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C10                                               0.000    30.400 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    30.868 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.865    31.732    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.599    51.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    51.314    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -31.732    
  -------------------------------------------------------------------
                         slack                                 19.582    

Slack (MET) :             19.650ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.487ns (38.393%)  route 0.781ns (61.607%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A10                                               0.000    30.400 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    30.887 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.781    31.668    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.599    51.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.011    51.317    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.317    
                         arrival time                         -31.668    
  -------------------------------------------------------------------
                         slack                                 19.650    

Slack (MET) :             19.680ns  (required time - arrival time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.490ns (37.406%)  route 0.821ns (62.594%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B8                                                0.000    30.400 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    30.890 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           0.821    31.711    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.680    51.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y155         FDRE (Setup_fdre_C_D)       -0.019    51.391    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.391    
                         arrival time                         -31.711    
  -------------------------------------------------------------------
                         slack                                 19.680    

Slack (MET) :             19.686ns  (required time - arrival time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.472ns (36.054%)  route 0.837ns (63.946%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B9                                                0.000    30.400 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    30.872 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.837    31.710    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.680    51.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y155         FDRE (Setup_fdre_C_D)       -0.014    51.396    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.396    
                         arrival time                         -31.710    
  -------------------------------------------------------------------
                         slack                                 19.686    

Slack (MET) :             19.711ns  (required time - arrival time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.443ns (34.602%)  route 0.837ns (65.398%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 51.941 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    D9                                                0.000    30.400 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    30.843 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           0.837    31.680    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y165         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.676    51.941    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y165         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.941    
                         clock uncertainty           -0.535    51.406    
    SLICE_X0Y165         FDRE (Setup_fdre_C_D)       -0.014    51.392    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.392    
                         arrival time                         -31.680    
  -------------------------------------------------------------------
                         slack                                 19.711    

Slack (MET) :             19.773ns  (required time - arrival time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.474ns (38.805%)  route 0.748ns (61.195%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 51.944 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C9                                                0.000    30.400 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    30.874 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           0.748    31.622    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y159         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.679    51.944    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y159         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.944    
                         clock uncertainty           -0.535    51.409    
    SLICE_X0Y159         FDRE (Setup_fdre_C_D)       -0.014    51.395    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.395    
                         arrival time                         -31.622    
  -------------------------------------------------------------------
                         slack                                 19.773    

Slack (MET) :             19.781ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.455ns (40.525%)  route 0.668ns (59.475%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 51.858 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    V14                                               0.000    30.400 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    30.400    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.455    30.855 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.668    31.523    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y72          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.594    51.858    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y72          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.858    
                         clock uncertainty           -0.535    51.323    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)       -0.019    51.304    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.304    
                         arrival time                         -31.523    
  -------------------------------------------------------------------
                         slack                                 19.781    

Slack (MET) :             19.828ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.453ns (41.909%)  route 0.628ns (58.091%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 51.858 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    U14                                               0.000    30.400 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    30.400    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.453    30.853 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.628    31.482    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y72          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.594    51.858    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y72          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.858    
                         clock uncertainty           -0.535    51.323    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)       -0.014    51.309    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.309    
                         arrival time                         -31.482    
  -------------------------------------------------------------------
                         slack                                 19.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.526ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_cipo
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.453ns (60.812%)  route 0.936ns (39.188%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V10                                               0.000    20.200 r  ei_pmod_acl2_cipo (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_cipo
    V10                  IBUF (Prop_ibuf_I_O)         1.453    21.653 r  ei_pmod_acl2_cipo_IBUF_inst/O
                         net (fo=1, routed)           0.936    22.590    u_pmod_acl2_custom_driver/ei_cipo
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.718     6.337    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/C
                         clock pessimism              0.000     6.337    
                         clock uncertainty            0.535     6.872    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.192     7.064    u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.064    
                         arrival time                          22.590    
  -------------------------------------------------------------------
                         slack                                 15.526    

Slack (MET) :             15.704ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 1.427ns (55.711%)  route 1.134ns (44.289%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    U14                                               0.000    20.200 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427    21.627 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           1.134    22.761    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y72          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.708     6.327    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y72          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.196     7.058    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.058    
                         arrival time                          22.761    
  -------------------------------------------------------------------
                         slack                                 15.704    

Slack (MET) :             15.726ns  (arrival time - required time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.447ns (52.386%)  route 1.316ns (47.614%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C9                                                0.000    20.200 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         1.447    21.647 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           1.316    22.963    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y159         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.891     6.510    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y159         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty            0.535     7.045    
    SLICE_X0Y159         FDRE (Hold_fdre_C_D)         0.192     7.237    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.237    
                         arrival time                          22.963    
  -------------------------------------------------------------------
                         slack                                 15.726    

Slack (MET) :             15.837ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 1.429ns (53.337%)  route 1.250ns (46.663%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V14                                               0.000    20.200 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429    21.629 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           1.250    22.878    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y72          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.708     6.327    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y72          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.180     7.042    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.042    
                         arrival time                          22.878    
  -------------------------------------------------------------------
                         slack                                 15.837    

Slack (MET) :             15.864ns  (arrival time - required time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 1.417ns (48.918%)  route 1.479ns (51.082%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    D9                                                0.000    20.200 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.417    21.617 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.479    23.096    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y165         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.886     6.505    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y165         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.505    
                         clock uncertainty            0.535     7.040    
    SLICE_X0Y165         FDRE (Hold_fdre_C_D)         0.192     7.232    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.232    
                         arrival time                          23.096    
  -------------------------------------------------------------------
                         slack                                 15.864    

Slack (MET) :             15.886ns  (arrival time - required time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 1.446ns (49.421%)  route 1.479ns (50.579%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B9                                                0.000    20.200 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         1.446    21.646 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           1.479    23.125    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.192     7.239    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.239    
                         arrival time                          23.125    
  -------------------------------------------------------------------
                         slack                                 15.886    

Slack (MET) :             15.898ns  (arrival time - required time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 1.464ns (50.050%)  route 1.461ns (49.950%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B8                                                0.000    20.200 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         1.464    21.664 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           1.461    23.124    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y155         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.180     7.227    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.227    
                         arrival time                          23.124    
  -------------------------------------------------------------------
                         slack                                 15.898    

Slack (MET) :             16.042ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 1.460ns (50.275%)  route 1.444ns (49.725%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    A10                                               0.000    20.200 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460    21.660 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.444    23.104    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.199     7.062    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.062    
                         arrival time                          23.104    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.151ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 1.470ns (48.912%)  route 1.536ns (51.088%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    A8                                                0.000    20.200 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470    21.670 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.536    23.206    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.192     7.055    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.055    
                         arrival time                          23.206    
  -------------------------------------------------------------------
                         slack                                 16.151    

Slack (MET) :             16.163ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.441ns (47.687%)  route 1.581ns (52.313%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C10                                               0.000    20.200 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441    21.641 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.581    23.222    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.196     7.059    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.059    
                         arrival time                          23.222    
  -------------------------------------------------------------------
                         slack                                 16.163    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9950047.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.595ns  (logic 0.746ns (28.744%)  route 1.849ns (71.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.313ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.695 49956.320    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.419 49956.738 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/Q
                         net (fo=1, routed)           1.849 49958.586    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[1]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.327 49958.914 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000 49958.914    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.910    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.551ns  (logic 0.743ns (29.127%)  route 1.808ns (70.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.313ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.695 49956.320    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.419 49956.738 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/Q
                         net (fo=1, routed)           1.808 49958.547    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[3]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.324 49958.871 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000 49958.871    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.867    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.677ns  (logic 0.746ns (27.867%)  route 1.931ns (72.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.313ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.695 49956.320    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.419 49956.738 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/Q
                         net (fo=1, routed)           1.931 49958.668    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[5]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.327 49958.996 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000 49958.996    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.992    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.255ns  (logic 0.580ns (25.721%)  route 1.675ns (74.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.313ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.695 49956.320    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/Q
                         net (fo=1, routed)           1.675 49958.453    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[0]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.124 49958.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000 49958.578    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.029 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.570    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.485ns  (logic 0.456ns (18.351%)  route 2.029ns (81.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.314ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696 49956.320    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDSE (Prop_fdse_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           2.029 49958.805    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.801    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.485ns  (logic 0.456ns (18.351%)  route 2.029ns (81.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.314ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696 49956.320    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDSE (Prop_fdse_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           2.029 49958.805    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.801    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.783%)  route 1.760ns (75.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.313ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.695 49956.320    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/Q
                         net (fo=1, routed)           1.760 49958.539    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[2]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.124 49958.664 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000 49958.664    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.656    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.485ns  (logic 0.456ns (18.351%)  route 2.029ns (81.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.314ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696 49956.320    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDSE (Prop_fdse_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           2.029 49958.805    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.801    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.485ns  (logic 0.456ns (18.351%)  route 2.029ns (81.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.314ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.696 49956.320    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDSE (Prop_fdse_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           2.029 49958.805    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.801    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.353ns  (logic 0.580ns (24.648%)  route 1.773ns (75.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.639ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.313ns = ( 49956.316 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.695 49956.320    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/Q
                         net (fo=1, routed)           1.773 49958.551    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[4]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.124 49958.676 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000 49958.676    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.578 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.308 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.668    
  -------------------------------------------------------------------
                         slack                              9950048.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.093%)  route 0.656ns (77.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y127         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/Q
                         net (fo=1, routed)           0.656     2.649    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[4]
    SLICE_X0Y128         LUT3 (Prop_lut3_I0_O)        0.045     2.694 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.694    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.278     2.472    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.092     2.564    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.196%)  route 0.692ns (78.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y127         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/Q
                         net (fo=1, routed)           0.692     2.685    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[6]
    SLICE_X0Y128         LUT3 (Prop_lut3_I0_O)        0.045     2.730 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.730    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.278     2.472    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.092     2.564    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.186ns (19.931%)  route 0.747ns (80.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDSE (Prop_fdse_C_Q)         0.141     1.994 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           0.747     2.742    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.045     2.787 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     2.787    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.221     2.798    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism             -0.278     2.520    
    SLICE_X1Y130         FDRE (Hold_fdre_C_D)         0.091     2.611    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.215%)  route 0.734ns (79.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y127         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/Q
                         net (fo=1, routed)           0.734     2.728    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[2]
    SLICE_X0Y128         LUT3 (Prop_lut3_I0_O)        0.045     2.773 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.773    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.278     2.472    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.092     2.564    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.226ns (23.460%)  route 0.737ns (76.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y127         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.128     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/Q
                         net (fo=1, routed)           0.737     2.718    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[1]
    SLICE_X0Y128         LUT3 (Prop_lut3_I0_O)        0.098     2.816 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.816    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     2.472    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.107     2.579    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.186ns (19.478%)  route 0.769ns (80.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/Q
                         net (fo=1, routed)           0.769     2.762    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[0]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.045     2.807 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.807    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.278     2.472    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.091     2.563    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.226ns (22.900%)  route 0.761ns (77.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.128     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/Q
                         net (fo=1, routed)           0.761     2.741    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[3]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.098     2.839 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.839    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.278     2.472    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.107     2.579    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.224ns (21.621%)  route 0.812ns (78.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.588     1.852    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y128         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.128     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/Q
                         net (fo=1, routed)           0.812     2.792    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[5]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.096     2.888 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.888    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.278     2.472    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.107     2.579    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.141ns (14.360%)  route 0.841ns (85.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDSE (Prop_fdse_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           0.841     2.835    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.278     2.472    
    SLICE_X0Y128         FDRE (Hold_fdre_C_R)        -0.018     2.454    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.141ns (14.360%)  route 0.841ns (85.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.589     1.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDSE (Prop_fdse_C_Q)         0.141     1.994 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           0.841     2.835    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.860     2.403    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.175     2.578 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.173     2.750    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y128         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     2.472    
    SLICE_X0Y128         FDRE (Hold_fdre_C_R)        -0.018     2.454    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.381    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       29.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.115ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        8.096ns  (logic 3.986ns (49.228%)  route 4.111ns (50.772%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.635     6.254    u_led_pwm_driver/i_clk
    SLICE_X28Y84         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     6.710 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           4.111    10.820    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    14.350 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    14.350    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                 29.115    

Slack (MET) :             29.778ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 4.034ns (54.256%)  route 3.402ns (45.744%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.632     6.251    u_led_pwm_driver/i_clk
    SLICE_X50Y95         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.518     6.769 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           3.402    10.170    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.687 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.687    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.687    
  -------------------------------------------------------------------
                         slack                                 29.778    

Slack (MET) :             29.943ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 4.053ns (55.720%)  route 3.221ns (44.280%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.630     6.249    u_led_pwm_driver/i_clk
    SLICE_X60Y94         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     6.767 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           3.221     9.987    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.522 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.522    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                 29.943    

Slack (MET) :             30.104ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 3.964ns (55.578%)  route 3.169ns (44.422%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.610     6.228    u_led_pwm_driver/i_clk
    SLICE_X55Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.456     6.684 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           3.169     9.853    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.361 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.361    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.361    
  -------------------------------------------------------------------
                         slack                                 30.104    

Slack (MET) :             30.159ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 4.030ns (57.161%)  route 3.021ns (42.839%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.636     6.255    u_led_pwm_driver/i_clk
    SLICE_X11Y81         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     6.711 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           3.021     9.731    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.306 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000    13.306    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.306    
  -------------------------------------------------------------------
                         slack                                 30.159    

Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 3.992ns (57.527%)  route 2.947ns (42.473%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.609     6.227    u_led_pwm_driver/i_clk
    SLICE_X57Y108        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.456     6.683 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           2.947     9.630    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    13.166 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.166    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.166    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.366ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 3.985ns (58.035%)  route 2.882ns (41.965%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.614     6.232    u_led_pwm_driver/i_clk
    SLICE_X59Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.456     6.688 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           2.882     9.570    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.099 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.099    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.099    
  -------------------------------------------------------------------
                         slack                                 30.366    

Slack (MET) :             30.458ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 3.971ns (59.473%)  route 2.706ns (40.527%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.711     6.330    u_led_pwm_driver/i_clk
    SLICE_X73Y87         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.456     6.786 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           2.706     9.492    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.007 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.007    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                 30.458    

Slack (MET) :             30.458ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 3.998ns (58.983%)  route 2.780ns (41.017%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.610     6.228    u_led_pwm_driver/i_clk
    SLICE_X61Y112        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.456     6.684 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           2.780     9.465    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    13.007 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.007    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.007    
  -------------------------------------------------------------------
                         slack                                 30.458    

Slack (MET) :             30.520ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_csn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 4.096ns (61.962%)  route 2.515ns (38.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.716     6.335    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y82          FDRE                                         r  u_pmod_acl2_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     6.853 r  u_pmod_acl2_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           2.515     9.367    eo_pmod_acl2_csn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.578    12.946 r  eo_pmod_acl2_csn_OBUF_inst/O
                         net (fo=0)                   0.000    12.946    eo_pmod_acl2_csn
    U12                                                               r  eo_pmod_acl2_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.946    
  -------------------------------------------------------------------
                         slack                                 30.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.463ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 1.404ns (76.187%)  route 0.439ns (23.813%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.591     1.855    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X2Y118         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y118         FDRE (Prop_fdre_C_Q)         0.164     2.019 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.439     2.458    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.698 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.698    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.472ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 1.376ns (74.325%)  route 0.475ns (25.675%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.591     1.855    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y118         FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.475     2.472    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.707 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.707    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.544ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.357ns (70.561%)  route 0.566ns (29.439%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.591     1.855    u_led_pwm_driver/i_clk
    SLICE_X77Y105        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           0.566     2.563    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.779 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.779    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.545ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 1.386ns (71.960%)  route 0.540ns (28.040%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.590     1.854    u_led_pwm_driver/i_clk
    SLICE_X79Y115        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           0.540     2.535    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.780 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.780    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.780    
  -------------------------------------------------------------------
                         slack                                  2.545    

Slack (MET) :             2.616ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 1.357ns (68.176%)  route 0.634ns (31.824%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.595     1.859    u_led_pwm_driver/i_clk
    SLICE_X79Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDRE (Prop_fdre_C_Q)         0.141     2.000 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.634     2.634    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.851 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.851    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.851    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.623ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 1.388ns (69.481%)  route 0.610ns (30.519%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.596     1.860    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X5Y109         FDRE                                         r  u_pmod_cls_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_pmod_cls_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           0.610     2.611    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.858 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000     3.858    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.858    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.673ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 1.360ns (66.442%)  route 0.687ns (33.558%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.597     1.861    u_led_pwm_driver/i_clk
    SLICE_X75Y94         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y94         FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           0.687     2.689    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.908 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.908    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.722ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 1.386ns (66.116%)  route 0.710ns (33.884%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.596     1.860    u_led_pwm_driver/i_clk
    SLICE_X74Y90         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y90         FDRE (Prop_fdre_C_Q)         0.164     2.024 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           0.710     2.735    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.222     3.957 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.957    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.957    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.725ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_copi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 1.412ns (67.259%)  route 0.687ns (32.740%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.597     1.861    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X7Y82          FDRE                                         r  u_pmod_acl2_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  u_pmod_acl2_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           0.687     2.690    eo_pmod_acl2_copi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.960 r  eo_pmod_acl2_copi_OBUF_inst/O
                         net (fo=0)                   0.000     3.960    eo_pmod_acl2_copi
    V12                                                               r  eo_pmod_acl2_copi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.960    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.730ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 1.353ns (64.241%)  route 0.753ns (35.759%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.595     1.859    u_led_pwm_driver/i_clk
    SLICE_X79Y83         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           0.753     2.753    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     3.965 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000     3.965    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  2.730    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack      106.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.971ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 3.979ns (54.834%)  route 3.277ns (45.166%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.724     6.343    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.456     6.799 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.277    10.076    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.598 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.598    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -14.500   120.569    
  -------------------------------------------------------------------
                         required time                        120.569    
                         arrival time                         -13.598    
  -------------------------------------------------------------------
                         slack                                106.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.200ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 1.364ns (59.234%)  route 0.939ns (40.766%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y96          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           0.939     2.947    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.171 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.171    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay                 2.400     2.971    
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  1.200    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       35.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.935ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        11.323ns  (logic 0.478ns (4.222%)  route 10.845ns (95.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 55.931 - 50.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.618     6.236    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y105        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDPE (Prop_fdpe_C_Q)         0.478     6.714 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1173, routed)       10.845    17.559    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y44         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.545    55.931    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y44         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.243    
                         clock uncertainty           -0.210    56.033    
    RAMB18_X0Y44         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.539    53.494    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.494    
                         arrival time                         -17.559    
  -------------------------------------------------------------------
                         slack                                 35.935    

Slack (MET) :             39.478ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.713ns  (logic 0.478ns (6.198%)  route 7.235ns (93.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 55.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.618     6.236    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y105        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDPE (Prop_fdpe_C_Q)         0.478     6.714 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1173, routed)        7.235    13.949    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.557    55.943    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.175    
                         clock uncertainty           -0.210    55.966    
    RAMB18_X0Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.539    53.427    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.427    
                         arrival time                         -13.949    
  -------------------------------------------------------------------
                         slack                                 39.478    

Slack (MET) :             40.904ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 0.478ns (7.598%)  route 5.813ns (92.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 55.948 - 50.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.618     6.236    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y105        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDPE (Prop_fdpe_C_Q)         0.478     6.714 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1173, routed)        5.813    12.527    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        1.562    55.948    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.180    
                         clock uncertainty           -0.210    55.971    
    RAMB18_X0Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.539    53.432    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.432    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                 40.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.096ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.148ns (5.324%)  route 2.632ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.560     1.824    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y105        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDPE (Prop_fdpe_C_Q)         0.148     1.972 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1173, routed)        2.632     4.604    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.886     2.429    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.151    
    RAMB18_X0Y34         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.642     1.509    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           4.604    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.827ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.148ns (4.221%)  route 3.359ns (95.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.560     1.824    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y105        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDPE (Prop_fdpe_C_Q)         0.148     1.972 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1173, routed)        3.359     5.331    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.881     2.424    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.146    
    RAMB18_X0Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.642     1.504    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           5.331    
  -------------------------------------------------------------------
                         slack                                  3.827    

Slack (MET) :             5.796ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 0.148ns (2.824%)  route 5.093ns (97.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.560     1.824    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y105        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDPE (Prop_fdpe_C_Q)         0.148     1.972 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1173, routed)        5.093     7.065    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y44         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2195, routed)        0.880     2.423    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y44         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.911    
    RAMB18_X0Y44         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.642     1.269    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           7.065    
  -------------------------------------------------------------------
                         slack                                  5.796    





