// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that sets the output to the input
module wire_assign_set( input in, output out );
// set out to in

// Design a module that adds the inputs
module wire_add( input a, input b, output out );
// add the inputs

// Design a module that subtracts the inputs
module wire_subtract( input a, input b, output out );
// subtract the inputs

// Design a module that multiplies the inputs
module wire_multiply( input a, input b, output out );
// multiply the inputs

// Design a module that divides the inputs
module wire_divide( input a, input b, output out );
// divide the inputs

// Design a module that performs a modulus operation
module wire_modulus( input a, input b, output out );
// modulus the inputs

// Design a moduleendmodule
