{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700411414478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700411414479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 19:30:14 2023 " "Processing started: Sun Nov 19 19:30:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700411414479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700411414479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab22 -c lab22 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab22 -c lab22" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700411414479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1700411414855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab22.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab22.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab22 " "Found entity 1: lab22" {  } { { "lab22.sv" "" { Text "D:/tutorials/lab22/lab22.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700411414899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700411414899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab22 " "Elaborating entity \"lab22\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700411414924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lab22.sv(21) " "Verilog HDL assignment warning at lab22.sv(21): truncated value with size 32 to match size of target (2)" {  } { { "lab22.sv" "" { Text "D:/tutorials/lab22/lab22.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700411414929 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 lab22.sv(26) " "Verilog HDL assignment warning at lab22.sv(26): truncated value with size 32 to match size of target (26)" {  } { { "lab22.sv" "" { Text "D:/tutorials/lab22/lab22.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700411414929 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lab22.sv(32) " "Verilog HDL or VHDL warning at the lab22.sv(32): index expression is not wide enough to address all of the elements in the array" {  } { { "lab22.sv" "" { Text "D:/tutorials/lab22/lab22.sv" 32 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1700411414929 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab22.sv(34) " "Verilog HDL assignment warning at lab22.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "lab22.sv" "" { Text "D:/tutorials/lab22/lab22.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700411414929 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab22.sv(37) " "Verilog HDL assignment warning at lab22.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "lab22.sv" "" { Text "D:/tutorials/lab22/lab22.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700411414929 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab22.sv(40) " "Verilog HDL assignment warning at lab22.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "lab22.sv" "" { Text "D:/tutorials/lab22/lab22.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700411414930 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lab22.sv(44) " "Verilog HDL or VHDL warning at the lab22.sv(44): index expression is not wide enough to address all of the elements in the array" {  } { { "lab22.sv" "" { Text "D:/tutorials/lab22/lab22.sv" 44 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1700411414930 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab22.sv(44) " "Verilog HDL assignment warning at lab22.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "lab22.sv" "" { Text "D:/tutorials/lab22/lab22.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700411414930 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 lab22.sv(82) " "Verilog HDL assignment warning at lab22.sv(82): truncated value with size 2 to match size of target (1)" {  } { { "lab22.sv" "" { Text "D:/tutorials/lab22/lab22.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700411414931 "|lab22"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "lab22.sv" "" { Text "D:/tutorials/lab22/lab22.sv" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1700411415058 "|lab22|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1700411415058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1700411415390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700411415575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700411415575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700411415607 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700411415607 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700411415607 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700411415607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700411415628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 19:30:15 2023 " "Processing ended: Sun Nov 19 19:30:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700411415628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700411415628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700411415628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700411415628 ""}
