Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8d6485fb46d84dbe86ad428233c1da19 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot prob3_structural_tb_behav xil_defaultlib.prob3_structural_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.prob3_struct [prob3_struct_default]
Compiling architecture behavioral of entity xil_defaultlib.prob3_structural_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot prob3_structural_tb_behav
