

================================================================
== Synthesis Summary Report of 'sensor'
================================================================
+ General Information: 
    * Date:           Sat Nov  4 13:03:52 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        sensor
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |  Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |          |     |
    |  & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ sensor  |     -|  3.82|        0|   0.000|         -|        1|     -|        no|     -|   -|  1 (~0%)|  20 (~0%)|    -|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| P         | 32         |
| T         | 32         |
+-----------+------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| cmd_in    | ap_none | 8        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------+
| Argument | Direction | Datatype                |
+----------+-----------+-------------------------+
| cmd_in   | unused    | stream<ap_uint<8>, 0>&  |
| T        | out       | stream<ap_uint<32>, 0>& |
| P        | out       | stream<ap_uint<32>, 0>& |
+----------+-----------+-------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| cmd_in   | cmd_in       | port      |
| T        | T            | interface |
| P        | P            | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

