<stg><name>HoughLinesStandard</name>


<trans_list>

<trans id="512" from="1" to="2">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="2" to="2">
<condition id="330">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="2" to="3">
<condition id="332">
<or_exp><and_exp><literal name="exitcond3_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="3" to="17">
<condition id="414">
<or_exp><and_exp><literal name="exitcond4_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="3" to="4">
<condition id="428">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="4" to="5">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="5" to="6">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="6" to="7">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="7" to="8">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="8" to="9">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="9" to="10">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="10" to="11">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="11" to="12">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="12" to="13">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="13" to="14">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="14" to="15">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="15" to="16">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="16" to="3">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="17" to="18">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="18" to="19">
<condition id="354">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="18" to="33">
<condition id="380">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="19" to="20">
<condition id="355">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="19" to="18">
<condition id="378">
<or_exp><and_exp><literal name="tmp_67_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="20" to="32">
<condition id="357">
<or_exp><and_exp><literal name="tmp_72_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="20" to="21">
<condition id="359">
<or_exp><and_exp><literal name="tmp_72_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="21" to="32">
<condition id="429">
<or_exp><and_exp><literal name="exitcond7_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="21" to="22">
<condition id="440">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="22" to="23">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="23" to="24">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="24" to="25">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="25" to="26">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="26" to="27">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="27" to="28">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="28" to="29">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="29" to="30">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="30" to="31">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="31" to="21">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="32" to="19">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="33" to="41">
<condition id="381">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="33" to="34">
<condition id="383">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="34" to="40">
<condition id="441">
<or_exp><and_exp><literal name="exitcond6_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="34" to="35">
<condition id="447">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="35" to="36">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="36" to="37">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="37" to="38">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="38" to="39">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="39" to="34">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="40" to="33">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="41" to="42">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="42" to="46">
<condition id="448">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="42" to="43">
<condition id="452">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="43" to="44">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="44" to="45">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="45" to="42">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
entry:0  %tabSin_V = alloca [180 x i16], align 2

]]></Node>
<StgValue><ssdm name="tabSin_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:1  %tabCos_V = alloca [180 x i16], align 2

]]></Node>
<StgValue><ssdm name="tabCos_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:2  %accum = alloca [204386 x i32], align 16

]]></Node>
<StgValue><ssdm name="accum"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:3  %sort_buf = alloca [204386 x i32], align 16

]]></Node>
<StgValue><ssdm name="sort_buf"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %threshold, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i32* %edge_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %edge_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7  %rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %edge_rows)

]]></Node>
<StgValue><ssdm name="rows"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %edge_cols)

]]></Node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9  %threshold_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %threshold)

]]></Node>
<StgValue><ssdm name="threshold_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10  %lines_addr = getelementptr [100 x i32]* %lines, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="lines_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
entry:11  br label %.preheader140.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
.preheader140.i:0  %i_i = phi i18 [ %i, %0 ], [ 0, %entry ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader140.i:1  %exitcond3_i = icmp eq i18 %i_i, -57758

]]></Node>
<StgValue><ssdm name="exitcond3_i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader140.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 204386, i64 204386, i64 204386)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader140.i:3  %i = add i18 %i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader140.i:4  br i1 %exitcond3_i, label %ap_fixed_base.1.exit.i.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="18">
<![CDATA[
:0  %tmp_i = zext i18 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %accum_addr = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="accum_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:2  store i32 0, i32* %accum_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sort_buf_addr = getelementptr inbounds [204386 x i32]* %sort_buf, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="sort_buf_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:4  store i32 0, i32* %sort_buf_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader140.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond3_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.1.exit.i.preheader:0  br label %ap_fixed_base.1.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
ap_fixed_base.1.exit.i:0  %n_i = phi i8 [ %n_2, %_ifconv ], [ 0, %ap_fixed_base.1.exit.i.preheader ]

]]></Node>
<StgValue><ssdm name="n_i"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base.1.exit.i:1  %exitcond4_i = icmp eq i8 %n_i, -76

]]></Node>
<StgValue><ssdm name="exitcond4_i"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ap_fixed_base.1.exit.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ap_fixed_base.1.exit.i:3  %n_2 = add i8 %n_i, 1

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ap_fixed_base.1.exit.i:4  br i1 %exitcond4_i, label %._crit_edge141.i.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:0  %n_cast16_i = zext i8 %n_i to i32

]]></Node>
<StgValue><ssdm name="n_cast16_i"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_54_i = sitofp i32 %n_cast16_i to float

]]></Node>
<StgValue><ssdm name="tmp_54_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_54_i = sitofp i32 %n_cast16_i to float

]]></Node>
<StgValue><ssdm name="tmp_54_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %angle = fmul float %tmp_54_i, 0x3F91DF46A0000000

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %angle = fmul float %tmp_54_i, 0x3F91DF46A0000000

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:6  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:72  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:6  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:72  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="85" st_id="9" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:6  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:72  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="87" st_id="10" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:6  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:72  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="89" st_id="11" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:6  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:72  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="91" st_id="12" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:6  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:72  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="93" st_id="13" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:6  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:72  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="95" st_id="14" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:6  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:72  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %d_assign_3 = fpext float %v_assign to double

]]></Node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:8  %ireg_V = bitcast double %d_assign_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:9  %tmp = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:10  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:11  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:12  %tmp_56_i = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_56_i"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:13  %tmp_30 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:14  %tmp_37_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_30)

]]></Node>
<StgValue><ssdm name="tmp_37_i"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:15  %p_Result_54 = zext i53 %tmp_37_i to i54

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:16  %man_V_1 = sub i54 0, %p_Result_54

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:18  %tmp_58_i = icmp eq i63 %tmp, 0

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:19  %F2 = sub i12 1075, %tmp_56_i

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:20  %tmp_61_i = icmp sgt i12 %F2, 14

]]></Node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:21  %tmp_62_i = add i12 -14, %F2

]]></Node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:22  %tmp_63_i = sub i12 14, %F2

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:23  %sh_amt = select i1 %tmp_61_i, i12 %tmp_62_i, i12 %tmp_63_i

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:30  %icmp = icmp eq i8 %tmp_32, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:37  %tmp_87_i = icmp sgt i12 %tmp_62_i, 54

]]></Node>
<StgValue><ssdm name="tmp_87_i"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:42  %tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %F2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:43  %icmp1 = icmp sgt i8 %tmp_35, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="12">
<![CDATA[
_ifconv:44  %tmp_36 = trunc i12 %F2 to i6

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:45  %tmp_121_i = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_121_i"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:46  %tmp_122_i = icmp sgt i12 %tmp_121_i, 53

]]></Node>
<StgValue><ssdm name="tmp_122_i"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:73  %d_assign = fpext float %v_assign_1 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:74  %ireg_V_1 = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:75  %tmp_41 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:76  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:77  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:78  %tmp_131_i = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_131_i"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:79  %tmp_43 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:80  %tmp_42_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_43)

]]></Node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:81  %p_Result_55 = zext i53 %tmp_42_i to i54

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:82  %man_V_3 = sub i54 0, %p_Result_55

]]></Node>
<StgValue><ssdm name="man_V_3"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:84  %tmp_133_i = icmp eq i63 %tmp_41, 0

]]></Node>
<StgValue><ssdm name="tmp_133_i"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:85  %F2_1 = sub i12 1075, %tmp_131_i

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:86  %tmp_136_i = icmp sgt i12 %F2_1, 14

]]></Node>
<StgValue><ssdm name="tmp_136_i"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:87  %tmp_137_i = add i12 -14, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_137_i"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:88  %tmp_138_i = sub i12 14, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_138_i"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:89  %sh_amt_1 = select i1 %tmp_136_i, i12 %tmp_137_i, i12 %tmp_138_i

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:95  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:96  %icmp2 = icmp eq i8 %tmp_45, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:103  %tmp_154_i = icmp sgt i12 %tmp_137_i, 54

]]></Node>
<StgValue><ssdm name="tmp_154_i"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:108  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %F2_1, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:109  %icmp3 = icmp sgt i8 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="12">
<![CDATA[
_ifconv:110  %tmp_49 = trunc i12 %F2_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:111  %tmp_159_i = add i12 -16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_159_i"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:112  %tmp_160_i = icmp sgt i12 %tmp_159_i, 53

]]></Node>
<StgValue><ssdm name="tmp_160_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:1  %tmp_i_173 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_i_173"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:5  %tmp_55_i = zext i8 %n_i to i64

]]></Node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:17  %man_V_5 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_54

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="12">
<![CDATA[
_ifconv:24  %sh_amt_cast15_i = sext i12 %sh_amt to i16

]]></Node>
<StgValue><ssdm name="sh_amt_cast15_i"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:25  %sh_amt_cast_i = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast_i"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:26  %tmp_64_i = icmp eq i12 %F2, 14

]]></Node>
<StgValue><ssdm name="tmp_64_i"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:27  %tmp_31 = trunc i54 %man_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:28  %tmp_68_i = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:31  %tmp_78_i = zext i32 %sh_amt_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_78_i"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:32  %tmp_79_i = ashr i54 %man_V_5, %tmp_78_i

]]></Node>
<StgValue><ssdm name="tmp_79_i"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:33  %tmp_33 = trunc i54 %tmp_79_i to i16

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:34  %storemerge1_i = select i1 %isneg, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="storemerge1_i"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:35  %tmp_82_i = shl i16 %tmp_31, %sh_amt_cast15_i

]]></Node>
<StgValue><ssdm name="tmp_82_i"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:36  %p_Val2_27 = select i1 %tmp_68_i, i16 %tmp_33, i16 %storemerge1_i

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
<literal name="tmp_87_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:38  %tmp_105_i = add i12 -15, %F2

]]></Node>
<StgValue><ssdm name="tmp_105_i"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
<literal name="tmp_87_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:39  %tmp_105_cast_i = zext i12 %tmp_105_i to i32

]]></Node>
<StgValue><ssdm name="tmp_105_cast_i"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
<literal name="tmp_87_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:40  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_5, i32 %tmp_105_cast_i)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:41  %qb = select i1 %tmp_87_i, i1 %isneg, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="qb"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
<literal name="tmp_122_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:47  %tmp_121_cast_i_op = sub i6 5, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_121_cast_i_op"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:48  %tmp_37 = select i1 %tmp_122_i, i6 0, i6 %tmp_121_cast_i_op

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="54" op_0_bw="6">
<![CDATA[
_ifconv:49  %tmp_38 = zext i6 %tmp_37 to i54

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:50  %tmp_39 = lshr i54 -1, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:51  %p_Result_s = and i54 %man_V_5, %tmp_39

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:52  %tmp_124_i = icmp ne i54 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="tmp_124_i"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %r_1 = and i1 %icmp1, %tmp_124_i

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:54  %p_r_i_i_i1_i = or i1 %isneg, %r_1

]]></Node>
<StgValue><ssdm name="p_r_i_i_i1_i"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %qb_assign_1 = and i1 %p_r_i_i_i1_i, %qb

]]></Node>
<StgValue><ssdm name="qb_assign_1"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:56  %tmp_126_i = zext i1 %qb_assign_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_126_i"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:57  %p_Val2_28 = add i16 %tmp_126_i, %p_Val2_27

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %sel_tmp1 = xor i1 %tmp_58_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %sel_tmp2 = and i1 %tmp_64_i, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %sel_tmp6_demorgan = or i1 %tmp_58_i, %tmp_64_i

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:61  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %sel_tmp7 = and i1 %tmp_61_i, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_61_i

]]></Node>
<StgValue><ssdm name="sel_tmp13_demorgan"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %sel_tmp = xor i1 %sel_tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %sel_tmp3 = and i1 %icmp, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:66  %newSel = select i1 %sel_tmp3, i16 %tmp_82_i, i16 %p_Val2_28

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %or_cond = or i1 %sel_tmp3, %sel_tmp7

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:68  %newSel1 = select i1 %sel_tmp2, i16 %tmp_31, i16 0

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:69  %p_Val2_29 = select i1 %or_cond, i16 %newSel, i16 %newSel1

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:70  %tabSin_V_addr_1 = getelementptr [180 x i16]* %tabSin_V, i64 0, i64 %tmp_55_i

]]></Node>
<StgValue><ssdm name="tabSin_V_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ifconv:71  store i16 %p_Val2_29, i16* %tabSin_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:83  %man_V = select i1 %isneg_1, i54 %man_V_3, i54 %p_Result_55

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="12">
<![CDATA[
_ifconv:90  %sh_amt_1_cast14_i = sext i12 %sh_amt_1 to i16

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast14_i"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:91  %sh_amt_1_cast_i = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast_i"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:92  %tmp_139_i = icmp eq i12 %F2_1, 14

]]></Node>
<StgValue><ssdm name="tmp_139_i"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:93  %tmp_44 = trunc i54 %man_V to i16

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:94  %tmp_145_i = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_145_i"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:97  %tmp_148_i = zext i32 %sh_amt_1_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_148_i"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:98  %tmp_149_i = ashr i54 %man_V, %tmp_148_i

]]></Node>
<StgValue><ssdm name="tmp_149_i"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="54">
<![CDATA[
_ifconv:99  %tmp_46 = trunc i54 %tmp_149_i to i16

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:100  %storemerge_i = select i1 %isneg_1, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:101  %tmp_152_i = shl i16 %tmp_44, %sh_amt_1_cast14_i

]]></Node>
<StgValue><ssdm name="tmp_152_i"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:102  %p_Val2_32 = select i1 %tmp_145_i, i16 %tmp_46, i16 %storemerge_i

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
<literal name="tmp_154_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:104  %tmp_155_i = add i12 -15, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_155_i"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
<literal name="tmp_154_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:105  %tmp_155_cast_i = zext i12 %tmp_155_i to i32

]]></Node>
<StgValue><ssdm name="tmp_155_cast_i"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
<literal name="tmp_154_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv:106  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V, i32 %tmp_155_cast_i)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:107  %qb_1 = select i1 %tmp_154_i, i1 %isneg_1, i1 %tmp_47

]]></Node>
<StgValue><ssdm name="qb_1"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
<literal name="tmp_160_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:113  %tmp_159_cast_i_op = sub i6 5, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_159_cast_i_op"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:114  %tmp_50 = select i1 %tmp_160_i, i6 0, i6 %tmp_159_cast_i_op

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="54" op_0_bw="6">
<![CDATA[
_ifconv:115  %tmp_51 = zext i6 %tmp_50 to i54

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:116  %tmp_52 = lshr i54 -1, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:117  %p_Result_34 = and i54 %man_V, %tmp_52

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:118  %tmp_162_i = icmp ne i54 %p_Result_34, 0

]]></Node>
<StgValue><ssdm name="tmp_162_i"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119  %r_2 = and i1 %icmp3, %tmp_162_i

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:120  %p_r_i_i_i_i = or i1 %isneg_1, %r_2

]]></Node>
<StgValue><ssdm name="p_r_i_i_i_i"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:121  %qb_assign_3 = and i1 %p_r_i_i_i_i, %qb_1

]]></Node>
<StgValue><ssdm name="qb_assign_3"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:122  %tmp_163_i = zext i1 %qb_assign_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_163_i"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:123  %p_Val2_33 = add i16 %tmp_163_i, %p_Val2_32

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124  %sel_tmp4 = xor i1 %tmp_133_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125  %sel_tmp5 = and i1 %tmp_139_i, %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:126  %sel_tmp25_demorgan = or i1 %tmp_133_i, %tmp_139_i

]]></Node>
<StgValue><ssdm name="sel_tmp25_demorgan"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127  %sel_tmp8 = xor i1 %sel_tmp25_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:128  %sel_tmp9 = and i1 %tmp_136_i, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:129  %sel_tmp32_demorgan = or i1 %sel_tmp25_demorgan, %tmp_136_i

]]></Node>
<StgValue><ssdm name="sel_tmp32_demorgan"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130  %sel_tmp10 = xor i1 %sel_tmp32_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:131  %sel_tmp11 = and i1 %icmp2, %sel_tmp10

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:132  %newSel3 = select i1 %sel_tmp11, i16 %tmp_152_i, i16 %p_Val2_33

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %or_cond1 = or i1 %sel_tmp11, %sel_tmp9

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:134  %newSel4 = select i1 %sel_tmp5, i16 %tmp_44, i16 0

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:135  %p_Val2_34 = select i1 %or_cond1, i16 %newSel3, i16 %newSel4

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:136  %tabCos_V_addr_1 = getelementptr [180 x i16]* %tabCos_V, i64 0, i64 %tmp_55_i

]]></Node>
<StgValue><ssdm name="tabCos_V_addr_1"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
_ifconv:137  store i16 %p_Val2_34, i16* %tabCos_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:138  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str25, i32 %tmp_i_173)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond4_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:139  br label %ap_fixed_base.1.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge141.i.preheader:0  br label %._crit_edge141.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
._crit_edge141.i:0  %i_op_assign_1 = phi i31 [ %i_1, %._crit_edge141.i.loopexit ], [ 0, %._crit_edge141.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge141.i:1  %i_op_assign_1_cast_i = zext i31 %i_op_assign_1 to i32

]]></Node>
<StgValue><ssdm name="i_op_assign_1_cast_i"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge141.i:2  %tmp_59_i = icmp slt i32 %i_op_assign_1_cast_i, %rows

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge141.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 240, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge141.i:4  %i_1 = add i31 %i_op_assign_1, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge141.i:5  br i1 %tmp_59_i, label %.preheader139.preheader.i, label %.preheader137.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="31">
<![CDATA[
.preheader139.preheader.i:0  %tmp_54 = trunc i31 %i_op_assign_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader139.preheader.i:1  %p_shl_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_54, i8 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="31">
<![CDATA[
.preheader139.preheader.i:2  %tmp_55 = trunc i31 %i_op_assign_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="18" op_1_bw="12" op_2_bw="6">
<![CDATA[
.preheader139.preheader.i:3  %p_shl1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_55, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader139.preheader.i:4  %tmp_s = add i18 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="47" op_0_bw="31">
<![CDATA[
.preheader139.preheader.i:5  %OP1_V_4_cast_i = zext i31 %i_op_assign_1 to i47

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast_i"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_59_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.preheader139.preheader.i:6  br label %.preheader139.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
.preheader137.i.preheader:0  %y_assign = alloca i32

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader137.i.preheader:1  store i32 0, i32* %y_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_59_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
.preheader137.i.preheader:2  br label %.preheader137.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader139.i:0  %i_op_assign = phi i31 [ %j, %.loopexit.i ], [ 0, %.preheader139.preheader.i ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="31">
<![CDATA[
.preheader139.i:1  %i_op_assign_cast_i = zext i31 %i_op_assign to i32

]]></Node>
<StgValue><ssdm name="i_op_assign_cast_i"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader139.i:2  %tmp_67_i = icmp slt i32 %i_op_assign_cast_i, %cols

]]></Node>
<StgValue><ssdm name="tmp_67_i"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader139.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 320, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader139.i:4  %j = add i31 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader139.i:5  br i1 %tmp_67_i, label %1, label %._crit_edge141.i.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="18" op_0_bw="31">
<![CDATA[
:1  %tmp_56 = trunc i31 %i_op_assign to i18

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2  %tmp_15 = add i18 %tmp_s, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="18">
<![CDATA[
:3  %tmp_21_cast = zext i18 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %edge_val_addr = getelementptr [76800 x i8]* %edge_val, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="edge_val_addr"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_67_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="17">
<![CDATA[
:5  %edge_val_load = load i8* %edge_val_addr, align 1

]]></Node>
<StgValue><ssdm name="edge_val_load"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_67_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge141.i.loopexit:0  br label %._crit_edge141.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_38_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="17">
<![CDATA[
:5  %edge_val_load = load i8* %edge_val_addr, align 1

]]></Node>
<StgValue><ssdm name="edge_val_load"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_72_i = icmp eq i8 %edge_val_load, 0

]]></Node>
<StgValue><ssdm name="tmp_72_i"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_72_i, label %.loopexit.i, label %.preheader138.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_72_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="47" op_0_bw="31">
<![CDATA[
.preheader138.preheader.i:0  %OP1_V_cast_i = zext i31 %i_op_assign to i47

]]></Node>
<StgValue><ssdm name="OP1_V_cast_i"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_72_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
.preheader138.preheader.i:1  br label %.preheader138.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader138.i:0  %n3_i = phi i8 [ %n_1, %_ifconv35 ], [ 0, %.preheader138.preheader.i ]

]]></Node>
<StgValue><ssdm name="n3_i"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
.preheader138.i:1  %phi_mul = phi i18 [ %next_mul, %_ifconv35 ], [ 0, %.preheader138.preheader.i ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader138.i:2  %exitcond7_i = icmp eq i8 %n3_i, -76

]]></Node>
<StgValue><ssdm name="exitcond7_i"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader138.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader138.i:4  %n_1 = add i8 %n3_i, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader138.i:5  br i1 %exitcond7_i, label %.loopexit.i.loopexit, label %_ifconv35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="8">
<![CDATA[
_ifconv35:2  %tmp_108_i = zext i8 %n3_i to i64

]]></Node>
<StgValue><ssdm name="tmp_108_i"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:3  %tabCos_V_addr = getelementptr [180 x i16]* %tabCos_V, i64 0, i64 %tmp_108_i

]]></Node>
<StgValue><ssdm name="tabCos_V_addr"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="8">
<![CDATA[
_ifconv35:4  %tabCos_V_load = load i16* %tabCos_V_addr, align 2

]]></Node>
<StgValue><ssdm name="tabCos_V_load"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:8  %tabSin_V_addr = getelementptr [180 x i16]* %tabSin_V, i64 0, i64 %tmp_108_i

]]></Node>
<StgValue><ssdm name="tabSin_V_addr"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="8">
<![CDATA[
_ifconv35:9  %tabSin_V_load = load i16* %tabSin_V_addr, align 2

]]></Node>
<StgValue><ssdm name="tabSin_V_load"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv35:104  %r3_i = add i18 1684, %phi_mul

]]></Node>
<StgValue><ssdm name="r3_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="279" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="8">
<![CDATA[
_ifconv35:4  %tabCos_V_load = load i16* %tabCos_V_addr, align 2

]]></Node>
<StgValue><ssdm name="tabCos_V_load"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="47" op_0_bw="16">
<![CDATA[
_ifconv35:5  %OP2_V_cast_i = sext i16 %tabCos_V_load to i47

]]></Node>
<StgValue><ssdm name="OP2_V_cast_i"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv35:6  %p_Val2_35 = mul i47 %OP1_V_cast_i, %OP2_V_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="8">
<![CDATA[
_ifconv35:9  %tabSin_V_load = load i16* %tabSin_V_addr, align 2

]]></Node>
<StgValue><ssdm name="tabSin_V_load"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv35:103  %next_mul = add i18 1123, %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="284" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="48" op_0_bw="47">
<![CDATA[
_ifconv35:7  %p_Val2_6_cast_i = sext i47 %p_Val2_35 to i48

]]></Node>
<StgValue><ssdm name="p_Val2_6_cast_i"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="47" op_0_bw="16">
<![CDATA[
_ifconv35:10  %OP2_V_4_cast_i = sext i16 %tabSin_V_load to i47

]]></Node>
<StgValue><ssdm name="OP2_V_4_cast_i"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv35:11  %p_Val2_4 = mul i47 %OP1_V_4_cast_i, %OP2_V_4_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="287" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="48" op_0_bw="47">
<![CDATA[
_ifconv35:12  %p_Val2_7_cast_i = sext i47 %p_Val2_4 to i48

]]></Node>
<StgValue><ssdm name="p_Val2_7_cast_i"/></StgValue>
</operation>

<operation id="288" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv35:13  %p_Val2_36 = add i48 %p_Val2_6_cast_i, %p_Val2_7_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv35:14  %p_Val2_8_cast11_i = add i47 %p_Val2_4, %p_Val2_35

]]></Node>
<StgValue><ssdm name="p_Val2_8_cast11_i"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv35:15  %tmp_111_i = icmp eq i48 %p_Val2_36, 0

]]></Node>
<StgValue><ssdm name="tmp_111_i"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
_ifconv35:16  %is_neg = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_36, i32 47)

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ifconv35:17  %tmp_116_cast_i = sub i47 0, %p_Val2_8_cast11_i

]]></Node>
<StgValue><ssdm name="tmp_116_cast_i"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="47" op_0_bw="1" op_1_bw="47" op_2_bw="47">
<![CDATA[
_ifconv35:18  %p_Val2_38 = select i1 %is_neg, i47 %tmp_116_cast_i, i47 %p_Val2_8_cast11_i

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="294" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="49" op_0_bw="47">
<![CDATA[
_ifconv35:19  %p_Val2_12_cast_i = zext i47 %p_Val2_38 to i49

]]></Node>
<StgValue><ssdm name="p_Val2_12_cast_i"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="49" op_0_bw="49" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:20  %p_Result_56 = call i49 @llvm.part.select.i49(i49 %p_Val2_12_cast_i, i32 48, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="15" op_2_bw="49">
<![CDATA[
_ifconv35:21  %p_Result_57 = call i64 @_ssdm_op_BitConcatenate.i64.i15.i49(i15 -1, i49 %p_Result_56)

]]></Node>
<StgValue><ssdm name="p_Result_57"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv35:22  %tmp_117_i = call i64 @llvm.cttz.i64(i64 %p_Result_57, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_117_i"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="64">
<![CDATA[
_ifconv35:23  %num_zeros = trunc i64 %tmp_117_i to i32

]]></Node>
<StgValue><ssdm name="num_zeros"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:24  %msb_idx = sub nsw i32 48, %num_zeros

]]></Node>
<StgValue><ssdm name="msb_idx"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="31" op_0_bw="32">
<![CDATA[
_ifconv35:25  %tmp_59 = trunc i32 %msb_idx to i31

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:26  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv35:27  %msb_idx_1 = select i1 %tmp_60, i31 0, i31 %tmp_59

]]></Node>
<StgValue><ssdm name="msb_idx_1"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:28  %tmp_61 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_1, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv35:29  %icmp4 = icmp eq i26 %tmp_61, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="31">
<![CDATA[
_ifconv35:34  %tmp_63 = trunc i31 %msb_idx_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv35:35  %tmp_64 = icmp ult i31 %msb_idx_1, 31

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv35:36  %tmp_65 = add i6 -31, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="49" op_0_bw="49" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:37  %tmp_66 = call i49 @llvm.part.select.i49(i49 %p_Val2_12_cast_i, i32 48, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv35:38  %tmp_67 = sub i6 15, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="49" op_0_bw="1" op_1_bw="49" op_2_bw="49">
<![CDATA[
_ifconv35:39  %tmp_68 = select i1 %tmp_64, i49 %tmp_66, i49 %p_Val2_12_cast_i

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv35:40  %tmp_69 = select i1 %tmp_64, i6 %tmp_67, i6 %tmp_65

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="49" op_0_bw="6">
<![CDATA[
_ifconv35:41  %tmp_70 = zext i6 %tmp_69 to i49

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ifconv35:42  %tmp_71 = lshr i49 %tmp_68, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="49">
<![CDATA[
_ifconv35:43  %tmp32_V_2 = trunc i49 %tmp_71 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="315" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="icmp4" val="1"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="47">
<![CDATA[
_ifconv35:30  %tmp32_V = trunc i47 %p_Val2_38 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="icmp4" val="1"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv35:31  %tmp_128_i = sub i31 31, %msb_idx_1

]]></Node>
<StgValue><ssdm name="tmp_128_i"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="icmp4" val="1"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="31">
<![CDATA[
_ifconv35:32  %tmp_128_cast_i = zext i31 %tmp_128_i to i32

]]></Node>
<StgValue><ssdm name="tmp_128_cast_i"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="icmp4" val="1"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:33  %tmp32_V_1 = shl i32 %tmp32_V, %tmp_128_cast_i

]]></Node>
<StgValue><ssdm name="tmp32_V_1"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:44  %tmp32_V_3 = select i1 %icmp4, i32 %tmp32_V_1, i32 %tmp32_V_2

]]></Node>
<StgValue><ssdm name="tmp32_V_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="320" st_id="26" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:45  %f_1 = uitofp i32 %tmp32_V_3 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="321" st_id="27" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:45  %f_1 = uitofp i32 %tmp32_V_3 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="322" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:46  %tmp32_V_6 = bitcast float %f_1 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_6"/></StgValue>
</operation>

<operation id="323" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:47  %p_Result_12_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_12_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="324" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:48  %tmp_134_i = icmp ne i8 %p_Result_12_i, -98

]]></Node>
<StgValue><ssdm name="tmp_134_i"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="32">
<![CDATA[
_ifconv35:49  %tmp_73 = trunc i32 %msb_idx to i8

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv35:50  %tmp_cast_cast = select i1 %tmp_134_i, i8 114, i8 113

]]></Node>
<StgValue><ssdm name="tmp_cast_cast"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:51  %p_Repl2_4_trunc_i = add i8 %tmp_cast_cast, %tmp_73

]]></Node>
<StgValue><ssdm name="p_Repl2_4_trunc_i"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv35:52  %tmp_46_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_4_trunc_i)

]]></Node>
<StgValue><ssdm name="tmp_46_i"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv35:53  %p_Result_58 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_6, i9 %tmp_46_i, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_58"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_111_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:54  %f = bitcast i32 %p_Result_58 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:55  %x_assign = select i1 %tmp_111_i, float 0.000000e+00, float %f

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="332" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:56  %t_V_6 = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="t_V_6"/></StgValue>
</operation>

<operation id="333" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:58  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_6, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="334" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:59  %tmp_i_i_i = icmp ult i8 %loc_V, 126

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="335" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:61  %tmp_164_i_i_i = icmp ugt i8 %loc_V, -106

]]></Node>
<StgValue><ssdm name="tmp_164_i_i_i"/></StgValue>
</operation>

<operation id="336" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:62  %index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_6, i32 23, i32 27)

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="337" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="5">
<![CDATA[
_ifconv35:63  %tmp_165_i_i_i = zext i5 %index_V to i64

]]></Node>
<StgValue><ssdm name="tmp_165_i_i_i"/></StgValue>
</operation>

<operation id="338" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:64  %mask_table1_addr = getelementptr [32 x i23]* @mask_table1, i64 0, i64 %tmp_165_i_i_i

]]></Node>
<StgValue><ssdm name="mask_table1_addr"/></StgValue>
</operation>

<operation id="339" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="5">
<![CDATA[
_ifconv35:65  %mask = load i23* %mask_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="340" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:66  %one_half_table2_addr = getelementptr [32 x i24]* @one_half_table2, i64 0, i64 %tmp_165_i_i_i

]]></Node>
<StgValue><ssdm name="one_half_table2_addr"/></StgValue>
</operation>

<operation id="341" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="5">
<![CDATA[
_ifconv35:67  %one_half = load i24* %one_half_table2_addr, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="342" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:57  %p_Result_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_6, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="343" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
_ifconv35:60  %p_Result_59 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_43, i31 0)

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="344" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="5">
<![CDATA[
_ifconv35:65  %mask = load i23* %mask_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="345" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="5">
<![CDATA[
_ifconv35:67  %one_half = load i24* %one_half_table2_addr, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>

<operation id="346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="24">
<![CDATA[
_ifconv35:68  %one_half_i_i_cast_i = zext i24 %one_half to i32

]]></Node>
<StgValue><ssdm name="one_half_i_i_cast_i"/></StgValue>
</operation>

<operation id="347" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:69  %p_Val2_45 = add i32 %t_V_6, %one_half_i_i_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>

<operation id="348" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="23" op_0_bw="32">
<![CDATA[
_ifconv35:70  %loc_V_2 = trunc i32 %p_Val2_45 to i23

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="349" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv35:71  %tmp_167_i_i_i = xor i23 %mask, -1

]]></Node>
<StgValue><ssdm name="tmp_167_i_i_i"/></StgValue>
</operation>

<operation id="350" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv35:72  %xs_sig_V = and i23 %loc_V_2, %tmp_167_i_i_i

]]></Node>
<StgValue><ssdm name="xs_sig_V"/></StgValue>
</operation>

<operation id="351" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:73  %tmp_11 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_45, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="352" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
<literal name="tmp_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
_ifconv35:74  %p_Result_60 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_11, i23 %xs_sig_V)

]]></Node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="353" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:75  %sel_tmp38_v = select i1 %tmp_i_i_i, i32 %p_Result_59, i32 %p_Result_60

]]></Node>
<StgValue><ssdm name="sel_tmp38_v"/></StgValue>
</operation>

<operation id="354" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:76  %sel_tmp12 = bitcast i32 %sel_tmp38_v to float

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="355" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:77  %sel_tmp13 = xor i1 %tmp_i_i_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="356" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:78  %sel_tmp14 = and i1 %tmp_164_i_i_i, %sel_tmp13

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="357" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:79  %x_assign_2 = select i1 %sel_tmp14, float %x_assign, float %sel_tmp12

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="358" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
_ifconv35:80  %p_Val2_47 = bitcast float %x_assign_2 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_47"/></StgValue>
</operation>

<operation id="359" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:82  %loc_V_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_47, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="360" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="23" op_0_bw="32">
<![CDATA[
_ifconv35:83  %loc_V_4 = trunc i32 %p_Val2_47 to i23

]]></Node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="361" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv35:84  %tmp_170_i_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_170_i_i_i_i"/></StgValue>
</operation>

<operation id="362" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="79" op_0_bw="25">
<![CDATA[
_ifconv35:85  %tmp_170_i_i_i_cast = zext i25 %tmp_170_i_i_i_i to i79

]]></Node>
<StgValue><ssdm name="tmp_170_i_i_i_cast"/></StgValue>
</operation>

<operation id="363" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="8">
<![CDATA[
_ifconv35:86  %tmp_i_i_i_i_cast_i = zext i8 %loc_V_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast_i"/></StgValue>
</operation>

<operation id="364" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv35:87  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast_i

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="365" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv35:88  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv35:89  %tmp_171_i_i_i_i = sub i8 127, %loc_V_3

]]></Node>
<StgValue><ssdm name="tmp_171_i_i_i_i"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="8">
<![CDATA[
_ifconv35:90  %tmp_171_i_i_i_cast_i = sext i8 %tmp_171_i_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_171_i_i_i_cast_i"/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv35:91  %sh_assign_1 = select i1 %isNeg, i9 %tmp_171_i_i_i_cast_i, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="9">
<![CDATA[
_ifconv35:92  %sh_assign_2_i_i_i_ca = sext i9 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_i_ca"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="25" op_0_bw="9">
<![CDATA[
_ifconv35:93  %sh_assign_2_i_i_i_ca_1 = sext i9 %sh_assign_1 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_i_ca_1"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="79" op_0_bw="32">
<![CDATA[
_ifconv35:94  %tmp_172_i_i_i_i = zext i32 %sh_assign_2_i_i_i_ca to i79

]]></Node>
<StgValue><ssdm name="tmp_172_i_i_i_i"/></StgValue>
</operation>

<operation id="372" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv35:95  %tmp_173_i_i_i_i = lshr i25 %tmp_170_i_i_i_i, %sh_assign_2_i_i_i_ca_1

]]></Node>
<StgValue><ssdm name="tmp_173_i_i_i_i"/></StgValue>
</operation>

<operation id="373" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv35:96  %tmp_174_i_i_i_i = shl i79 %tmp_170_i_i_i_cast, %tmp_172_i_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_174_i_i_i_i"/></StgValue>
</operation>

<operation id="374" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv35:97  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_173_i_i_i_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="1">
<![CDATA[
_ifconv35:98  %tmp_16 = zext i1 %tmp_79 to i32

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv35:99  %tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_174_i_i_i_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:100  %p_Val2_49 = select i1 %isNeg, i32 %tmp_16, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="378" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:81  %p_Result_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_47, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="379" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:101  %p_Val2_i_i_i_i = sub i32 0, %p_Val2_49

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i_i"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:102  %p_Val2_s = select i1 %p_Result_61, i32 %p_Val2_i_i_i_i, i32 %p_Val2_49

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="18">
<![CDATA[
_ifconv35:105  %r3_cast_i = zext i18 %r3_i to i32

]]></Node>
<StgValue><ssdm name="r3_cast_i"/></StgValue>
</operation>

<operation id="382" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:106  %base_1 = add i32 %p_Val2_s, %r3_cast_i

]]></Node>
<StgValue><ssdm name="base_1"/></StgValue>
</operation>

<operation id="383" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:107  %tmp_142_i = sext i32 %base_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_142_i"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:108  %accum_addr_6 = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_142_i

]]></Node>
<StgValue><ssdm name="accum_addr_6"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="18">
<![CDATA[
_ifconv35:109  %accum_load_4 = load i32* %accum_addr_6, align 4

]]></Node>
<StgValue><ssdm name="accum_load_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="386" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv35:0  %tmp_41_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str28)

]]></Node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="387" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv35:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="18">
<![CDATA[
_ifconv35:109  %accum_load_4 = load i32* %accum_addr_6, align 4

]]></Node>
<StgValue><ssdm name="accum_load_4"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:110  %tmp_143_i = add nsw i32 1, %accum_load_4

]]></Node>
<StgValue><ssdm name="tmp_143_i"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
_ifconv35:111  store i32 %tmp_143_i, i32* %accum_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv35:112  %empty_174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str28, i32 %tmp_41_i)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond7_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
_ifconv35:113  br label %.preheader138.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="393" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_72_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.loopexit:0  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit.i:0  %empty_175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str27, i32 %tmp_38_i)

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="395" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:1  br label %.preheader139.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="396" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader137.i:0  %r4_i = phi i11 [ 0, %.preheader137.i.preheader ], [ %r, %.preheader137.i.loopexit ]

]]></Node>
<StgValue><ssdm name="r4_i"/></StgValue>
</operation>

<operation id="397" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="11">
<![CDATA[
.preheader137.i:1  %r4_cast_i = zext i11 %r4_i to i12

]]></Node>
<StgValue><ssdm name="r4_cast_i"/></StgValue>
</operation>

<operation id="398" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader137.i:2  %exitcond5_i = icmp eq i11 %r4_i, -927

]]></Node>
<StgValue><ssdm name="exitcond5_i"/></StgValue>
</operation>

<operation id="399" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader137.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1121, i64 1121, i64 1121)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader137.i:4  %r = add i11 %r4_i, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="401" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader137.i:5  br i1 %exitcond5_i, label %8, label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.i.preheader:0  %tmp_74_i = add i12 %r4_cast_i, 1123

]]></Node>
<StgValue><ssdm name="tmp_74_i"/></StgValue>
</operation>

<operation id="403" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="18" op_0_bw="12">
<![CDATA[
.preheader.i.preheader:1  %tmp_74_cast_i = zext i12 %tmp_74_i to i18

]]></Node>
<StgValue><ssdm name="tmp_74_cast_i"/></StgValue>
</operation>

<operation id="404" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:2  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32">
<![CDATA[
:0  %y_assign_load = load i32* %y_assign

]]></Node>
<StgValue><ssdm name="y_assign_load"/></StgValue>
</operation>

<operation id="406" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  call fastcc void @HoughSortDescent([204386 x i32]* %sort_buf, i32 %y_assign_load, [204386 x i32]* %accum)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_i_i = icmp sgt i32 %y_assign_load, 99

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="408" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %total = select i1 %tmp_i_i, i32 99, i32 %y_assign_load

]]></Node>
<StgValue><ssdm name="total"/></StgValue>
</operation>

<operation id="409" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store i32 %total, i32* %lines_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="410" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.i:0  %n5_i = phi i8 [ %n, %._crit_edge142.i ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="n5_i"/></StgValue>
</operation>

<operation id="411" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
.preheader.i:1  %phi_mul1 = phi i18 [ %next_mul1, %._crit_edge142.i ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="412" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i:2  %exitcond6_i = icmp eq i8 %n5_i, -76

]]></Node>
<StgValue><ssdm name="exitcond6_i"/></StgValue>
</operation>

<operation id="413" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i:4  %n = add i8 %n5_i, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="415" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond6_i, label %.preheader137.i.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_39_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="417" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %tmp_75_i = add i18 %phi_mul1, %tmp_74_cast_i

]]></Node>
<StgValue><ssdm name="tmp_75_i"/></StgValue>
</operation>

<operation id="418" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4  %base = add i18 %tmp_75_i, 1

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="419" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="18">
<![CDATA[
:6  %tmp_76_i = zext i18 %base to i64

]]></Node>
<StgValue><ssdm name="tmp_76_i"/></StgValue>
</operation>

<operation id="420" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %accum_addr_1 = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_76_i

]]></Node>
<StgValue><ssdm name="accum_addr_1"/></StgValue>
</operation>

<operation id="421" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="18">
<![CDATA[
:8  %val = load i32* %accum_addr_1, align 4

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="422" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge142.i:0  %empty_176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp_39_i)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="423" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge142.i:1  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="424" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="18">
<![CDATA[
:8  %val = load i32* %accum_addr_1, align 4

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="425" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_77_i = icmp sgt i32 %val, %threshold_read

]]></Node>
<StgValue><ssdm name="tmp_77_i"/></StgValue>
</operation>

<operation id="426" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_77_i, label %3, label %._crit_edge142.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_77_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="18">
<![CDATA[
:0  %tmp_85_i = zext i18 %tmp_75_i to i64

]]></Node>
<StgValue><ssdm name="tmp_85_i"/></StgValue>
</operation>

<operation id="428" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_77_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %accum_addr_2 = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_85_i

]]></Node>
<StgValue><ssdm name="accum_addr_2"/></StgValue>
</operation>

<operation id="429" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_77_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="18">
<![CDATA[
:2  %accum_load = load i32* %accum_addr_2, align 4

]]></Node>
<StgValue><ssdm name="accum_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="430" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2  %next_mul1 = add i18 %phi_mul1, 1123

]]></Node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="431" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_77_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="18">
<![CDATA[
:2  %accum_load = load i32* %accum_addr_2, align 4

]]></Node>
<StgValue><ssdm name="accum_load"/></StgValue>
</operation>

<operation id="432" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_77_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_86_i = icmp slt i32 %val, %accum_load

]]></Node>
<StgValue><ssdm name="tmp_86_i"/></StgValue>
</operation>

<operation id="433" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_77_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_86_i, label %._crit_edge142.i, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  %tmp_102_i = add i18 %tmp_75_i, 2

]]></Node>
<StgValue><ssdm name="tmp_102_i"/></StgValue>
</operation>

<operation id="435" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="18">
<![CDATA[
:1  %tmp_103_i = zext i18 %tmp_102_i to i64

]]></Node>
<StgValue><ssdm name="tmp_103_i"/></StgValue>
</operation>

<operation id="436" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %accum_addr_3 = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_103_i

]]></Node>
<StgValue><ssdm name="accum_addr_3"/></StgValue>
</operation>

<operation id="437" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
<literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="18">
<![CDATA[
:3  %accum_load_1 = load i32* %accum_addr_3, align 4

]]></Node>
<StgValue><ssdm name="accum_load_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="438" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="18">
<![CDATA[
:3  %accum_load_1 = load i32* %accum_addr_3, align 4

]]></Node>
<StgValue><ssdm name="accum_load_1"/></StgValue>
</operation>

<operation id="439" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_104_i = icmp sgt i32 %val, %accum_load_1

]]></Node>
<StgValue><ssdm name="tmp_104_i"/></StgValue>
</operation>

<operation id="440" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_104_i, label %5, label %._crit_edge142.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  %tmp_112_i = add i18 %tmp_75_i, -1122

]]></Node>
<StgValue><ssdm name="tmp_112_i"/></StgValue>
</operation>

<operation id="442" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="18">
<![CDATA[
:1  %tmp_113_i = zext i18 %tmp_112_i to i64

]]></Node>
<StgValue><ssdm name="tmp_113_i"/></StgValue>
</operation>

<operation id="443" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %accum_addr_4 = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_113_i

]]></Node>
<StgValue><ssdm name="accum_addr_4"/></StgValue>
</operation>

<operation id="444" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="18">
<![CDATA[
:3  %accum_load_2 = load i32* %accum_addr_4, align 4

]]></Node>
<StgValue><ssdm name="accum_load_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="445" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="18">
<![CDATA[
:3  %accum_load_2 = load i32* %accum_addr_4, align 4

]]></Node>
<StgValue><ssdm name="accum_load_2"/></StgValue>
</operation>

<operation id="446" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_115_i = icmp slt i32 %val, %accum_load_2

]]></Node>
<StgValue><ssdm name="tmp_115_i"/></StgValue>
</operation>

<operation id="447" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_115_i, label %._crit_edge142.i, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  %tmp_120_i = add i18 %tmp_75_i, 1124

]]></Node>
<StgValue><ssdm name="tmp_120_i"/></StgValue>
</operation>

<operation id="449" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="18">
<![CDATA[
:1  %tmp_125_i = zext i18 %tmp_120_i to i64

]]></Node>
<StgValue><ssdm name="tmp_125_i"/></StgValue>
</operation>

<operation id="450" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %accum_addr_5 = getelementptr inbounds [204386 x i32]* %accum, i64 0, i64 %tmp_125_i

]]></Node>
<StgValue><ssdm name="accum_addr_5"/></StgValue>
</operation>

<operation id="451" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="18">
<![CDATA[
:3  %accum_load_3 = load i32* %accum_addr_5, align 4

]]></Node>
<StgValue><ssdm name="accum_load_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="452" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond6_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="18">
<![CDATA[
:5  %base_cast_i = zext i18 %base to i32

]]></Node>
<StgValue><ssdm name="base_cast_i"/></StgValue>
</operation>

<operation id="454" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="18">
<![CDATA[
:3  %accum_load_3 = load i32* %accum_addr_5, align 4

]]></Node>
<StgValue><ssdm name="accum_load_3"/></StgValue>
</operation>

<operation id="455" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_127_i = icmp sgt i32 %val, %accum_load_3

]]></Node>
<StgValue><ssdm name="tmp_127_i"/></StgValue>
</operation>

<operation id="456" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_127_i, label %7, label %._crit_edge142.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
<literal name="tmp_127_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
:0  %y_assign_load_1 = load i32* %y_assign

]]></Node>
<StgValue><ssdm name="y_assign_load_1"/></StgValue>
</operation>

<operation id="458" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
<literal name="tmp_127_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %total_1 = add nsw i32 %y_assign_load_1, 1

]]></Node>
<StgValue><ssdm name="total_1"/></StgValue>
</operation>

<operation id="459" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
<literal name="tmp_127_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_130_i = sext i32 %y_assign_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_130_i"/></StgValue>
</operation>

<operation id="460" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
<literal name="tmp_127_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %sort_buf_addr_2 = getelementptr inbounds [204386 x i32]* %sort_buf, i64 0, i64 %tmp_130_i

]]></Node>
<StgValue><ssdm name="sort_buf_addr_2"/></StgValue>
</operation>

<operation id="461" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
<literal name="tmp_127_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:4  store i32 %base_cast_i, i32* %sort_buf_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
<literal name="tmp_127_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %total_1, i32* %y_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_77_i" val="1"/>
<literal name="tmp_86_i" val="0"/>
<literal name="tmp_104_i" val="1"/>
<literal name="tmp_115_i" val="0"/>
<literal name="tmp_127_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge142.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="464" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
.preheader137.i.loopexit:0  br label %.preheader137.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="465" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  call fastcc void @HoughSortDescent([204386 x i32]* %sort_buf, i32 %y_assign_load, [204386 x i32]* %accum)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="467" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i7_i = phi i7 [ 0, %8 ], [ %i_2, %13 ]

]]></Node>
<StgValue><ssdm name="i7_i"/></StgValue>
</operation>

<operation id="468" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond_i = icmp eq i7 %i7_i, -29

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="469" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 99, i64 99, i64 99)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_2 = add i7 %i7_i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="471" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %.exit, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="7">
<![CDATA[
:0  %i7_cast7_i = zext i7 %i7_i to i32

]]></Node>
<StgValue><ssdm name="i7_cast7_i"/></StgValue>
</operation>

<operation id="473" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_40_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>

<operation id="474" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_84_i = icmp slt i32 %i7_cast7_i, %total

]]></Node>
<StgValue><ssdm name="tmp_84_i"/></StgValue>
</operation>

<operation id="476" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_84_i, label %11, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_84_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_101_i = zext i7 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_101_i"/></StgValue>
</operation>

<operation id="478" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_84_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %lines_addr_2 = getelementptr [100 x i32]* %lines, i64 0, i64 %tmp_101_i

]]></Node>
<StgValue><ssdm name="lines_addr_2"/></StgValue>
</operation>

<operation id="479" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_84_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:2  store i32 0, i32* %lines_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_84_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="7">
<![CDATA[
:0  %tmp_88_i = zext i7 %i7_i to i64

]]></Node>
<StgValue><ssdm name="tmp_88_i"/></StgValue>
</operation>

<operation id="482" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sort_buf_addr_1 = getelementptr inbounds [204386 x i32]* %sort_buf, i64 0, i64 %tmp_88_i

]]></Node>
<StgValue><ssdm name="sort_buf_addr_1"/></StgValue>
</operation>

<operation id="483" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="18">
<![CDATA[
:2  %idx = load i32* %sort_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="484" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str30, i32 %tmp_40_i)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="485" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="486" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="18">
<![CDATA[
:2  %idx = load i32* %sort_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="487" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="65" op_0_bw="32">
<![CDATA[
:3  %sext_cast = sext i32 %idx to i65

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="488" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %mul = mul i65 7832674108, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="489" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %idx, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="490" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="22" op_0_bw="22" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_82 = call i22 @_ssdm_op_PartSelect.i22.i65.i32.i32(i65 %mul, i32 43, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="491" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:5  %neg_mul = sub i65 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="492" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="22" op_0_bw="22" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_81 = call i22 @_ssdm_op_PartSelect.i22.i65.i32.i32(i65 %neg_mul, i32 43, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="493" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="22">
<![CDATA[
:8  %tmp_18 = sext i22 %tmp_81 to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="494" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="22">
<![CDATA[
:10  %tmp_19 = sext i22 %tmp_82 to i32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="495" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %tmp_20 = select i1 %tmp_80, i32 %tmp_18, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="496" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %neg_ti = sub i32 0, %tmp_20

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="497" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %tmp_89_i = select i1 %tmp_80, i32 %neg_ti, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_89_i"/></StgValue>
</operation>

<operation id="498" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="32">
<![CDATA[
:14  %tmp_83 = trunc i32 %tmp_89_i to i16

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="499" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_91_i = mul i32 -1123, %tmp_89_i

]]></Node>
<StgValue><ssdm name="tmp_91_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="500" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_92_i = add i32 %tmp_91_i, %idx

]]></Node>
<StgValue><ssdm name="tmp_92_i"/></StgValue>
</operation>

<operation id="501" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %p_angle = add i16 -1, %tmp_83

]]></Node>
<StgValue><ssdm name="p_angle"/></StgValue>
</operation>

<operation id="502" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="32">
<![CDATA[
:18  %tmp_84 = trunc i32 %tmp_92_i to i16

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="503" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %p_rho = add i16 -561, %tmp_84

]]></Node>
<StgValue><ssdm name="p_rho"/></StgValue>
</operation>

<operation id="504" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
:20  %tmp_95_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_rho, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_95_i"/></StgValue>
</operation>

<operation id="505" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="16">
<![CDATA[
:21  %tmp_96_i = sext i16 %p_angle to i32

]]></Node>
<StgValue><ssdm name="tmp_96_i"/></StgValue>
</operation>

<operation id="506" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_97_i = or i32 %tmp_95_i, %tmp_96_i

]]></Node>
<StgValue><ssdm name="tmp_97_i"/></StgValue>
</operation>

<operation id="507" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="7">
<![CDATA[
:23  %tmp_99_i = zext i7 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_99_i"/></StgValue>
</operation>

<operation id="508" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %lines_addr_1 = getelementptr [100 x i32]* %lines, i64 0, i64 %tmp_99_i

]]></Node>
<StgValue><ssdm name="lines_addr_1"/></StgValue>
</operation>

<operation id="509" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:25  store i32 %tmp_97_i, i32* %lines_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_84_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="511" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
