#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Sep 18 17:34:29 2024
# Process ID: 2200
# Current directory: C:/Users/Dusan/Desktop/standby_sparing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15680 C:\Users\Dusan\Desktop\standby_sparing\standby_sparing.xpr
# Log file: C:/Users/Dusan/Desktop/standby_sparing/vivado.log
# Journal file: C:/Users/Dusan/Desktop/standby_sparing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1104.473 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter_wrapper.vhd w ]
add_files C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_project C:/Users/Dusan/Desktop/master_sve/DSONG/fir_bez_toleranicje/fir_filtar.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Dusan/Desktop/master_sve/DSONG/fir_bez_toleranicje/fir_filtar.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
current_project standby_sparing
file mkdir C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/constrs_1
file mkdir C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/constrs_1/new
close [ open C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/constrs_1/new/clk_constraint.xdc w ]
add_files -fileset constrs_1 C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/constrs_1/new/clk_constraint.xdc
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Sep 18 17:49:35 2024] Launched synth_1...
Run output will be captured here: C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Sep 18 17:51:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/impl_1/runme.log
current_project fir_filtar
current_project standby_sparing
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dusan\Desktop\standby_sparing\standby_sparing.srcs\sources_1\new\voter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Dusan\Desktop\standby_sparing\standby_sparing.srcs\sources_1\new\voter_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
copy_run -name synth_1_copy_1 [get_runs synth_1] 
synth_1_copy_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode Out_of_context} -objects [get_runs synth_1]
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Sep 18 17:54:35 2024] Launched synth_1...
Run output will be captured here: C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/synth_1/runme.log
[Wed Sep 18 17:54:35 2024] Launched impl_1...
Run output will be captured here: C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_voter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_voter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sources_1/new/voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'voter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/sim_1/new/tb_voter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_voter'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
"xelab -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e36386034e3a49f59e9a122bc117cd65 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_voter_behav xil_defaultlib.tb_voter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.util_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.voter [\voter(width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_voter
Built simulation snapshot tb_voter_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim/xsim.dir/tb_voter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 18 17:54:56 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_voter_behav -key {Behavioral:sim_1:Functional:tb_voter} -tclbatch {tb_voter.tcl} -view {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg
source tb_voter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1341.418 ; gain = 38.406
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_voter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1341.418 ; gain = 57.336
save_wave_config {C:/Users/Dusan/Desktop/standby_sparing/tb_voter_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Sep 18 17:58:35 2024] Launched synth_1...
Run output will be captured here: C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/synth_1/runme.log
[Wed Sep 18 17:58:35 2024] Launched impl_1...
Run output will be captured here: C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Sep 18 18:02:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/synth_1/runme.log
[Wed Sep 18 18:02:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/impl_1/runme.log
current_project fir_filtar
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 18 19:35:45 2024...
