$date
	Mon Aug 14 23:12:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 4 ! counter_out [3:0] $end
$var reg 1 " clock $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module U_counter $end
$var wire 1 " clock $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 4 % counter_out [3:0] $end
$scope begin COUNTER $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
0$
0#
1"
bx !
$end
#5
0"
1$
#10
1"
#11
b0 !
b0 %
#15
0"
0$
#20
1"
#25
0"
1#
#30
1"
#31
b1 !
b1 %
#35
0"
0#
#40
1"
#45
0"
1#
#50
1"
#51
b10 !
b10 %
#55
0"
0#
#60
1"
#65
0"
1#
#70
1"
#71
b11 !
b11 %
#75
0"
0#
#80
1"
