#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Wed Jan 22 15:39:12 2020
# Process ID: 12936
# Current directory: C:/EOS/Embedded-Operating-System/RTOsAnalyzer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5344 C:\EOS\Embedded-Operating-System\RTOsAnalyzer\RTOsAnalyzer.xpr
# Log file: C:/EOS/Embedded-Operating-System/RTOsAnalyzer/vivado.log
# Journal file: C:/EOS/Embedded-Operating-System/RTOsAnalyzer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/EOS/Embedded-Operating-System/RTOsAnalyzer/RTOsAnalyzer.xpr
INFO: [Project 1-313] Project file moved from 'D:/Embedded-Operating-System/RTOsAnalyzer' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/EOS/Embedded-Operating-System/RTOsAnalyzer/RTOsAnalyzer.ip_user_files', nor could it be found using path 'D:/Embedded-Operating-System/RTOsAnalyzer/RTOsAnalyzer.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 823.789 ; gain = 115.246
update_compile_order -fileset sources_1
open_bd_design {C:/EOS/Embedded-Operating-System/RTOsAnalyzer/RTOsAnalyzer.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from BD file <C:/EOS/Embedded-Operating-System/RTOsAnalyzer/RTOsAnalyzer.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1167.355 ; gain = 73.285
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/EOS/Embedded-Operating-System/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/EOS/Embedded-Operating-System/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Segment7:1.0'. The one found in IP location 'c:/EOS/Embedded-Operating-System/ip_repo/Segment7_1.0' will take precedence over the same IP in location c:/EOS/Embedded-Operating-System/ip_repo/7Segment_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Segment7:1.0 Segment7_0
endgroup
delete_bd_objs [get_bd_cells Segment7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Segment7:1.0 Segment7_0
endgroup
delete_bd_objs [get_bd_cells Segment7_0]
save_bd_design
Wrote  : <C:\EOS\Embedded-Operating-System\RTOsAnalyzer\RTOsAnalyzer.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/EOS/Embedded-Operating-System/RTOsAnalyzer/RTOsAnalyzer.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 15:42:48 2020...
