# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_4.srcs/sources_1/new/rom_counter.vhd" \
"../../../../lab_4.srcs/sim_7/new/rom_counterr_tb.vhd" \

# Do not sort compile order
nosort
