Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  2 01:45:49 2025
| Host         : DESKTOP-M070VJ3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     80          
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (221)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 80 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: EasterEgg[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: EasterEgg[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: EasterEgg[2] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: EasterEgg[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SEL[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SEL[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: START (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (221)
--------------------------------------------------
 There are 221 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  232          inf        0.000                      0                  232           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EasterEgg[0]
                            (input port)
  Destination:            CATODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.214ns  (logic 5.595ns (42.345%)  route 7.618ns (57.655%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  EasterEgg[0] (IN)
                         net (fo=0)                   0.000     0.000    EasterEgg[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  EasterEgg_IBUF[0]_inst/O
                         net (fo=9, routed)           4.041     5.505    EasterEgg_IBUF[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.150     5.655 r  ANODE_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.792     6.446    ANODE_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.326     6.772 r  CATODE_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.904     7.676    CATODE_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.800 r  CATODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.882     9.682    CATODE_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.214 r  CATODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.214    CATODE[0]
    U7                                                                r  CATODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EasterEgg[0]
                            (input port)
  Destination:            CATODE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.713ns  (logic 5.599ns (44.043%)  route 7.114ns (55.957%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  EasterEgg[0] (IN)
                         net (fo=0)                   0.000     0.000    EasterEgg[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  EasterEgg_IBUF[0]_inst/O
                         net (fo=9, routed)           4.041     5.505    EasterEgg_IBUF[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.150     5.655 r  ANODE_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.792     6.446    ANODE_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.326     6.772 r  CATODE_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.444     7.217    CATODE_OBUF[4]_inst_i_2_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.341 r  CATODE_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.837     9.177    CATODE_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.713 r  CATODE_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.713    CATODE[4]
    U8                                                                r  CATODE[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EasterEgg[0]
                            (input port)
  Destination:            CATODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.703ns  (logic 5.584ns (43.956%)  route 7.119ns (56.044%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  EasterEgg[0] (IN)
                         net (fo=0)                   0.000     0.000    EasterEgg[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  EasterEgg_IBUF[0]_inst/O
                         net (fo=9, routed)           4.041     5.505    EasterEgg_IBUF[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.150     5.655 r  ANODE_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.792     6.446    ANODE_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.326     6.772 r  CATODE_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.613     7.385    CATODE_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  CATODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.183    CATODE_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.703 r  CATODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.703    CATODE[2]
    U5                                                                r  CATODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EasterEgg[1]
                            (input port)
  Destination:            CATODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.311ns  (logic 5.327ns (43.270%)  route 6.984ns (56.730%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  EasterEgg[1] (IN)
                         net (fo=0)                   0.000     0.000    EasterEgg[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  EasterEgg_IBUF[1]_inst/O
                         net (fo=9, routed)           3.905     5.355    EasterEgg_IBUF[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.479 f  CATODE_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.314     5.793    CATODE_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.124     5.917 r  CATODE_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           1.096     7.013    CATODE_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.137 r  CATODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.670     8.807    CATODE_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.311 r  CATODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.311    CATODE[1]
    V5                                                                r  CATODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EasterEgg[0]
                            (input port)
  Destination:            ANODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.285ns  (logic 5.215ns (42.449%)  route 7.070ns (57.551%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  EasterEgg[0] (IN)
                         net (fo=0)                   0.000     0.000    EasterEgg[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  EasterEgg_IBUF[0]_inst/O
                         net (fo=9, routed)           4.041     5.505    EasterEgg_IBUF[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     5.629 f  shift_egg_index_reg[4]_i_1/O
                         net (fo=11, routed)          1.308     6.937    shift_egg_index_reg[4]_i_1_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.061 r  ANODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.721     8.782    ANODE_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.285 r  ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.285    ANODE[0]
    U2                                                                r  ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EasterEgg[1]
                            (input port)
  Destination:            CATODE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.240ns  (logic 5.352ns (43.725%)  route 6.888ns (56.275%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  EasterEgg[1] (IN)
                         net (fo=0)                   0.000     0.000    EasterEgg[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  EasterEgg_IBUF[1]_inst/O
                         net (fo=9, routed)           3.905     5.355    EasterEgg_IBUF[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.479 f  CATODE_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.314     5.793    CATODE_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.124     5.917 r  CATODE_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.841     6.758    CATODE_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.882 r  CATODE_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.829     8.711    CATODE_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.240 r  CATODE_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.240    CATODE[5]
    W6                                                                r  CATODE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EasterEgg[0]
                            (input port)
  Destination:            ANODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.234ns  (logic 5.235ns (42.790%)  route 6.999ns (57.210%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  EasterEgg[0] (IN)
                         net (fo=0)                   0.000     0.000    EasterEgg[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  EasterEgg_IBUF[0]_inst/O
                         net (fo=9, routed)           4.041     5.505    EasterEgg_IBUF[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     5.629 f  shift_egg_index_reg[4]_i_1/O
                         net (fo=11, routed)          1.155     6.784    shift_egg_index_reg[4]_i_1_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.908 r  ANODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.803     8.711    ANODE_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.234 r  ANODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.234    ANODE[2]
    V4                                                                r  ANODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EasterEgg[0]
                            (input port)
  Destination:            ANODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.229ns  (logic 5.222ns (42.703%)  route 7.007ns (57.297%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  EasterEgg[0] (IN)
                         net (fo=0)                   0.000     0.000    EasterEgg[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  EasterEgg_IBUF[0]_inst/O
                         net (fo=9, routed)           4.041     5.505    EasterEgg_IBUF[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     5.629 f  shift_egg_index_reg[4]_i_1/O
                         net (fo=11, routed)          1.307     6.936    shift_egg_index_reg[4]_i_1_n_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.060 r  ANODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.659     8.719    ANODE_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.229 r  ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.229    ANODE[3]
    W4                                                                r  ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EasterEgg[0]
                            (input port)
  Destination:            CATODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.224ns  (logic 5.247ns (42.927%)  route 6.977ns (57.073%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  EasterEgg[0] (IN)
                         net (fo=0)                   0.000     0.000    EasterEgg[0]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  EasterEgg_IBUF[0]_inst/O
                         net (fo=9, routed)           4.041     5.505    EasterEgg_IBUF[0]
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     5.629 r  shift_egg_index_reg[4]_i_1/O
                         net (fo=11, routed)          1.126     6.755    shift_egg_index_reg[4]_i_1_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.879 r  CATODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.810     8.688    CATODE_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.224 r  CATODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.224    CATODE[3]
    V8                                                                r  CATODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EasterEgg[1]
                            (input port)
  Destination:            CATODE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.159ns  (logic 5.333ns (43.863%)  route 6.826ns (56.137%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  EasterEgg[1] (IN)
                         net (fo=0)                   0.000     0.000    EasterEgg[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  EasterEgg_IBUF[1]_inst/O
                         net (fo=9, routed)           3.905     5.355    EasterEgg_IBUF[1]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.479 f  CATODE_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.314     5.793    CATODE_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.124     5.917 r  CATODE_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.831     6.748    CATODE_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.872 r  CATODE_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.777     8.649    CATODE_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.159 r  CATODE_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.159    CATODE[6]
    W7                                                                r  CATODE[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_egg_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_egg_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.917%)  route 0.116ns (45.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  shift_egg_counter_reg[3]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_egg_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     0.257    shift_egg_counter_reg_n_0_[3]
    SLICE_X60Y21         LDCE                                         r  shift_egg_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_egg_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_egg_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.045%)  route 0.125ns (46.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  shift_egg_counter_reg[2]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_egg_counter_reg[2]/Q
                         net (fo=3, routed)           0.125     0.266    shift_egg_counter_reg_n_0_[2]
    SLICE_X60Y21         LDCE                                         r  shift_egg_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_egg_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_egg_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.698%)  route 0.127ns (47.302%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  shift_egg_counter_reg[1]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_egg_counter_reg[1]/Q
                         net (fo=3, routed)           0.127     0.268    shift_egg_counter_reg_n_0_[1]
    SLICE_X60Y21         LDCE                                         r  shift_egg_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_egg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_egg_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.549%)  route 0.180ns (58.451%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  shift_egg_counter_reg[0]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  shift_egg_counter_reg[0]/Q
                         net (fo=4, routed)           0.180     0.308    shift_egg_counter_reg_n_0_[0]
    SLICE_X60Y21         LDCE                                         r  shift_egg_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE                         0.000     0.000 r  shift_counter_reg[0]/C
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  shift_counter_reg[0]/Q
                         net (fo=6, routed)           0.117     0.281    shift_counter_reg_n_0_[0]
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.326 r  shift_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.326    shift_counter[2]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  shift_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shift_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.020%)  route 0.187ns (56.980%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE                         0.000     0.000 r  shift_counter_reg[2]/C
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shift_counter_reg[2]/Q
                         net (fo=6, routed)           0.187     0.328    shift_counter_reg_n_0_[2]
    SLICE_X63Y23         LDCE                                         r  shift_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE                         0.000     0.000 r  refresh_counter_reg[11]/C
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    refresh_counter_reg_n_0_[11]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    refresh_counter_reg[8]_i_1_n_4
    SLICE_X61Y17         FDRE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE                         0.000     0.000 r  refresh_counter_reg[15]/C
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    refresh_counter_reg_n_0_[15]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    refresh_counter_reg[12]_i_1_n_4
    SLICE_X61Y18         FDRE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  refresh_counter_reg[23]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[23]/Q
                         net (fo=1, routed)           0.108     0.249    refresh_counter_reg_n_0_[23]
    SLICE_X61Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  refresh_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    refresh_counter_reg[20]_i_1_n_4
    SLICE_X61Y20         FDRE                                         r  refresh_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE                         0.000     0.000 r  refresh_counter_reg[3]/C
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    refresh_counter_reg_n_0_[3]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    refresh_counter_reg[0]_i_1_n_4
    SLICE_X61Y15         FDRE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





