// Seed: 3788659488
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wor id_11
);
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1
);
  logic [7:0] id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.type_16 = 0;
  for (id_4 = 1'h0; id_0; id_4 = 1'b0) begin : LABEL_0
    wire id_5, id_6;
  end
  assign id_3 = id_3;
  logic [7:0] id_7;
  id_8(
      .id_0({1, id_3[{1{""}}]}),
      .id_1(1),
      .id_2(1),
      .id_3(!id_1),
      .id_4(id_4),
      .id_5(1),
      .id_6(1),
      .id_7(1),
      .id_8(1),
      .id_9(1'd0),
      .id_10(id_7[1 : 1]),
      .id_11(1 && id_4),
      .id_12()
  );
endmodule
