#-----------------------------------------------------------
# Vivado v2025.1.1 (64-bit)
# SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
# IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
# SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
# Start of session at: Mon Jan 26 22:13:44 2026
# Process ID         : 304307
# Current directory  : /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip
# Command line       : vivado -notrace -mode batch -source run_ippack.tcl
# Log file           : /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/vivado.log
# Journal file       : /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/vivado.jou
# Running On         : ece-linlabsrv01
# Platform           : RedHatEnterprise
# Operating System   : Red Hat Enterprise Linux release 8.10 (Ootpa)
# Processor Detail   : Intel(R) Xeon(R) Gold 5117 CPU @ 2.00GHz
# CPU Frequency      : 2800.000 MHz
# CPU Physical cores : 56
# CPU Logical cores  : 112
# Host memory        : 201166 MB
# Swap memory        : 68719 MB
# Total Virtual      : 269885 MB
# Available Virtual  : 174883 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/hls_data.json outdir=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip srcdir=/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/misc
INFO: Copied 50 verilog file(s) to /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/hdl/verilog
INFO: Copied 43 vhdl file(s) to /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/hdl/vhdl
INFO: Import ports from HDL: /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/hdl/vhdl/top_kernel.vhd (top_kernel)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface A_0_address0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
INFO: Add data interface A_0_q0
INFO: Add data interface A_1_address0
INFO: Add data interface A_1_q0
INFO: Add data interface A_2_address0
INFO: Add data interface A_2_q0
INFO: Add data interface A_3_address0
INFO: Add data interface A_3_q0
INFO: Add data interface A_4_address0
INFO: Add data interface A_4_q0
INFO: Add data interface A_5_address0
INFO: Add data interface A_5_q0
INFO: Add data interface A_6_address0
INFO: Add data interface A_6_q0
INFO: Add data interface A_7_address0
INFO: Add data interface A_7_q0
INFO: Add data interface A_8_address0
INFO: Add data interface A_8_q0
INFO: Add data interface A_9_address0
INFO: Add data interface A_9_q0
INFO: Add data interface A_10_address0
INFO: Add data interface A_10_q0
INFO: Add data interface A_11_address0
INFO: Add data interface A_11_q0
INFO: Add data interface A_12_address0
INFO: Add data interface A_12_q0
INFO: Add data interface A_13_address0
INFO: Add data interface A_13_q0
INFO: Add data interface A_14_address0
INFO: Add data interface A_14_q0
INFO: Add data interface A_15_address0
INFO: Add data interface A_15_q0
INFO: Add data interface A_16_address0
INFO: Add data interface A_16_q0
INFO: Add data interface A_17_address0
INFO: Add data interface A_17_q0
INFO: Add data interface A_18_address0
INFO: Add data interface A_18_q0
INFO: Add data interface A_19_address0
INFO: Add data interface A_19_q0
INFO: Add data interface A_20_address0
INFO: Add data interface A_20_q0
INFO: Add data interface A_21_address0
INFO: Add data interface A_21_q0
INFO: Add data interface A_22_address0
INFO: Add data interface A_22_q0
INFO: Add data interface A_23_address0
INFO: Add data interface A_23_q0
INFO: Add data interface A_24_address0
INFO: Add data interface A_24_q0
INFO: Add data interface A_25_address0
INFO: Add data interface A_25_q0
INFO: Add data interface A_26_address0
INFO: Add data interface A_26_q0
INFO: Add data interface A_27_address0
INFO: Add data interface A_27_q0
INFO: Add data interface A_28_address0
INFO: Add data interface A_28_q0
INFO: Add data interface A_29_address0
INFO: Add data interface A_29_q0
INFO: Add data interface A_30_address0
INFO: Add data interface A_30_q0
INFO: Add data interface A_31_address0
INFO: Add data interface A_31_q0
INFO: Add data interface C_0_address0
INFO: Add data interface C_0_d0
INFO: Add data interface C_1_address0
INFO: Add data interface C_1_d0
INFO: Add data interface C_2_address0
INFO: Add data interface C_2_d0
INFO: Add data interface C_3_address0
INFO: Add data interface C_3_d0
INFO: Add data interface C_4_address0
INFO: Add data interface C_4_d0
INFO: Add data interface C_5_address0
INFO: Add data interface C_5_d0
INFO: Add data interface C_6_address0
INFO: Add data interface C_6_d0
INFO: Add data interface C_7_address0
INFO: Add data interface C_7_d0
INFO: Add data interface C_8_address0
INFO: Add data interface C_8_d0
INFO: Add data interface C_9_address0
INFO: Add data interface C_9_d0
INFO: Add data interface C_10_address0
INFO: Add data interface C_10_d0
INFO: Add data interface C_11_address0
INFO: Add data interface C_11_d0
INFO: Add data interface C_12_address0
INFO: Add data interface C_12_d0
INFO: Add data interface C_13_address0
INFO: Add data interface C_13_d0
INFO: Add data interface C_14_address0
INFO: Add data interface C_14_d0
INFO: Add data interface C_15_address0
INFO: Add data interface C_15_d0
INFO: Add data interface C_16_address0
INFO: Add data interface C_16_d0
INFO: Add data interface C_17_address0
INFO: Add data interface C_17_d0
INFO: Add data interface C_18_address0
INFO: Add data interface C_18_d0
INFO: Add data interface C_19_address0
INFO: Add data interface C_19_d0
INFO: Add data interface C_20_address0
INFO: Add data interface C_20_d0
INFO: Add data interface C_21_address0
INFO: Add data interface C_21_d0
INFO: Add data interface C_22_address0
INFO: Add data interface C_22_d0
INFO: Add data interface C_23_address0
INFO: Add data interface C_23_d0
INFO: Add data interface C_24_address0
INFO: Add data interface C_24_d0
INFO: Add data interface C_25_address0
INFO: Add data interface C_25_d0
INFO: Add data interface C_26_address0
INFO: Add data interface C_26_d0
INFO: Add data interface C_27_address0
INFO: Add data interface C_27_d0
INFO: Add data interface C_28_address0
INFO: Add data interface C_28_d0
INFO: Add data interface C_29_address0
INFO: Add data interface C_29_d0
INFO: Add data interface C_30_address0
INFO: Add data interface C_30_d0
INFO: Add data interface C_31_address0
INFO: Add data interface C_31_d0
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/component.xml
INFO: Created IP archive /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1-copy/project_1/hls/impl/ip/xilinx_com_hls_top_kernel_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Jan 26 22:13:58 2026...
