Chen, Y., Ouyang, J., and Xie, Y. 2008. ILP-based scheme for timing variation-aware scheduling and resource binding. In Proceedings of the IEEE International SOC Conference. 27--30.
Yibo Chen , Yuan Xie, Tolerating process variations in high-level synthesis using transparent latches, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Jason Cong , Albert Liu , Bin Liu, A variation-tolerant scheduler for better than worst-case behavioral synthesis, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629467]
Cplex, I. A mixed integer programming package. http://www.ilog.com/products/cplex/.
Anirudh Devgan , Chandramouli Kashyap, Block-based Static Timing Analysis with Uncertainty, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.607, November 09-13, 2003[doi>10.1109/ICCAD.2003.41]
W.-L. Hung , Xiaoxia Wu , Yuan Xie, Guaranteeing performance yield in high-level synthesis, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233561]
Jinhwan Jeon , Daehong Kim , Dongwan Shin , Kiyoung Choi, High-level synthesis under multi-cycle interconnect delay, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.662, January 2001, Yokohama, Japan[doi>10.1145/370155.370576]
Jongyoon Jung , Taewhan Kim, Timing variation-aware high-level synthesis, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Apostolos A. Kountouris , Christophe Wolinski, Efficient scheduling of conditional behaviors for high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.3, p.380-412, July 2002[doi>10.1145/567270.567272]
Marwedel, P., Landwehr, B., and Domer, R. 1997. Built-in chaining: Introducing complex components into architectural synthesis. In Proceedings of the IEEE/ACM Asia and South Pacific International Conference on Design Automation. ACM, New York 599--605.
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Rajarshi Mukherjee , Seda Ogrenci Memik , Gokhan Memik, Temperature-aware resource allocation and binding in high-level synthesis, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065633]
Sanghun Park , Kiyoung Choi, Performance-driven scheduling with bit-level chaining, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.286-291, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309932]
Paulin, P. and Knight, J. 1989. Force-directed scheduling for the behavioral synthesis of ASICS. IEEE Trans. Comput.-Aid. Des. 8, 6, 661--679.
V. Raghunathan , S. Ravi , G. Lakshminarayana, Integrating variable-latency components into high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.10, p.1105-1117, November 2006[doi>10.1109/43.875270]
Tsuyoshi Sadakata , Yusuke Matsunaga, An efficient performance improvement method utilizing specialized functional units in behavioral synthesis, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Srivastava, A., Sylvester, D., and Blaauw, D. 2005. Statistical Analysis and Optimization for VLSI: Timing and Power. Springer, Berlin.
S. Tosun , O. Ozturk , N. Mansouri , E. Arvas , M. Kandemir , Y. Xie , W-L. Hung, An ILP Formulation for Reliability-Oriented High-Level Synthesis, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.364-369, March 21-23, 2005[doi>10.1109/ISQED.2005.15]
C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan, First-order incremental block-based statistical timing analysis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996663]
Feng Wang , Guangyu Sun , Yuan Xie, A variation aware high level synthesis framework, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403630]
