<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18C" pn="GW2A-LV18PG256C8/I7">gw2a18c-011</Device>
    <FileList>
        <File path="src/ahb_lite_uart16550/src/ahb_lite_uart16550.v" type="file.verilog" enable="1"/>
        <File path="src/ahb_lite_uart16550/src/uart16550/raminfr.v" type="file.verilog" enable="1"/>
        <File path="src/ahb_lite_uart16550/src/uart16550/uart_defines.v" type="file.verilog" enable="1"/>
        <File path="src/ahb_lite_uart16550/src/uart16550/uart_receiver.v" type="file.verilog" enable="1"/>
        <File path="src/ahb_lite_uart16550/src/uart16550/uart_regs.v" type="file.verilog" enable="1"/>
        <File path="src/ahb_lite_uart16550/src/uart16550/uart_rfifo.v" type="file.verilog" enable="1"/>
        <File path="src/ahb_lite_uart16550/src/uart16550/uart_sync_flops.v" type="file.verilog" enable="1"/>
        <File path="src/ahb_lite_uart16550/src/uart16550/uart_tfifo.v" type="file.verilog" enable="1"/>
        <File path="src/ahb_lite_uart16550/src/uart16550/uart_transmitter.v" type="file.verilog" enable="1"/>
        <File path="src/core/pipeline/scr1_ipic.sv" type="file.verilog" enable="1"/>
        <File path="src/core/pipeline/scr1_pipe_csr.sv" type="file.verilog" enable="1"/>
        <File path="src/core/pipeline/scr1_pipe_exu.sv" type="file.verilog" enable="1"/>
        <File path="src/core/pipeline/scr1_pipe_hdu.sv" type="file.verilog" enable="1"/>
        <File path="src/core/pipeline/scr1_pipe_ialu.sv" type="file.verilog" enable="1"/>
        <File path="src/core/pipeline/scr1_pipe_idu.sv" type="file.verilog" enable="1"/>
        <File path="src/core/pipeline/scr1_pipe_ifu.sv" type="file.verilog" enable="1"/>
        <File path="src/core/pipeline/scr1_pipe_lsu.sv" type="file.verilog" enable="1"/>
        <File path="src/core/pipeline/scr1_pipe_mprf.sv" type="file.verilog" enable="1"/>
        <File path="src/core/pipeline/scr1_pipe_tdu.sv" type="file.verilog" enable="1"/>
        <File path="src/core/pipeline/scr1_pipe_top.sv" type="file.verilog" enable="1"/>
        <File path="src/core/primitives/scr1_cg.sv" type="file.verilog" enable="1"/>
        <File path="src/core/primitives/scr1_reset_cells.sv" type="file.verilog" enable="1"/>
        <File path="src/core/scr1_clk_ctrl.sv" type="file.verilog" enable="1"/>
        <File path="src/core/scr1_core_top.sv" type="file.verilog" enable="1"/>
        <File path="src/core/scr1_dm.sv" type="file.verilog" enable="1"/>
        <File path="src/core/scr1_dmi.sv" type="file.verilog" enable="1"/>
        <File path="src/core/scr1_scu.sv" type="file.verilog" enable="1"/>
        <File path="src/core/scr1_tapc.sv" type="file.verilog" enable="1"/>
        <File path="src/core/scr1_tapc_shift_reg.sv" type="file.verilog" enable="1"/>
        <File path="src/core/scr1_tapc_synchronizer.sv" type="file.verilog" enable="1"/>
        <File path="src/tang20k_scr1.sv" type="file.verilog" enable="1"/>
        <File path="src/top/scr1_dmem_ahb.sv" type="file.verilog" enable="1"/>
        <File path="src/top/scr1_dmem_router.sv" type="file.verilog" enable="1"/>
        <File path="src/top/scr1_dp_memory.sv" type="file.verilog" enable="1"/>
        <File path="src/top/scr1_imem_ahb.sv" type="file.verilog" enable="1"/>
        <File path="src/top/scr1_imem_router.sv" type="file.verilog" enable="1"/>
        <File path="src/top/scr1_tcm.sv" type="file.verilog" enable="1"/>
        <File path="src/top/scr1_timer.sv" type="file.verilog" enable="1"/>
        <File path="src/top/scr1_top_ahb.sv" type="file.verilog" enable="1"/>
        <File path="src/tang20k_scr1.cst" type="file.cst" enable="1"/>
        <File path="src/includes/scr1_ahb.svh" type="file.other" enable="1"/>
        <File path="src/includes/scr1_arch_description.svh" type="file.other" enable="1"/>
        <File path="src/includes/scr1_arch_types.svh" type="file.other" enable="1"/>
        <File path="src/includes/scr1_csr.svh" type="file.other" enable="1"/>
        <File path="src/includes/scr1_dm.svh" type="file.other" enable="1"/>
        <File path="src/includes/scr1_hdu.svh" type="file.other" enable="1"/>
        <File path="src/includes/scr1_ipic.svh" type="file.other" enable="1"/>
        <File path="src/includes/scr1_memif.svh" type="file.other" enable="1"/>
        <File path="src/includes/scr1_riscv_isa_decoding.svh" type="file.other" enable="1"/>
        <File path="src/includes/scr1_scu.svh" type="file.other" enable="1"/>
        <File path="src/includes/scr1_search_ms1.svh" type="file.other" enable="1"/>
        <File path="src/includes/scr1_tapc.svh" type="file.other" enable="1"/>
        <File path="src/includes/scr1_tdu.svh" type="file.other" enable="1"/>
        <File path="src/scr1_arch_custom.svh" type="file.other" enable="1"/>
    </FileList>
</Project>
