--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

B:\programfolder\ise\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml LED_DRIVE.twx LED_DRIVE.ncd -o LED_DRIVE.twr
LED_DRIVE.pcf

Design file:              LED_DRIVE.ncd
Physical constraint file: LED_DRIVE.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
DATA_16BIT<0> |    1.674(R)|      SLOW  |   -0.721(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<1> |    1.455(R)|      SLOW  |   -0.517(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<2> |    1.296(R)|      SLOW  |   -0.363(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<3> |    0.913(R)|      SLOW  |   -0.002(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<4> |    0.968(R)|      SLOW  |   -0.051(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<5> |    1.015(R)|      SLOW  |   -0.096(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<6> |    0.967(R)|      SLOW  |   -0.045(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<7> |    0.707(R)|      SLOW  |    0.200(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<8> |    0.926(R)|      SLOW  |   -0.006(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<9> |    0.958(R)|      SLOW  |   -0.036(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<10>|    0.913(R)|      SLOW  |    0.010(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<11>|    0.564(R)|      SLOW  |    0.338(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<12>|    0.772(R)|      SLOW  |    0.138(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<13>|    0.958(R)|      SLOW  |   -0.037(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<14>|    1.016(R)|      SLOW  |   -0.092(R)|      SLOW  |clk_BUFGP         |   0.000|
DATA_16BIT<15>|    0.921(R)|      SLOW  |   -0.003(R)|      SLOW  |clk_BUFGP         |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
latch       |         7.387(R)|      SLOW  |         3.888(R)|      FAST  |clk_BUFGP         |   0.000|
out_data    |         7.696(R)|      SLOW  |         4.034(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.545|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Feb 24 23:24:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



