#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb9fdd0ed30 .scope module, "tb" "tb" 2 15;
 .timescale -9 -9;
v0x7fb9fdd20830_0 .var "clock", 0 0;
v0x7fb9fdd208c0_0 .var "reset", 0 0;
v0x7fb9fdd20950_0 .var "roll", 0 0;
v0x7fb9fdd209e0_0 .var "sides", 4 0;
v0x7fb9fdd20ab0_0 .var "start", 0 0;
v0x7fb9fdd20b80_0 .var "target", 4 0;
v0x7fb9fdd20c10_0 .net "user_dice_roll", 4 0, v0x7fb9fdd20310_0;  1 drivers
v0x7fb9fdd20ca0_0 .var "valid_dice", 0 0;
v0x7fb9fdd20d50_0 .var "valid_target", 0 0;
v0x7fb9fdd20e80_0 .net "win_result", 0 0, v0x7fb9fdd206a0_0;  1 drivers
S_0x7fb9fdd0eea0 .scope module, "DUT" "controller" 2 28, 2 101 0, S_0x7fb9fdd0ed30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "valid_dice";
    .port_info 4 /INPUT 1 "valid_target";
    .port_info 5 /INPUT 1 "roll";
    .port_info 6 /INPUT 5 "sides";
    .port_info 7 /INPUT 5 "target";
    .port_info 8 /OUTPUT 5 "user_dice_roll";
    .port_info 9 /OUTPUT 1 "win_result";
P_0x7fb9fdd0f010 .param/l "s0" 0 2 130, C4<000>;
P_0x7fb9fdd0f050 .param/l "s1" 0 2 131, C4<001>;
P_0x7fb9fdd0f090 .param/l "s2" 0 2 132, C4<010>;
P_0x7fb9fdd0f0d0 .param/l "s3" 0 2 133, C4<011>;
P_0x7fb9fdd0f110 .param/l "s4" 0 2 134, C4<100>;
P_0x7fb9fdd0f150 .param/l "s5" 0 2 135, C4<101>;
P_0x7fb9fdd0f190 .param/l "s6" 0 2 136, C4<110>;
v0x7fb9fdd1f960_0 .net *"_ivl_0", 0 0, L_0x7fb9fdd20f10;  1 drivers
L_0x100f34008 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fb9fdd1fa10_0 .net/2s *"_ivl_2", 1 0, L_0x100f34008;  1 drivers
L_0x100f34050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb9fdd1fab0_0 .net/2s *"_ivl_4", 1 0, L_0x100f34050;  1 drivers
v0x7fb9fdd1fb60_0 .net *"_ivl_6", 1 0, L_0x7fb9fdd21030;  1 drivers
v0x7fb9fdd1fc10_0 .net "clock", 0 0, v0x7fb9fdd20830_0;  1 drivers
v0x7fb9fdd1fce0_0 .var "n_state", 2 0;
v0x7fb9fdd1fd80_0 .net "reset", 0 0, v0x7fb9fdd208c0_0;  1 drivers
v0x7fb9fdd1fe30_0 .net "roll", 0 0, v0x7fb9fdd20950_0;  1 drivers
v0x7fb9fdd1fec0_0 .net "roll_result", 4 0, v0x7fb9fdd1f790_0;  1 drivers
v0x7fb9fdd20000_0 .net "sides", 4 0, v0x7fb9fdd209e0_0;  1 drivers
v0x7fb9fdd20090_0 .net "start", 0 0, v0x7fb9fdd20ab0_0;  1 drivers
v0x7fb9fdd20120_0 .var "state", 2 0;
v0x7fb9fdd201b0_0 .var "store_targert", 4 0;
v0x7fb9fdd20260_0 .net "target", 4 0, v0x7fb9fdd20b80_0;  1 drivers
v0x7fb9fdd20310_0 .var "user_dice_roll", 4 0;
v0x7fb9fdd203c0_0 .net "valid_dice", 0 0, v0x7fb9fdd20ca0_0;  1 drivers
v0x7fb9fdd20460_0 .net "valid_target", 0 0, v0x7fb9fdd20d50_0;  1 drivers
v0x7fb9fdd20600_0 .net "win", 0 0, L_0x7fb9fdd211b0;  1 drivers
v0x7fb9fdd206a0_0 .var "win_result", 0 0;
E_0x7fb9fdd0a0c0/0 .event edge, v0x7fb9fdd20120_0, v0x7fb9fdd1f6f0_0, v0x7fb9fdd20090_0, v0x7fb9fdd203c0_0;
E_0x7fb9fdd0a0c0/1 .event edge, v0x7fb9fdd20460_0, v0x7fb9fdd1fe30_0, v0x7fb9fdd20600_0;
E_0x7fb9fdd0a0c0 .event/or E_0x7fb9fdd0a0c0/0, E_0x7fb9fdd0a0c0/1;
L_0x7fb9fdd20f10 .cmp/ge 5, v0x7fb9fdd1f790_0, v0x7fb9fdd20b80_0;
L_0x7fb9fdd21030 .functor MUXZ 2, L_0x100f34050, L_0x100f34008, L_0x7fb9fdd20f10, C4<>;
L_0x7fb9fdd211b0 .part L_0x7fb9fdd21030, 0, 1;
S_0x7fb9fdd0f490 .scope module, "ROLL" "m_dice_roll" 2 120, 2 251 0, S_0x7fb9fdd0eea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "sides";
    .port_info 3 /OUTPUT 5 "roll_result";
v0x7fb9fdd0f6b0_0 .net "clock", 0 0, v0x7fb9fdd20830_0;  alias, 1 drivers
v0x7fb9fdd1f6f0_0 .net "reset", 0 0, v0x7fb9fdd208c0_0;  alias, 1 drivers
v0x7fb9fdd1f790_0 .var "roll_result", 4 0;
v0x7fb9fdd1f850_0 .net "sides", 4 0, v0x7fb9fdd209e0_0;  alias, 1 drivers
E_0x7fb9fdd0d830 .event posedge, v0x7fb9fdd0f6b0_0;
    .scope S_0x7fb9fdd0f490;
T_0 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb9fdd1f790_0, 0, 5;
    %end;
    .thread T_0;
    .scope S_0x7fb9fdd0f490;
T_1 ;
    %wait E_0x7fb9fdd0d830;
    %load/vec4 v0x7fb9fdd1f6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb9fdd1f790_0, 0, 5;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb9fdd1f790_0;
    %cmpi/u 20, 0, 5;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 1, 0, 5;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x7fb9fdd1f790_0;
    %addi 1, 0, 5;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x7fb9fdd1f790_0, 0, 5;
    %load/vec4 v0x7fb9fdd1f850_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb9fdd1f790_0, 0, 5;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0x7fb9fdd1f790_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %addi 1, 0, 32;
    %pad/u 5;
    %store/vec4 v0x7fb9fdd1f790_0, 0, 5;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x7fb9fdd1f790_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %mod;
    %addi 1, 0, 32;
    %pad/u 5;
    %store/vec4 v0x7fb9fdd1f790_0, 0, 5;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x7fb9fdd1f790_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %addi 1, 0, 32;
    %pad/u 5;
    %store/vec4 v0x7fb9fdd1f790_0, 0, 5;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x7fb9fdd1f790_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %addi 1, 0, 32;
    %pad/u 5;
    %store/vec4 v0x7fb9fdd1f790_0, 0, 5;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x7fb9fdd1f790_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %mod;
    %addi 1, 0, 32;
    %pad/u 5;
    %store/vec4 v0x7fb9fdd1f790_0, 0, 5;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x7fb9fdd1f790_0;
    %pad/u 32;
    %pushi/vec4 20, 0, 32;
    %mod;
    %addi 1, 0, 32;
    %pad/u 5;
    %store/vec4 v0x7fb9fdd1f790_0, 0, 5;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb9fdd0eea0;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb9fdd20120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb9fdd20310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb9fdd201b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb9fdd206a0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7fb9fdd0eea0;
T_3 ;
    %wait E_0x7fb9fdd0d830;
    %load/vec4 v0x7fb9fdd1fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb9fdd20120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb9fdd20310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb9fdd201b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb9fdd1fce0_0;
    %assign/vec4 v0x7fb9fdd20120_0, 0;
T_3.1 ;
    %load/vec4 v0x7fb9fdd20120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb9fdd20310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb9fdd201b0_0, 0;
    %jmp T_3.10;
T_3.3 ;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x7fb9fdd20260_0;
    %assign/vec4 v0x7fb9fdd201b0_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x7fb9fdd1fec0_0;
    %assign/vec4 v0x7fb9fdd20310_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x7fb9fdd20260_0;
    %load/vec4 v0x7fb9fdd1fec0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 1;
    %store/vec4 v0x7fb9fdd206a0_0, 0, 1;
    %jmp T_3.10;
T_3.7 ;
    %jmp T_3.10;
T_3.8 ;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb9fdd0eea0;
T_4 ;
    %wait E_0x7fb9fdd0a0c0;
    %load/vec4 v0x7fb9fdd20120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x7fb9fdd1fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x7fb9fdd20090_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
T_4.10 ;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x7fb9fdd1fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x7fb9fdd203c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
T_4.14 ;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x7fb9fdd1fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x7fb9fdd20460_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
T_4.18 ;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x7fb9fdd1fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x7fb9fdd1fe30_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.23, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_4.24, 8;
T_4.23 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_4.24, 8;
 ; End of false expr.
    %blend;
T_4.24;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
T_4.22 ;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x7fb9fdd1fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x7fb9fdd20600_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.27, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_4.28, 8;
T_4.27 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_4.28, 8;
 ; End of false expr.
    %blend;
T_4.28;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
T_4.26 ;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x7fb9fdd1fd80_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.29, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_4.30, 8;
T_4.29 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_4.30, 8;
 ; End of false expr.
    %blend;
T_4.30;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x7fb9fdd1fd80_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.31, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_4.32, 8;
T_4.31 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_4.32, 8;
 ; End of false expr.
    %blend;
T_4.32;
    %store/vec4 v0x7fb9fdd1fce0_0, 0, 3;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb9fdd0eea0;
T_5 ;
    %wait E_0x7fb9fdd0d830;
    %delay 1, 0;
    %vpi_call 2 228 "$write", "\012*************************************************************\012" {0 0 0};
    %vpi_call 2 229 "$write", "state:  %2d   -->  n_state:  %2d        %4t ns\012", v0x7fb9fdd20120_0, v0x7fb9fdd1fce0_0, $time {0 0 0};
    %vpi_call 2 231 "$write", "reset:  %1b\012", v0x7fb9fdd1fd80_0 {0 0 0};
    %vpi_call 2 232 "$write", "start:  %1b\012", v0x7fb9fdd20090_0 {0 0 0};
    %vpi_call 2 233 "$write", "valid_dice:  %1b\012", v0x7fb9fdd203c0_0 {0 0 0};
    %vpi_call 2 234 "$write", "valid_target:  %1b\012", v0x7fb9fdd20460_0 {0 0 0};
    %vpi_call 2 235 "$write", "roll  %1b\012", v0x7fb9fdd1fe30_0 {0 0 0};
    %vpi_call 2 236 "$write", "sides:  %5b\012", v0x7fb9fdd20000_0 {0 0 0};
    %vpi_call 2 237 "$write", "target:  %5b\012", v0x7fb9fdd20260_0 {0 0 0};
    %vpi_call 2 238 "$write", "usr_roll:  %5b\012", v0x7fb9fdd20310_0 {0 0 0};
    %vpi_call 2 239 "$write", "win_result  %1b\012", v0x7fb9fdd206a0_0 {0 0 0};
    %vpi_call 2 240 "$write", "roll_result:  %5b\012", v0x7fb9fdd1fec0_0 {0 0 0};
    %vpi_call 2 241 "$write", "store_targert:  %5b\012", v0x7fb9fdd201b0_0 {0 0 0};
    %vpi_call 2 242 "$write", "win %1b\012", v0x7fb9fdd20600_0 {0 0 0};
    %vpi_call 2 243 "$write", "*************************************************************\012" {0 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb9fdd0ed30;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x7fb9fdd20830_0;
    %inv;
    %store/vec4 v0x7fb9fdd20830_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb9fdd0ed30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9fdd20830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb9fdd208c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9fdd20ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9fdd20ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9fdd20d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9fdd20950_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %vpi_call 2 55 "$write", "\012 testing state transistion:\012\012" {0 0 0};
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fb9fdd209e0_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fb9fdd20b80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9fdd208c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb9fdd20ab0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb9fdd20ca0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb9fdd20d50_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb9fdd20950_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb9fdd208c0_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %vpi_call 2 77 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~     %4t\012\012 ", $time {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "prototype.sv";
