// Seed: 3600170338
module module_0 (
    input  wire id_0,
    output wand id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    input wire id_4,
    output supply0 id_5,
    input uwire id_6,
    input uwire id_7,
    input wand id_8,
    output tri0 id_9,
    output tri0 id_10,
    input tri1 id_11,
    output tri0 id_12,
    input uwire id_13,
    output tri1 id_14,
    output wire id_15,
    input tri id_16,
    input tri1 id_17,
    input wand id_18
);
  logic [-1 : -1] id_20;
  ;
  xor primCall (id_1, id_11, id_20, id_7, id_18, id_16, id_8, id_13, id_17, id_6, id_4);
  module_0 modCall_1 (
      id_17,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
