$date
	Fri Jul 25 16:15:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module processor_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 5 # shamt_E [4:0] $end
$var wire 32 $ inst_F [31:0] $end
$var wire 32 % inst_D [31:0] $end
$var wire 1 & equal_D $end
$var wire 32 ' comp_B [31:0] $end
$var wire 32 ( comp_A [31:0] $end
$var wire 32 ) alu_B [31:0] $end
$var wire 32 * alu_A [31:0] $end
$var wire 5 + WriteReg_W [4:0] $end
$var wire 5 , WriteReg_M [4:0] $end
$var wire 5 - WriteReg_E [4:0] $end
$var wire 32 . WriteData_M [31:0] $end
$var wire 32 / WriteData_E [31:0] $end
$var wire 1 0 StallPC $end
$var wire 1 1 StallD $end
$var wire 32 2 SignIm_E [31:0] $end
$var wire 32 3 SignIm_D [31:0] $end
$var wire 32 4 Shift_D [31:0] $end
$var wire 1 5 RegWrite_W $end
$var wire 1 6 RegWrite_M $end
$var wire 1 7 RegWrite_E $end
$var wire 1 8 RegWrite_D $end
$var wire 1 9 RegDst_E $end
$var wire 1 : RegDst_D $end
$var wire 5 ; Rd_E [4:0] $end
$var wire 5 < Rb_E [4:0] $end
$var wire 5 = Ra_E [4:0] $end
$var wire 32 > PC_out [31:0] $end
$var wire 32 ? PC_in [31:0] $end
$var wire 32 @ NPC_F [31:0] $end
$var wire 32 A NPC_D [31:0] $end
$var wire 1 B MemWrite_M $end
$var wire 1 C MemWrite_E $end
$var wire 1 D MemWrite_D $end
$var wire 1 E MemToReg_W $end
$var wire 1 F MemToReg_M $end
$var wire 1 G MemToReg_E $end
$var wire 1 H MemToReg_D $end
$var wire 1 I MemRead_M $end
$var wire 1 J MemRead_E $end
$var wire 1 K MemRead_D $end
$var wire 32 L MemData_W [31:0] $end
$var wire 32 M MemData_M [31:0] $end
$var wire 1 N FlushE $end
$var wire 2 O F_BE [1:0] $end
$var wire 1 P F_BD $end
$var wire 2 Q F_AE [1:0] $end
$var wire 1 R F_AD $end
$var wire 32 S DataIn_Reg [31:0] $end
$var wire 1 T BranchTrue $end
$var wire 32 U BranchPC_D [31:0] $end
$var wire 1 V BranchD $end
$var wire 32 W B_E [31:0] $end
$var wire 32 X B_D [31:0] $end
$var wire 32 Y A_E [31:0] $end
$var wire 32 Z A_D [31:0] $end
$var wire 32 [ ALUout_W [31:0] $end
$var wire 32 \ ALUout_M [31:0] $end
$var wire 32 ] ALUout_E [31:0] $end
$var wire 6 ^ ALUfunc_E [5:0] $end
$var wire 6 _ ALUfunc_D [5:0] $end
$var wire 1 ` ALUSrc_E $end
$var wire 1 a ALUSrc_D $end
$scope module A1 $end
$var wire 32 b in_b [31:0] $end
$var wire 32 c sum [31:0] $end
$var wire 32 d in_a [31:0] $end
$upscope $end
$scope module A2 $end
$var wire 32 e sum [31:0] $end
$var wire 32 f in_b [31:0] $end
$var wire 32 g in_a [31:0] $end
$upscope $end
$scope module ALU $end
$var wire 5 h shamt [4:0] $end
$var wire 6 i alufunc [5:0] $end
$var wire 32 j RB [31:0] $end
$var wire 32 k RA [31:0] $end
$var parameter 6 l ADD $end
$var parameter 6 m AND $end
$var parameter 6 n NOR $end
$var parameter 6 o OR $end
$var parameter 6 p SLL $end
$var parameter 6 q SLT $end
$var parameter 6 r SRL $end
$var parameter 6 s SUB $end
$var parameter 6 t XOR $end
$var reg 32 u aluout [31:0] $end
$upscope $end
$scope module CU $end
$var wire 6 v func [5:0] $end
$var wire 6 w opcode [5:0] $end
$var reg 1 a ALUSrcD $end
$var reg 6 x ALUfuncD [5:0] $end
$var reg 1 V BranchD $end
$var reg 1 K MemReadD $end
$var reg 1 H MemToRegD $end
$var reg 1 D MemWriteD $end
$var reg 1 : RegDstD $end
$var reg 1 8 RegWriteD $end
$upscope $end
$scope module DM $end
$var wire 1 ! clk $end
$var wire 32 y write_data [31:0] $end
$var wire 1 B write $end
$var wire 1 I read $end
$var wire 32 z address [31:0] $end
$var reg 32 { read_data [31:0] $end
$upscope $end
$scope module HU $end
$var wire 1 V BranchD $end
$var wire 5 | Ra_D [4:0] $end
$var wire 5 } Rb_D [4:0] $end
$var wire 5 ~ WriteReg_W [4:0] $end
$var wire 5 !" WriteReg_M [4:0] $end
$var wire 5 "" WriteReg_E [4:0] $end
$var wire 1 5 RegWrite_W $end
$var wire 1 6 RegWrite_M $end
$var wire 1 7 RegWrite_E $end
$var wire 5 #" Rb_E [4:0] $end
$var wire 5 $" Ra_E [4:0] $end
$var wire 1 F MemToReg_M $end
$var wire 1 G MemToReg_E $end
$var reg 1 R F_AD $end
$var reg 2 %" F_AE [1:0] $end
$var reg 1 P F_BD $end
$var reg 2 &" F_BE [1:0] $end
$var reg 1 N FlushE $end
$var reg 1 1 StallD $end
$var reg 1 0 StallPC $end
$var reg 1 '" branchstall $end
$var reg 1 (" lwstall $end
$upscope $end
$scope module ID_IE $end
$var wire 1 a ALUSrc_D $end
$var wire 6 )" ALUfunc_D [5:0] $end
$var wire 1 K MemRead_D $end
$var wire 1 H MemToReg_D $end
$var wire 1 D MemWrite_D $end
$var wire 5 *" Ra_D [4:0] $end
$var wire 5 +" Rb_D [4:0] $end
$var wire 5 ," Rd_D [4:0] $end
$var wire 1 : RegDst_D $end
$var wire 1 8 RegWrite_D $end
$var wire 1 ! clk $end
$var wire 1 N clr $end
$var wire 5 -" shamt_D [4:0] $end
$var wire 32 ." regB_D [31:0] $end
$var wire 32 /" regA_D [31:0] $end
$var wire 32 0" SignIm_D [31:0] $end
$var reg 1 ` ALUSrc_E $end
$var reg 6 1" ALUfunc_E [5:0] $end
$var reg 1 J MemRead_E $end
$var reg 1 G MemToReg_E $end
$var reg 1 C MemWrite_E $end
$var reg 5 2" Ra_E [4:0] $end
$var reg 5 3" Rb_E [4:0] $end
$var reg 5 4" Rd_E [4:0] $end
$var reg 1 9 RegDst_E $end
$var reg 1 7 RegWrite_E $end
$var reg 32 5" SignIm_E [31:0] $end
$var reg 32 6" regA_E [31:0] $end
$var reg 32 7" regB_E [31:0] $end
$var reg 5 8" shamt_E [4:0] $end
$upscope $end
$scope module IE_IM $end
$var wire 32 9" ALUout_E [31:0] $end
$var wire 1 J MemRead_E $end
$var wire 1 G MemToReg_E $end
$var wire 1 C MemWrite_E $end
$var wire 1 7 RegWrite_E $end
$var wire 1 ! clk $end
$var wire 5 :" WriteReg_E [4:0] $end
$var wire 32 ;" WriteData_E [31:0] $end
$var reg 32 <" ALUout_M [31:0] $end
$var reg 1 I MemRead_M $end
$var reg 1 F MemToReg_M $end
$var reg 1 B MemWrite_M $end
$var reg 1 6 RegWrite_M $end
$var reg 32 =" WriteData_M [31:0] $end
$var reg 5 >" WriteReg_M [4:0] $end
$upscope $end
$scope module IF_ID $end
$var wire 32 ?" NPC_F [31:0] $end
$var wire 1 1 StallD $end
$var wire 1 ! clk $end
$var wire 32 @" inst_F [31:0] $end
$var wire 1 T clr $end
$var reg 32 A" NPC_D [31:0] $end
$var reg 32 B" inst_D [31:0] $end
$upscope $end
$scope module IM $end
$var wire 32 C" inst_F [31:0] $end
$var wire 32 D" address [31:0] $end
$var parameter 32 E" size $end
$upscope $end
$scope module IM_WB $end
$var wire 32 F" ALUout_M [31:0] $end
$var wire 32 G" MemData_M [31:0] $end
$var wire 1 F MemToReg_M $end
$var wire 1 6 RegWrite_M $end
$var wire 5 H" WriteReg_M [4:0] $end
$var wire 1 ! clk $end
$var reg 32 I" ALUout_W [31:0] $end
$var reg 32 J" MemData_W [31:0] $end
$var reg 1 E MemToReg_W $end
$var reg 1 5 RegWrite_W $end
$var reg 5 K" WriteReg_W [4:0] $end
$upscope $end
$scope module M1 $end
$var wire 32 L" inA [31:0] $end
$var wire 32 M" inB [31:0] $end
$var wire 1 T select $end
$var reg 32 N" mux_out [31:0] $end
$upscope $end
$scope module M2 $end
$var wire 32 O" inB [31:0] $end
$var wire 1 R select $end
$var wire 32 P" inA [31:0] $end
$var reg 32 Q" mux_out [31:0] $end
$upscope $end
$scope module M3 $end
$var wire 32 R" inB [31:0] $end
$var wire 1 P select $end
$var wire 32 S" inA [31:0] $end
$var reg 32 T" mux_out [31:0] $end
$upscope $end
$scope module M4 $end
$var wire 32 U" in1 [31:0] $end
$var wire 32 V" in3 [31:0] $end
$var wire 2 W" sel [1:0] $end
$var wire 32 X" in2 [31:0] $end
$var reg 32 Y" out [31:0] $end
$upscope $end
$scope module M5 $end
$var wire 32 Z" in1 [31:0] $end
$var wire 32 [" in3 [31:0] $end
$var wire 2 \" sel [1:0] $end
$var wire 32 ]" in2 [31:0] $end
$var reg 32 ^" out [31:0] $end
$upscope $end
$scope module M6 $end
$var wire 32 _" inA [31:0] $end
$var wire 32 `" inB [31:0] $end
$var wire 1 ` select $end
$var reg 32 a" mux_out [31:0] $end
$upscope $end
$scope module M7 $end
$var wire 5 b" inA [4:0] $end
$var wire 5 c" inB [4:0] $end
$var wire 1 9 select $end
$var wire 5 d" mux_out [4:0] $end
$upscope $end
$scope module M8 $end
$var wire 32 e" inA [31:0] $end
$var wire 32 f" inB [31:0] $end
$var wire 1 E select $end
$var reg 32 g" mux_out [31:0] $end
$upscope $end
$scope module ProgC $end
$var wire 1 0 StallPC $end
$var wire 1 ! clk $end
$var wire 32 h" count_in [31:0] $end
$var wire 1 " rst $end
$var reg 32 i" count_out [31:0] $end
$upscope $end
$scope module R2 $end
$var wire 32 j" D_in [31:0] $end
$var reg 32 k" D_out [31:0] $end
$upscope $end
$scope module RB $end
$var wire 32 l" Data [31:0] $end
$var wire 5 m" Ra [4:0] $end
$var wire 5 n" Rb [4:0] $end
$var wire 5 o" Rd [4:0] $end
$var wire 1 ! clk $end
$var wire 1 5 write $end
$var reg 32 p" A [31:0] $end
$var reg 32 q" B [31:0] $end
$var integer 32 r" i [31:0] $end
$upscope $end
$scope module SE $end
$var wire 16 s" ImmIn [15:0] $end
$var wire 32 t" ImmOut [31:0] $end
$upscope $end
$scope module a1 $end
$var wire 1 V in1 $end
$var wire 1 T out $end
$var wire 1 & in2 $end
$upscope $end
$scope module c1 $end
$var wire 32 u" in1 [31:0] $end
$var wire 32 v" in2 [31:0] $end
$var wire 1 & equal $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11111101000 E"
b100110 t
b100010 s
b11 r
b101010 q
b0 p
b100101 o
b100111 n
b100100 m
b100000 l
$end
#0
$dumpvars
bx v"
bx u"
bx t"
bx s"
b100000 r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
b0 \"
bx ["
bx Z"
bx Y"
bx X"
b0 W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
x("
x'"
b0 &"
b0 %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
b100 b
xa
x`
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
xV
bx U
xT
bx S
0R
b0 Q
0P
b0 O
0N
bx M
bx L
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
x:
x9
x8
x7
x6
x5
bx 4
bx 3
bx 2
01
00
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
x&
bx %
bx $
bx #
1"
0!
$end
#5000
b100 ?
b100 N"
b100 h"
b100000000010000000000000000101 $
b100000000010000000000000000101 @"
b100000000010000000000000000101 C"
b100 @
b100 c
b100 ?"
b100 L"
b0 >
b0 d
b0 D"
b0 i"
1!
#10000
0!
0"
#15000
b11000 U
b11000 e
b11000 M"
b10100 4
b10100 g
b10100 k"
b1000 ?
b1000 N"
b1000 h"
0T
xP
xR
xN
x1
x0
0'"
0V
0:
1a
0K
0D
0H
18
b100000 _
b100000 x
b100000 )"
b1000 }
b0 |
b0 ,"
b1000 +"
b0 *"
b0 -"
b101 3
b101 0"
b101 j"
b101 t"
b101 s"
b1000 n"
b0 m"
b101 v
b1000 w
b100 A
b100 f
b100 A"
b100000000010000000000000000101 %
b100000000010000000000000000101 B"
b100000000010010000000000001010 $
b100000000010010000000000001010 @"
b100000000010010000000000001010 C"
b1000 @
b1000 c
b1000 ?"
b1000 L"
b100 >
b100 d
b100 D"
b100 i"
1!
#20000
1&
b0 '
b0 T"
b0 v"
b0 (
b0 Q"
b0 u"
b0 X
b0 ."
b0 S"
b0 q"
b0 Z
b0 /"
b0 P"
b0 p"
0!
#25000
b101 ]
b101 u
b101 9"
b101000 4
b101000 g
b101000 k"
b1100 ?
b1100 N"
b1100 h"
b0 /
b0 ;"
b0 ^"
b0 _"
b0 *
b0 k
b0 Y"
b101 )
b101 j
b101 a"
1a
18
b100000 _
b100000 x
b100000 )"
b1001 }
b1001 +"
b1010 3
b1010 0"
b1010 j"
b1010 t"
b1010 s"
b1001 n"
b1010 v
b1000 -
b1000 ""
b1000 :"
b1000 d"
0N
01
00
0("
b10101100000010000000000000000000 $
b10101100000010000000000000000000 @"
b10101100000010000000000000000000 C"
b1100 @
b1100 c
b1100 ?"
b1100 L"
b1000 >
b1000 d
b1000 D"
b1000 i"
b110000 U
b110000 e
b110000 M"
b1000 A
b1000 f
b1000 A"
b100000000010010000000000001010 %
b100000000010010000000000001010 B"
b101 2
b101 5"
b101 `"
b0 W
b0 7"
b0 Z"
b0 Y
b0 6"
b0 U"
b0 #
b0 h
b0 8"
b0 ;
b0 4"
b0 c"
b1000 <
b1000 #"
b1000 3"
b1000 b"
b0 =
b0 $"
b0 2"
b100000 ^
b100000 i
b100000 1"
09
1`
0J
0C
0G
17
1!
#30000
0!
#35000
b1010 ]
b1010 u
b1010 9"
b0 4
b0 g
b0 k"
0&
b101 '
b101 T"
b101 v"
b1010 )
b1010 j
b1010 a"
b10000 ?
b10000 N"
b10000 h"
1D
1a
08
b100000 _
b100000 x
b100000 )"
1P
0R
b1001 -
b1001 ""
b1001 :"
b1001 d"
b1000 }
b1000 +"
b0 3
b0 0"
b0 j"
b0 t"
b0 s"
b1000 n"
b0 v
b101011 w
b1000 ,
b1000 !"
b1000 >"
b1000 H"
b0 .
b0 y
b0 ="
b101 \
b101 z
b101 <"
b101 F"
b101 O"
b101 R"
b101 V"
b101 ["
0I
0B
0F
16
b1010 2
b1010 5"
b1010 `"
b1001 <
b1001 #"
b1001 3"
b1001 b"
b1100 U
b1100 e
b1100 M"
b1100 A
b1100 f
b1100 A"
b10101100000010000000000000000000 %
b10101100000010000000000000000000 B"
b10101100000010010000000000000100 $
b10101100000010010000000000000100 @"
b10101100000010010000000000000100 C"
b10000 @
b10000 c
b10000 ?"
b10000 L"
b1100 >
b1100 d
b1100 D"
b1100 i"
1!
#40000
0!
#45000
b0 ]
b0 u
b0 9"
b10000 4
b10000 g
b10000 k"
0&
b10100 ?
b10100 N"
b10100 h"
b0 )
b0 j
b0 a"
b1010 '
b1010 T"
b1010 v"
b101 /
b101 ;"
b101 ^"
b101 _"
b101 S
b101 X"
b101 ]"
b101 g"
b101 l"
1a
1D
b100000 _
b100000 x
b100000 )"
b1001 }
b1001 +"
b100 3
b100 0"
b100 j"
b100 t"
b100 s"
b1001 n"
b100 v
b1000 -
b1000 ""
b1000 :"
b1000 d"
1P
b1 O
b1 &"
b1 \"
b10001100000010100000000000000000 $
b10001100000010100000000000000000 @"
b10001100000010100000000000000000 C"
b10100 @
b10100 c
b10100 ?"
b10100 L"
b10000 >
b10000 d
b10000 D"
b10000 i"
b100000 U
b100000 e
b100000 M"
b10000 A
b10000 f
b10000 A"
b10101100000010010000000000000100 %
b10101100000010010000000000000100 B"
b0 2
b0 5"
b0 `"
b1000 <
b1000 #"
b1000 3"
b1000 b"
1C
07
b1001 ,
b1001 !"
b1001 >"
b1001 H"
b1010 \
b1010 z
b1010 <"
b1010 F"
b1010 O"
b1010 R"
b1010 V"
b1010 ["
b1000 +
b1000 ~
b1000 K"
b1000 o"
b101 [
b101 I"
b101 e"
0E
15
1!
#50000
0!
#55000
b1010 /
b1010 ;"
b1010 ^"
b1010 _"
b100 ]
b100 u
b100 9"
b0 4
b0 g
b0 k"
b1010 S
b1010 X"
b1010 ]"
b1010 g"
b1010 l"
1&
b0 '
b0 T"
b0 v"
b100 )
b100 j
b100 a"
b11000 ?
b11000 N"
b11000 h"
1K
1H
18
1a
0D
b100000 _
b100000 x
b100000 )"
0P
b1001 -
b1001 ""
b1001 :"
b1001 d"
b1010 }
b1010 +"
b0 3
b0 0"
b0 j"
b0 t"
b0 s"
b1010 n"
b0 v
b100011 w
b1001 +
b1001 ~
b1001 K"
b1001 o"
b1010 [
b1010 I"
b1010 e"
b1000 ,
b1000 !"
b1000 >"
b1000 H"
b101 .
b101 y
b101 ="
b0 \
b0 z
b0 <"
b0 F"
b0 O"
b0 R"
b0 V"
b0 ["
1B
06
b100 2
b100 5"
b100 `"
b1001 <
b1001 #"
b1001 3"
b1001 b"
b10100 U
b10100 e
b10100 M"
b10100 A
b10100 f
b10100 A"
b10001100000010100000000000000000 %
b10001100000010100000000000000000 B"
b10001100000010110000000000000100 $
b10001100000010110000000000000100 @"
b10001100000010110000000000000100 C"
b11000 @
b11000 c
b11000 ?"
b11000 L"
b10100 >
b10100 d
b10100 D"
b10100 i"
1!
#60000
0!
#65000
b0 ]
b0 u
b0 9"
b10000 4
b10000 g
b10000 k"
b11100 ?
b11100 N"
b11100 h"
b0 )
b0 j
b0 a"
b0 /
b0 ;"
b0 ^"
b0 _"
b0 S
b0 X"
b0 ]"
b0 g"
b0 l"
1a
1K
1H
18
b100000 _
b100000 x
b100000 )"
b1011 }
b1011 +"
b100 3
b100 0"
b100 j"
b100 t"
b100 s"
b1011 n"
b100 v
b1010 -
b1010 ""
b1010 :"
b1010 d"
0N
01
00
0("
b0 O
b0 &"
b0 \"
b0 $
b0 @"
b0 C"
b11100 @
b11100 c
b11100 ?"
b11100 L"
b11000 >
b11000 d
b11000 D"
b11000 i"
b101000 U
b101000 e
b101000 M"
b11000 A
b11000 f
b11000 A"
b10001100000010110000000000000100 %
b10001100000010110000000000000100 B"
b0 2
b0 5"
b0 `"
b1010 <
b1010 #"
b1010 3"
b1010 b"
1J
0C
1G
17
b1001 ,
b1001 !"
b1001 >"
b1001 H"
b1010 .
b1010 y
b1010 ="
b100 \
b100 z
b100 <"
b100 F"
b100 O"
b100 R"
b100 V"
b100 ["
b1000 +
b1000 ~
b1000 K"
b1000 o"
b0 [
b0 I"
b0 e"
05
1!
#70000
0!
#75000
b100 ]
b100 u
b100 9"
b0 4
b0 g
b0 k"
b100 S
b100 X"
b100 ]"
b100 g"
b100 l"
b100 )
b100 j
b100 a"
b100000 ?
b100000 N"
b100000 h"
1:
0a
0K
0H
18
b0 _
b0 x
b0 )"
b1011 -
b1011 ""
b1011 :"
b1011 d"
b0 }
b0 +"
b0 3
b0 0"
b0 j"
b0 t"
b0 s"
b0 n"
b0 v
b0 w
b1001 +
b1001 ~
b1001 K"
b1001 o"
b100 [
b100 I"
b100 e"
b1010 ,
b1010 !"
b1010 >"
b1010 H"
b0 .
b0 y
b0 ="
b0 \
b0 z
b0 <"
b0 F"
b0 O"
b0 R"
b0 V"
b0 ["
1I
0B
1F
16
b100 2
b100 5"
b100 `"
b1011 <
b1011 #"
b1011 3"
b1011 b"
b11100 U
b11100 e
b11100 M"
b11100 A
b11100 f
b11100 A"
b0 %
b0 B"
b100000 @
b100000 c
b100000 ?"
b100000 L"
b11100 >
b11100 d
b11100 D"
b11100 i"
1!
#80000
0!
#85000
b100100 ?
b100100 N"
b100100 h"
b0 )
b0 j
b0 a"
bx S
bx X"
bx ]"
bx g"
bx l"
b0 ]
b0 u
b0 9"
b0 -
b0 ""
b0 :"
b0 d"
b1010010110111000000100000 $
b1010010110111000000100000 @"
b1010010110111000000100000 C"
b100100 @
b100100 c
b100100 ?"
b100100 L"
b100000 >
b100000 d
b100000 D"
b100000 i"
b100000 U
b100000 e
b100000 M"
b100000 A
b100000 f
b100000 A"
b0 2
b0 5"
b0 `"
b0 <
b0 #"
b0 3"
b0 b"
b0 ^
b0 i
b0 1"
19
0`
0J
0G
b1011 ,
b1011 !"
b1011 >"
b1011 H"
b100 \
b100 z
b100 <"
b100 F"
b100 O"
b100 R"
b100 V"
b100 ["
b101 M
b101 {
b101 G"
b1010 +
b1010 ~
b1010 K"
b1010 o"
b0 [
b0 I"
b0 e"
1E
15
1!
#90000
0!
#95000
b11100000010000000 4
b11100000010000000 g
b11100000010000000 k"
b101 S
b101 X"
b101 ]"
b101 g"
b101 l"
b101000 ?
b101000 N"
b101000 h"
1:
18
b100000 _
b100000 x
b100000 )"
b1011 }
b1010 |
b1110 ,"
b1011 +"
b1010 *"
b111000000100000 3
b111000000100000 0"
b111000000100000 j"
b111000000100000 t"
b111000000100000 s"
b1011 n"
b1010 m"
b100000 v
b1011 +
b1011 ~
b1011 K"
b1011 o"
b100 [
b100 I"
b100 e"
b101 L
b101 J"
b101 f"
b1010 M
b1010 {
b1010 G"
b0 ,
b0 !"
b0 >"
b0 H"
b0 \
b0 z
b0 <"
b0 F"
b0 O"
b0 R"
b0 V"
b0 ["
0I
0F
b11100000010100100 U
b11100000010100100 e
b11100000010100100 M"
b100100 A
b100100 f
b100100 A"
b1010010110111000000100000 %
b1010010110111000000100000 B"
b10101100000011100000000000001000 $
b10101100000011100000000000001000 @"
b10101100000011100000000000001000 C"
b101000 @
b101000 c
b101000 ?"
b101000 L"
b100100 >
b100100 d
b100100 D"
b100100 i"
1!
#100000
x&
bx (
bx Q"
bx u"
bx Z
bx /"
bx P"
bx p"
0!
#105000
bx ]
bx u
bx 9"
b100000 4
b100000 g
b100000 k"
b101100 ?
b101100 N"
b101100 h"
bx *
bx k
bx Y"
b0 S
b0 X"
b0 ]"
b0 g"
b0 l"
1a
1D
0:
08
b100000 _
b100000 x
b100000 )"
b1110 }
b0 |
b0 ,"
b1110 +"
b0 *"
b1000 3
b1000 0"
b1000 j"
b1000 t"
b1000 s"
b1110 n"
b0 m"
b1000 v
b101011 w
b1110 -
b1110 ""
b1110 :"
b1110 d"
b1000010010101000000100010 $
b1000010010101000000100010 @"
b1000010010101000000100010 C"
b101100 @
b101100 c
b101100 ?"
b101100 L"
b101000 >
b101000 d
b101000 D"
b101000 i"
b1001000 U
b1001000 e
b1001000 M"
b101000 A
b101000 f
b101000 A"
b10101100000011100000000000001000 %
b10101100000011100000000000001000 B"
b111000000100000 2
b111000000100000 5"
b111000000100000 `"
bx Y
bx 6"
bx U"
b1110 ;
b1110 4"
b1110 c"
b1011 <
b1011 #"
b1011 3"
b1011 b"
b1010 =
b1010 $"
b1010 2"
b100000 ^
b100000 i
b100000 1"
b0 +
b0 ~
b0 K"
b0 o"
b0 [
b0 I"
b0 e"
b1010 L
b1010 J"
b1010 f"
0E
1!
#110000
1&
b0 (
b0 Q"
b0 u"
b0 Z
b0 /"
b0 P"
b0 p"
0!
#115000
b1000 ]
b1000 u
b1000 9"
b10100000010001000 4
b10100000010001000 g
b10100000010001000 k"
bx /
bx ;"
bx ^"
bx _"
b0 *
b0 k
b0 Y"
b1000 )
b1000 j
b1000 a"
b110000 ?
b110000 N"
b110000 h"
1:
18
0a
0D
b100010 _
b100010 x
b100010 )"
b10 O
b10 &"
b10 \"
b1001 }
b1000 |
b1010 ,"
b1001 +"
b1000 *"
b101000000100010 3
b101000000100010 0"
b101000000100010 j"
b101000000100010 t"
b101000000100010 s"
b1001 n"
b1000 m"
b100010 v
b0 w
b1110 ,
b1110 !"
b1110 >"
b1110 H"
bx \
bx z
bx <"
bx F"
bx O"
bx R"
bx V"
bx ["
b1000 2
b1000 5"
b1000 `"
b0 Y
b0 6"
b0 U"
b0 ;
b0 4"
b0 c"
b1110 <
b1110 #"
b1110 3"
b1110 b"
b0 =
b0 $"
b0 2"
09
1`
1C
07
b10100000010110100 U
b10100000010110100 e
b10100000010110100 M"
b101100 A
b101100 f
b101100 A"
b1000010010101000000100010 %
b1000010010101000000100010 B"
b10001000000000000000000000010 $
b10001000000000000000000000010 @"
b10001000000000000000000000010 C"
b110000 @
b110000 c
b110000 ?"
b110000 L"
b101100 >
b101100 d
b101100 D"
b101100 i"
1!
#120000
b1010 '
b1010 T"
b1010 v"
0&
b101 (
b101 Q"
b101 u"
b1010 X
b1010 ."
b1010 S"
b1010 q"
b101 Z
b101 /"
b101 P"
b101 p"
0!
#125000
b1000 4
b1000 g
b1000 k"
b110100 ?
b110100 N"
b110100 h"
b1010 )
b1010 j
b1010 a"
b101 *
b101 k
b101 Y"
b1010 /
b1010 ;"
b1010 ^"
b1010 _"
bx S
bx X"
bx ]"
bx g"
bx l"
1V
0:
08
bz _
bz x
bz )"
b0 }
b0 ,"
b0 +"
b10 3
b10 0"
b10 j"
b10 t"
b10 s"
b0 n"
b10 v
b100 w
b11111111111111111111111111111011 ]
b11111111111111111111111111111011 u
b11111111111111111111111111111011 9"
b1010 -
b1010 ""
b1010 :"
b1010 d"
b0 O
b0 &"
b0 \"
b1000000000000000000000001000 $
b1000000000000000000000001000 @"
b1000000000000000000000001000 C"
b110100 @
b110100 c
b110100 ?"
b110100 L"
b110000 >
b110000 d
b110000 D"
b110000 i"
b111000 U
b111000 e
b111000 M"
b110000 A
b110000 f
b110000 A"
b10001000000000000000000000010 %
b10001000000000000000000000010 B"
b101000000100010 2
b101000000100010 5"
b101000000100010 `"
b1010 W
b1010 7"
b1010 Z"
b101 Y
b101 6"
b101 U"
b1010 ;
b1010 4"
b1010 c"
b1001 <
b1001 #"
b1001 3"
b1001 b"
b1000 =
b1000 $"
b1000 2"
b100010 ^
b100010 i
b100010 1"
19
0`
0C
17
bx .
bx y
bx ="
b1000 \
b1000 z
b1000 <"
b1000 F"
b1000 O"
b1000 R"
b1000 V"
b1000 ["
1B
06
b1110 +
b1110 ~
b1110 K"
b1110 o"
bx [
bx I"
bx e"
1!
#130000
b0 '
b0 T"
b0 v"
b0 X
b0 ."
b0 S"
b0 q"
0!
#135000
b0 )
b0 j
b0 a"
b100000 4
b100000 g
b100000 k"
b1000 S
b1000 X"
b1000 ]"
b1000 g"
b1000 l"
b0 /
b0 ;"
b0 ^"
b0 _"
b111000 ?
b111000 N"
b111000 h"
0V
b111111 _
b111111 x
b111111 )"
bz ]
bz u
bz 9"
b0 -
b0 ""
b0 :"
b0 d"
b0 |
b0 *"
b1000 3
b1000 0"
b1000 j"
b1000 t"
b1000 s"
b0 m"
b1000 v
b10 w
b1000 [
b1000 I"
b1000 e"
05
b1010 ,
b1010 !"
b1010 >"
b1010 H"
b1010 .
b1010 y
b1010 ="
b11111111111111111111111111111011 \
b11111111111111111111111111111011 z
b11111111111111111111111111111011 <"
b11111111111111111111111111111011 F"
b11111111111111111111111111111011 O"
b11111111111111111111111111111011 R"
b11111111111111111111111111111011 V"
b11111111111111111111111111111011 ["
0B
16
b10 2
b10 5"
b10 `"
b0 W
b0 7"
b0 Z"
b0 ;
b0 4"
b0 c"
b0 <
b0 #"
b0 3"
b0 b"
bz ^
bz i
bz 1"
09
07
b1010100 U
b1010100 e
b1010100 M"
b110100 A
b110100 f
b110100 A"
b1000000000000000000000001000 %
b1000000000000000000000001000 B"
b1000000000000000000000001010 $
b1000000000000000000000001010 @"
b1000000000000000000000001010 C"
b111000 @
b111000 c
b111000 ?"
b111000 L"
b110100 >
b110100 d
b110100 D"
b110100 i"
1!
#140000
1&
b0 (
b0 Q"
b0 u"
b0 Z
b0 /"
b0 P"
b0 p"
0!
#145000
b101000 4
b101000 g
b101000 k"
b111100 ?
b111100 N"
b111100 h"
b0 *
b0 k
b0 Y"
b11111111111111111111111111111011 S
b11111111111111111111111111111011 X"
b11111111111111111111111111111011 ]"
b11111111111111111111111111111011 g"
b11111111111111111111111111111011 l"
b1010 3
b1010 0"
b1010 j"
b1010 t"
b1010 s"
b1010 v
bx $
bx @"
bx C"
b111100 @
b111100 c
b111100 ?"
b111100 L"
b111000 >
b111000 d
b111000 D"
b111000 i"
b1100000 U
b1100000 e
b1100000 M"
b111000 A
b111000 f
b111000 A"
b1000000000000000000000001010 %
b1000000000000000000000001010 B"
b1000 2
b1000 5"
b1000 `"
b0 Y
b0 6"
b0 U"
b0 =
b0 $"
b0 2"
b111111 ^
b111111 i
b111111 1"
b0 ,
b0 !"
b0 >"
b0 H"
b0 .
b0 y
b0 ="
bz \
bz z
bz <"
bz F"
bz O"
bz R"
bz V"
bz ["
06
b1010 +
b1010 ~
b1010 K"
b1010 o"
b11111111111111111111111111111011 [
b11111111111111111111111111111011 I"
b11111111111111111111111111111011 e"
15
1!
#150000
0!
#155000
bx00 4
bx00 g
bx00 k"
bz S
bz X"
bz ]"
bz g"
bz l"
b1000000 ?
b1000000 N"
b1000000 h"
bx }
bx |
bx ,"
bx +"
bx *"
bx -"
bx 3
bx 0"
bx j"
bx t"
bx s"
bx n"
bx m"
bx v
bx w
b0 +
b0 ~
b0 K"
b0 o"
bz [
bz I"
bz e"
05
b1010 2
b1010 5"
b1010 `"
bx U
bx e
bx M"
b111100 A
b111100 f
b111100 A"
bx %
bx B"
b1000000 @
b1000000 c
b1000000 ?"
b1000000 L"
b111100 >
b111100 d
b111100 D"
b111100 i"
1!
#160000
bx '
bx T"
bx v"
x&
bx (
bx Q"
bx u"
bx X
bx ."
bx S"
bx q"
bx Z
bx /"
bx P"
bx p"
0!
#165000
bx )
bx j
bx a"
b1000100 ?
b1000100 N"
b1000100 h"
bx /
bx ;"
bx ^"
bx _"
bx *
bx k
bx Y"
bx -
bx ""
bx :"
bx d"
b1000100 @
b1000100 c
b1000100 ?"
b1000100 L"
b1000000 >
b1000000 d
b1000000 D"
b1000000 i"
b1000000 A
b1000000 f
b1000000 A"
bx 2
bx 5"
bx `"
bx W
bx 7"
bx Z"
bx Y
bx 6"
bx U"
bx #
bx h
bx 8"
bx ;
bx 4"
bx c"
bx <
bx #"
bx 3"
bx b"
bx =
bx $"
bx 2"
1!
#170000
0!
#175000
b1001000 ?
b1001000 N"
b1001000 h"
bx ,
bx !"
bx >"
bx H"
bx .
bx y
bx ="
b1000100 A
b1000100 f
b1000100 A"
b1001000 @
b1001000 c
b1001000 ?"
b1001000 L"
b1000100 >
b1000100 d
b1000100 D"
b1000100 i"
1!
#180000
0!
#185000
b1001100 ?
b1001100 N"
b1001100 h"
b1001100 @
b1001100 c
b1001100 ?"
b1001100 L"
b1001000 >
b1001000 d
b1001000 D"
b1001000 i"
b1001000 A
b1001000 f
b1001000 A"
bx +
bx ~
bx K"
bx o"
1!
#190000
0!
#195000
b1010000 ?
b1010000 N"
b1010000 h"
b1001100 A
b1001100 f
b1001100 A"
b1010000 @
b1010000 c
b1010000 ?"
b1010000 L"
b1001100 >
b1001100 d
b1001100 D"
b1001100 i"
1!
#200000
0!
#205000
b1010100 ?
b1010100 N"
b1010100 h"
b1010100 @
b1010100 c
b1010100 ?"
b1010100 L"
b1010000 >
b1010000 d
b1010000 D"
b1010000 i"
b1010000 A
b1010000 f
b1010000 A"
1!
#210000
0!
#215000
b1011000 ?
b1011000 N"
b1011000 h"
b1010100 A
b1010100 f
b1010100 A"
b1011000 @
b1011000 c
b1011000 ?"
b1011000 L"
b1010100 >
b1010100 d
b1010100 D"
b1010100 i"
1!
#220000
0!
#225000
b1011100 ?
b1011100 N"
b1011100 h"
b1011100 @
b1011100 c
b1011100 ?"
b1011100 L"
b1011000 >
b1011000 d
b1011000 D"
b1011000 i"
b1011000 A
b1011000 f
b1011000 A"
1!
#230000
0!
#235000
b1100000 ?
b1100000 N"
b1100000 h"
b1011100 A
b1011100 f
b1011100 A"
b1100000 @
b1100000 c
b1100000 ?"
b1100000 L"
b1011100 >
b1011100 d
b1011100 D"
b1011100 i"
1!
#240000
0!
#245000
b1100100 ?
b1100100 N"
b1100100 h"
b1100100 @
b1100100 c
b1100100 ?"
b1100100 L"
b1100000 >
b1100000 d
b1100000 D"
b1100000 i"
b1100000 A
b1100000 f
b1100000 A"
1!
#250000
0!
#255000
b1101000 ?
b1101000 N"
b1101000 h"
b1100100 A
b1100100 f
b1100100 A"
b1101000 @
b1101000 c
b1101000 ?"
b1101000 L"
b1100100 >
b1100100 d
b1100100 D"
b1100100 i"
1!
#260000
0!
#265000
b1101100 ?
b1101100 N"
b1101100 h"
b1101100 @
b1101100 c
b1101100 ?"
b1101100 L"
b1101000 >
b1101000 d
b1101000 D"
b1101000 i"
b1101000 A
b1101000 f
b1101000 A"
1!
#270000
0!
#275000
b1110000 ?
b1110000 N"
b1110000 h"
b1101100 A
b1101100 f
b1101100 A"
b1110000 @
b1110000 c
b1110000 ?"
b1110000 L"
b1101100 >
b1101100 d
b1101100 D"
b1101100 i"
1!
#280000
0!
#285000
b1110100 ?
b1110100 N"
b1110100 h"
b1110100 @
b1110100 c
b1110100 ?"
b1110100 L"
b1110000 >
b1110000 d
b1110000 D"
b1110000 i"
b1110000 A
b1110000 f
b1110000 A"
1!
#290000
0!
#295000
b1111000 ?
b1111000 N"
b1111000 h"
b1110100 A
b1110100 f
b1110100 A"
b1111000 @
b1111000 c
b1111000 ?"
b1111000 L"
b1110100 >
b1110100 d
b1110100 D"
b1110100 i"
1!
#300000
0!
#305000
b1111100 ?
b1111100 N"
b1111100 h"
b1111100 @
b1111100 c
b1111100 ?"
b1111100 L"
b1111000 >
b1111000 d
b1111000 D"
b1111000 i"
b1111000 A
b1111000 f
b1111000 A"
1!
#310000
0!
#315000
b10000000 ?
b10000000 N"
b10000000 h"
b1111100 A
b1111100 f
b1111100 A"
b10000000 @
b10000000 c
b10000000 ?"
b10000000 L"
b1111100 >
b1111100 d
b1111100 D"
b1111100 i"
1!
#320000
0!
#325000
b10000100 ?
b10000100 N"
b10000100 h"
b10000100 @
b10000100 c
b10000100 ?"
b10000100 L"
b10000000 >
b10000000 d
b10000000 D"
b10000000 i"
b10000000 A
b10000000 f
b10000000 A"
1!
#330000
0!
#335000
b10001000 ?
b10001000 N"
b10001000 h"
b10000100 A
b10000100 f
b10000100 A"
b10001000 @
b10001000 c
b10001000 ?"
b10001000 L"
b10000100 >
b10000100 d
b10000100 D"
b10000100 i"
1!
#340000
0!
#345000
b10001100 ?
b10001100 N"
b10001100 h"
b10001100 @
b10001100 c
b10001100 ?"
b10001100 L"
b10001000 >
b10001000 d
b10001000 D"
b10001000 i"
b10001000 A
b10001000 f
b10001000 A"
1!
#350000
0!
#355000
b10010000 ?
b10010000 N"
b10010000 h"
b10001100 A
b10001100 f
b10001100 A"
b10010000 @
b10010000 c
b10010000 ?"
b10010000 L"
b10001100 >
b10001100 d
b10001100 D"
b10001100 i"
1!
#360000
0!
#365000
b10010100 ?
b10010100 N"
b10010100 h"
b10010100 @
b10010100 c
b10010100 ?"
b10010100 L"
b10010000 >
b10010000 d
b10010000 D"
b10010000 i"
b10010000 A
b10010000 f
b10010000 A"
1!
#370000
0!
#375000
b10011000 ?
b10011000 N"
b10011000 h"
b10010100 A
b10010100 f
b10010100 A"
b10011000 @
b10011000 c
b10011000 ?"
b10011000 L"
b10010100 >
b10010100 d
b10010100 D"
b10010100 i"
1!
#380000
0!
#385000
b10011100 ?
b10011100 N"
b10011100 h"
b10011100 @
b10011100 c
b10011100 ?"
b10011100 L"
b10011000 >
b10011000 d
b10011000 D"
b10011000 i"
b10011000 A
b10011000 f
b10011000 A"
1!
#390000
0!
#395000
b10100000 ?
b10100000 N"
b10100000 h"
b10011100 A
b10011100 f
b10011100 A"
b10100000 @
b10100000 c
b10100000 ?"
b10100000 L"
b10011100 >
b10011100 d
b10011100 D"
b10011100 i"
1!
#400000
0!
#405000
b10100100 ?
b10100100 N"
b10100100 h"
b10100100 @
b10100100 c
b10100100 ?"
b10100100 L"
b10100000 >
b10100000 d
b10100000 D"
b10100000 i"
b10100000 A
b10100000 f
b10100000 A"
1!
#410000
0!
#415000
b10101000 ?
b10101000 N"
b10101000 h"
b10100100 A
b10100100 f
b10100100 A"
b10101000 @
b10101000 c
b10101000 ?"
b10101000 L"
b10100100 >
b10100100 d
b10100100 D"
b10100100 i"
1!
#420000
0!
#425000
b10101100 ?
b10101100 N"
b10101100 h"
b10101100 @
b10101100 c
b10101100 ?"
b10101100 L"
b10101000 >
b10101000 d
b10101000 D"
b10101000 i"
b10101000 A
b10101000 f
b10101000 A"
1!
#430000
0!
#435000
b10110000 ?
b10110000 N"
b10110000 h"
b10101100 A
b10101100 f
b10101100 A"
b10110000 @
b10110000 c
b10110000 ?"
b10110000 L"
b10101100 >
b10101100 d
b10101100 D"
b10101100 i"
1!
#440000
0!
#445000
b10110100 ?
b10110100 N"
b10110100 h"
b10110100 @
b10110100 c
b10110100 ?"
b10110100 L"
b10110000 >
b10110000 d
b10110000 D"
b10110000 i"
b10110000 A
b10110000 f
b10110000 A"
1!
#450000
0!
#455000
b10111000 ?
b10111000 N"
b10111000 h"
b10110100 A
b10110100 f
b10110100 A"
b10111000 @
b10111000 c
b10111000 ?"
b10111000 L"
b10110100 >
b10110100 d
b10110100 D"
b10110100 i"
1!
#460000
0!
#465000
b10111100 ?
b10111100 N"
b10111100 h"
b10111100 @
b10111100 c
b10111100 ?"
b10111100 L"
b10111000 >
b10111000 d
b10111000 D"
b10111000 i"
b10111000 A
b10111000 f
b10111000 A"
1!
#470000
0!
#475000
b11000000 ?
b11000000 N"
b11000000 h"
b10111100 A
b10111100 f
b10111100 A"
b11000000 @
b11000000 c
b11000000 ?"
b11000000 L"
b10111100 >
b10111100 d
b10111100 D"
b10111100 i"
1!
#480000
0!
#485000
b11000100 ?
b11000100 N"
b11000100 h"
b11000100 @
b11000100 c
b11000100 ?"
b11000100 L"
b11000000 >
b11000000 d
b11000000 D"
b11000000 i"
b11000000 A
b11000000 f
b11000000 A"
1!
#490000
0!
#495000
b11001000 ?
b11001000 N"
b11001000 h"
b11000100 A
b11000100 f
b11000100 A"
b11001000 @
b11001000 c
b11001000 ?"
b11001000 L"
b11000100 >
b11000100 d
b11000100 D"
b11000100 i"
1!
#500000
0!
#505000
b11001100 ?
b11001100 N"
b11001100 h"
b11001100 @
b11001100 c
b11001100 ?"
b11001100 L"
b11001000 >
b11001000 d
b11001000 D"
b11001000 i"
b11001000 A
b11001000 f
b11001000 A"
1!
#510000
0!
