
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33+79 (git sha1 b52f6cb19, clang 16.0.0 -fPIC -Os)


-- Executing script file `radiona_ulx3s_custom.ys' --

1. Executing Verilog-2005 frontend: /mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v
Parsing Verilog input from `/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v' to AST representation.
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v
Parsing Verilog input from `/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v' to AST representation.
Storing AST representation for module `$abstract\radiona_ulx3s_custom'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\radiona_ulx3s_custom'.
Generating RTLIL representation for module `\radiona_ulx3s_custom'.

4.4.1. Analyzing design hierarchy..
Top module:  \radiona_ulx3s_custom

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.3. Analyzing design hierarchy..
Top module:  \radiona_ulx3s_custom
Used module:     \VexRiscv

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

4.4.6. Analyzing design hierarchy..
Top module:  \radiona_ulx3s_custom
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache

4.4.7. Analyzing design hierarchy..
Top module:  \radiona_ulx3s_custom
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Removing unused module `$abstract\radiona_ulx3s_custom'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\VexRiscv'.
Removed 4 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:0$2504'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:0$2503'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:0$2502'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6687$1616'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6669$1606'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6651$1596'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6633$1586'.
Found and cleaned up 15 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4840$1222'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4832$1221'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4816$1206'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4808$1205'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4792$1190'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4784$1189'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4768$1174'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4760$1173'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3488$909'.
Found and cleaned up 2 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Found and cleaned up 6 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Cleaned up 39 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$224 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$176 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$118 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7365$3887 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7325$3862 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7304$3851 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7295$3850 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7288$3849 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7281$3848 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7269$3839 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7257$3830 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6994$3797 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6984$3794 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6973$3787 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6949$3761 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6933$3757 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6919$3753 in module DataCache.
Marked 12 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6881$3750 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6869$3738 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6848$3735 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6832$3722 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6812$3717 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6799$3709 in module DataCache.
Marked 11 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6759$3703 in module DataCache.
Marked 6 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6740$3699 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6721$3685 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6692$3663 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6681$3660 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6667$3657 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6657$3656 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6647$3655 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6637$3654 in module DataCache.
Marked 11 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6606$3651 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6599$3650 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6592$3647 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6582$3644 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6572$3643 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6562$3642 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6549$3641 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6542$3640 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6535$3639 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6528$3638 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6521$3637 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6503$3630 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6496$3629 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6463$3587 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5289$3479 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5282$3478 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5266$3448 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5259$3447 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5252$3446 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5245$3445 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5238$3444 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5231$3443 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5224$3442 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5217$3441 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5210$3440 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5203$3439 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5196$3438 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5188$3437 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5181$3436 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5174$3435 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5166$3434 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5157$3433 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5148$3432 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5139$3431 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5130$3430 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5123$3429 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5116$3428 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5109$3427 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5101$3426 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5063$3398 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4912$3254 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4900$3252 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4885$3251 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4850$3223 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4841$3220 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4832$3219 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4808$3214 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4794$3213 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4776$3205 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4764$3197 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4757$3194 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4735$3187 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4725$3186 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4716$3185 in module VexRiscv.
Marked 37 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4611$3184 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4592$3168 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4581$3167 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4574$3166 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4567$3165 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4555$3161 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4526$3139 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4519$3138 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4509$3137 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4499$3136 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4485$3130 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4429$3122 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4394$3120 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4376$3119 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4359$3116 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4305$3089 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4277$3088 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4197$3080 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4180$3079 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4115$3076 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4101$3075 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4087$3071 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4080$3070 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4073$3069 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4066$3067 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4002$3039 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3943$3031 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3915$3026 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3896$3025 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3886$3024 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3876$3021 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3868$3018 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3851$3013 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3832$3007 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3816$3005 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3790$3001 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3760$2977 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3750$2976 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3743$2973 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3733$2972 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3633$2951 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3580$2908 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3563$2907 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3422$2884 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3398$2872 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3385$2867 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3370$2863 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3359$2859 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3349$2858 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3340$2852 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3332$2850 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3319$2844 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3305$2842 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3295$2837 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3283$2834 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3268$2827 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3261$2826 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3254$2825 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3247$2824 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3231$2823 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3221$2822 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3214$2821 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3207$2820 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3198$2819 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3191$2818 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3181$2817 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3174$2816 in module VexRiscv.
Marked 7 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3150$2815 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3130$2814 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3123$2813 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3113$2812 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3105$2811 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3098$2810 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3090$2809 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3080$2808 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3062$2807 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3053$2806 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3043$2805 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3033$2804 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3016$2803 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3006$2802 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2995$2801 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2982$2800 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2968$2799 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2956$2798 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2949$2797 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2941$2796 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2934$2795 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2927$2794 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2920$2793 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2882$2792 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2874$2781 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2866$2779 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2828$2778 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2797$2777 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2767$2776 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2754$2775 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1980$2745 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1971$2744 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1962$2743 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1845$2736 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6989$1750 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6975$1742 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6961$1734 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6947$1726 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6933$1718 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6919$1710 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6905$1702 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6891$1694 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6877$1686 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6863$1678 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6849$1670 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6835$1662 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6821$1654 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6807$1646 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6793$1638 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6779$1630 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6699$1618 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6682$1608 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6664$1598 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6646$1588 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6628$1578 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6608$1568 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6587$1558 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6566$1548 in module radiona_ulx3s_custom.
Marked 4 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520 in module radiona_ulx3s_custom.
Marked 74 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4967$1273 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4950$1266 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4933$1259 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4916$1252 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4899$1245 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4882$1238 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4848$1236 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4735$1171 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4718$1170 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4701$1169 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4684$1168 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4667$1167 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4650$1166 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4633$1165 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4599$1163 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4582$1162 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4565$1161 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4548$1160 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4531$1159 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4514$1158 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4497$1157 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4480$1156 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4446$1154 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4432$1153 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4418$1152 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4404$1151 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4390$1150 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4376$1149 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4362$1148 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911 in module radiona_ulx3s_custom.
Marked 3 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742 in module radiona_ulx3s_custom.
Marked 5 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3013$546 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533 in module radiona_ulx3s_custom.
Marked 5 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2850$516 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503 in module radiona_ulx3s_custom.
Marked 5 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2687$486 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473 in module radiona_ulx3s_custom.
Marked 5 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2524$456 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439 in module radiona_ulx3s_custom.
Marked 3 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2379$426 in module radiona_ulx3s_custom.
Marked 2 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2232$412 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2152$386 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2122$375 in module radiona_ulx3s_custom.
Marked 5 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321 in module radiona_ulx3s_custom.
Marked 1 switch rules as full_case in process $proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318 in module radiona_ulx3s_custom.
Removed a total of 0 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 109 redundant assignments.
Promoted 1522 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
  Set init value: \Q = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1663$2497'.
  Set init value: \main_xover_txempty_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1662$2496'.
  Set init value: \main_xover_tx_trigger_d = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1659$2495'.
  Set init value: \main_xover_tx_pending = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1658$2494'.
  Set init value: \main_xover_tx_clear = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1653$2493'.
  Set init value: \main_xover_status_status = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1652$2492'.
  Set init value: \main_xover_status_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1641$2489'.
  Set init value: \main_xover_rxtx_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1639$2488'.
  Set init value: \main_xover_rxtx_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1635$2487'.
  Set init value: \main_xover_rxfull_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1632$2486'.
  Set init value: \main_xover_rxempty_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1631$2485'.
  Set init value: \main_xover_rx_trigger_d = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1628$2484'.
  Set init value: \main_xover_rx_pending = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1624$2483'.
  Set init value: \main_xover_rx_fifo_wrport_adr = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1606$2481'.
  Set init value: \main_xover_rx_fifo_readable = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1601$2480'.
  Set init value: \main_xover_rx_fifo_produce = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1599$2479'.
  Set init value: \main_xover_rx_fifo_level0 = 5'00000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1591$2478'.
  Set init value: \main_xover_rx_fifo_consume = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1590$2477'.
  Set init value: \main_xover_rx_clear = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1586$2476'.
  Set init value: \main_xover_pipe_valid_source_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1584$2475'.
  Set init value: \main_xover_pipe_valid_source_payload_data = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1583$2474'.
  Set init value: \main_xover_pipe_valid_source_last = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1582$2473'.
  Set init value: \main_xover_pipe_valid_source_first = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1575$2472'.
  Set init value: \main_xover_pending_status = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1574$2471'.
  Set init value: \main_xover_pending_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1573$2470'.
  Set init value: \main_xover_pending_r = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1571$2469'.
  Set init value: \main_xover_enable_storage = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1570$2468'.
  Set init value: \main_xover_enable_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1569$2467'.
  Set init value: \main_write_from_slave = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1568$2466'.
  Set init value: \main_word_inc = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1567$2465'.
  Set init value: \main_word_clr = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1566$2464'.
  Set init value: \main_wishbone_bridge_wdata_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1540$2461'.
  Set init value: \main_wishbone_bridge_wdata_converter_converter_source_payload_data = 18'000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1535$2460'.
  Set init value: \main_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1532$2459'.
  Set init value: \main_wishbone_bridge_wdata_converter_converter_mux = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1517$2458'.
  Set init value: \main_wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1509$2457'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1506$2456'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1505$2455'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1504$2454'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1503$2453'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1496$2452'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_demux = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1495$2451'.
  Set init value: \main_wishbone_bridge_is_ongoing = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1493$2450'.
  Set init value: \main_wishbone_bridge_count_litedramnativeportconverter_next_value_ce = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1492$2449'.
  Set init value: \main_wishbone_bridge_count_litedramnativeportconverter_next_value = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1491$2448'.
  Set init value: \main_wishbone_bridge_count = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1490$2447'.
  Set init value: \main_wishbone_bridge_cmd_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1489$2446'.
  Set init value: \main_wishbone_bridge_cmd_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1485$2445'.
  Set init value: \main_wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1484$2444'.
  Set init value: \main_wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1483$2443'.
  Set init value: \main_wishbone_bridge_aborted = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1477$2441'.
  Set init value: \main_wb_sdram_dat_r = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1472$2440'.
  Set init value: \main_wb_sdram_ack = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1469$2438'.
  Set init value: \main_value_status = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1468$2437'.
  Set init value: \main_value_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1467$2436'.
  Set init value: \main_value = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1466$2435'.
  Set init value: \main_update_value_storage = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1465$2434'.
  Set init value: \main_update_value_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1452$2433'.
  Set init value: \main_uartcrossover_txfull_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1449$2432'.
  Set init value: \main_uartcrossover_txempty_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1448$2431'.
  Set init value: \main_uartcrossover_tx_trigger_d = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1445$2430'.
  Set init value: \main_uartcrossover_tx_pending = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1441$2429'.
  Set init value: \main_uartcrossover_tx_fifo_wrport_adr = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1423$2425'.
  Set init value: \main_uartcrossover_tx_fifo_readable = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1418$2424'.
  Set init value: \main_uartcrossover_tx_fifo_produce = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1416$2423'.
  Set init value: \main_uartcrossover_tx_fifo_level0 = 5'00000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1408$2422'.
  Set init value: \main_uartcrossover_tx_fifo_consume = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1407$2421'.
  Set init value: \main_uartcrossover_tx_clear = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1402$2420'.
  Set init value: \main_uartcrossover_status_status = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1401$2419'.
  Set init value: \main_uartcrossover_status_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1400$2418'.
  Set init value: \main_uartcrossover_rxtx_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1398$2417'.
  Set init value: \main_uartcrossover_rxtx_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1394$2416'.
  Set init value: \main_uartcrossover_rxfull_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1391$2415'.
  Set init value: \main_uartcrossover_rxempty_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1390$2414'.
  Set init value: \main_uartcrossover_rx_trigger_d = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1387$2413'.
  Set init value: \main_uartcrossover_rx_pending = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1383$2412'.
  Set init value: \main_uartcrossover_rx_fifo_wrport_adr = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1365$2410'.
  Set init value: \main_uartcrossover_rx_fifo_readable = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1360$2409'.
  Set init value: \main_uartcrossover_rx_fifo_produce = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1358$2408'.
  Set init value: \main_uartcrossover_rx_fifo_level0 = 5'00000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1350$2407'.
  Set init value: \main_uartcrossover_rx_fifo_consume = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1349$2406'.
  Set init value: \main_uartcrossover_rx_clear = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1344$2405'.
  Set init value: \main_uartcrossover_pending_status = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1343$2404'.
  Set init value: \main_uartcrossover_pending_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1342$2403'.
  Set init value: \main_uartcrossover_pending_r = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1340$2402'.
  Set init value: \main_uartcrossover_enable_storage = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1339$2401'.
  Set init value: \main_uartcrossover_enable_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1338$2400'.
  Set init value: \main_tag_port_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1331$2399'.
  Set init value: \main_tag_di_dirty = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1330$2398'.
  Set init value: \main_storage = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1327$2396'.
  Set init value: \main_status_status = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1326$2395'.
  Set init value: \main_status_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1325$2394'.
  Set init value: \main_soc_rst = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1323$2393'.
  Set init value: \main_sdram_wrdata_storage = 16'0000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1322$2392'.
  Set init value: \main_sdram_wrdata_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1319$2391'.
  Set init value: \main_sdram_twtrcon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1318$2390'.
  Set init value: \main_sdram_twtrcon_count = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1316$2389'.
  Set init value: \main_sdram_trrdcon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1315$2388'.
  Set init value: \main_sdram_trrdcon_count = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1311$2387'.
  Set init value: \main_sdram_timer_count1 = 9'100111000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1309$2386'.
  Set init value: \main_sdram_time1 = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1308$2385'.
  Set init value: \main_sdram_time0 = 5'00000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1304$2383'.
  Set init value: \main_sdram_tccdcon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1303$2382'.
  Set init value: \main_sdram_tccdcon_count = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1302$2381'.
  Set init value: \main_sdram_storage = 4'0001
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1301$2380'.
  Set init value: \main_sdram_steerer_sel = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1293$2377'.
  Set init value: \main_sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1291$2376'.
  Set init value: \main_sdram_slave_p0_rddata = 16'0000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1282$2375'.
  Set init value: \main_sdram_sequencer_trigger = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1280$2374'.
  Set init value: \main_sdram_sequencer_start0 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1279$2373'.
  Set init value: \main_sdram_sequencer_done1 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1277$2372'.
  Set init value: \main_sdram_sequencer_count = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1273$2371'.
  Set init value: \main_sdram_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1271$2370'.
  Set init value: \main_sdram_rddata_status = 16'0000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1270$2369'.
  Set init value: \main_sdram_rddata_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1268$2368'.
  Set init value: \main_sdram_postponer_req_o = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1266$2367'.
  Set init value: \main_sdram_postponer_count = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1260$2364'.
  Set init value: \main_sdram_master_p0_wrdata_mask = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1259$2363'.
  Set init value: \main_sdram_master_p0_wrdata_en = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1258$2362'.
  Set init value: \main_sdram_master_p0_wrdata = 16'0000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1257$2361'.
  Set init value: \main_sdram_master_p0_we_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1256$2360'.
  Set init value: \main_sdram_master_p0_reset_n = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1254$2359'.
  Set init value: \main_sdram_master_p0_rddata_en = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1252$2358'.
  Set init value: \main_sdram_master_p0_ras_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1251$2357'.
  Set init value: \main_sdram_master_p0_odt = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1250$2356'.
  Set init value: \main_sdram_master_p0_cs_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1249$2355'.
  Set init value: \main_sdram_master_p0_cke = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1248$2354'.
  Set init value: \main_sdram_master_p0_cas_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1247$2353'.
  Set init value: \main_sdram_master_p0_bank = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1246$2352'.
  Set init value: \main_sdram_master_p0_address = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1245$2351'.
  Set init value: \main_sdram_master_p0_act_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1244$2350'.
  Set init value: \main_sdram_interface_wdata_we = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1243$2349'.
  Set init value: \main_sdram_interface_wdata = 16'0000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1206$2342'.
  Set init value: \main_sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1204$2340'.
  Set init value: \main_sdram_ext_dfi_p0_rddata = 16'0000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1195$2331'.
  Set init value: \main_sdram_en1 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1194$2330'.
  Set init value: \main_sdram_en0 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1192$2329'.
  Set init value: \main_sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1190$2328'.
  Set init value: \main_sdram_dfi_p0_we_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1187$2327'.
  Set init value: \main_sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1185$2326'.
  Set init value: \main_sdram_dfi_p0_ras_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1183$2325'.
  Set init value: \main_sdram_dfi_p0_cs_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1181$2324'.
  Set init value: \main_sdram_dfi_p0_cas_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1180$2323'.
  Set init value: \main_sdram_dfi_p0_bank = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1179$2322'.
  Set init value: \main_sdram_dfi_p0_address = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1166$2320'.
  Set init value: \main_sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1164$2319'.
  Set init value: \main_sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1162$2318'.
  Set init value: \main_sdram_csr_dfi_p0_rddata = 16'0000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1161$2317'.
  Set init value: \main_sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1160$2316'.
  Set init value: \main_sdram_csr_dfi_p0_odt = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1159$2315'.
  Set init value: \main_sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1158$2314'.
  Set init value: \main_sdram_csr_dfi_p0_cke = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1157$2313'.
  Set init value: \main_sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1153$2311'.
  Set init value: \main_sdram_command_storage = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1152$2310'.
  Set init value: \main_sdram_command_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1151$2309'.
  Set init value: \main_sdram_command_issue_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1149$2307'.
  Set init value: \main_sdram_command_issue_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1147$2306'.
  Set init value: \main_sdram_cmd_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1146$2305'.
  Set init value: \main_sdram_cmd_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1145$2304'.
  Set init value: \main_sdram_cmd_payload_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1144$2303'.
  Set init value: \main_sdram_cmd_payload_ras = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1141$2300'.
  Set init value: \main_sdram_cmd_payload_cas = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1140$2299'.
  Set init value: \main_sdram_cmd_payload_ba = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1139$2298'.
  Set init value: \main_sdram_cmd_payload_a = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1138$2297'.
  Set init value: \main_sdram_cmd_last = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1136$2296'.
  Set init value: \main_sdram_choose_req_want_writes = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1135$2295'.
  Set init value: \main_sdram_choose_req_want_reads = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1133$2294'.
  Set init value: \main_sdram_choose_req_want_activates = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1132$2293'.
  Set init value: \main_sdram_choose_req_valids = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1130$2292'.
  Set init value: \main_sdram_choose_req_grant = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1128$2291'.
  Set init value: \main_sdram_choose_req_cmd_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1127$2290'.
  Set init value: \main_sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1126$2289'.
  Set init value: \main_sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1122$2288'.
  Set init value: \main_sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1114$2283'.
  Set init value: \main_sdram_choose_cmd_valids = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1112$2282'.
  Set init value: \main_sdram_choose_cmd_grant = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1109$2280'.
  Set init value: \main_sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1108$2279'.
  Set init value: \main_sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1104$2278'.
  Set init value: \main_sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1096$2277'.
  Set init value: \main_sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1094$2276'.
  Set init value: \main_sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1093$2275'.
  Set init value: \main_sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1091$2274'.
  Set init value: \main_sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1090$2273'.
  Set init value: \main_sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1088$2272'.
  Set init value: \main_sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1087$2271'.
  Set init value: \main_sdram_bankmachine3_trascon_count = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1056$2268'.
  Set init value: \main_sdram_bankmachine3_row_opened = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1055$2267'.
  Set init value: \main_sdram_bankmachine3_row_open = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1053$2266'.
  Set init value: \main_sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1052$2265'.
  Set init value: \main_sdram_bankmachine3_row_close = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1051$2264'.
  Set init value: \main_sdram_bankmachine3_row = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1049$2263'.
  Set init value: \main_sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1046$2262'.
  Set init value: \main_sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1041$2260'.
  Set init value: \main_sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1038$2259'.
  Set init value: \main_sdram_bankmachine3_produce = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1037$2258'.
  Set init value: \main_sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1035$2257'.
  Set init value: \main_sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1034$2256'.
  Set init value: \main_sdram_bankmachine3_pipe_valid_source_payload_addr = 22'0000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1033$2255'.
  Set init value: \main_sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1032$2254'.
  Set init value: \main_sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1025$2253'.
  Set init value: \main_sdram_bankmachine3_level = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1015$2252'.
  Set init value: \main_sdram_bankmachine3_consume = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1014$2251'.
  Set init value: \main_sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1013$2250'.
  Set init value: \main_sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1012$2249'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1011$2248'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1010$2247'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1009$2246'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1008$2245'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1007$2244'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1005$2243'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_a = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1004$2242'.
  Set init value: \main_sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1000$2241'.
  Set init value: \main_sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:998$2240'.
  Set init value: \main_sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:997$2239'.
  Set init value: \main_sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:995$2238'.
  Set init value: \main_sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:994$2237'.
  Set init value: \main_sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:992$2236'.
  Set init value: \main_sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:991$2235'.
  Set init value: \main_sdram_bankmachine2_trascon_count = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:960$2232'.
  Set init value: \main_sdram_bankmachine2_row_opened = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:959$2231'.
  Set init value: \main_sdram_bankmachine2_row_open = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:957$2230'.
  Set init value: \main_sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:956$2229'.
  Set init value: \main_sdram_bankmachine2_row_close = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:955$2228'.
  Set init value: \main_sdram_bankmachine2_row = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:953$2227'.
  Set init value: \main_sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:950$2226'.
  Set init value: \main_sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:945$2224'.
  Set init value: \main_sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:942$2223'.
  Set init value: \main_sdram_bankmachine2_produce = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:941$2222'.
  Set init value: \main_sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:939$2221'.
  Set init value: \main_sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:938$2220'.
  Set init value: \main_sdram_bankmachine2_pipe_valid_source_payload_addr = 22'0000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:937$2219'.
  Set init value: \main_sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:936$2218'.
  Set init value: \main_sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:929$2217'.
  Set init value: \main_sdram_bankmachine2_level = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:919$2216'.
  Set init value: \main_sdram_bankmachine2_consume = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:918$2215'.
  Set init value: \main_sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:917$2214'.
  Set init value: \main_sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:916$2213'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:915$2212'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:914$2211'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:913$2210'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:912$2209'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:911$2208'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:909$2207'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_a = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:908$2206'.
  Set init value: \main_sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:904$2205'.
  Set init value: \main_sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:902$2204'.
  Set init value: \main_sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:901$2203'.
  Set init value: \main_sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:899$2202'.
  Set init value: \main_sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:898$2201'.
  Set init value: \main_sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:896$2200'.
  Set init value: \main_sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:895$2199'.
  Set init value: \main_sdram_bankmachine1_trascon_count = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:864$2196'.
  Set init value: \main_sdram_bankmachine1_row_opened = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:863$2195'.
  Set init value: \main_sdram_bankmachine1_row_open = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:861$2194'.
  Set init value: \main_sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:860$2193'.
  Set init value: \main_sdram_bankmachine1_row_close = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:859$2192'.
  Set init value: \main_sdram_bankmachine1_row = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:857$2191'.
  Set init value: \main_sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:854$2190'.
  Set init value: \main_sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:849$2188'.
  Set init value: \main_sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:846$2187'.
  Set init value: \main_sdram_bankmachine1_produce = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:845$2186'.
  Set init value: \main_sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:843$2185'.
  Set init value: \main_sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:842$2184'.
  Set init value: \main_sdram_bankmachine1_pipe_valid_source_payload_addr = 22'0000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:841$2183'.
  Set init value: \main_sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:840$2182'.
  Set init value: \main_sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:833$2181'.
  Set init value: \main_sdram_bankmachine1_level = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:823$2180'.
  Set init value: \main_sdram_bankmachine1_consume = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:822$2179'.
  Set init value: \main_sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:821$2178'.
  Set init value: \main_sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:820$2177'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:819$2176'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:818$2175'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:817$2174'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:816$2173'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:815$2172'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:813$2171'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_a = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:812$2170'.
  Set init value: \main_sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:808$2169'.
  Set init value: \main_sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:806$2168'.
  Set init value: \main_sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:805$2167'.
  Set init value: \main_sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:803$2166'.
  Set init value: \main_sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:802$2165'.
  Set init value: \main_sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:800$2164'.
  Set init value: \main_sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:799$2163'.
  Set init value: \main_sdram_bankmachine0_trascon_count = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:768$2160'.
  Set init value: \main_sdram_bankmachine0_row_opened = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:767$2159'.
  Set init value: \main_sdram_bankmachine0_row_open = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:765$2158'.
  Set init value: \main_sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:764$2157'.
  Set init value: \main_sdram_bankmachine0_row_close = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:763$2156'.
  Set init value: \main_sdram_bankmachine0_row = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:761$2155'.
  Set init value: \main_sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:758$2154'.
  Set init value: \main_sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:753$2152'.
  Set init value: \main_sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:750$2151'.
  Set init value: \main_sdram_bankmachine0_produce = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:749$2150'.
  Set init value: \main_sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:747$2149'.
  Set init value: \main_sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:746$2148'.
  Set init value: \main_sdram_bankmachine0_pipe_valid_source_payload_addr = 22'0000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:745$2147'.
  Set init value: \main_sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:744$2146'.
  Set init value: \main_sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:737$2145'.
  Set init value: \main_sdram_bankmachine0_level = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:727$2144'.
  Set init value: \main_sdram_bankmachine0_consume = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:726$2143'.
  Set init value: \main_sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:725$2142'.
  Set init value: \main_sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:724$2141'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:723$2140'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:722$2139'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:721$2138'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:720$2137'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:719$2136'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:717$2135'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_a = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:716$2134'.
  Set init value: \main_sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:715$2133'.
  Set init value: \main_sdram_baddress_storage = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:714$2132'.
  Set init value: \main_sdram_baddress_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:713$2131'.
  Set init value: \main_sdram_address_storage = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:712$2130'.
  Set init value: \main_sdram_address_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:711$2129'.
  Set init value: \main_scratch_storage = 305419896
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:710$2128'.
  Set init value: \main_scratch_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:709$2127'.
  Set init value: \main_rst = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:708$2126'.
  Set init value: \main_reset_storage = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:707$2125'.
  Set init value: \main_reset_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:705$2124'.
  Set init value: \main_reload_storage = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:704$2123'.
  Set init value: \main_reload_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:703$2122'.
  Set init value: \main_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:702$2121'.
  Set init value: \main_rddata_en = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:701$2120'.
  Set init value: \main_ram_we = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:688$2118'.
  Set init value: \main_ram_bus_ram_bus_ack = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:674$2114'.
  Set init value: \main_port_cmd_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:672$2113'.
  Set init value: \main_port_cmd_payload_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:671$2112'.
  Set init value: \main_port_cmd_payload_addr = 24'000000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:669$2111'.
  Set init value: \main_pending_status = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:668$2110'.
  Set init value: \main_pending_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:667$2109'.
  Set init value: \main_pending_r = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:665$2108'.
  Set init value: \main_load_storage = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:664$2107'.
  Set init value: \main_load_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:662$2106'.
  Set init value: \main_interface_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:661$2105'.
  Set init value: \main_interface_stb = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:658$2104'.
  Set init value: \main_interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:657$2103'.
  Set init value: \main_interface_cyc = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:655$2102'.
  Set init value: \main_interface_ack = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:654$2101'.
  Set init value: \main_enable_storage = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:653$2100'.
  Set init value: \main_enable_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:652$2099'.
  Set init value: \main_en_storage = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:651$2098'.
  Set init value: \main_en_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:645$2097'.
  Set init value: \main_dfi_p0_rddata_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:634$2096'.
  Set init value: \main_data_port_we = 16'0000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:633$2095'.
  Set init value: \main_data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:630$2094'.
  Set init value: \main_cpu_vexriscv_transfer_wait_for_ack = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:629$2093'.
  Set init value: \main_cpu_vexriscv_transfer_in_progress = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:628$2092'.
  Set init value: \main_cpu_vexriscv_transfer_complete = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:627$2091'.
  Set init value: \main_cpu_vexriscv_reset_debug_logic = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:623$2090'.
  Set init value: \main_cpu_vexriscv_ibus_err = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:622$2089'.
  Set init value: \main_cpu_vexriscv_i_cmd_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:621$2088'.
  Set init value: \main_cpu_vexriscv_i_cmd_payload_wr = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:620$2087'.
  Set init value: \main_cpu_vexriscv_i_cmd_payload_data = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:619$2086'.
  Set init value: \main_cpu_vexriscv_i_cmd_payload_address = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:618$2085'.
  Set init value: \main_cpu_vexriscv_debug_reset = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:612$2083'.
  Set init value: \main_cpu_vexriscv_debug_bus_dat_r = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:607$2082'.
  Set init value: \main_cpu_vexriscv_debug_bus_ack = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:606$2081'.
  Set init value: \main_cpu_vexriscv_dbus_err = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:603$2080'.
  Set init value: \main_cpu_interrupt = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:575$2079'.
  Set init value: \main_bus_errors_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:574$2078'.
  Set init value: \main_bus_errors = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:572$2077'.
  Set init value: \main_basesoc_words_count_uartbone_next_value_ce2 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:571$2076'.
  Set init value: \main_basesoc_words_count_uartbone_next_value2 = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:570$2075'.
  Set init value: \main_basesoc_words_count = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:569$2074'.
  Set init value: \main_basesoc_wishbone_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:568$2073'.
  Set init value: \main_basesoc_wishbone_stb = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:563$2072'.
  Set init value: \main_basesoc_wishbone_cyc = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:557$2069'.
  Set init value: \main_basesoc_tx_tick = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:556$2068'.
  Set init value: \main_basesoc_tx_sink_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:555$2067'.
  Set init value: \main_basesoc_tx_sink_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:554$2066'.
  Set init value: \main_basesoc_tx_sink_payload_data = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:552$2065'.
  Set init value: \main_basesoc_tx_phase = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:551$2064'.
  Set init value: \main_basesoc_tx_enable = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:550$2063'.
  Set init value: \main_basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:549$2062'.
  Set init value: \main_basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:548$2061'.
  Set init value: \main_basesoc_tx_data = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:547$2060'.
  Set init value: \main_basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:546$2059'.
  Set init value: \main_basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:545$2058'.
  Set init value: \main_basesoc_tx_count = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:544$2057'.
  Set init value: \main_basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:543$2056'.
  Set init value: \main_basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:542$2055'.
  Set init value: \main_basesoc_rx_tick = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:541$2054'.
  Set init value: \main_basesoc_rx_source_valid = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:540$2053'.
  Set init value: \main_basesoc_rx_source_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:539$2052'.
  Set init value: \main_basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:538$2051'.
  Set init value: \main_basesoc_rx_rx_d = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:536$2050'.
  Set init value: \main_basesoc_rx_phase = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:535$2049'.
  Set init value: \main_basesoc_rx_enable = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:534$2048'.
  Set init value: \main_basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:533$2047'.
  Set init value: \main_basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:532$2046'.
  Set init value: \main_basesoc_rx_data = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:531$2045'.
  Set init value: \main_basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:530$2044'.
  Set init value: \main_basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:529$2043'.
  Set init value: \main_basesoc_rx_count = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:517$2041'.
  Set init value: \main_basesoc_ram_bus_ack = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:516$2040'.
  Set init value: \main_basesoc_length_uartbone_next_value_ce4 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:515$2039'.
  Set init value: \main_basesoc_length_uartbone_next_value4 = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:514$2038'.
  Set init value: \main_basesoc_length = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:513$2037'.
  Set init value: \main_basesoc_is_ongoing = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:512$2036'.
  Set init value: \main_basesoc_incr_uartbone_next_value_ce6 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:511$2035'.
  Set init value: \main_basesoc_incr_uartbone_next_value6 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:510$2034'.
  Set init value: \main_basesoc_incr = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:508$2033'.
  Set init value: \main_basesoc_data_uartbone_next_value_ce7 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:507$2032'.
  Set init value: \main_basesoc_data_uartbone_next_value7 = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:506$2031'.
  Set init value: \main_basesoc_data_bytes_count_uartbone_next_value_ce0 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:505$2030'.
  Set init value: \main_basesoc_data_bytes_count_uartbone_next_value0 = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:504$2029'.
  Set init value: \main_basesoc_data_bytes_count = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:503$2028'.
  Set init value: \main_basesoc_data = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:501$2027'.
  Set init value: \main_basesoc_count = 22'1111010000100100000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:500$2026'.
  Set init value: \main_basesoc_cmd_uartbone_next_value_ce3 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:499$2025'.
  Set init value: \main_basesoc_cmd_uartbone_next_value3 = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:498$2024'.
  Set init value: \main_basesoc_cmd = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:495$2022'.
  Set init value: \main_basesoc_address_uartbone_next_value_ce5 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:494$2021'.
  Set init value: \main_basesoc_address_uartbone_next_value5 = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:493$2020'.
  Set init value: \main_basesoc_address = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:492$2019'.
  Set init value: \main_basesoc_addr_bytes_count_uartbone_next_value_ce1 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:491$2018'.
  Set init value: \main_basesoc_addr_bytes_count_uartbone_next_value1 = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:490$2017'.
  Set init value: \main_basesoc_addr_bytes_count = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:489$2016'.
  Set init value: \main_adr_offset_r = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:487$2015'.
  Set init value: \builder_sync_rhs_self6 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:486$2014'.
  Set init value: \builder_sync_rhs_self5 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:485$2013'.
  Set init value: \builder_sync_rhs_self4 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:484$2012'.
  Set init value: \builder_sync_rhs_self3 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:483$2011'.
  Set init value: \builder_sync_rhs_self2 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:482$2010'.
  Set init value: \builder_sync_rhs_self1 = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:481$2009'.
  Set init value: \builder_sync_rhs_self0 = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:480$2008'.
  Set init value: \builder_sync_f_self = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:479$2007'.
  Set init value: \builder_slaves = 5'00000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:473$2006'.
  Set init value: \builder_shared_dat_r = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:468$2005'.
  Set init value: \builder_shared_ack = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:464$2004'.
  Set init value: \builder_regs1 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:463$2003'.
  Set init value: \builder_regs0 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:462$2002'.
  Set init value: \builder_master = 5'00000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:461$2001'.
  Set init value: \builder_inferedsdrtristate9_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:458$2000'.
  Set init value: \builder_inferedsdrtristate8_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:455$1999'.
  Set init value: \builder_inferedsdrtristate7_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:452$1998'.
  Set init value: \builder_inferedsdrtristate6_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:449$1997'.
  Set init value: \builder_inferedsdrtristate5_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:446$1996'.
  Set init value: \builder_inferedsdrtristate4_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:443$1995'.
  Set init value: \builder_inferedsdrtristate3_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:440$1994'.
  Set init value: \builder_inferedsdrtristate2_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:437$1993'.
  Set init value: \builder_inferedsdrtristate1_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:434$1992'.
  Set init value: \builder_inferedsdrtristate15_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:431$1991'.
  Set init value: \builder_inferedsdrtristate14_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:428$1990'.
  Set init value: \builder_inferedsdrtristate13_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:425$1989'.
  Set init value: \builder_inferedsdrtristate12_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:422$1988'.
  Set init value: \builder_inferedsdrtristate11_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:419$1987'.
  Set init value: \builder_inferedsdrtristate10_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:416$1986'.
  Set init value: \builder_inferedsdrtristate0_oe = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:413$1985'.
  Set init value: \builder_grant = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:412$1984'.
  Set init value: \builder_error = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:404$1983'.
  Set init value: \builder_csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:402$1982'.
  Set init value: \builder_csr_bankarray_sel_r = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:398$1981'.
  Set init value: \builder_csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:394$1980'.
  Set init value: \builder_csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:390$1979'.
  Set init value: \builder_csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:386$1978'.
  Set init value: \builder_csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:382$1977'.
  Set init value: \builder_csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:378$1976'.
  Set init value: \builder_csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:375$1975'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_txfull_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:373$1974'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_txfull_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:371$1973'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_txempty_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:369$1972'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_txempty_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:367$1971'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_rxfull_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:365$1970'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_rxfull_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:363$1969'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_rxempty_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:361$1968'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_rxempty_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:359$1967'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_ev_status_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:357$1966'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_ev_status_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:355$1965'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_ev_pending_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:353$1964'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_ev_pending_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:351$1963'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_ev_enable0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:349$1962'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_ev_enable0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:347$1961'.
  Set init value: \builder_csr_bankarray_csrbank5_txfull_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:345$1960'.
  Set init value: \builder_csr_bankarray_csrbank5_txfull_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:343$1959'.
  Set init value: \builder_csr_bankarray_csrbank5_txempty_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:341$1958'.
  Set init value: \builder_csr_bankarray_csrbank5_txempty_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:338$1957'.
  Set init value: \builder_csr_bankarray_csrbank5_rxfull_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:336$1956'.
  Set init value: \builder_csr_bankarray_csrbank5_rxfull_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:334$1955'.
  Set init value: \builder_csr_bankarray_csrbank5_rxempty_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:332$1954'.
  Set init value: \builder_csr_bankarray_csrbank5_rxempty_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:330$1953'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_status_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:328$1952'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_status_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:326$1951'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_pending_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:324$1950'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_pending_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:322$1949'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_enable0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:320$1948'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_enable0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:318$1947'.
  Set init value: \builder_csr_bankarray_csrbank4_value_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:316$1946'.
  Set init value: \builder_csr_bankarray_csrbank4_value_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:314$1945'.
  Set init value: \builder_csr_bankarray_csrbank4_update_value0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:312$1944'.
  Set init value: \builder_csr_bankarray_csrbank4_update_value0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:309$1943'.
  Set init value: \builder_csr_bankarray_csrbank4_reload0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:307$1942'.
  Set init value: \builder_csr_bankarray_csrbank4_reload0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:305$1941'.
  Set init value: \builder_csr_bankarray_csrbank4_load0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:303$1940'.
  Set init value: \builder_csr_bankarray_csrbank4_load0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:301$1939'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_status_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:299$1938'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_status_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:297$1937'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_pending_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:295$1936'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_pending_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:293$1935'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_enable0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:291$1934'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_enable0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:289$1933'.
  Set init value: \builder_csr_bankarray_csrbank4_en0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:287$1932'.
  Set init value: \builder_csr_bankarray_csrbank4_en0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:285$1931'.
  Set init value: \builder_csr_bankarray_csrbank3_status_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:283$1930'.
  Set init value: \builder_csr_bankarray_csrbank3_status_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:280$1929'.
  Set init value: \builder_csr_bankarray_csrbank3_mosi0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:278$1928'.
  Set init value: \builder_csr_bankarray_csrbank3_mosi0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:276$1927'.
  Set init value: \builder_csr_bankarray_csrbank3_miso_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:274$1926'.
  Set init value: \builder_csr_bankarray_csrbank3_miso_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:272$1925'.
  Set init value: \builder_csr_bankarray_csrbank3_loopback0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:270$1924'.
  Set init value: \builder_csr_bankarray_csrbank3_loopback0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:268$1923'.
  Set init value: \builder_csr_bankarray_csrbank3_cs0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:266$1922'.
  Set init value: \builder_csr_bankarray_csrbank3_cs0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:264$1921'.
  Set init value: \builder_csr_bankarray_csrbank3_control0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:262$1920'.
  Set init value: \builder_csr_bankarray_csrbank3_control0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:260$1919'.
  Set init value: \builder_csr_bankarray_csrbank3_clk_divider0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:258$1918'.
  Set init value: \builder_csr_bankarray_csrbank3_clk_divider0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:255$1917'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:253$1916'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:251$1915'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_rddata_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:249$1914'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_rddata_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:247$1913'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_command0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:245$1912'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_command0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:243$1911'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:241$1910'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:239$1909'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_address0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:237$1908'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_address0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:235$1907'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_control0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:233$1906'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_control0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:230$1905'.
  Set init value: \builder_csr_bankarray_csrbank1_out0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:228$1904'.
  Set init value: \builder_csr_bankarray_csrbank1_out0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:225$1903'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:223$1902'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:221$1901'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:219$1900'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:217$1899'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:215$1898'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:212$1897'.
  Set init value: \builder_count = 20'11110100001001000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:211$1896'.
  Set init value: \builder_comb_t_self5 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:210$1895'.
  Set init value: \builder_comb_t_self4 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:209$1894'.
  Set init value: \builder_comb_t_self3 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:208$1893'.
  Set init value: \builder_comb_t_self2 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:207$1892'.
  Set init value: \builder_comb_t_self1 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:206$1891'.
  Set init value: \builder_comb_t_self0 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:205$1890'.
  Set init value: \builder_comb_rhs_self9 = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:204$1889'.
  Set init value: \builder_comb_rhs_self8 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:203$1888'.
  Set init value: \builder_comb_rhs_self7 = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:202$1887'.
  Set init value: \builder_comb_rhs_self6 = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:201$1886'.
  Set init value: \builder_comb_rhs_self5 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:200$1885'.
  Set init value: \builder_comb_rhs_self4 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:199$1884'.
  Set init value: \builder_comb_rhs_self31 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:198$1883'.
  Set init value: \builder_comb_rhs_self30 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:197$1882'.
  Set init value: \builder_comb_rhs_self3 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:196$1881'.
  Set init value: \builder_comb_rhs_self29 = 22'0000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:195$1880'.
  Set init value: \builder_comb_rhs_self28 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:194$1879'.
  Set init value: \builder_comb_rhs_self27 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:193$1878'.
  Set init value: \builder_comb_rhs_self26 = 22'0000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:192$1877'.
  Set init value: \builder_comb_rhs_self25 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:191$1876'.
  Set init value: \builder_comb_rhs_self24 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:190$1875'.
  Set init value: \builder_comb_rhs_self23 = 22'0000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:189$1874'.
  Set init value: \builder_comb_rhs_self22 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:188$1873'.
  Set init value: \builder_comb_rhs_self21 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:187$1872'.
  Set init value: \builder_comb_rhs_self20 = 22'0000000000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:186$1871'.
  Set init value: \builder_comb_rhs_self2 = 4'0000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:185$1870'.
  Set init value: \builder_comb_rhs_self19 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:184$1869'.
  Set init value: \builder_comb_rhs_self18 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:183$1868'.
  Set init value: \builder_comb_rhs_self17 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:182$1867'.
  Set init value: \builder_comb_rhs_self16 = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:181$1866'.
  Set init value: \builder_comb_rhs_self15 = 13'0000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:180$1865'.
  Set init value: \builder_comb_rhs_self14 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:179$1864'.
  Set init value: \builder_comb_rhs_self13 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:178$1863'.
  Set init value: \builder_comb_rhs_self12 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:177$1862'.
  Set init value: \builder_comb_rhs_self11 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:176$1861'.
  Set init value: \builder_comb_rhs_self10 = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:175$1860'.
  Set init value: \builder_comb_rhs_self1 = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:174$1859'.
  Set init value: \builder_comb_rhs_self0 = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:168$1857'.
  Set init value: \builder_basesoc_wishbone_dat_r = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:163$1856'.
  Set init value: \builder_basesoc_wishbone_ack = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:162$1855'.
  Set init value: \builder_basesoc_wishbone2csr_state = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:161$1854'.
  Set init value: \builder_basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:160$1853'.
  Set init value: \builder_basesoc_we_wishbone2csr_next_value_ce2 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:159$1852'.
  Set init value: \builder_basesoc_we_wishbone2csr_next_value2 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:158$1851'.
  Set init value: \builder_basesoc_we = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:157$1850'.
  Set init value: \builder_basesoc_uartbone_state = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:156$1849'.
  Set init value: \builder_basesoc_uartbone_next_state = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:155$1848'.
  Set init value: \builder_basesoc_spimaster_state = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:154$1847'.
  Set init value: \builder_basesoc_spimaster_next_state = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:153$1846'.
  Set init value: \builder_basesoc_rs232phytx_state = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:152$1845'.
  Set init value: \builder_basesoc_rs232phytx_next_state = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:151$1844'.
  Set init value: \builder_basesoc_rs232phyrx_state = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:150$1843'.
  Set init value: \builder_basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:149$1842'.
  Set init value: \builder_basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:148$1841'.
  Set init value: \builder_basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:135$1840'.
  Set init value: \builder_basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:134$1839'.
  Set init value: \builder_basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:133$1838'.
  Set init value: \builder_basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:132$1837'.
  Set init value: \builder_basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:131$1836'.
  Set init value: \builder_basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:130$1835'.
  Set init value: \builder_basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:129$1834'.
  Set init value: \builder_basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:128$1833'.
  Set init value: \builder_basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:127$1832'.
  Set init value: \builder_basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:122$1827'.
  Set init value: \builder_basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:121$1826'.
  Set init value: \builder_basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:120$1825'.
  Set init value: \builder_basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:119$1824'.
  Set init value: \builder_basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:118$1823'.
  Set init value: \builder_basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:117$1822'.
  Set init value: \builder_basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:116$1821'.
  Set init value: \builder_basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:115$1820'.
  Set init value: \builder_basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:114$1819'.
  Set init value: \builder_basesoc_fullmemorywe_state = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:113$1818'.
  Set init value: \builder_basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:112$1817'.
  Set init value: \builder_basesoc_fsm_state = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:111$1816'.
  Set init value: \builder_basesoc_fsm_next_state = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:110$1815'.
  Set init value: \builder_basesoc_dat_w_wishbone2csr_next_value_ce0 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:109$1814'.
  Set init value: \builder_basesoc_dat_w_wishbone2csr_next_value0 = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:108$1813'.
  Set init value: \builder_basesoc_dat_w = 0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:104$1812'.
  Set init value: \builder_basesoc_adr_wishbone2csr_next_value_ce1 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:103$1811'.
  Set init value: \builder_basesoc_adr_wishbone2csr_next_value1 = 14'00000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:102$1810'.
  Set init value: \builder_basesoc_adr = 14'00000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:101$1809'.
  Set init value: \basesoc_xfer_enable = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:100$1808'.
  Set init value: \basesoc_storage = 16'0000000001100100
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:98$1807'.
  Set init value: \basesoc_status_status = 2'00
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:97$1806'.
  Set init value: \basesoc_status_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:96$1805'.
  Set init value: \basesoc_start1 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:93$1804'.
  Set init value: \basesoc_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:92$1803'.
  Set init value: \basesoc_mosi_storage = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:91$1802'.
  Set init value: \basesoc_mosi_sel = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:90$1801'.
  Set init value: \basesoc_mosi_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:89$1800'.
  Set init value: \basesoc_mosi_latch = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:88$1799'.
  Set init value: \basesoc_mosi_data = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:81$1798'.
  Set init value: \basesoc_miso_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:80$1797'.
  Set init value: \basesoc_miso_latch = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:79$1796'.
  Set init value: \basesoc_miso_data = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:78$1795'.
  Set init value: \basesoc_miso = 8'00000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:77$1794'.
  Set init value: \basesoc_loopback_storage = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:76$1793'.
  Set init value: \basesoc_loopback_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:72$1792'.
  Set init value: \basesoc_irq = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:70$1791'.
  Set init value: \basesoc_done0 = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:69$1790'.
  Set init value: \basesoc_cs_storage = 17'00000000000000001
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:68$1789'.
  Set init value: \basesoc_cs_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:65$1788'.
  Set init value: \basesoc_count_spimaster_next_value_ce = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:64$1787'.
  Set init value: \basesoc_count_spimaster_next_value = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:63$1786'.
  Set init value: \basesoc_count = 3'000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:62$1785'.
  Set init value: \basesoc_control_storage = 16'0000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:61$1784'.
  Set init value: \basesoc_control_re = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:58$1783'.
  Set init value: \basesoc_clk_enable = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:57$1782'.
  Set init value: \basesoc_clk_divider1 = 16'0000000000000000
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1686$2501'.
  Set init value: \main_zero_trigger_d = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1683$2500'.
  Set init value: \main_zero_pending = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1682$2499'.
  Set init value: \main_zero_clear = 1'0
Found init rule in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1666$2498'.
  Set init value: \main_xover_txfull_re = 1'0

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1224 debug messages>

4.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
     1/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$175_EN[3:0]$182
     2/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$175_DATA[3:0]$181
     3/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$175_ADDR[3:0]$180
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
     1/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$116_EN[3:0]$124
     2/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$116_DATA[3:0]$123
     3/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$116_ADDR[3:0]$122
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Creating decoders for process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7403$3889'.
     1/2: $0\lineLoader_flushCounter[7:0]
     2/2: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7365$3887'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7325$3862'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7304$3851'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7295$3850'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7288$3849'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7281$3848'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7275$3846'.
     1/1: $0\_zz_ways_0_tags_port1[21:0]
Creating decoders for process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7269$3839'.
     1/3: $1$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3845
     2/3: $1$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_DATA[21:0]$3844
     3/3: $1$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_ADDR[6:0]$3843
Creating decoders for process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7263$3837'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7257$3830'.
     1/3: $1$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3836
     2/3: $1$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_DATA[31:0]$3835
     3/3: $1$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_ADDR[9:0]$3834
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
     1/11: $0\stageB_flusher_counter[7:0] [7]
     2/11: $0\stageB_flusher_counter[7:0] [6:0]
     3/11: $0\stageB_flusher_start[0:0]
     4/11: $0\loader_killReg[0:0]
     5/11: $0\loader_error[0:0]
     6/11: $0\loader_waysAllocator[0:0]
     7/11: $0\loader_valid[0:0]
     8/11: $0\stageB_lrSc_reserved[0:0]
     9/11: $0\loader_counter_value[2:0]
    10/11: $0\stageB_flusher_waitDone[0:0]
    11/11: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
     1/35: $0\stageB_mask[3:0]
     2/35: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/35: $0\stageB_unaligned[0:0]
     4/35: $0\stageB_dataColisions[0:0]
     5/35: $0\stageB_wayInvalidate[0:0]
     6/35: $0\stageB_dataReadRsp_0[31:0]
     7/35: $0\stageB_tagsReadRsp_0_address[19:0]
     8/35: $0\stageB_tagsReadRsp_0_error[0:0]
     9/35: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/35: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/35: $0\stageB_mmuRsp_refilling[0:0]
    12/35: $0\stageB_mmuRsp_exception[0:0]
    13/35: $0\stageB_mmuRsp_allowExecute[0:0]
    14/35: $0\stageB_mmuRsp_allowWrite[0:0]
    15/35: $0\stageB_mmuRsp_allowRead[0:0]
    16/35: $0\stageB_mmuRsp_isPaging[0:0]
    17/35: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/35: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/35: $0\stageB_request_totalyConsistent[0:0]
    20/35: $0\stageB_request_amoCtrl_alu[2:0]
    21/35: $0\stageB_request_amoCtrl_swap[0:0]
    22/35: $0\stageB_request_isAmo[0:0]
    23/35: $0\stageB_request_isLrsc[0:0]
    24/35: $0\stageB_request_size[1:0]
    25/35: $0\stageB_request_wr[0:0]
    26/35: $0\stage0_dataColisions_regNextWhen[0:0]
    27/35: $0\stageA_wayInvalidate[0:0]
    28/35: $0\stageA_mask[3:0]
    29/35: $0\stageA_request_totalyConsistent[0:0]
    30/35: $0\stageA_request_amoCtrl_alu[2:0]
    31/35: $0\stageA_request_amoCtrl_swap[0:0]
    32/35: $0\stageA_request_isAmo[0:0]
    33/35: $0\stageA_request_isLrsc[0:0]
    34/35: $0\stageA_request_size[1:0]
    35/35: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6994$3797'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6984$3794'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6973$3787'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6949$3761'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6933$3757'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6919$3753'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6881$3750'.
     1/12: $12\io_mem_cmd_valid[0:0]
     2/12: $11\io_mem_cmd_valid[0:0]
     3/12: $10\io_mem_cmd_valid[0:0]
     4/12: $9\io_mem_cmd_valid[0:0]
     5/12: $8\io_mem_cmd_valid[0:0]
     6/12: $7\io_mem_cmd_valid[0:0]
     7/12: $6\io_mem_cmd_valid[0:0]
     8/12: $5\io_mem_cmd_valid[0:0]
     9/12: $4\io_mem_cmd_valid[0:0]
    10/12: $3\io_mem_cmd_valid[0:0]
    11/12: $2\io_mem_cmd_valid[0:0]
    12/12: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6869$3738'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6848$3735'.
     1/7: $7\io_cpu_redo[0:0]
     2/7: $6\io_cpu_redo[0:0]
     3/7: $5\io_cpu_redo[0:0]
     4/7: $4\io_cpu_redo[0:0]
     5/7: $3\io_cpu_redo[0:0]
     6/7: $2\io_cpu_redo[0:0]
     7/7: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6832$3722'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6812$3717'.
     1/1: $1\stageB_amo_result[31:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6799$3709'.
     1/1: $1\stageB_requestDataBypass[31:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6759$3703'.
     1/11: $11\io_cpu_writeBack_haltIt[0:0]
     2/11: $10\io_cpu_writeBack_haltIt[0:0]
     3/11: $9\io_cpu_writeBack_haltIt[0:0]
     4/11: $8\io_cpu_writeBack_haltIt[0:0]
     5/11: $7\io_cpu_writeBack_haltIt[0:0]
     6/11: $6\io_cpu_writeBack_haltIt[0:0]
     7/11: $5\io_cpu_writeBack_haltIt[0:0]
     8/11: $4\io_cpu_writeBack_haltIt[0:0]
     9/11: $3\io_cpu_writeBack_haltIt[0:0]
    10/11: $2\io_cpu_writeBack_haltIt[0:0]
    11/11: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6740$3699'.
     1/6: $6\stageB_loaderValid[0:0]
     2/6: $5\stageB_loaderValid[0:0]
     3/6: $4\stageB_loaderValid[0:0]
     4/6: $3\stageB_loaderValid[0:0]
     5/6: $2\stageB_loaderValid[0:0]
     6/6: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6721$3685'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6692$3663'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6681$3660'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6667$3657'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6657$3656'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6647$3655'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6637$3654'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6606$3651'.
     1/11: $11\dataWriteCmd_valid[0:0]
     2/11: $10\dataWriteCmd_valid[0:0]
     3/11: $9\dataWriteCmd_valid[0:0]
     4/11: $8\dataWriteCmd_valid[0:0]
     5/11: $7\dataWriteCmd_valid[0:0]
     6/11: $6\dataWriteCmd_valid[0:0]
     7/11: $5\dataWriteCmd_valid[0:0]
     8/11: $4\dataWriteCmd_valid[0:0]
     9/11: $3\dataWriteCmd_valid[0:0]
    10/11: $2\dataWriteCmd_valid[0:0]
    11/11: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6599$3650'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6592$3647'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6582$3644'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6572$3643'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6562$3642'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6549$3641'.
     1/3: $3\tagsWriteCmd_valid[0:0]
     2/3: $2\tagsWriteCmd_valid[0:0]
     3/3: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6542$3640'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6535$3639'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6528$3638'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6521$3637'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6503$3630'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6496$3629'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
     1/12: $1$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_EN[7:0]$3628
     2/12: $1$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_DATA[7:0]$3627
     3/12: $1$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_ADDR[9:0]$3626
     4/12: $1$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_EN[7:0]$3624
     5/12: $1$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_DATA[7:0]$3623
     6/12: $1$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_ADDR[9:0]$3622
     7/12: $1$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_EN[7:0]$3620
     8/12: $1$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_DATA[7:0]$3619
     9/12: $1$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_ADDR[9:0]$3618
    10/12: $1$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_EN[7:0]$3616
    11/12: $1$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_DATA[7:0]$3615
    12/12: $1$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_ADDR[9:0]$3614
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6472$3595'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6469$3594'.
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6463$3587'.
     1/3: $1$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3593
     2/3: $1$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_DATA[21:0]$3592
     3/3: $1$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_ADDR[6:0]$3591
Creating decoders for process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6457$3585'.
     1/1: $0\_zz_ways_0_tags_port0[21:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
     1/10: $0\_zz_3[0:0]
     2/10: $0\DebugPlugin_hardwareBreakpoints_1_valid[0:0]
     3/10: $0\DebugPlugin_hardwareBreakpoints_0_valid[0:0]
     4/10: $0\DebugPlugin_disableEbreak[0:0]
     5/10: $0\DebugPlugin_debugUsed[0:0]
     6/10: $0\DebugPlugin_haltedByBreak[0:0]
     7/10: $0\DebugPlugin_godmode[0:0]
     8/10: $0\DebugPlugin_stepIt[0:0]
     9/10: $0\DebugPlugin_haltIt[0:0]
    10/10: $0\DebugPlugin_resetIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6075$3568'.
     1/4: $0\DebugPlugin_firstCycle[0:0]
     2/4: $0\DebugPlugin_busReadDataReg[31:0]
     3/4: $0\DebugPlugin_hardwareBreakpoints_1_pc[30:0]
     4/4: $0\DebugPlugin_hardwareBreakpoints_0_pc[30:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
     1/135: $0\memory_DivPlugin_rs1[32:0] [32]
     2/135: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/135: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/135: $0\execute_CsrPlugin_csr_4032[0:0]
     5/135: $0\execute_CsrPlugin_csr_3008[0:0]
     6/135: $0\execute_CsrPlugin_csr_3202[0:0]
     7/135: $0\execute_CsrPlugin_csr_3074[0:0]
     8/135: $0\execute_CsrPlugin_csr_3200[0:0]
     9/135: $0\execute_CsrPlugin_csr_3072[0:0]
    10/135: $0\execute_CsrPlugin_csr_2946[0:0]
    11/135: $0\execute_CsrPlugin_csr_2818[0:0]
    12/135: $0\execute_CsrPlugin_csr_2944[0:0]
    13/135: $0\execute_CsrPlugin_csr_2816[0:0]
    14/135: $0\execute_CsrPlugin_csr_835[0:0]
    15/135: $0\execute_CsrPlugin_csr_834[0:0]
    16/135: $0\execute_CsrPlugin_csr_832[0:0]
    17/135: $0\execute_CsrPlugin_csr_833[0:0]
    18/135: $0\execute_CsrPlugin_csr_773[0:0]
    19/135: $0\execute_CsrPlugin_csr_772[0:0]
    20/135: $0\execute_CsrPlugin_csr_836[0:0]
    21/135: $0\execute_CsrPlugin_csr_768[0:0]
    22/135: $0\execute_CsrPlugin_csr_769[0:0]
    23/135: $0\execute_CsrPlugin_csr_3860[0:0]
    24/135: $0\execute_CsrPlugin_csr_3859[0:0]
    25/135: $0\execute_CsrPlugin_csr_3858[0:0]
    26/135: $0\execute_CsrPlugin_csr_3857[0:0]
    27/135: $0\execute_CsrPlugin_csr_3264[0:0]
    28/135: $0\memory_to_writeBack_MUL_LOW[51:0]
    29/135: $0\memory_to_writeBack_MUL_HH[33:0]
    30/135: $0\execute_to_memory_MUL_HH[33:0]
    31/135: $0\execute_to_memory_MUL_HL[33:0]
    32/135: $0\execute_to_memory_MUL_LH[33:0]
    33/135: $0\execute_to_memory_MUL_LL[31:0]
    34/135: $0\execute_to_memory_BRANCH_CALC[31:0]
    35/135: $0\execute_to_memory_BRANCH_DO[0:0]
    36/135: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    37/135: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    38/135: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    39/135: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    40/135: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    41/135: $0\decode_to_execute_DO_EBREAK[0:0]
    42/135: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    43/135: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    44/135: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    45/135: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    46/135: $0\decode_to_execute_RS2[31:0]
    47/135: $0\decode_to_execute_RS1[31:0]
    48/135: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    49/135: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    50/135: $0\execute_to_memory_IS_DIV[0:0]
    51/135: $0\decode_to_execute_IS_DIV[0:0]
    52/135: $0\memory_to_writeBack_IS_MUL[0:0]
    53/135: $0\execute_to_memory_IS_MUL[0:0]
    54/135: $0\decode_to_execute_IS_MUL[0:0]
    55/135: $0\memory_to_writeBack_ENV_CTRL[1:0]
    56/135: $0\execute_to_memory_ENV_CTRL[1:0]
    57/135: $0\decode_to_execute_ENV_CTRL[1:0]
    58/135: $0\decode_to_execute_IS_CSR[0:0]
    59/135: $0\decode_to_execute_BRANCH_CTRL[1:0]
    60/135: $0\execute_to_memory_SHIFT_CTRL[1:0]
    61/135: $0\decode_to_execute_SHIFT_CTRL[1:0]
    62/135: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    63/135: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    64/135: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    65/135: $0\decode_to_execute_MEMORY_AMO[0:0]
    66/135: $0\memory_to_writeBack_MEMORY_LRSC[0:0]
    67/135: $0\execute_to_memory_MEMORY_LRSC[0:0]
    68/135: $0\decode_to_execute_MEMORY_LRSC[0:0]
    69/135: $0\memory_to_writeBack_MEMORY_WR[0:0]
    70/135: $0\execute_to_memory_MEMORY_WR[0:0]
    71/135: $0\decode_to_execute_MEMORY_WR[0:0]
    72/135: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    73/135: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    74/135: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    75/135: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    76/135: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    77/135: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    78/135: $0\decode_to_execute_SRC2_CTRL[1:0]
    79/135: $0\decode_to_execute_ALU_CTRL[1:0]
    80/135: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    81/135: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    82/135: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    83/135: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    84/135: $0\decode_to_execute_SRC1_CTRL[1:0]
    85/135: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    86/135: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    87/135: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    88/135: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    89/135: $0\decode_to_execute_IS_RVC[0:0]
    90/135: $0\memory_to_writeBack_INSTRUCTION[31:0]
    91/135: $0\execute_to_memory_INSTRUCTION[31:0]
    92/135: $0\decode_to_execute_INSTRUCTION[31:0]
    93/135: $0\memory_to_writeBack_PC[31:0]
    94/135: $0\execute_to_memory_PC[31:0]
    95/135: $0\decode_to_execute_PC[31:0]
    96/135: $0\memory_DivPlugin_div_result[31:0]
    97/135: $0\memory_DivPlugin_div_done[0:0]
    98/135: $0\memory_DivPlugin_div_needRevert[0:0]
    99/135: $0\memory_DivPlugin_rs1[32:0] [31:0]
   100/135: $0\memory_DivPlugin_rs2[31:0]
   101/135: $0\CsrPlugin_mip_MSIP[0:0]
   102/135: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
   103/135: $0\CsrPlugin_interrupt_code[3:0]
   104/135: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
   105/135: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
   106/135: $0\CsrPlugin_mtval[31:0]
   107/135: $0\CsrPlugin_mcause_exceptionCode[3:0]
   108/135: $0\CsrPlugin_mcause_interrupt[0:0]
   109/135: $0\CsrPlugin_mscratch[31:0]
   110/135: $0\CsrPlugin_mepc[31:0]
   111/135: $0\CsrPlugin_mtvec_base[29:0]
   112/135: $0\CsrPlugin_mtvec_mode[1:0]
   113/135: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_last[0:0]
   114/135: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_size[2:0]
   115/135: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]
   116/135: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_data[31:0]
   117/135: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]
   118/135: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_uncached[0:0]
   119/135: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_wr[0:0]
   120/135: $0\dataCache_1_io_mem_cmd_rData_last[0:0]
   121/135: $0\dataCache_1_io_mem_cmd_rData_size[2:0]
   122/135: $0\dataCache_1_io_mem_cmd_rData_mask[3:0]
   123/135: $0\dataCache_1_io_mem_cmd_rData_data[31:0]
   124/135: $0\dataCache_1_io_mem_cmd_rData_address[31:0]
   125/135: $0\dataCache_1_io_mem_cmd_rData_uncached[0:0]
   126/135: $0\dataCache_1_io_mem_cmd_rData_wr[0:0]
   127/135: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
   128/135: $0\IBusCachedPlugin_injector_formal_rawInDecode[31:0]
   129/135: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc[0:0]
   130/135: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0]
   131/135: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error[0:0]
   132/135: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc[31:0]
   133/135: $0\IBusCachedPlugin_decompressor_throw2BytesLatch[0:0]
   134/135: $0\IBusCachedPlugin_decompressor_bufferValidLatch[0:0]
   135/135: $0\IBusCachedPlugin_decompressor_bufferData[15:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
     1/52: $0\CsrPlugin_minstret[63:0] [63:32]
     2/52: $0\CsrPlugin_minstret[63:0] [31:0]
     3/52: $0\CsrPlugin_mcycle[63:0] [31:0]
     4/52: $0\_zz_iBus_rsp_valid[0:0]
     5/52: $0\memory_DivPlugin_div_counter_value[5:0]
     6/52: $0\execute_CsrPlugin_wfiWake[0:0]
     7/52: $0\CsrPlugin_hadException[0:0]
     8/52: $0\CsrPlugin_lastStageWasWfi[0:0]
     9/52: $0\CsrPlugin_interrupt_valid[0:0]
    10/52: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
    11/52: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
    12/52: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    13/52: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    14/52: $0\_zz_dBus_rsp_valid[0:0]
    15/52: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
    16/52: $0\_zz_2[0:0]
    17/52: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    18/52: $0\_zz_dBus_cmd_ready[2:0]
    19/52: $0\_zz_iBusWishbone_ADR[2:0]
    20/52: $0\switch_Fetcher_l365[2:0]
    21/52: $0\_zz_CsrPlugin_csrMapping_readDataInit[31:0]
    22/52: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    23/52: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    24/52: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    25/52: $0\CsrPlugin_mcycle[63:0] [63:32]
    26/52: $0\CsrPlugin_mie_MSIE[0:0]
    27/52: $0\CsrPlugin_mie_MTIE[0:0]
    28/52: $0\CsrPlugin_mie_MEIE[0:0]
    29/52: $0\CsrPlugin_mstatus_MPP[1:0]
    30/52: $0\CsrPlugin_mstatus_MPIE[0:0]
    31/52: $0\CsrPlugin_mstatus_MIE[0:0]
    32/52: $0\CsrPlugin_misa_extensions[25:0]
    33/52: $0\CsrPlugin_misa_base[1:0]
    34/52: $0\DBusCachedPlugin_rspCounter[31:0]
    35/52: $0\dataCache_1_io_mem_cmd_s2mPipe_rValid[0:0]
    36/52: $0\dataCache_1_io_mem_cmd_rValid[0:0]
    37/52: $0\IBusCachedPlugin_rspCounter[31:0]
    38/52: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    39/52: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    40/52: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    41/52: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    42/52: $0\_zz_IBusCachedPlugin_injector_decodeInput_valid[0:0]
    43/52: $0\IBusCachedPlugin_decompressor_throw2BytesReg[0:0]
    44/52: $0\IBusCachedPlugin_decompressor_bufferValid[0:0]
    45/52: $0\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2[0:0]
    46/52: $0\IBusCachedPlugin_decodePc_pcReg[31:0]
    47/52: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    48/52: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    49/52: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    50/52: $0\writeBack_arbitration_isValid[0:0]
    51/52: $0\memory_arbitration_isValid[0:0]
    52/52: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5289$3479'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5282$3478'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5266$3448'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_24[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5259$3447'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_23[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5252$3446'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_22[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5245$3445'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_21[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5238$3444'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_20[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5231$3443'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_19[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5224$3442'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_18[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5217$3441'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_17[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5210$3440'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_16[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5203$3439'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_15[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5196$3438'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_14[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5188$3437'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_13[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_13[31:31]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5181$3436'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_12[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5174$3435'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_11[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5166$3434'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_10[31:0] [31:2]
     2/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_10[31:0] [1:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5157$3433'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_9[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_9[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_9[11:11]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5148$3432'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_8[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_8[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_8[11:11]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5139$3431'.
     1/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_7[12:11]
     2/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_7[3:3]
     3/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_7[7:7]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5130$3430'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_6[25:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_6[31:30]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5123$3429'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[5:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5116$3428'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[4:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5109$3427'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[3:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5101$3426'.
     1/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[25:20]
     2/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[12:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5063$3398'.
     1/1: $1\IBusCachedPlugin_injectionPort_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4912$3254'.
     1/3: $3\IBusCachedPlugin_injectionPort_valid[0:0]
     2/3: $2\IBusCachedPlugin_injectionPort_valid[0:0]
     3/3: $1\IBusCachedPlugin_injectionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4900$3252'.
     1/5: $1\debug_bus_rsp_data[4:0] [4]
     2/5: $1\debug_bus_rsp_data[4:0] [2]
     3/5: $1\debug_bus_rsp_data[4:0] [1]
     4/5: $1\debug_bus_rsp_data[4:0] [0]
     5/5: $1\debug_bus_rsp_data[4:0] [3]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4885$3251'.
     1/3: $3\debug_bus_cmd_ready[0:0]
     2/3: $2\debug_bus_cmd_ready[0:0]
     3/3: $1\debug_bus_cmd_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4876$3243'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4850$3223'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4841$3220'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4832$3219'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4808$3214'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4794$3213'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4776$3205'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4764$3197'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4757$3194'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4735$3187'.
     1/3: $3\CsrPlugin_selfException_payload_code[3:0]
     2/3: $2\CsrPlugin_selfException_payload_code[3:0]
     3/3: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4725$3186'.
     1/2: $2\CsrPlugin_selfException_valid[0:0]
     2/2: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4716$3185'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4611$3184'.
     1/37: $37\execute_CsrPlugin_illegalAccess[0:0]
     2/37: $36\execute_CsrPlugin_illegalAccess[0:0]
     3/37: $35\execute_CsrPlugin_illegalAccess[0:0]
     4/37: $34\execute_CsrPlugin_illegalAccess[0:0]
     5/37: $33\execute_CsrPlugin_illegalAccess[0:0]
     6/37: $32\execute_CsrPlugin_illegalAccess[0:0]
     7/37: $31\execute_CsrPlugin_illegalAccess[0:0]
     8/37: $30\execute_CsrPlugin_illegalAccess[0:0]
     9/37: $29\execute_CsrPlugin_illegalAccess[0:0]
    10/37: $28\execute_CsrPlugin_illegalAccess[0:0]
    11/37: $27\execute_CsrPlugin_illegalAccess[0:0]
    12/37: $26\execute_CsrPlugin_illegalAccess[0:0]
    13/37: $25\execute_CsrPlugin_illegalAccess[0:0]
    14/37: $24\execute_CsrPlugin_illegalAccess[0:0]
    15/37: $23\execute_CsrPlugin_illegalAccess[0:0]
    16/37: $22\execute_CsrPlugin_illegalAccess[0:0]
    17/37: $21\execute_CsrPlugin_illegalAccess[0:0]
    18/37: $20\execute_CsrPlugin_illegalAccess[0:0]
    19/37: $19\execute_CsrPlugin_illegalAccess[0:0]
    20/37: $18\execute_CsrPlugin_illegalAccess[0:0]
    21/37: $17\execute_CsrPlugin_illegalAccess[0:0]
    22/37: $16\execute_CsrPlugin_illegalAccess[0:0]
    23/37: $15\execute_CsrPlugin_illegalAccess[0:0]
    24/37: $14\execute_CsrPlugin_illegalAccess[0:0]
    25/37: $13\execute_CsrPlugin_illegalAccess[0:0]
    26/37: $12\execute_CsrPlugin_illegalAccess[0:0]
    27/37: $11\execute_CsrPlugin_illegalAccess[0:0]
    28/37: $10\execute_CsrPlugin_illegalAccess[0:0]
    29/37: $9\execute_CsrPlugin_illegalAccess[0:0]
    30/37: $8\execute_CsrPlugin_illegalAccess[0:0]
    31/37: $7\execute_CsrPlugin_illegalAccess[0:0]
    32/37: $6\execute_CsrPlugin_illegalAccess[0:0]
    33/37: $5\execute_CsrPlugin_illegalAccess[0:0]
    34/37: $4\execute_CsrPlugin_illegalAccess[0:0]
    35/37: $3\execute_CsrPlugin_illegalAccess[0:0]
    36/37: $2\execute_CsrPlugin_illegalAccess[0:0]
    37/37: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4592$3168'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4581$3167'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4574$3166'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4567$3165'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4555$3161'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4526$3139'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4519$3138'.
     1/1: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4509$3137'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4499$3136'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4485$3130'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4459$3126'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4444$3125'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4429$3122'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4406$3121'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4394$3120'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4376$3119'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4359$3116'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4305$3089'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4277$3088'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4242$3087'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4206$3084'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4197$3080'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4180$3079'.
     1/1: $1\_zz_execute_SRC2_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4157$3078'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4133$3077'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4115$3076'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4101$3075'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4087$3071'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4080$3070'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4073$3069'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4066$3067'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4002$3039'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3982$3038'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3953$3035'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3943$3031'.
     1/1: $1\writeBack_DBusCachedPlugin_rspRf[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3936$3030'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3915$3026'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3896$3025'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3886$3024'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3876$3021'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3868$3018'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3851$3013'.
     1/1: $1\dataCache_1_io_cpu_execute_args_isLrsc[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3832$3007'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3816$3005'.
     1/3: $3\_zz_decode_MEMORY_FORCE_CONSTISTENCY[0:0]
     2/3: $2\_zz_decode_MEMORY_FORCE_CONSTISTENCY[0:0]
     3/3: $1\_zz_decode_MEMORY_FORCE_CONSTISTENCY[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3790$3001'.
     1/1: $1\dataCache_1_io_mem_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3760$2977'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3750$2976'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3743$2973'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3733$2972'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3715$2963'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3691$2959'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3676$2958'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3651$2952'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3633$2951'.
     1/2: $2\decode_arbitration_isValid[0:0]
     2/2: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3598$2909'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3580$2908'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_24[2:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3563$2907'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_23[2:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3547$2905'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3532$2904'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3525$2903'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3506$2902'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3491$2901'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3479$2900'.
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3422$2884'.
     1/1: $1\IBusCachedPlugin_decompressor_decompressed[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3398$2872'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3385$2867'.
     1/1: $1\IBusCachedPlugin_fetchPc_redo_payload[1:1]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3370$2863'.
     1/2: $2\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
     2/2: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3359$2859'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3349$2858'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3340$2852'.
     1/1: $1\IBusCachedPlugin_decodePc_injectedDecode[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3332$2850'.
     1/1: $1\IBusCachedPlugin_decodePc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3319$2844'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3305$2842'.
     1/3: $3\IBusCachedPlugin_fetchPc_pc[31:0]
     2/3: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     3/3: $1\IBusCachedPlugin_fetchPc_pc[1:1]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3295$2837'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3283$2834'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3268$2827'.
     1/1: $1\CsrPlugin_allowEbreakException[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3261$2826'.
     1/1: $1\CsrPlugin_allowException[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3254$2825'.
     1/1: $1\CsrPlugin_allowInterrupts[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3247$2824'.
     1/1: $1\CsrPlugin_forceMachineWire[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3231$2823'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3221$2822'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3214$2821'.
     1/1: $1\CsrPlugin_thirdPartyWake[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3207$2820'.
     1/1: $1\CsrPlugin_inWfi[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3198$2819'.
     1/1: $1\BranchPlugin_inDebugNoFetchFlag[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3191$2818'.
     1/1: $1\_zz_when_DBusCachedPlugin_l393[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3181$2817'.
     1/2: $2\IBusCachedPlugin_incomingInstruction[0:0]
     2/2: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3174$2816'.
     1/1: $1\IBusCachedPlugin_forceNoDecodeCond[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3150$2815'.
     1/7: $7\IBusCachedPlugin_fetcherHalt[0:0]
     2/7: $6\IBusCachedPlugin_fetcherHalt[0:0]
     3/7: $5\IBusCachedPlugin_fetcherHalt[0:0]
     4/7: $4\IBusCachedPlugin_fetcherHalt[0:0]
     5/7: $3\IBusCachedPlugin_fetcherHalt[0:0]
     6/7: $2\IBusCachedPlugin_fetcherHalt[0:0]
     7/7: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3130$2814'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3123$2813'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3113$2812'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3105$2811'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3098$2810'.
     1/1: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3090$2809'.
     1/1: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3080$2808'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3062$2807'.
     1/5: $5\execute_arbitration_flushNext[0:0]
     2/5: $4\execute_arbitration_flushNext[0:0]
     3/5: $3\execute_arbitration_flushNext[0:0]
     4/5: $2\execute_arbitration_flushNext[0:0]
     5/5: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3053$2806'.
     1/2: $2\execute_arbitration_flushIt[0:0]
     2/2: $1\execute_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3043$2805'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3033$2804'.
     1/2: $2\execute_arbitration_haltByOther[0:0]
     2/2: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3016$2803'.
     1/5: $5\execute_arbitration_haltItself[0:0]
     2/5: $4\execute_arbitration_haltItself[0:0]
     3/5: $3\execute_arbitration_haltItself[0:0]
     4/5: $2\execute_arbitration_haltItself[0:0]
     5/5: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3006$2802'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2995$2801'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2982$2800'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2968$2799'.
     1/2: $2\decode_arbitration_haltItself[0:0]
     2/2: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2956$2798'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2949$2797'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2941$2796'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2934$2795'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2927$2794'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2920$2793'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2882$2792'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2874$2781'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2866$2779'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2828$2778'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2797$2777'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2767$2776'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2754$2775'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1980$2745'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1971$2744'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1962$2743'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1845$2736'.
     1/3: $1$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2742
     2/3: $1$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_DATA[31:0]$2741
     3/3: $1$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_ADDR[4:0]$2740
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1839$2734'.
     1/1: $0\_zz_RegFilePlugin_regFile_port1[31:0]
Creating decoders for process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1833$2732'.
     1/1: $0\_zz_RegFilePlugin_regFile_port0[31:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1663$2497'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1662$2496'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1659$2495'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1658$2494'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1653$2493'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1652$2492'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1643$2491'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1642$2490'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1641$2489'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1639$2488'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1635$2487'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1632$2486'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1631$2485'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1628$2484'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1624$2483'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1607$2482'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1606$2481'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1601$2480'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1599$2479'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1591$2478'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1590$2477'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1586$2476'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1584$2475'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1583$2474'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1582$2473'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1575$2472'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1574$2471'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1573$2470'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1571$2469'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1570$2468'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1569$2467'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1568$2466'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1567$2465'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1566$2464'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1562$2463'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1561$2462'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1540$2461'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1535$2460'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1532$2459'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1517$2458'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1509$2457'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1506$2456'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1505$2455'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1504$2454'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1503$2453'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1496$2452'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1495$2451'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1493$2450'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1492$2449'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1491$2448'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1490$2447'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1489$2446'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1485$2445'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1484$2444'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1483$2443'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1479$2442'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1477$2441'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1472$2440'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1471$2439'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1469$2438'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1468$2437'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1467$2436'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1466$2435'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1465$2434'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1452$2433'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1449$2432'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1448$2431'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1445$2430'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1441$2429'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1426$2428'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1425$2427'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1424$2426'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1423$2425'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1418$2424'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1416$2423'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1408$2422'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1407$2421'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1402$2420'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1401$2419'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1400$2418'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1398$2417'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1394$2416'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1391$2415'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1390$2414'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1387$2413'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1383$2412'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1366$2411'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1365$2410'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1360$2409'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1358$2408'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1350$2407'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1349$2406'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1344$2405'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1343$2404'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1342$2403'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1340$2402'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1339$2401'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1338$2400'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1331$2399'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1330$2398'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1329$2397'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1327$2396'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1326$2395'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1325$2394'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1323$2393'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1322$2392'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1319$2391'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1318$2390'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1316$2389'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1315$2388'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1311$2387'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1309$2386'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1308$2385'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1306$2384'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1304$2383'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1303$2382'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1302$2381'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1301$2380'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1300$2379'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1299$2378'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1293$2377'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1291$2376'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1282$2375'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1280$2374'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1279$2373'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1277$2372'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1273$2371'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1271$2370'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1270$2369'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1268$2368'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1266$2367'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1264$2366'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1263$2365'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1260$2364'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1259$2363'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1258$2362'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1257$2361'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1256$2360'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1254$2359'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1252$2358'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1251$2357'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1250$2356'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1249$2355'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1248$2354'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1247$2353'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1246$2352'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1245$2351'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1244$2350'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1243$2349'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1212$2348'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1211$2347'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1210$2346'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1209$2345'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1208$2344'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1207$2343'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1206$2342'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1205$2341'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1204$2340'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1203$2339'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1202$2338'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1201$2337'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1200$2336'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1199$2335'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1198$2334'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1197$2333'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1196$2332'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1195$2331'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1194$2330'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1192$2329'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1190$2328'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1187$2327'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1185$2326'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1183$2325'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1181$2324'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1180$2323'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1179$2322'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1178$2321'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1166$2320'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1164$2319'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1162$2318'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1161$2317'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1160$2316'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1159$2315'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1158$2314'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1157$2313'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1154$2312'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1153$2311'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1152$2310'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1151$2309'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1150$2308'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1149$2307'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1147$2306'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1146$2305'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1145$2304'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1144$2303'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1143$2302'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1142$2301'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1141$2300'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1140$2299'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1139$2298'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1138$2297'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1136$2296'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1135$2295'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1133$2294'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1132$2293'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1130$2292'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1128$2291'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1127$2290'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1126$2289'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1122$2288'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1118$2287'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1117$2286'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1116$2285'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1115$2284'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1114$2283'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1112$2282'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1110$2281'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1109$2280'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1108$2279'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1104$2278'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1096$2277'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1094$2276'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1093$2275'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1091$2274'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1090$2273'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1088$2272'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1087$2271'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1058$2270'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1057$2269'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1056$2268'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1055$2267'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1053$2266'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1052$2265'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1051$2264'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1049$2263'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1046$2262'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1043$2261'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1041$2260'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1038$2259'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1037$2258'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1035$2257'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1034$2256'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1033$2255'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1032$2254'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1025$2253'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1015$2252'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1014$2251'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1013$2250'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1012$2249'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1011$2248'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1010$2247'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1009$2246'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1008$2245'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1007$2244'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1005$2243'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1004$2242'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1000$2241'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:998$2240'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:997$2239'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:995$2238'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:994$2237'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:992$2236'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:991$2235'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:962$2234'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:961$2233'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:960$2232'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:959$2231'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:957$2230'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:956$2229'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:955$2228'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:953$2227'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:950$2226'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:947$2225'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:945$2224'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:942$2223'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:941$2222'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:939$2221'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:938$2220'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:937$2219'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:936$2218'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:929$2217'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:919$2216'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:918$2215'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:917$2214'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:916$2213'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:915$2212'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:914$2211'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:913$2210'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:912$2209'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:911$2208'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:909$2207'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:908$2206'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:904$2205'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:902$2204'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:901$2203'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:899$2202'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:898$2201'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:896$2200'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:895$2199'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:866$2198'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:865$2197'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:864$2196'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:863$2195'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:861$2194'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:860$2193'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:859$2192'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:857$2191'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:854$2190'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:851$2189'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:849$2188'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:846$2187'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:845$2186'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:843$2185'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:842$2184'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:841$2183'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:840$2182'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:833$2181'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:823$2180'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:822$2179'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:821$2178'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:820$2177'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:819$2176'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:818$2175'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:817$2174'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:816$2173'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:815$2172'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:813$2171'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:812$2170'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:808$2169'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:806$2168'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:805$2167'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:803$2166'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:802$2165'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:800$2164'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:799$2163'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:770$2162'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:769$2161'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:768$2160'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:767$2159'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:765$2158'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:764$2157'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:763$2156'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:761$2155'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:758$2154'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:755$2153'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:753$2152'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:750$2151'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:749$2150'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:747$2149'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:746$2148'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:745$2147'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:744$2146'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:737$2145'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:727$2144'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:726$2143'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:725$2142'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:724$2141'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:723$2140'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:722$2139'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:721$2138'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:720$2137'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:719$2136'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:717$2135'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:716$2134'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:715$2133'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:714$2132'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:713$2131'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:712$2130'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:711$2129'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:710$2128'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:709$2127'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:708$2126'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:707$2125'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:705$2124'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:704$2123'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:703$2122'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:702$2121'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:701$2120'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:695$2119'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:688$2118'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:687$2117'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:676$2116'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:675$2115'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:674$2114'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:672$2113'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:671$2112'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:669$2111'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:668$2110'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:667$2109'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:665$2108'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:664$2107'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:662$2106'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:661$2105'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:658$2104'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:657$2103'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:655$2102'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:654$2101'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:653$2100'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:652$2099'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:651$2098'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:645$2097'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:634$2096'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:633$2095'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:630$2094'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:629$2093'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:628$2092'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:627$2091'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:623$2090'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:622$2089'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:621$2088'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:620$2087'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:619$2086'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:618$2085'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:614$2084'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:612$2083'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:607$2082'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:606$2081'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:603$2080'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:575$2079'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:574$2078'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:572$2077'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:571$2076'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:570$2075'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:569$2074'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:568$2073'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:563$2072'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:562$2071'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:561$2070'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:557$2069'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:556$2068'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:555$2067'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:554$2066'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:552$2065'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:551$2064'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:550$2063'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:549$2062'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:548$2061'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:547$2060'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:546$2059'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:545$2058'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:544$2057'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:543$2056'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:542$2055'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:541$2054'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:540$2053'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:539$2052'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:538$2051'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:536$2050'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:535$2049'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:534$2048'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:533$2047'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:532$2046'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:531$2045'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:530$2044'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:529$2043'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:524$2042'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:517$2041'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:516$2040'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:515$2039'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:514$2038'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:513$2037'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:512$2036'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:511$2035'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:510$2034'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:508$2033'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:507$2032'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:506$2031'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:505$2030'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:504$2029'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:503$2028'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:501$2027'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:500$2026'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:499$2025'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:498$2024'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:497$2023'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:495$2022'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:494$2021'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:493$2020'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:492$2019'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:491$2018'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:490$2017'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:489$2016'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:487$2015'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:486$2014'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:485$2013'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:484$2012'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:483$2011'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:482$2010'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:481$2009'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:480$2008'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:479$2007'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:473$2006'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:468$2005'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:464$2004'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:463$2003'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:462$2002'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:461$2001'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:458$2000'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:455$1999'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:452$1998'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:449$1997'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:446$1996'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:443$1995'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:440$1994'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:437$1993'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:434$1992'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:431$1991'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:428$1990'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:425$1989'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:422$1988'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:419$1987'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:416$1986'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:413$1985'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:412$1984'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:404$1983'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:402$1982'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:398$1981'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:394$1980'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:390$1979'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:386$1978'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:382$1977'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:378$1976'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:375$1975'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:373$1974'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:371$1973'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:369$1972'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:367$1971'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:365$1970'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:363$1969'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:361$1968'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:359$1967'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:357$1966'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:355$1965'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:353$1964'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:351$1963'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:349$1962'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:347$1961'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:345$1960'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:343$1959'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:341$1958'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:338$1957'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:336$1956'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:334$1955'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:332$1954'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:330$1953'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:328$1952'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:326$1951'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:324$1950'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:322$1949'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:320$1948'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:318$1947'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:316$1946'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:314$1945'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:312$1944'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:309$1943'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:307$1942'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:305$1941'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:303$1940'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:301$1939'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:299$1938'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:297$1937'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:295$1936'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:293$1935'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:291$1934'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:289$1933'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:287$1932'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:285$1931'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:283$1930'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:280$1929'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:278$1928'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:276$1927'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:274$1926'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:272$1925'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:270$1924'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:268$1923'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:266$1922'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:264$1921'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:262$1920'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:260$1919'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:258$1918'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:255$1917'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:253$1916'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:251$1915'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:249$1914'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:247$1913'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:245$1912'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:243$1911'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:241$1910'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:239$1909'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:237$1908'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:235$1907'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:233$1906'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:230$1905'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:228$1904'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:225$1903'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:223$1902'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:221$1901'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:219$1900'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:217$1899'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:215$1898'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:212$1897'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:211$1896'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:210$1895'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:209$1894'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:208$1893'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:207$1892'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:206$1891'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:205$1890'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:204$1889'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:203$1888'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:202$1887'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:201$1886'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:200$1885'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:199$1884'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:198$1883'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:197$1882'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:196$1881'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:195$1880'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:194$1879'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:193$1878'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:192$1877'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:191$1876'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:190$1875'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:189$1874'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:188$1873'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:187$1872'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:186$1871'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:185$1870'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:184$1869'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:183$1868'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:182$1867'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:181$1866'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:180$1865'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:179$1864'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:178$1863'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:177$1862'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:176$1861'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:175$1860'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:174$1859'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:170$1858'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:168$1857'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:163$1856'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:162$1855'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:161$1854'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:160$1853'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:159$1852'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:158$1851'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:157$1850'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:156$1849'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:155$1848'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:154$1847'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:153$1846'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:152$1845'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:151$1844'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:150$1843'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:149$1842'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:148$1841'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:135$1840'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:134$1839'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:133$1838'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:132$1837'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:131$1836'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:130$1835'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:129$1834'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:128$1833'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:127$1832'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:126$1831'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:125$1830'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:124$1829'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:123$1828'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:122$1827'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:121$1826'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:120$1825'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:119$1824'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:118$1823'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:117$1822'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:116$1821'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:115$1820'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:114$1819'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:113$1818'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:112$1817'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:111$1816'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:110$1815'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:109$1814'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:108$1813'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:104$1812'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:103$1811'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:102$1810'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:101$1809'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:100$1808'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:98$1807'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:97$1806'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:96$1805'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:93$1804'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:92$1803'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:91$1802'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:90$1801'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:89$1800'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:88$1799'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:81$1798'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:80$1797'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:79$1796'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:78$1795'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:77$1794'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:76$1793'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:72$1792'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:70$1791'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:69$1790'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:68$1789'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:65$1788'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:64$1787'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:63$1786'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:62$1785'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:61$1784'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:58$1783'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:57$1782'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6989$1750'.
     1/3: $1$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_EN[7:0]$1756
     2/3: $1$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_DATA[7:0]$1755
     3/3: $1$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_ADDR[8:0]$1754
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6975$1742'.
     1/3: $1$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_EN[7:0]$1748
     2/3: $1$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_DATA[7:0]$1747
     3/3: $1$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_ADDR[8:0]$1746
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6961$1734'.
     1/3: $1$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_EN[7:0]$1740
     2/3: $1$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_DATA[7:0]$1739
     3/3: $1$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_ADDR[8:0]$1738
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6947$1726'.
     1/3: $1$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_EN[7:0]$1732
     2/3: $1$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_DATA[7:0]$1731
     3/3: $1$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_ADDR[8:0]$1730
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6933$1718'.
     1/3: $1$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_EN[7:0]$1724
     2/3: $1$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_DATA[7:0]$1723
     3/3: $1$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_ADDR[8:0]$1722
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6919$1710'.
     1/3: $1$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_EN[7:0]$1716
     2/3: $1$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_DATA[7:0]$1715
     3/3: $1$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_ADDR[8:0]$1714
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6905$1702'.
     1/3: $1$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_EN[7:0]$1708
     2/3: $1$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_DATA[7:0]$1707
     3/3: $1$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_ADDR[8:0]$1706
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6891$1694'.
     1/3: $1$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_EN[7:0]$1700
     2/3: $1$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_DATA[7:0]$1699
     3/3: $1$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_ADDR[8:0]$1698
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6877$1686'.
     1/3: $1$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_EN[7:0]$1692
     2/3: $1$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_DATA[7:0]$1691
     3/3: $1$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_ADDR[8:0]$1690
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6863$1678'.
     1/3: $1$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_EN[7:0]$1684
     2/3: $1$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_DATA[7:0]$1683
     3/3: $1$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_ADDR[8:0]$1682
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6849$1670'.
     1/3: $1$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_EN[7:0]$1676
     2/3: $1$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_DATA[7:0]$1675
     3/3: $1$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_ADDR[8:0]$1674
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6835$1662'.
     1/3: $1$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_EN[7:0]$1668
     2/3: $1$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_DATA[7:0]$1667
     3/3: $1$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_ADDR[8:0]$1666
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6821$1654'.
     1/3: $1$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_EN[7:0]$1660
     2/3: $1$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_DATA[7:0]$1659
     3/3: $1$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_ADDR[8:0]$1658
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6807$1646'.
     1/3: $1$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_EN[7:0]$1652
     2/3: $1$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_DATA[7:0]$1651
     3/3: $1$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_ADDR[8:0]$1650
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6793$1638'.
     1/3: $1$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_EN[7:0]$1644
     2/3: $1$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_DATA[7:0]$1643
     3/3: $1$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_ADDR[8:0]$1642
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6779$1630'.
     1/3: $1$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_EN[7:0]$1636
     2/3: $1$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_DATA[7:0]$1635
     3/3: $1$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_ADDR[8:0]$1634
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6699$1618'.
     1/3: $1$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1624
     2/3: $1$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_DATA[23:0]$1623
     3/3: $1$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_ADDR[8:0]$1622
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1686$2501'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6682$1608'.
     1/3: $1$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1614
     2/3: $1$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_DATA[24:0]$1613
     3/3: $1$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_ADDR[2:0]$1612
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1683$2500'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6664$1598'.
     1/3: $1$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1604
     2/3: $1$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_DATA[24:0]$1603
     3/3: $1$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_ADDR[2:0]$1602
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1682$2499'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6646$1588'.
     1/3: $1$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1594
     2/3: $1$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_DATA[24:0]$1593
     3/3: $1$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_ADDR[2:0]$1592
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1666$2498'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6628$1578'.
     1/3: $1$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1584
     2/3: $1$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_DATA[24:0]$1583
     3/3: $1$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_ADDR[2:0]$1582
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6613$1576'.
     1/1: $0\storage_2_dat1[9:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6608$1568'.
     1/3: $1$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1574
     2/3: $1$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_DATA[9:0]$1573
     3/3: $1$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_ADDR[3:0]$1572
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6592$1566'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6587$1558'.
     1/3: $1$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1564
     2/3: $1$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_DATA[9:0]$1563
     3/3: $1$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_ADDR[3:0]$1562
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6571$1556'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6566$1548'.
     1/3: $1$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1554
     2/3: $1$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_DATA[9:0]$1553
     3/3: $1$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_ADDR[3:0]$1552
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6552$1546'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
     1/12: $1$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN[31:0]$1544
     2/12: $1$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_DATA[31:0]$1543
     3/12: $1$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_ADDR[10:0]$1542
     4/12: $1$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1541
     5/12: $1$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_DATA[31:0]$1540
     6/12: $1$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_ADDR[10:0]$1539
     7/12: $1$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1538
     8/12: $1$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_DATA[31:0]$1537
     9/12: $1$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_ADDR[10:0]$1536
    10/12: $1$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN[31:0]$1535
    11/12: $1$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_DATA[31:0]$1534
    12/12: $1$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_ADDR[10:0]$1533
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6514$1518'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
     1/277: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:112]
     2/277: $0\main_basesoc_rx_phase[31:0]
     3/277: $0\main_basesoc_tx_phase[31:0]
     4/277: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:80]
     5/277: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [79:64]
     6/277: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:48]
     7/277: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [47:32]
     8/277: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:16]
     9/277: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [15:0]
    10/277: $0\main_basesoc_rx_tick[0:0]
    11/277: $0\main_value[31:0]
    12/277: $0\main_cpu_vexriscv_reset_debug_logic[0:0]
    13/277: $0\main_xover_rxfull_re[0:0]
    14/277: $0\main_xover_txempty_re[0:0]
    15/277: $0\main_xover_enable_re[0:0]
    16/277: $0\main_xover_pending_re[0:0]
    17/277: $0\main_xover_status_re[0:0]
    18/277: $0\main_xover_rxempty_re[0:0]
    19/277: $0\main_xover_txfull_re[0:0]
    20/277: $0\main_uartcrossover_rxfull_re[0:0]
    21/277: $0\main_uartcrossover_txempty_re[0:0]
    22/277: $0\main_uartcrossover_enable_re[0:0]
    23/277: $0\main_uartcrossover_pending_re[0:0]
    24/277: $0\main_uartcrossover_status_re[0:0]
    25/277: $0\main_uartcrossover_rxempty_re[0:0]
    26/277: $0\main_uartcrossover_txfull_re[0:0]
    27/277: $0\builder_csr_bankarray_interface5_bank_bus_dat_r[31:0]
    28/277: $0\main_enable_re[0:0]
    29/277: $0\main_pending_re[0:0]
    30/277: $0\main_status_re[0:0]
    31/277: $0\main_value_re[0:0]
    32/277: $0\main_update_value_re[0:0]
    33/277: $0\main_en_re[0:0]
    34/277: $0\main_reload_re[0:0]
    35/277: $0\main_load_re[0:0]
    36/277: $0\builder_csr_bankarray_interface4_bank_bus_dat_r[31:0]
    37/277: $0\basesoc_re[0:0]
    38/277: $0\basesoc_loopback_re[0:0]
    39/277: $0\basesoc_cs_re[0:0]
    40/277: $0\basesoc_miso_re[0:0]
    41/277: $0\basesoc_mosi_re[0:0]
    42/277: $0\basesoc_status_re[0:0]
    43/277: $0\basesoc_control_re[0:0]
    44/277: $0\builder_csr_bankarray_interface3_bank_bus_dat_r[31:0]
    45/277: $0\main_sdram_rddata_re[0:0]
    46/277: $0\main_sdram_wrdata_re[0:0]
    47/277: $0\main_sdram_baddress_re[0:0]
    48/277: $0\main_sdram_address_re[0:0]
    49/277: $0\main_sdram_command_re[0:0]
    50/277: $0\main_sdram_re[0:0]
    51/277: $0\builder_csr_bankarray_interface2_bank_bus_dat_r[31:0]
    52/277: $0\main_re[0:0]
    53/277: $0\builder_csr_bankarray_interface1_bank_bus_dat_r[31:0]
    54/277: $0\builder_csr_bankarray_sel_r[0:0]
    55/277: $0\main_bus_errors_re[0:0]
    56/277: $0\main_scratch_re[0:0]
    57/277: $0\main_reset_re[0:0]
    58/277: $0\builder_csr_bankarray_interface0_bank_bus_dat_r[31:0]
    59/277: $0\builder_basesoc_wishbone2csr_state[1:0]
    60/277: $0\builder_basesoc_spimaster_state[1:0]
    61/277: $0\spisdcard_cs_n[0:0]
    62/277: $0\basesoc_clk_divider1[15:0]
    63/277: $0\builder_basesoc_fsm_state[1:0]
    64/277: $0\builder_basesoc_litedramnativeportconverter_state[0:0]
    65/277: $0\builder_basesoc_fullmemorywe_state[1:0]
    66/277: $0\builder_basesoc_litedramcore_new_master_rdata_valid3[0:0]
    67/277: $0\builder_basesoc_litedramcore_new_master_rdata_valid2[0:0]
    68/277: $0\builder_basesoc_litedramcore_new_master_rdata_valid1[0:0]
    69/277: $0\builder_basesoc_litedramcore_new_master_rdata_valid0[0:0]
    70/277: $0\builder_basesoc_litedramcore_new_master_wdata_ready[0:0]
    71/277: $0\builder_basesoc_litedramcore_multiplexer_state[2:0]
    72/277: $0\main_sdram_dfi_p0_wrdata_en[0:0]
    73/277: $0\main_sdram_dfi_p0_rddata_en[0:0]
    74/277: $0\main_sdram_dfi_p0_we_n[0:0]
    75/277: $0\main_sdram_dfi_p0_ras_n[0:0]
    76/277: $0\main_sdram_dfi_p0_cas_n[0:0]
    77/277: $0\main_sdram_dfi_p0_address[12:0]
    78/277: $0\main_sdram_dfi_p0_bank[1:0]
    79/277: $0\main_sdram_dfi_p0_cs_n[0:0]
    80/277: $0\builder_basesoc_litedramcore_bankmachine3_state[2:0]
    81/277: $0\builder_basesoc_litedramcore_bankmachine2_state[2:0]
    82/277: $0\builder_basesoc_litedramcore_bankmachine1_state[2:0]
    83/277: $0\builder_basesoc_litedramcore_bankmachine0_state[2:0]
    84/277: $0\builder_basesoc_litedramcore_refresher_state[1:0]
    85/277: $0\main_sdram_sequencer_done1[0:0]
    86/277: $0\main_sdram_cmd_payload_we[0:0]
    87/277: $0\main_sdram_cmd_payload_ras[0:0]
    88/277: $0\main_sdram_cmd_payload_cas[0:0]
    89/277: $0\main_sdram_cmd_payload_ba[1:0]
    90/277: $0\main_sdram_cmd_payload_a[12:0]
    91/277: $0\main_sdram_postponer_req_o[0:0]
    92/277: $0\main_dfi_p0_rddata_valid[0:0]
    93/277: $0\main_rddata_en[2:0]
    94/277: $0\main_zero_trigger_d[0:0]
    95/277: $0\main_xover_rx_trigger_d[0:0]
    96/277: $0\main_xover_tx_trigger_d[0:0]
    97/277: $0\main_uartcrossover_rx_trigger_d[0:0]
    98/277: $0\main_uartcrossover_tx_trigger_d[0:0]
    99/277: $0\builder_basesoc_uartbone_state[2:0]
   100/277: $0\builder_basesoc_rs232phyrx_state[0:0]
   101/277: $0\main_basesoc_tx_tick[0:0]
   102/277: $0\main_basesoc_rx_rx_d[0:0]
   103/277: $0\builder_basesoc_rs232phytx_state[0:0]
   104/277: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [111:96]
   105/277: $0\main_ram_bus_ram_bus_ack[0:0]
   106/277: $0\main_basesoc_ram_bus_ack[0:0]
   107/277: $0\main_cpu_vexriscv_debug_reset[0:0]
   108/277: $0\builder_slaves[4:0]
   109/277: $0\main_zero_pending[0:0]
   110/277: $0\main_xover_tx_pending[0:0]
   111/277: $0\main_xover_rx_pending[0:0]
   112/277: $0\main_xover_rx_fifo_readable[0:0]
   113/277: $0\main_xover_rx_fifo_produce[3:0]
   114/277: $0\main_xover_rx_fifo_level0[4:0]
   115/277: $0\main_xover_rx_fifo_consume[3:0]
   116/277: $0\main_xover_pipe_valid_source_valid[0:0]
   117/277: $0\main_xover_pipe_valid_source_payload_data[7:0]
   118/277: $0\main_xover_pipe_valid_source_last[0:0]
   119/277: $0\main_xover_pipe_valid_source_first[0:0]
   120/277: $0\main_xover_pending_r[1:0]
   121/277: $0\main_xover_enable_storage[1:0]
   122/277: $0\main_wishbone_bridge_wdata_converter_converter_mux[2:0]
   123/277: $0\main_wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   124/277: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[3:0]
   125/277: $0\main_sdram_timer_count1[8:0]
   126/277: $0\main_wishbone_bridge_rdata_converter_converter_source_last[0:0]
   127/277: $0\main_wishbone_bridge_rdata_converter_converter_source_first[0:0]
   128/277: $0\main_wishbone_bridge_rdata_converter_converter_demux[2:0]
   129/277: $0\main_wishbone_bridge_count[2:0]
   130/277: $0\main_wishbone_bridge_aborted[0:0]
   131/277: $0\main_value_status[31:0]
   132/277: $0\main_update_value_storage[0:0]
   133/277: $0\main_uartcrossover_tx_pending[0:0]
   134/277: $0\main_uartcrossover_tx_fifo_readable[0:0]
   135/277: $0\main_uartcrossover_tx_fifo_produce[3:0]
   136/277: $0\main_uartcrossover_tx_fifo_level0[4:0]
   137/277: $0\main_uartcrossover_tx_fifo_consume[3:0]
   138/277: $0\main_uartcrossover_rx_pending[0:0]
   139/277: $0\main_uartcrossover_rx_fifo_readable[0:0]
   140/277: $0\main_uartcrossover_rx_fifo_produce[3:0]
   141/277: $0\main_uartcrossover_rx_fifo_level0[4:0]
   142/277: $0\main_uartcrossover_rx_fifo_consume[3:0]
   143/277: $0\main_uartcrossover_pending_r[1:0]
   144/277: $0\main_uartcrossover_enable_storage[1:0]
   145/277: $0\main_storage[7:0]
   146/277: $0\main_sdram_wrdata_storage[15:0]
   147/277: $0\main_sdram_twtrcon_ready[0:0]
   148/277: $0\main_sdram_twtrcon_count[2:0]
   149/277: $0\main_sdram_trrdcon_ready[0:0]
   150/277: $0\main_sdram_trrdcon_count[0:0]
   151/277: $0\main_sdram_time1[3:0]
   152/277: $0\main_sdram_time0[4:0]
   153/277: $0\main_sdram_tccdcon_ready[0:0]
   154/277: $0\main_sdram_tccdcon_count[0:0]
   155/277: $0\main_sdram_storage[3:0]
   156/277: $0\main_sdram_sequencer_trigger[2:0]
   157/277: $0\main_sdram_sequencer_count[0:0]
   158/277: $0\main_sdram_rddata_status[15:0]
   159/277: $0\main_sdram_postponer_count[0:0]
   160/277: $0\main_sdram_command_storage[7:0]
   161/277: $0\main_sdram_choose_req_grant[1:0]
   162/277: $0\main_sdram_choose_cmd_grant[1:0]
   163/277: $0\main_sdram_bankmachine3_twtpcon_ready[0:0]
   164/277: $0\main_sdram_bankmachine3_twtpcon_count[1:0]
   165/277: $0\main_sdram_bankmachine3_trccon_ready[0:0]
   166/277: $0\main_sdram_bankmachine3_trccon_count[1:0]
   167/277: $0\main_sdram_bankmachine3_trascon_ready[0:0]
   168/277: $0\main_sdram_bankmachine3_trascon_count[0:0]
   169/277: $0\main_sdram_bankmachine3_row_opened[0:0]
   170/277: $0\main_sdram_bankmachine3_row[12:0]
   171/277: $0\main_sdram_bankmachine3_produce[2:0]
   172/277: $0\main_sdram_bankmachine3_pipe_valid_source_valid[0:0]
   173/277: $0\main_sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   174/277: $0\main_sdram_bankmachine3_pipe_valid_source_payload_addr[21:0]
   175/277: $0\main_sdram_bankmachine3_pipe_valid_source_last[0:0]
   176/277: $0\main_sdram_bankmachine3_pipe_valid_source_first[0:0]
   177/277: $0\main_sdram_bankmachine3_level[3:0]
   178/277: $0\main_sdram_bankmachine3_consume[2:0]
   179/277: $0\main_sdram_bankmachine2_twtpcon_ready[0:0]
   180/277: $0\main_sdram_bankmachine2_twtpcon_count[1:0]
   181/277: $0\main_sdram_bankmachine2_trccon_ready[0:0]
   182/277: $0\main_sdram_bankmachine2_trccon_count[1:0]
   183/277: $0\main_sdram_bankmachine2_trascon_ready[0:0]
   184/277: $0\main_sdram_bankmachine2_trascon_count[0:0]
   185/277: $0\main_sdram_bankmachine2_row_opened[0:0]
   186/277: $0\main_sdram_bankmachine2_row[12:0]
   187/277: $0\main_sdram_bankmachine2_produce[2:0]
   188/277: $0\main_sdram_bankmachine2_pipe_valid_source_valid[0:0]
   189/277: $0\main_sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   190/277: $0\main_sdram_bankmachine2_pipe_valid_source_payload_addr[21:0]
   191/277: $0\main_sdram_bankmachine2_pipe_valid_source_last[0:0]
   192/277: $0\main_sdram_bankmachine2_pipe_valid_source_first[0:0]
   193/277: $0\main_sdram_bankmachine2_level[3:0]
   194/277: $0\main_sdram_bankmachine2_consume[2:0]
   195/277: $0\main_sdram_bankmachine1_twtpcon_ready[0:0]
   196/277: $0\main_sdram_bankmachine1_twtpcon_count[1:0]
   197/277: $0\main_sdram_bankmachine1_trccon_ready[0:0]
   198/277: $0\main_sdram_bankmachine1_trccon_count[1:0]
   199/277: $0\main_sdram_bankmachine1_trascon_ready[0:0]
   200/277: $0\main_sdram_bankmachine1_trascon_count[0:0]
   201/277: $0\main_sdram_bankmachine1_row_opened[0:0]
   202/277: $0\main_sdram_bankmachine1_row[12:0]
   203/277: $0\main_sdram_bankmachine1_produce[2:0]
   204/277: $0\main_sdram_bankmachine1_pipe_valid_source_valid[0:0]
   205/277: $0\main_sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   206/277: $0\main_sdram_bankmachine1_pipe_valid_source_payload_addr[21:0]
   207/277: $0\main_sdram_bankmachine1_pipe_valid_source_last[0:0]
   208/277: $0\main_sdram_bankmachine1_pipe_valid_source_first[0:0]
   209/277: $0\main_sdram_bankmachine1_level[3:0]
   210/277: $0\main_sdram_bankmachine1_consume[2:0]
   211/277: $0\main_sdram_bankmachine0_twtpcon_ready[0:0]
   212/277: $0\main_sdram_bankmachine0_twtpcon_count[1:0]
   213/277: $0\main_sdram_bankmachine0_trccon_ready[0:0]
   214/277: $0\main_sdram_bankmachine0_trccon_count[1:0]
   215/277: $0\main_sdram_bankmachine0_trascon_ready[0:0]
   216/277: $0\main_sdram_bankmachine0_trascon_count[0:0]
   217/277: $0\main_sdram_bankmachine0_row_opened[0:0]
   218/277: $0\main_sdram_bankmachine0_row[12:0]
   219/277: $0\main_sdram_bankmachine0_produce[2:0]
   220/277: $0\main_sdram_bankmachine0_pipe_valid_source_valid[0:0]
   221/277: $0\main_sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   222/277: $0\main_sdram_bankmachine0_pipe_valid_source_payload_addr[21:0]
   223/277: $0\main_sdram_bankmachine0_pipe_valid_source_last[0:0]
   224/277: $0\main_sdram_bankmachine0_pipe_valid_source_first[0:0]
   225/277: $0\main_sdram_bankmachine0_level[3:0]
   226/277: $0\main_sdram_bankmachine0_consume[2:0]
   227/277: $0\main_sdram_baddress_storage[1:0]
   228/277: $0\main_sdram_address_storage[12:0]
   229/277: $0\main_scratch_storage[31:0]
   230/277: $0\main_reset_storage[1:0]
   231/277: $0\main_reload_storage[31:0]
   232/277: $0\main_pending_r[0:0]
   233/277: $0\main_load_storage[31:0]
   234/277: $0\main_enable_storage[0:0]
   235/277: $0\main_en_storage[0:0]
   236/277: $0\main_cpu_vexriscv_transfer_wait_for_ack[0:0]
   237/277: $0\main_cpu_vexriscv_transfer_in_progress[0:0]
   238/277: $0\main_cpu_vexriscv_transfer_complete[0:0]
   239/277: $0\main_cpu_vexriscv_ibus_err[0:0]
   240/277: $0\main_cpu_vexriscv_i_cmd_valid[0:0]
   241/277: $0\main_cpu_vexriscv_i_cmd_payload_wr[0:0]
   242/277: $0\main_cpu_vexriscv_i_cmd_payload_data[31:0]
   243/277: $0\main_cpu_vexriscv_i_cmd_payload_address[7:0]
   244/277: $0\main_cpu_vexriscv_debug_bus_ack[0:0]
   245/277: $0\main_cpu_vexriscv_dbus_err[0:0]
   246/277: $0\main_bus_errors[31:0]
   247/277: $0\main_basesoc_words_count[7:0]
   248/277: $0\main_basesoc_tx_data[7:0]
   249/277: $0\main_basesoc_tx_count[3:0]
   250/277: $0\main_basesoc_rx_data[7:0]
   251/277: $0\main_basesoc_rx_count[3:0]
   252/277: $0\main_basesoc_length[7:0]
   253/277: $0\main_basesoc_incr[0:0]
   254/277: $0\main_basesoc_data_bytes_count[1:0]
   255/277: $0\main_basesoc_data[31:0]
   256/277: $0\main_basesoc_count[21:0]
   257/277: $0\main_basesoc_cmd[7:0]
   258/277: $0\main_basesoc_address[31:0]
   259/277: $0\main_basesoc_addr_bytes_count[1:0]
   260/277: $0\builder_grant[1:0]
   261/277: $0\builder_count[19:0]
   262/277: $0\builder_basesoc_we[0:0]
   263/277: $0\builder_basesoc_dat_w[31:0]
   264/277: $0\builder_basesoc_adr[13:0]
   265/277: $0\basesoc_storage[15:0]
   266/277: $0\basesoc_mosi_storage[7:0]
   267/277: $0\basesoc_mosi_sel[2:0]
   268/277: $0\basesoc_mosi_data[7:0]
   269/277: $0\basesoc_miso_data[7:0]
   270/277: $0\basesoc_miso[7:0]
   271/277: $0\basesoc_loopback_storage[0:0]
   272/277: $0\basesoc_cs_storage[16:0]
   273/277: $0\basesoc_count[2:0]
   274/277: $0\basesoc_control_storage[15:0]
   275/277: $0\spisdcard_mosi[0:0]
   276/277: $0\spisdcard_clk[0:0]
   277/277: $0\serial_tx[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4967$1273'.
     1/1: $0\builder_sync_f_self[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4950$1266'.
     1/1: $0\builder_sync_rhs_self6[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4933$1259'.
     1/1: $0\builder_sync_rhs_self5[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4916$1252'.
     1/1: $0\builder_sync_rhs_self4[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4899$1245'.
     1/1: $0\builder_sync_rhs_self3[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4882$1238'.
     1/1: $0\builder_sync_rhs_self2[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237'.
     1/1: $0\builder_sync_rhs_self1[12:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4848$1236'.
     1/1: $0\builder_sync_rhs_self0[1:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4840$1222'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4832$1221'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4816$1206'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4808$1205'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4792$1190'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4784$1189'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4768$1174'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4760$1173'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4735$1171'.
     1/1: $0\builder_comb_t_self5[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4718$1170'.
     1/1: $0\builder_comb_t_self4[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4701$1169'.
     1/1: $0\builder_comb_t_self3[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4684$1168'.
     1/1: $0\builder_comb_rhs_self19[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4667$1167'.
     1/1: $0\builder_comb_rhs_self18[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4650$1166'.
     1/1: $0\builder_comb_rhs_self17[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4633$1165'.
     1/1: $0\builder_comb_rhs_self16[1:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164'.
     1/1: $0\builder_comb_rhs_self15[12:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4599$1163'.
     1/1: $0\builder_comb_rhs_self14[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4582$1162'.
     1/1: $0\builder_comb_t_self2[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4565$1161'.
     1/1: $0\builder_comb_t_self1[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4548$1160'.
     1/1: $0\builder_comb_t_self0[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4531$1159'.
     1/1: $0\builder_comb_rhs_self13[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4514$1158'.
     1/1: $0\builder_comb_rhs_self12[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4497$1157'.
     1/1: $0\builder_comb_rhs_self11[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4480$1156'.
     1/1: $0\builder_comb_rhs_self10[1:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155'.
     1/1: $0\builder_comb_rhs_self9[12:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4446$1154'.
     1/1: $0\builder_comb_rhs_self8[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4432$1153'.
     1/1: $0\builder_comb_rhs_self7[1:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4418$1152'.
     1/1: $0\builder_comb_rhs_self6[2:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4404$1151'.
     1/1: $0\builder_comb_rhs_self5[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4390$1150'.
     1/1: $0\builder_comb_rhs_self4[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4376$1149'.
     1/1: $0\builder_comb_rhs_self3[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4362$1148'.
     1/1: $0\builder_comb_rhs_self2[3:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147'.
     1/1: $0\builder_comb_rhs_self1[31:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146'.
     1/1: $0\builder_comb_rhs_self0[31:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4294$1139'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4287$1138'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4269$1137'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4262$1136'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4250$1132'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_rxfull_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_rxfull_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4241$1128'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_txempty_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_txempty_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4232$1124'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_ev_enable0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_ev_enable0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4223$1120'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_ev_pending_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_ev_pending_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4214$1116'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_ev_status_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4205$1112'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_rxempty_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_rxempty_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4196$1108'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_txfull_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_txfull_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4187$1104'.
     1/2: $0\main_xover_rxtx_we[0:0]
     2/2: $0\main_xover_rxtx_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4178$1100'.
     1/2: $0\builder_csr_bankarray_csrbank5_rxfull_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_rxfull_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4169$1096'.
     1/2: $0\builder_csr_bankarray_csrbank5_txempty_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_txempty_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4160$1092'.
     1/2: $0\builder_csr_bankarray_csrbank5_ev_enable0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_ev_enable0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4151$1088'.
     1/2: $0\builder_csr_bankarray_csrbank5_ev_pending_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_ev_pending_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4142$1084'.
     1/2: $0\builder_csr_bankarray_csrbank5_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_ev_status_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4133$1080'.
     1/2: $0\builder_csr_bankarray_csrbank5_rxempty_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_rxempty_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4124$1076'.
     1/2: $0\builder_csr_bankarray_csrbank5_txfull_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_txfull_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4115$1072'.
     1/2: $0\main_uartcrossover_rxtx_we[0:0]
     2/2: $0\main_uartcrossover_rxtx_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4105$1070'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4099$1069'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4085$1065'.
     1/2: $0\builder_csr_bankarray_csrbank4_ev_enable0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_ev_enable0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4076$1061'.
     1/2: $0\builder_csr_bankarray_csrbank4_ev_pending_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_ev_pending_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4067$1057'.
     1/2: $0\builder_csr_bankarray_csrbank4_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_ev_status_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4058$1053'.
     1/2: $0\builder_csr_bankarray_csrbank4_value_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_value_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4049$1049'.
     1/2: $0\builder_csr_bankarray_csrbank4_update_value0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_update_value0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4040$1045'.
     1/2: $0\builder_csr_bankarray_csrbank4_en0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_en0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4031$1041'.
     1/2: $0\builder_csr_bankarray_csrbank4_reload0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_reload0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4022$1037'.
     1/2: $0\builder_csr_bankarray_csrbank4_load0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_load0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4004$1035'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3996$1034'.
     1/1: $0\basesoc_start1[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3988$1030'.
     1/2: $0\builder_csr_bankarray_csrbank3_clk_divider0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_clk_divider0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3979$1026'.
     1/2: $0\builder_csr_bankarray_csrbank3_loopback0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_loopback0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3970$1022'.
     1/2: $0\builder_csr_bankarray_csrbank3_cs0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_cs0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3961$1018'.
     1/2: $0\builder_csr_bankarray_csrbank3_miso_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_miso_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3952$1014'.
     1/2: $0\builder_csr_bankarray_csrbank3_mosi0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_mosi0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3943$1010'.
     1/2: $0\builder_csr_bankarray_csrbank3_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_status_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3934$1006'.
     1/2: $0\builder_csr_bankarray_csrbank3_control0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_control0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3905$1001'.
     1/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_rddata_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3896$997'.
     1/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3887$993'.
     1/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3878$989'.
     1/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_address0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_address0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3869$985'.
     1/2: $0\main_sdram_command_issue_we[0:0]
     2/2: $0\main_sdram_command_issue_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3860$981'.
     1/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_command0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_command0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3851$977'.
     1/2: $0\builder_csr_bankarray_csrbank2_dfii_control0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_dfii_control0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3840$972'.
     1/2: $0\builder_csr_bankarray_csrbank1_out0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_out0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970'.
     1/1: $0\builder_csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3819$968'.
     1/1: $0\main_soc_rst[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3811$964'.
     1/2: $0\builder_csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3802$960'.
     1/2: $0\builder_csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3793$956'.
     1/2: $0\builder_csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951'.
     1/9: $0\builder_basesoc_wishbone2csr_next_state[1:0]
     2/9: $0\builder_basesoc_wishbone_dat_r[31:0]
     3/9: $0\builder_basesoc_wishbone_ack[0:0]
     4/9: $0\builder_basesoc_we_wishbone2csr_next_value_ce2[0:0]
     5/9: $0\builder_basesoc_we_wishbone2csr_next_value2[0:0]
     6/9: $0\builder_basesoc_dat_w_wishbone2csr_next_value_ce0[0:0]
     7/9: $0\builder_basesoc_dat_w_wishbone2csr_next_value0[31:0]
     8/9: $0\builder_basesoc_adr_wishbone2csr_next_value_ce1[0:0]
     9/9: $0\builder_basesoc_adr_wishbone2csr_next_value1[13:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947'.
     1/9: $0\builder_basesoc_spimaster_next_state[1:0]
     2/9: $0\basesoc_xfer_enable[0:0]
     3/9: $0\basesoc_mosi_latch[0:0]
     4/9: $0\basesoc_miso_latch[0:0]
     5/9: $0\basesoc_irq[0:0]
     6/9: $0\basesoc_done0[0:0]
     7/9: $0\basesoc_count_spimaster_next_value_ce[0:0]
     8/9: $0\basesoc_count_spimaster_next_value[2:0]
     9/9: $0\basesoc_clk_enable[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927'.
     1/7: $0\main_wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\main_wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\builder_basesoc_fsm_next_state[1:0]
     4/7: $0\main_wishbone_bridge_is_ongoing[0:0]
     5/7: $0\main_wishbone_bridge_cmd_valid[0:0]
     6/7: $0\main_interface_dat_r[127:0]
     7/7: $0\main_interface_ack[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922'.
     1/1: $0\main_wishbone_bridge_wdata_converter_converter_source_payload_data[17:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911'.
     1/7: $0\builder_basesoc_litedramnativeportconverter_next_state[0:0]
     2/7: $0\main_wishbone_bridge_count_litedramnativeportconverter_next_value_ce[0:0]
     3/7: $0\main_wishbone_bridge_count_litedramnativeportconverter_next_value[2:0]
     4/7: $0\main_wishbone_bridge_cmd_ready[0:0]
     5/7: $0\main_port_cmd_valid[0:0]
     6/7: $0\main_port_cmd_payload_we[0:0]
     7/7: $0\main_port_cmd_payload_addr[23:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3488$909'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
     1/10: $0\builder_basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\main_write_from_slave[0:0]
     3/10: $0\main_word_inc[0:0]
     4/10: $0\main_word_clr[0:0]
     5/10: $0\main_wb_sdram_ack[0:0]
     6/10: $0\main_tag_port_we[0:0]
     7/10: $0\main_tag_di_dirty[0:0]
     8/10: $0\main_interface_we[0:0]
     9/10: $0\main_interface_stb[0:0]
    10/10: $0\main_interface_cyc[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902'.
     1/1: $0\main_wb_sdram_dat_r[31:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890'.
     1/2: $0\main_data_port_dat_w[127:0]
     2/2: $0\main_data_port_we[15:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889'.
     1/2: $0\main_sdram_interface_wdata_we[1:0]
     2/2: $0\main_sdram_interface_wdata[15:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
     1/8: $0\builder_basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\main_sdram_steerer_sel[1:0]
     3/8: $0\main_sdram_en1[0:0]
     4/8: $0\main_sdram_en0[0:0]
     5/8: $0\main_sdram_cmd_ready[0:0]
     6/8: $0\main_sdram_choose_req_want_writes[0:0]
     7/8: $0\main_sdram_choose_req_want_reads[0:0]
     8/8: $0\main_sdram_choose_req_cmd_ready[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3240$733'.
     1/1: $0\main_sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3231$726'.
     1/1: $0\main_sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3222$719'.
     1/1: $0\main_sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3213$712'.
     1/1: $0\main_sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3207$711'.
     1/1: $0\main_sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3201$710'.
     1/1: $0\main_sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3195$709'.
     1/1: $0\main_sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3181$656'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3174$653'.
     1/1: $0\main_sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3168$652'.
     1/1: $0\main_sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3162$651'.
     1/1: $0\main_sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3148$598'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
     1/14: $0\builder_basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\main_sdram_bankmachine3_row_open[0:0]
     3/14: $0\main_sdram_bankmachine3_row_col_n_addr_sel[0:0]
     4/14: $0\main_sdram_bankmachine3_row_close[0:0]
     5/14: $0\main_sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\main_sdram_bankmachine3_req_rdata_valid[0:0]
     7/14: $0\main_sdram_bankmachine3_refresh_gnt[0:0]
     8/14: $0\main_sdram_bankmachine3_cmd_valid[0:0]
     9/14: $0\main_sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\main_sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\main_sdram_bankmachine3_cmd_payload_is_write[0:0]
    12/14: $0\main_sdram_bankmachine3_cmd_payload_is_read[0:0]
    13/14: $0\main_sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    14/14: $0\main_sdram_bankmachine3_cmd_payload_cas[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3013$546'.
     1/1: $0\main_sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2991$542'.
     1/1: $0\main_sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533'.
     1/1: $0\main_sdram_bankmachine3_cmd_payload_a[12:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
     1/14: $0\builder_basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\main_sdram_bankmachine2_row_open[0:0]
     3/14: $0\main_sdram_bankmachine2_row_col_n_addr_sel[0:0]
     4/14: $0\main_sdram_bankmachine2_row_close[0:0]
     5/14: $0\main_sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\main_sdram_bankmachine2_req_rdata_valid[0:0]
     7/14: $0\main_sdram_bankmachine2_refresh_gnt[0:0]
     8/14: $0\main_sdram_bankmachine2_cmd_valid[0:0]
     9/14: $0\main_sdram_bankmachine2_cmd_payload_we[0:0]
    10/14: $0\main_sdram_bankmachine2_cmd_payload_ras[0:0]
    11/14: $0\main_sdram_bankmachine2_cmd_payload_is_write[0:0]
    12/14: $0\main_sdram_bankmachine2_cmd_payload_is_read[0:0]
    13/14: $0\main_sdram_bankmachine2_cmd_payload_is_cmd[0:0]
    14/14: $0\main_sdram_bankmachine2_cmd_payload_cas[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2850$516'.
     1/1: $0\main_sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2828$512'.
     1/1: $0\main_sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503'.
     1/1: $0\main_sdram_bankmachine2_cmd_payload_a[12:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
     1/14: $0\builder_basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\main_sdram_bankmachine1_row_open[0:0]
     3/14: $0\main_sdram_bankmachine1_row_col_n_addr_sel[0:0]
     4/14: $0\main_sdram_bankmachine1_row_close[0:0]
     5/14: $0\main_sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\main_sdram_bankmachine1_req_rdata_valid[0:0]
     7/14: $0\main_sdram_bankmachine1_refresh_gnt[0:0]
     8/14: $0\main_sdram_bankmachine1_cmd_valid[0:0]
     9/14: $0\main_sdram_bankmachine1_cmd_payload_we[0:0]
    10/14: $0\main_sdram_bankmachine1_cmd_payload_ras[0:0]
    11/14: $0\main_sdram_bankmachine1_cmd_payload_is_write[0:0]
    12/14: $0\main_sdram_bankmachine1_cmd_payload_is_read[0:0]
    13/14: $0\main_sdram_bankmachine1_cmd_payload_is_cmd[0:0]
    14/14: $0\main_sdram_bankmachine1_cmd_payload_cas[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2687$486'.
     1/1: $0\main_sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2665$482'.
     1/1: $0\main_sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473'.
     1/1: $0\main_sdram_bankmachine1_cmd_payload_a[12:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
     1/14: $0\builder_basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\main_sdram_bankmachine0_row_open[0:0]
     3/14: $0\main_sdram_bankmachine0_row_col_n_addr_sel[0:0]
     4/14: $0\main_sdram_bankmachine0_row_close[0:0]
     5/14: $0\main_sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\main_sdram_bankmachine0_req_rdata_valid[0:0]
     7/14: $0\main_sdram_bankmachine0_refresh_gnt[0:0]
     8/14: $0\main_sdram_bankmachine0_cmd_valid[0:0]
     9/14: $0\main_sdram_bankmachine0_cmd_payload_we[0:0]
    10/14: $0\main_sdram_bankmachine0_cmd_payload_ras[0:0]
    11/14: $0\main_sdram_bankmachine0_cmd_payload_is_write[0:0]
    12/14: $0\main_sdram_bankmachine0_cmd_payload_is_read[0:0]
    13/14: $0\main_sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    14/14: $0\main_sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2524$456'.
     1/1: $0\main_sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2502$452'.
     1/1: $0\main_sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443'.
     1/1: $0\main_sdram_bankmachine0_cmd_payload_a[12:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439'.
     1/4: $0\builder_basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\main_sdram_sequencer_start0[0:0]
     3/4: $0\main_sdram_cmd_valid[0:0]
     4/4: $0\main_sdram_cmd_last[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2379$426'.
     1/4: $0\main_sdram_csr_dfi_p0_cs_n[0:0]
     2/4: $0\main_sdram_csr_dfi_p0_ras_n[0:0]
     3/4: $0\main_sdram_csr_dfi_p0_cas_n[0:0]
     4/4: $0\main_sdram_csr_dfi_p0_we_n[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2374$425'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2370$424'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
     1/20: $0\main_sdram_master_p0_rddata_en[0:0]
     2/20: $0\main_sdram_master_p0_wrdata_mask[1:0]
     3/20: $0\main_sdram_master_p0_wrdata_en[0:0]
     4/20: $0\main_sdram_master_p0_wrdata[15:0]
     5/20: $0\main_sdram_master_p0_act_n[0:0]
     6/20: $0\main_sdram_master_p0_reset_n[0:0]
     7/20: $0\main_sdram_master_p0_odt[0:0]
     8/20: $0\main_sdram_master_p0_cke[0:0]
     9/20: $0\main_sdram_master_p0_we_n[0:0]
    10/20: $0\main_sdram_master_p0_ras_n[0:0]
    11/20: $0\main_sdram_master_p0_cs_n[0:0]
    12/20: $0\main_sdram_master_p0_cas_n[0:0]
    13/20: $0\main_sdram_master_p0_bank[1:0]
    14/20: $0\main_sdram_master_p0_address[12:0]
    15/20: $0\main_sdram_slave_p0_rddata_valid[0:0]
    16/20: $0\main_sdram_slave_p0_rddata[15:0]
    17/20: $0\main_sdram_ext_dfi_p0_rddata_valid[0:0]
    18/20: $0\main_sdram_ext_dfi_p0_rddata[15:0]
    19/20: $0\main_sdram_csr_dfi_p0_rddata_valid[0:0]
    20/20: $0\main_sdram_csr_dfi_p0_rddata[15:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2251$420'.
     1/1: $0\main_zero_clear[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2232$412'.
     1/1: $0\main_xover_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2198$401'.
     1/1: $0\main_xover_rx_clear[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2190$399'.
     1/1: $0\main_xover_tx_clear[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2152$386'.
     1/1: $0\main_uartcrossover_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2122$375'.
     1/1: $0\main_uartcrossover_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2099$366'.
     1/1: $0\main_uartcrossover_rx_clear[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2091$364'.
     1/1: $0\main_uartcrossover_tx_clear[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
     1/23: $0\main_basesoc_rx_source_ready[0:0]
     2/23: $0\builder_basesoc_uartbone_next_state[2:0]
     3/23: $0\main_basesoc_words_count_uartbone_next_value_ce2[0:0]
     4/23: $0\main_basesoc_words_count_uartbone_next_value2[7:0]
     5/23: $0\main_basesoc_wishbone_we[0:0]
     6/23: $0\main_basesoc_wishbone_stb[0:0]
     7/23: $0\main_basesoc_wishbone_cyc[0:0]
     8/23: $0\main_basesoc_tx_sink_valid[0:0]
     9/23: $0\main_basesoc_length_uartbone_next_value_ce4[0:0]
    10/23: $0\main_basesoc_length_uartbone_next_value4[7:0]
    11/23: $0\main_basesoc_is_ongoing[0:0]
    12/23: $0\main_basesoc_incr_uartbone_next_value_ce6[0:0]
    13/23: $0\main_basesoc_incr_uartbone_next_value6[0:0]
    14/23: $0\main_basesoc_data_uartbone_next_value_ce7[0:0]
    15/23: $0\main_basesoc_data_uartbone_next_value7[31:0]
    16/23: $0\main_basesoc_data_bytes_count_uartbone_next_value_ce0[0:0]
    17/23: $0\main_basesoc_data_bytes_count_uartbone_next_value0[1:0]
    18/23: $0\main_basesoc_cmd_uartbone_next_value_ce3[0:0]
    19/23: $0\main_basesoc_cmd_uartbone_next_value3[7:0]
    20/23: $0\main_basesoc_address_uartbone_next_value_ce5[0:0]
    21/23: $0\main_basesoc_address_uartbone_next_value5[31:0]
    22/23: $0\main_basesoc_addr_bytes_count_uartbone_next_value_ce1[0:0]
    23/23: $0\main_basesoc_addr_bytes_count_uartbone_next_value1[1:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329'.
     1/1: $0\main_basesoc_tx_sink_payload_data[7:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321'.
     1/8: $0\builder_basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\main_basesoc_rx_source_valid[0:0]
     3/8: $0\main_basesoc_rx_source_payload_data[7:0]
     4/8: $0\main_basesoc_rx_enable[0:0]
     5/8: $0\main_basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     6/8: $0\main_basesoc_rx_data_rs232phyrx_next_value1[7:0]
     7/8: $0\main_basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\main_basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318'.
     1/9: $0\builder_basesoc_rs232phytx_next_state[0:0]
     2/9: $0\main_basesoc_tx_sink_ready[0:0]
     3/9: $0\main_basesoc_tx_enable[0:0]
     4/9: $0\main_basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\main_basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\main_basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\main_basesoc_tx_count_rs232phytx_next_value0[3:0]
     8/9: $0\main_basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\main_basesoc_serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1815$305'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290'.
     1/3: $0\builder_shared_dat_r[31:0]
     2/3: $0\builder_shared_ack[0:0]
     3/3: $0\builder_error[0:0]
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1749$272'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256'.
Creating decoders for process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1713$255'.
     1/1: $0\main_rst[0:0]

4.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7325$3862'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7304$3851'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7295$3850'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7288$3849'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7281$3848'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6994$3797'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6984$3794'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6973$3787'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6949$3761'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6933$3757'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6919$3753'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6881$3750'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6869$3738'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6848$3735'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6832$3722'.
No latch inferred for signal `\DataCache.\stageB_amo_result' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6812$3717'.
No latch inferred for signal `\DataCache.\stageB_requestDataBypass' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6799$3709'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6759$3703'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6740$3699'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6721$3685'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6692$3663'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6681$3660'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6667$3657'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6657$3656'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6647$3655'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6637$3654'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6606$3651'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6599$3650'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6592$3647'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6582$3644'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6572$3643'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6562$3642'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6549$3641'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6542$3640'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6535$3639'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6528$3638'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6521$3637'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6503$3630'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6496$3629'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6469$3594'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5289$3479'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5282$3478'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_24' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5266$3448'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_23' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5259$3447'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_22' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5252$3446'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_21' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5245$3445'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_20' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5238$3444'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_19' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5231$3443'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_18' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5224$3442'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_17' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5217$3441'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_16' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5210$3440'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_15' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5203$3439'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_14' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5196$3438'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_13' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5188$3437'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_12' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5181$3436'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_11' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5174$3435'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_10' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5166$3434'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_9' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5157$3433'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_8' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5148$3432'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_7' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5139$3431'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_6' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5130$3430'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5123$3429'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5116$3428'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5109$3427'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5101$3426'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_ready' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5063$3398'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_valid' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4912$3254'.
No latch inferred for signal `\VexRiscv.\debug_bus_rsp_data' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4900$3252'.
No latch inferred for signal `\VexRiscv.\debug_bus_cmd_ready' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4885$3251'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4876$3243'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4850$3223'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4841$3220'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4832$3219'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4808$3214'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4794$3213'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4776$3205'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4764$3197'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4757$3194'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4735$3187'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4725$3186'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4716$3185'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4611$3184'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4592$3168'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4581$3167'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4574$3166'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4567$3165'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4555$3161'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4526$3139'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4519$3138'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4509$3137'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4499$3136'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4485$3130'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4459$3126'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4444$3125'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4429$3122'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4406$3121'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4394$3120'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4376$3119'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4359$3116'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4305$3089'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4277$3088'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4242$3087'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4206$3084'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4197$3080'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_5' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4180$3079'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4157$3078'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_2' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4133$3077'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4115$3076'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4101$3075'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4087$3071'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4080$3070'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4073$3069'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4066$3067'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4002$3039'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3982$3038'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3953$3035'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspRf' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3943$3031'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3936$3030'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3915$3026'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3896$3025'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3886$3024'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3876$3021'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3868$3018'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_execute_args_isLrsc' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3851$3013'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3832$3007'.
No latch inferred for signal `\VexRiscv.\_zz_decode_MEMORY_FORCE_CONSTISTENCY' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3816$3005'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_ready' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3790$3001'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3760$2977'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3750$2976'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3743$2973'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3733$2972'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3715$2963'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3691$2959'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3676$2958'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3651$2952'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3633$2951'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_26' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3598$2909'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_24' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3580$2908'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_23' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3563$2907'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_17' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3547$2905'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_14' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3532$2904'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_12' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3525$2903'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_10' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3506$2902'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_7' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3491$2901'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_5' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3479$2900'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decompressor_decompressed' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3422$2884'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3398$2872'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_redo_payload' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3385$2867'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3370$2863'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3359$2859'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3349$2858'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_injectedDecode' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3340$2852'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_flushed' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3332$2850'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3319$2844'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3305$2842'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3295$2837'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3283$2834'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowEbreakException' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3268$2827'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowException' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3261$2826'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowInterrupts' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3254$2825'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_forceMachineWire' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3247$2824'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3231$2823'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3221$2822'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_thirdPartyWake' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3214$2821'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_inWfi' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3207$2820'.
No latch inferred for signal `\VexRiscv.\BranchPlugin_inDebugNoFetchFlag' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3198$2819'.
No latch inferred for signal `\VexRiscv.\_zz_when_DBusCachedPlugin_l393' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3191$2818'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3181$2817'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_forceNoDecodeCond' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3174$2816'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3150$2815'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3130$2814'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3123$2813'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3113$2812'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3105$2811'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3098$2810'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3090$2809'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3080$2808'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3062$2807'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushIt' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3053$2806'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3043$2805'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3033$2804'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3016$2803'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3006$2802'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2995$2801'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2982$2800'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2968$2799'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2956$2798'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2949$2797'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2941$2796'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2934$2795'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2927$2794'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2920$2793'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2882$2792'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2874$2781'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2866$2779'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2828$2778'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2797$2777'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2767$2776'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2754$2775'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1980$2745'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1971$2744'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1962$2743'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_xover_sink_sink_last' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1643$2491'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_xover_sink_sink_first' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1642$2490'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_xover_rx_fifo_replace' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1607$2482'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_last' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1562$2463'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_first' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1561$2462'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wb_sdram_err' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1479$2442'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_vexriscv' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1471$2439'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_uartcrossover_tx_fifo_sink_last' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1426$2428'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_uartcrossover_tx_fifo_sink_first' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1425$2427'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_uartcrossover_tx_fifo_replace' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1424$2426'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_uartcrossover_rx_fifo_replace' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1366$2411'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_stdby' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1329$2397'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_tfawcon_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1306$2384'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_steerer1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1300$2379'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_steerer0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1299$2378'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_nop_ba' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1264$2366'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_nop_a' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1263$2365'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_sel' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1212$2348'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_wrdata_mask' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1211$2347'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_wrdata_en' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1210$2346'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_wrdata' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1209$2345'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_we_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1208$2344'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_reset_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1207$2343'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata_en' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1205$2341'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_ras_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1203$2339'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_odt' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1202$2338'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_cs_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1201$2337'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_cke' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1200$2336'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_cas_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1199$2335'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_bank' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1198$2334'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_address' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1197$2333'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_act_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1196$2332'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_dfi_p0_act_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1178$2321'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_act_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1154$2312'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_command_issue_w' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1150$2308'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_cmd_payload_is_write' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1143$2302'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_cmd_payload_is_read' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1142$2301'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_want_writes' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1118$2287'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_want_reads' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1117$2286'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_want_cmds' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1116$2285'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_want_activates' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1115$2284'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_cmd_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1110$2281'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_sink_last' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1058$2270'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_sink_first' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1057$2269'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_replace' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1043$2261'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_sink_last' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:962$2234'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_sink_first' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:961$2233'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_replace' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:947$2225'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_sink_last' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:866$2198'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_sink_first' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:865$2197'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_replace' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:851$2189'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_sink_last' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:770$2162'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_sink_first' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:769$2161'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_replace' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:755$2153'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_ram_bus_ram_bus_err' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:695$2119'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_ram_adr_burst' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:687$2117'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_port_rdata_last' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:676$2116'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_port_rdata_first' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:675$2115'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_debug_bus_err' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:614$2084'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_wishbone_cti' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:562$2071'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_wishbone_bte' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:561$2070'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_ram_bus_err' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:524$2042'.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_adr_burst' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:497$2023'.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_err' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:170$1858'.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_locked3' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:126$1831'.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_locked2' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:125$1830'.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_locked1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:124$1829'.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_locked0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:123$1828'.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_sync_f_self' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4967$1273'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_f_self` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4967$1273`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_sync_rhs_self6' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4950$1266'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self6` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4950$1266`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_sync_rhs_self5' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4933$1259'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self5` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4933$1259`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_sync_rhs_self4' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4916$1252'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self4` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4916$1252`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_sync_rhs_self3' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4899$1245'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self3` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4899$1245`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_sync_rhs_self2' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4882$1238'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self2` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4882$1238`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_sync_rhs_self1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self1 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_sync_rhs_self0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4848$1236'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self0 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4848$1236`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_sync_rhs_self0 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4848$1236`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self31' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4840$1222'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self31` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4840$1222`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self30' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4832$1221'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self30` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4832$1221`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self29' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self29 [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self28' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4816$1206'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self28` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4816$1206`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self27' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4808$1205'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self27` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4808$1205`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self26' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self26 [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self25' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4792$1190'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self25` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4792$1190`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self24' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4784$1189'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self24` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4784$1189`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self23' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self23 [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self22' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4768$1174'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self22` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4768$1174`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self21' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4760$1173'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self21` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4760$1173`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self20' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self20 [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_t_self5' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4735$1171'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_t_self5` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4735$1171`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_t_self4' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4718$1170'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_t_self4` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4718$1170`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_t_self3' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4701$1169'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_t_self3` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4701$1169`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self19' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4684$1168'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self19` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4684$1168`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self18' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4667$1167'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self18` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4667$1167`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self17' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4650$1166'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self17` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4650$1166`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self16' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4633$1165'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self16 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4633$1165`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self16 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4633$1165`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self15' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self15 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self14' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4599$1163'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self14` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4599$1163`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_t_self2' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4582$1162'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_t_self2` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4582$1162`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_t_self1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4565$1161'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_t_self1` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4565$1161`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_t_self0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4548$1160'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_t_self0` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4548$1160`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self13' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4531$1159'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self13` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4531$1159`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self12' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4514$1158'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self12` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4514$1158`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self11' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4497$1157'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self11` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4497$1157`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self10' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4480$1156'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self10 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4480$1156`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self10 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4480$1156`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self9' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self9 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self8' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4446$1154'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self8` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4446$1154`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self7' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4432$1153'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self7 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4432$1153`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self7 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4432$1153`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self6' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4418$1152'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self6 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4418$1152`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self6 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4418$1152`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self6 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4418$1152`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self5' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4404$1151'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self5` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4404$1151`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self4' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4390$1150'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self4` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4390$1150`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self3' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4376$1149'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self3` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4376$1149`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self2' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4362$1148'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self2 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4362$1148`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self2 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4362$1148`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self2 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4362$1148`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self2 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4362$1148`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self1 [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_comb_rhs_self0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_comb_rhs_self0 [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_xover_pending_status' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4294$1139'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_xover_pending_status [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4294$1139`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_xover_pending_status [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4294$1139`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_xover_status_status' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4287$1138'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_xover_status_status [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4287$1138`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_xover_status_status [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4287$1138`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_uartcrossover_pending_status' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4269$1137'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_pending_status [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4269$1137`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_pending_status [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4269$1137`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_uartcrossover_status_status' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4262$1136'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_status_status [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4262$1136`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_status_status [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4262$1136`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_rxfull_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4250$1132'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_rxfull_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4250$1132`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_rxfull_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4250$1132'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_rxfull_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4250$1132`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_txempty_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4241$1128'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_txempty_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4241$1128`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_txempty_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4241$1128'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_txempty_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4241$1128`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_ev_enable0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4232$1124'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_ev_enable0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4232$1124`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_ev_enable0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4232$1124'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_ev_enable0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4232$1124`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_ev_pending_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4223$1120'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_ev_pending_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4223$1120`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_ev_pending_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4223$1120'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_ev_pending_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4223$1120`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_ev_status_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4214$1116'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_ev_status_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4214$1116`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_ev_status_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4214$1116'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_ev_status_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4214$1116`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_rxempty_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4205$1112'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_rxempty_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4205$1112`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_rxempty_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4205$1112'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_rxempty_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4205$1112`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_txfull_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4196$1108'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_txfull_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4196$1108`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_txfull_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4196$1108'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_xover_txfull_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4196$1108`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_xover_rxtx_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4187$1104'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_xover_rxtx_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4187$1104`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_xover_rxtx_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4187$1104'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_xover_rxtx_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4187$1104`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_rxfull_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4178$1100'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_rxfull_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4178$1100`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_rxfull_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4178$1100'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_rxfull_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4178$1100`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_txempty_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4169$1096'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_txempty_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4169$1096`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_txempty_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4169$1096'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_txempty_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4169$1096`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_ev_enable0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4160$1092'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_ev_enable0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4160$1092`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_ev_enable0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4160$1092'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_ev_enable0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4160$1092`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_ev_pending_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4151$1088'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_ev_pending_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4151$1088`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_ev_pending_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4151$1088'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_ev_pending_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4151$1088`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_ev_status_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4142$1084'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_ev_status_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4142$1084`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_ev_status_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4142$1084'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_ev_status_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4142$1084`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_rxempty_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4133$1080'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_rxempty_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4133$1080`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_rxempty_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4133$1080'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_rxempty_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4133$1080`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_txfull_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4124$1076'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_txfull_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4124$1076`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_txfull_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4124$1076'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank5_txfull_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4124$1076`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_uartcrossover_rxtx_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4115$1072'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_rxtx_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4115$1072`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_uartcrossover_rxtx_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4115$1072'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_rxtx_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4115$1072`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_pending_status' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4105$1070'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_pending_status` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4105$1070`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_status_status' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4099$1069'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_status_status` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4099$1069`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_ev_enable0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4085$1065'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_ev_enable0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4085$1065`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_ev_enable0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4085$1065'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_ev_enable0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4085$1065`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_ev_pending_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4076$1061'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_ev_pending_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4076$1061`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_ev_pending_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4076$1061'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_ev_pending_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4076$1061`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_ev_status_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4067$1057'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_ev_status_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4067$1057`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_ev_status_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4067$1057'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_ev_status_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4067$1057`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_value_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4058$1053'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_value_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4058$1053`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_value_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4058$1053'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_value_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4058$1053`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_update_value0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4049$1049'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_update_value0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4049$1049`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_update_value0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4049$1049'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_update_value0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4049$1049`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_en0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4040$1045'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_en0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4040$1045`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_en0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4040$1045'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_en0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4040$1045`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_reload0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4031$1041'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_reload0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4031$1041`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_reload0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4031$1041'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_reload0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4031$1041`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_load0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4022$1037'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_load0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4022$1037`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_load0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4022$1037'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank4_load0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4022$1037`.
No latch inferred for signal `\radiona_ulx3s_custom.\basesoc_status_status' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4004$1035'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_status_status [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4004$1035`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_status_status [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4004$1035`.
No latch inferred for signal `\radiona_ulx3s_custom.\basesoc_start1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3996$1034'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_start1` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3996$1034`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_clk_divider0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3988$1030'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_clk_divider0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3988$1030`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_clk_divider0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3988$1030'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_clk_divider0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3988$1030`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_loopback0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3979$1026'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_loopback0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3979$1026`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_loopback0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3979$1026'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_loopback0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3979$1026`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_cs0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3970$1022'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_cs0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3970$1022`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_cs0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3970$1022'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_cs0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3970$1022`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_miso_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3961$1018'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_miso_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3961$1018`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_miso_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3961$1018'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_miso_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3961$1018`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_mosi0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3952$1014'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_mosi0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3952$1014`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_mosi0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3952$1014'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_mosi0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3952$1014`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_status_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3943$1010'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_status_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3943$1010`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_status_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3943$1010'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_status_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3943$1010`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_control0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3934$1006'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_control0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3934$1006`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_control0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3934$1006'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank3_control0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3934$1006`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_rddata_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3905$1001'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_rddata_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3905$1001`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_rddata_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3905$1001'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_rddata_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3905$1001`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3896$997'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3896$997`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3896$997'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3896$997`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3887$993'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3887$993`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3887$993'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3887$993`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_address0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3878$989'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_address0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3878$989`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_address0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3878$989'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_address0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3878$989`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_command_issue_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3869$985'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_command_issue_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3869$985`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_command_issue_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3869$985'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_command_issue_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3869$985`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_command0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3860$981'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_command0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3860$981`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_command0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3860$981'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_pi0_command0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3860$981`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_control0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3851$977'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_control0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3851$977`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_control0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3851$977'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank2_dfii_control0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3851$977`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank1_out0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3840$972'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank1_out0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3840$972`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank1_out0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3840$972'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank1_out0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3840$972`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_sram_bus_dat_r [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_soc_rst' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3819$968'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_soc_rst` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3819$968`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank0_bus_errors_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3811$964'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank0_bus_errors_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3811$964`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank0_bus_errors_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3811$964'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank0_bus_errors_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3811$964`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank0_scratch0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3802$960'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank0_scratch0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3802$960`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank0_scratch0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3802$960'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank0_scratch0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3802$960`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank0_reset0_re' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3793$956'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank0_reset0_re` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3793$956`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank0_reset0_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3793$956'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_csr_bankarray_csrbank0_reset0_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3793$956`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value1 [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value_ce1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_adr_wishbone2csr_next_value_ce1` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value0 [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value_ce0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_dat_w_wishbone2csr_next_value_ce0` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_we_wishbone2csr_next_value2' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_we_wishbone2csr_next_value2` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_we_wishbone2csr_next_value_ce2' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_we_wishbone2csr_next_value_ce2` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_wishbone2csr_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone2csr_next_state [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone2csr_next_state [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_ack' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_ack` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_wishbone_dat_r [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951`.
No latch inferred for signal `\radiona_ulx3s_custom.\basesoc_clk_enable' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_clk_enable` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947`.
No latch inferred for signal `\radiona_ulx3s_custom.\basesoc_count_spimaster_next_value' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_count_spimaster_next_value [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_count_spimaster_next_value [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_count_spimaster_next_value [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947`.
No latch inferred for signal `\radiona_ulx3s_custom.\basesoc_count_spimaster_next_value_ce' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_count_spimaster_next_value_ce` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947`.
No latch inferred for signal `\radiona_ulx3s_custom.\basesoc_done0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_done0` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947`.
No latch inferred for signal `\radiona_ulx3s_custom.\basesoc_irq' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_irq` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947`.
No latch inferred for signal `\radiona_ulx3s_custom.\basesoc_miso_latch' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_miso_latch` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947`.
No latch inferred for signal `\radiona_ulx3s_custom.\basesoc_mosi_latch' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_mosi_latch` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947`.
No latch inferred for signal `\radiona_ulx3s_custom.\basesoc_xfer_enable' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\basesoc_xfer_enable` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_spimaster_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_spimaster_next_state [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_spimaster_next_state [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_fsm_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_fsm_next_state [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_fsm_next_state [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_interface_ack' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_ack` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_interface_dat_r' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [32]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [33]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [34]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [35]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [36]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [37]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [38]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [39]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [40]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [41]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [42]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [43]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [44]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [45]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [46]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [47]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [48]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [49]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [50]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [51]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [52]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [53]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [54]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [55]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [56]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [57]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [58]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [59]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [60]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [61]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [62]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [63]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [64]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [65]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [66]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [67]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [68]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [69]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [70]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [71]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [72]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [73]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [74]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [75]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [76]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [77]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [78]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [79]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [80]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [81]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [82]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [83]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [84]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [85]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [86]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [87]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [88]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [89]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [90]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [91]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [92]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [93]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [94]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [95]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [96]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [97]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [98]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [99]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [100]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [101]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [102]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [103]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [104]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [105]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [106]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [107]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [108]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [109]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [110]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [111]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [112]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [113]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [114]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [115]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [116]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [117]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [118]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [119]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [120]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [121]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [122]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [123]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [124]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [125]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [126]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_dat_r [127]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_aborted_fsm_next_value' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_aborted_fsm_next_value` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_aborted_fsm_next_value_ce' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_aborted_fsm_next_value_ce` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_cmd_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_cmd_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_is_ongoing' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_is_ongoing` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramnativeportconverter_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramnativeportconverter_next_state` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_addr [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_port_cmd_payload_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_payload_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_port_cmd_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_port_cmd_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_cmd_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_cmd_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_count_litedramnativeportconverter_next_value' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_count_litedramnativeportconverter_next_value [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_count_litedramnativeportconverter_next_value [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_count_litedramnativeportconverter_next_value [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_count_litedramnativeportconverter_next_value_ce' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_count_litedramnativeportconverter_next_value_ce` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3488$909'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3488$909`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_fullmemorywe_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_fullmemorywe_next_state [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_fullmemorywe_next_state [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_interface_cyc' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_cyc` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_interface_stb' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_stb` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_interface_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_interface_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_tag_di_dirty' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_tag_di_dirty` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_tag_port_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_tag_port_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wb_sdram_ack' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_ack` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_word_clr' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_word_clr` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_word_inc' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_word_inc` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_write_from_slave' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_write_from_slave` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_wb_sdram_dat_r [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_data_port_dat_w' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [32]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [33]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [34]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [35]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [36]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [37]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [38]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [39]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [40]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [41]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [42]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [43]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [44]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [45]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [46]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [47]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [48]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [49]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [50]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [51]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [52]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [53]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [54]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [55]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [56]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [57]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [58]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [59]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [60]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [61]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [62]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [63]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [64]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [65]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [66]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [67]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [68]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [69]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [70]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [71]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [72]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [73]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [74]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [75]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [76]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [77]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [78]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [79]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [80]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [81]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [82]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [83]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [84]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [85]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [86]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [87]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [88]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [89]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [90]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [91]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [92]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [93]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [94]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [95]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [96]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [97]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [98]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [99]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [100]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [101]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [102]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [103]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [104]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [105]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [106]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [107]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [108]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [109]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [110]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [111]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [112]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [113]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [114]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [115]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [116]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [117]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [118]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [119]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [120]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [121]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [122]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [123]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [124]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [125]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [126]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_dat_w [127]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_data_port_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_data_port_we [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_interface_wdata' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_interface_wdata_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata_we [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_interface_wdata_we [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_multiplexer_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_multiplexer_next_state [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_multiplexer_next_state [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_multiplexer_next_state [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_req_cmd_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_req_cmd_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_req_want_activates' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_req_want_activates` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_req_want_reads' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_req_want_reads` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_req_want_writes' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_req_want_writes` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_cmd_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_cmd_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_en0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_en0` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_en1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_en1` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_steerer_sel' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_steerer_sel [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_steerer_sel [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3240$733'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3240$733`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3231$726'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3231$726`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3222$719'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3222$719`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3213$712'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3213$712`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_req_cmd_payload_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3207$711'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_req_cmd_payload_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3207$711`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_req_cmd_payload_ras' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3201$710'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_req_cmd_payload_ras` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3201$710`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_req_cmd_payload_cas' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3195$709'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_req_cmd_payload_cas` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3195$709`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_req_valids' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3181$656'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_req_valids [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3181$656`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_req_valids [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3181$656`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_req_valids [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3181$656`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_req_valids [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3181$656`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_cmd_payload_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3174$653'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_cmd_payload_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3174$653`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_cmd_payload_ras' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3168$652'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_cmd_payload_ras` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3168$652`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_cmd_payload_cas' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3162$651'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_cmd_payload_cas` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3162$651`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_valids' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3148$598'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_valids [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3148$598`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_valids [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3148$598`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_valids [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3148$598`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_valids [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3148$598`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine3_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine3_next_state [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine3_next_state [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine3_next_state [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_cas' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_cas` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_is_cmd' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_is_cmd` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_is_read' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_is_read` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_is_write' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_is_write` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_ras' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_ras` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_refresh_gnt' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_refresh_gnt` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_req_rdata_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_req_rdata_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_req_wdata_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_req_wdata_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_row_close' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_row_close` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_row_col_n_addr_sel' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_row_col_n_addr_sel` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_row_open' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_row_open` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_wrport_adr' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3013$546'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_wrport_adr [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3013$546`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_wrport_adr [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3013$546`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_wrport_adr [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3013$546`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_auto_precharge' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2991$542'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_auto_precharge` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2991$542`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_cmd_payload_a [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine2_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine2_next_state [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine2_next_state [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine2_next_state [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_cas' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_cas` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_is_cmd' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_is_cmd` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_is_read' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_is_read` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_is_write' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_is_write` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_ras' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_ras` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_refresh_gnt' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_refresh_gnt` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_req_rdata_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_req_rdata_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_req_wdata_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_req_wdata_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_row_close' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_row_close` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_row_col_n_addr_sel' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_row_col_n_addr_sel` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_row_open' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_row_open` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_wrport_adr' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2850$516'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_wrport_adr [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2850$516`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_wrport_adr [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2850$516`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_wrport_adr [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2850$516`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_auto_precharge' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2828$512'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_auto_precharge` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2828$512`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_cmd_payload_a [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine1_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine1_next_state [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine1_next_state [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine1_next_state [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_cas' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_cas` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_is_cmd' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_is_cmd` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_is_read' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_is_read` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_is_write' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_is_write` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_ras' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_ras` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_refresh_gnt' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_refresh_gnt` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_req_rdata_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_req_rdata_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_req_wdata_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_req_wdata_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_row_close' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_row_close` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_row_col_n_addr_sel' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_row_col_n_addr_sel` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_row_open' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_row_open` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_wrport_adr' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2687$486'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_wrport_adr [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2687$486`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_wrport_adr [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2687$486`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_wrport_adr [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2687$486`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_auto_precharge' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2665$482'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_auto_precharge` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2665$482`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_cmd_payload_a [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine0_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine0_next_state [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine0_next_state [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine0_next_state [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_cas' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_cas` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_is_cmd' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_is_cmd` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_is_read' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_is_read` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_is_write' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_is_write` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_ras' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_ras` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_refresh_gnt' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_refresh_gnt` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_req_rdata_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_req_rdata_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_req_wdata_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_req_wdata_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_row_close' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_row_close` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_row_col_n_addr_sel' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_row_col_n_addr_sel` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_row_open' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_row_open` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_wrport_adr' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2524$456'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_wrport_adr [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2524$456`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_wrport_adr [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2524$456`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_wrport_adr [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2524$456`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_auto_precharge' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2502$452'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_auto_precharge` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2502$452`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_cmd_payload_a [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_refresher_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_refresher_next_state [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_refresher_next_state [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_cmd_last' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_cmd_last` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_cmd_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_cmd_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_sequencer_start0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_sequencer_start0` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_cas_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2379$426'.
Removing init bit 1'1 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_cas_n` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2379$426`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_cs_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2379$426'.
Removing init bit 1'1 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_cs_n` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2379$426`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_ras_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2379$426'.
Removing init bit 1'1 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_ras_n` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2379$426`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_we_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2379$426'.
Removing init bit 1'1 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_we_n` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2379$426`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_odt' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2374$425'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_odt` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2374$425`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_cke' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2370$424'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_cke` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2370$424`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_csr_dfi_p0_rddata_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_ext_dfi_p0_rddata_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_act_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'1 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_act_n` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_address' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_address [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_bank' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_bank [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_bank [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_cas_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'1 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_cas_n` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_cke' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_cke` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_cs_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'1 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_cs_n` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_odt' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_odt` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_ras_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'1 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_ras_n` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_rddata_en' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_rddata_en` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_reset_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_reset_n` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_we_n' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'1 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_we_n` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata_en' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata_en` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata_mask' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata_mask [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_master_p0_wrdata_mask [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_sdram_slave_p0_rddata_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_zero_clear' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2251$420'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_zero_clear` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2251$420`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_xover_rx_fifo_wrport_adr' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2232$412'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_xover_rx_fifo_wrport_adr [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2232$412`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_xover_rx_fifo_wrport_adr [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2232$412`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_xover_rx_fifo_wrport_adr [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2232$412`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_xover_rx_fifo_wrport_adr [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2232$412`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_xover_rx_clear' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2198$401'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_xover_rx_clear` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2198$401`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_xover_tx_clear' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2190$399'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_xover_tx_clear` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2190$399`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_uartcrossover_rx_fifo_wrport_adr' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2152$386'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_rx_fifo_wrport_adr [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2152$386`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_rx_fifo_wrport_adr [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2152$386`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_rx_fifo_wrport_adr [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2152$386`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_rx_fifo_wrport_adr [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2152$386`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_uartcrossover_tx_fifo_wrport_adr' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2122$375'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_tx_fifo_wrport_adr [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2122$375`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_tx_fifo_wrport_adr [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2122$375`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_tx_fifo_wrport_adr [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2122$375`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_tx_fifo_wrport_adr [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2122$375`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_uartcrossover_rx_clear' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2099$366'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_rx_clear` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2099$366`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_uartcrossover_tx_clear' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2091$364'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_uartcrossover_tx_clear` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2091$364`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_uartbone_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_uartbone_next_state [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_uartbone_next_state [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_uartbone_next_state [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_addr_bytes_count_uartbone_next_value1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_addr_bytes_count_uartbone_next_value1 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_addr_bytes_count_uartbone_next_value1 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_addr_bytes_count_uartbone_next_value_ce1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_addr_bytes_count_uartbone_next_value_ce1` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value5 [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value_ce5' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_address_uartbone_next_value_ce5` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_cmd_uartbone_next_value3' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_cmd_uartbone_next_value3 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_cmd_uartbone_next_value3 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_cmd_uartbone_next_value3 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_cmd_uartbone_next_value3 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_cmd_uartbone_next_value3 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_cmd_uartbone_next_value3 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_cmd_uartbone_next_value3 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_cmd_uartbone_next_value3 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_cmd_uartbone_next_value_ce3' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_cmd_uartbone_next_value_ce3` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_data_bytes_count_uartbone_next_value0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_bytes_count_uartbone_next_value0 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_bytes_count_uartbone_next_value0 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_data_bytes_count_uartbone_next_value_ce0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_bytes_count_uartbone_next_value_ce0` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value7 [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value_ce7' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_data_uartbone_next_value_ce7` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_incr_uartbone_next_value6' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_incr_uartbone_next_value6` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_incr_uartbone_next_value_ce6' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_incr_uartbone_next_value_ce6` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_is_ongoing' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_is_ongoing` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_length_uartbone_next_value4' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_length_uartbone_next_value4 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_length_uartbone_next_value4 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_length_uartbone_next_value4 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_length_uartbone_next_value4 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_length_uartbone_next_value4 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_length_uartbone_next_value4 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_length_uartbone_next_value4 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_length_uartbone_next_value4 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_length_uartbone_next_value_ce4' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_length_uartbone_next_value_ce4` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_rx_source_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_source_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_wishbone_cyc' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_wishbone_cyc` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_wishbone_stb' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_wishbone_stb` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_wishbone_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_wishbone_we` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_words_count_uartbone_next_value2' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_words_count_uartbone_next_value2 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_words_count_uartbone_next_value2 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_words_count_uartbone_next_value2 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_words_count_uartbone_next_value2 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_words_count_uartbone_next_value2 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_words_count_uartbone_next_value2 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_words_count_uartbone_next_value2 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_words_count_uartbone_next_value2 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_words_count_uartbone_next_value_ce2' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_words_count_uartbone_next_value_ce2` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_payload_data' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_payload_data [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_payload_data [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_payload_data [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_payload_data [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_payload_data [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_payload_data [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_payload_data [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_payload_data [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_rs232phyrx_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_rs232phyrx_next_state` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_rx_count_rs232phyrx_next_value0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_rx_data_rs232phyrx_next_value1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_rx_enable' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_enable` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_rx_source_payload_data' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_source_payload_data [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_source_payload_data [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_source_payload_data [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_source_payload_data [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_source_payload_data [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_source_payload_data [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_source_payload_data [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_source_payload_data [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_rx_source_valid' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_rx_source_valid` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_basesoc_rs232phytx_next_state' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_basesoc_rs232phytx_next_state` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_serial_tx_rs232phytx_next_value1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_serial_tx_rs232phytx_next_value1` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_tx_count_rs232phytx_next_value0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_tx_count_rs232phytx_next_value_ce0' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_count_rs232phytx_next_value_ce0` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_tx_data_rs232phytx_next_value2' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_tx_data_rs232phytx_next_value_ce2' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_data_rs232phytx_next_value_ce2` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_tx_enable' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_enable` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_ready' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_basesoc_tx_sink_ready` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_ram_we' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1815$305'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_ram_we [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1815$305`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_ram_we [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1815$305`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_ram_we [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1815$305`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_ram_we [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1815$305`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_error' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_error` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_shared_ack' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_ack` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_shared_dat_r' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_shared_dat_r [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290`.
No latch inferred for signal `\radiona_ulx3s_custom.\builder_master' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1749$272'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_master [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1749$272`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_master [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1749$272`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_master [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1749$272`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_master [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1749$272`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\builder_master [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1749$272`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_cpu_interrupt' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [0]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [1]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [2]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [3]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [4]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [5]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [6]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [7]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [8]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [9]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [10]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [11]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [12]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [13]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [14]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [15]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [16]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [17]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [18]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [19]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [20]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [21]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [22]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [23]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [24]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [25]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [26]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [27]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [28]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [29]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [30]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_cpu_interrupt [31]` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256`.
No latch inferred for signal `\radiona_ulx3s_custom.\main_rst' from process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1713$255'.
Removing init bit 1'0 for non-memory siginal `\radiona_ulx3s_custom.\main_rst` in process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1713$255`.

4.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
  created $dff cell `$procdff$10751' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$160_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$161_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$175_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$10752' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$175_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$10753' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$175_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$10754' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$100_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$101_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$116_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$10755' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$116_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$10756' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$116_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$10757' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
  created direct connection (no actual register cell created).
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7403$3889'.
  created $dff cell `$procdff$10758' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7403$3889'.
  created $dff cell `$procdff$10759' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7403$3889'.
  created $dff cell `$procdff$10760' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7365$3887'.
  created $dff cell `$procdff$10761' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7365$3887'.
  created $dff cell `$procdff$10762' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7365$3887'.
  created $dff cell `$procdff$10763' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7365$3887'.
  created $dff cell `$procdff$10764' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7365$3887'.
  created $dff cell `$procdff$10765' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_ways_0_tags_port1' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7275$3846'.
  created $dff cell `$procdff$10766' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_ADDR' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7269$3839'.
  created $dff cell `$procdff$10767' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_DATA' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7269$3839'.
  created $dff cell `$procdff$10768' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7269$3839'.
  created $dff cell `$procdff$10769' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7263$3837'.
  created $dff cell `$procdff$10770' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_ADDR' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7257$3830'.
  created $dff cell `$procdff$10771' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_DATA' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7257$3830'.
  created $dff cell `$procdff$10772' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN' using process `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7257$3830'.
  created $dff cell `$procdff$10773' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
  created $dff cell `$procdff$10774' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
  created $dff cell `$procdff$10775' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
  created $dff cell `$procdff$10776' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
  created $dff cell `$procdff$10777' with positive edge clock.
Creating register for signal `\DataCache.\stageB_lrSc_reserved' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
  created $dff cell `$procdff$10778' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
  created $dff cell `$procdff$10779' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
  created $dff cell `$procdff$10780' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
  created $dff cell `$procdff$10781' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
  created $dff cell `$procdff$10782' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
  created $dff cell `$procdff$10783' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10784' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10785' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10786' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10787' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10788' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10789' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10790' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10791' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_isLrsc' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10792' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_isAmo' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10793' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_amoCtrl_swap' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10794' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_amoCtrl_alu' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10795' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10796' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10797' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10798' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10799' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10800' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10801' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_isLrsc' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10802' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_isAmo' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10803' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_amoCtrl_swap' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10804' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_amoCtrl_alu' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10805' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10806' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10807' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10808' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10809' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10810' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10811' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10812' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10813' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10814' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10815' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10816' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10817' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10818' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10819' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10820' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10821' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10822' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10823' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10824' with positive edge clock.
Creating register for signal `\DataCache.\stageB_amo_resultReg' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10825' with positive edge clock.
Creating register for signal `\DataCache.\stageB_amo_internal_resultRegValid' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10826' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
  created $dff cell `$procdff$10827' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_ADDR' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
  created $dff cell `$procdff$10828' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_DATA' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
  created $dff cell `$procdff$10829' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_EN' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
  created $dff cell `$procdff$10830' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_ADDR' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
  created $dff cell `$procdff$10831' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_DATA' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
  created $dff cell `$procdff$10832' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_EN' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
  created $dff cell `$procdff$10833' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_ADDR' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
  created $dff cell `$procdff$10834' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_DATA' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
  created $dff cell `$procdff$10835' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_EN' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
  created $dff cell `$procdff$10836' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_ADDR' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
  created $dff cell `$procdff$10837' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_DATA' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
  created $dff cell `$procdff$10838' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_EN' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
  created $dff cell `$procdff$10839' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6472$3595'.
  created $dff cell `$procdff$10840' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6472$3595'.
  created $dff cell `$procdff$10841' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6472$3595'.
  created $dff cell `$procdff$10842' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6472$3595'.
  created $dff cell `$procdff$10843' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_ADDR' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6463$3587'.
  created $dff cell `$procdff$10844' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_DATA' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6463$3587'.
  created $dff cell `$procdff$10845' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6463$3587'.
  created $dff cell `$procdff$10846' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_tags_port0' using process `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6457$3585'.
  created $dff cell `$procdff$10847' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
  created $dff cell `$procdff$10848' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltIt' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
  created $dff cell `$procdff$10849' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_stepIt' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
  created $dff cell `$procdff$10850' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_godmode' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
  created $dff cell `$procdff$10851' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltedByBreak' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
  created $dff cell `$procdff$10852' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_debugUsed' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
  created $dff cell `$procdff$10853' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_disableEbreak' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
  created $dff cell `$procdff$10854' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_hardwareBreakpoints_0_valid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
  created $dff cell `$procdff$10855' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_hardwareBreakpoints_1_valid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
  created $dff cell `$procdff$10856' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_3' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
  created $dff cell `$procdff$10857' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_firstCycle' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6075$3568'.
  created $dff cell `$procdff$10858' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_secondCycle' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6075$3568'.
  created $dff cell `$procdff$10859' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_isPipBusy' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6075$3568'.
  created $dff cell `$procdff$10860' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_hardwareBreakpoints_0_pc' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6075$3568'.
  created $dff cell `$procdff$10861' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_hardwareBreakpoints_1_pc' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6075$3568'.
  created $dff cell `$procdff$10862' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_busReadDataReg' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6075$3568'.
  created $dff cell `$procdff$10863' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_when_DebugPlugin_l244' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6075$3568'.
  created $dff cell `$procdff$10864' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt_regNext' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6075$3568'.
  created $dff cell `$procdff$10865' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferData' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10866' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValidLatch' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10867' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesLatch' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10868' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10869' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10870' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10871' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10872' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_formal_rawInDecode' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10873' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10874' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_wr' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10875' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_uncached' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10876' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_address' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10877' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_data' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10878' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_mask' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10879' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_size' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10880' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_last' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10881' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_wr' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10882' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_uncached' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10883' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_address' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10884' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_data' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10885' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_mask' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10886' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_size' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10887' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_last' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10888' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10889' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10890' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_mode' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10891' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10892' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10893' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10894' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10895' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10896' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mscratch' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10897' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10898' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10899' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10900' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10901' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10902' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10903' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10904' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10905' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10906' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10907' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10908' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10909' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10910' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10911' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10912' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10913' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10914' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10915' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10916' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10917' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RVC' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10918' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10919' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10920' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10921' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10922' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10923' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10924' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10925' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10926' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10927' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10928' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10929' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10930' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10931' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10932' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10933' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10934' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10935' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10936' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10937' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10938' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_LRSC' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10939' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_LRSC' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10940' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_LRSC' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10941' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_AMO' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10942' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10943' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10944' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10945' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10946' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10947' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10948' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10949' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10950' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10951' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10952' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10953' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10954' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10955' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10956' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10957' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10958' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10959' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10960' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10961' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10962' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10963' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10964' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10965' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_DO_EBREAK' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10966' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10967' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10968' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10969' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10970' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10971' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10972' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10973' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10974' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10975' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10976' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10977' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10978' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10979' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3264' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10980' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3857' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10981' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3858' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10982' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3859' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10983' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3860' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10984' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_769' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10985' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10986' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10987' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10988' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_773' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10989' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10990' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_832' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10991' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10992' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10993' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_2816' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10994' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_2944' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10995' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_2818' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10996' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_2946' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10997' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3072' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10998' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3200' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$10999' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3074' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$11000' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3202' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$11001' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3008' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$11002' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_4032' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$11003' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$11004' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
  created $dff cell `$procdff$11005' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11006' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11007' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11008' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11009' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11010' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11011' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11012' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decodePc_pcReg' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11013' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11014' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11015' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesReg' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11016' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_valid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11017' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11018' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11019' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11020' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11021' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11022' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rValid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11023' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rValid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11024' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11025' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_2' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11026' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11027' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_misa_base' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11028' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_misa_extensions' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11029' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11030' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11031' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11032' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11033' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11034' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11035' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11036' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11037' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11038' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11039' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11040' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11041' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11042' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_lastStageWasWfi' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11043' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11044' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11045' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11046' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11047' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11048' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11049' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11050' with positive edge clock.
Creating register for signal `\VexRiscv.\switch_Fetcher_l365' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11051' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBusWishbone_ADR' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11052' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBus_rsp_valid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11053' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_cmd_ready' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11054' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_rsp_valid' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
  created $dff cell `$procdff$11055' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_ADDR' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1845$2736'.
  created $dff cell `$procdff$11056' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_DATA' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1845$2736'.
  created $dff cell `$procdff$11057' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1845$2736'.
  created $dff cell `$procdff$11058' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port1' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1839$2734'.
  created $dff cell `$procdff$11059' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port0' using process `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1833$2732'.
  created $dff cell `$procdff$11060' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain15_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6989$1750'.
  created $dff cell `$procdff$11061' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6989$1750'.
  created $dff cell `$procdff$11062' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6989$1750'.
  created $dff cell `$procdff$11063' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6989$1750'.
  created $dff cell `$procdff$11064' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain14_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6975$1742'.
  created $dff cell `$procdff$11065' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6975$1742'.
  created $dff cell `$procdff$11066' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6975$1742'.
  created $dff cell `$procdff$11067' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6975$1742'.
  created $dff cell `$procdff$11068' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain13_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6961$1734'.
  created $dff cell `$procdff$11069' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6961$1734'.
  created $dff cell `$procdff$11070' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6961$1734'.
  created $dff cell `$procdff$11071' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6961$1734'.
  created $dff cell `$procdff$11072' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain12_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6947$1726'.
  created $dff cell `$procdff$11073' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6947$1726'.
  created $dff cell `$procdff$11074' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6947$1726'.
  created $dff cell `$procdff$11075' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6947$1726'.
  created $dff cell `$procdff$11076' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain11_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6933$1718'.
  created $dff cell `$procdff$11077' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6933$1718'.
  created $dff cell `$procdff$11078' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6933$1718'.
  created $dff cell `$procdff$11079' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6933$1718'.
  created $dff cell `$procdff$11080' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain10_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6919$1710'.
  created $dff cell `$procdff$11081' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6919$1710'.
  created $dff cell `$procdff$11082' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6919$1710'.
  created $dff cell `$procdff$11083' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6919$1710'.
  created $dff cell `$procdff$11084' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain9_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6905$1702'.
  created $dff cell `$procdff$11085' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6905$1702'.
  created $dff cell `$procdff$11086' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6905$1702'.
  created $dff cell `$procdff$11087' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6905$1702'.
  created $dff cell `$procdff$11088' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain8_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6891$1694'.
  created $dff cell `$procdff$11089' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6891$1694'.
  created $dff cell `$procdff$11090' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6891$1694'.
  created $dff cell `$procdff$11091' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6891$1694'.
  created $dff cell `$procdff$11092' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain7_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6877$1686'.
  created $dff cell `$procdff$11093' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6877$1686'.
  created $dff cell `$procdff$11094' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6877$1686'.
  created $dff cell `$procdff$11095' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6877$1686'.
  created $dff cell `$procdff$11096' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain6_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6863$1678'.
  created $dff cell `$procdff$11097' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6863$1678'.
  created $dff cell `$procdff$11098' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6863$1678'.
  created $dff cell `$procdff$11099' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6863$1678'.
  created $dff cell `$procdff$11100' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain5_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6849$1670'.
  created $dff cell `$procdff$11101' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6849$1670'.
  created $dff cell `$procdff$11102' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6849$1670'.
  created $dff cell `$procdff$11103' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6849$1670'.
  created $dff cell `$procdff$11104' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain4_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6835$1662'.
  created $dff cell `$procdff$11105' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6835$1662'.
  created $dff cell `$procdff$11106' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6835$1662'.
  created $dff cell `$procdff$11107' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6835$1662'.
  created $dff cell `$procdff$11108' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain3_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6821$1654'.
  created $dff cell `$procdff$11109' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6821$1654'.
  created $dff cell `$procdff$11110' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6821$1654'.
  created $dff cell `$procdff$11111' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6821$1654'.
  created $dff cell `$procdff$11112' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain2_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6807$1646'.
  created $dff cell `$procdff$11113' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6807$1646'.
  created $dff cell `$procdff$11114' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6807$1646'.
  created $dff cell `$procdff$11115' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6807$1646'.
  created $dff cell `$procdff$11116' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain1_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6793$1638'.
  created $dff cell `$procdff$11117' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6793$1638'.
  created $dff cell `$procdff$11118' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6793$1638'.
  created $dff cell `$procdff$11119' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6793$1638'.
  created $dff cell `$procdff$11120' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\data_mem_grain0_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6779$1630'.
  created $dff cell `$procdff$11121' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6779$1630'.
  created $dff cell `$procdff$11122' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6779$1630'.
  created $dff cell `$procdff$11123' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6779$1630'.
  created $dff cell `$procdff$11124' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\tag_mem_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6699$1618'.
  created $dff cell `$procdff$11125' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6699$1618'.
  created $dff cell `$procdff$11126' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6699$1618'.
  created $dff cell `$procdff$11127' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6699$1618'.
  created $dff cell `$procdff$11128' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\storage_6_dat0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6682$1608'.
  created $dff cell `$procdff$11129' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6682$1608'.
  created $dff cell `$procdff$11130' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6682$1608'.
  created $dff cell `$procdff$11131' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6682$1608'.
  created $dff cell `$procdff$11132' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\storage_5_dat0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6664$1598'.
  created $dff cell `$procdff$11133' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6664$1598'.
  created $dff cell `$procdff$11134' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6664$1598'.
  created $dff cell `$procdff$11135' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6664$1598'.
  created $dff cell `$procdff$11136' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\storage_4_dat0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6646$1588'.
  created $dff cell `$procdff$11137' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6646$1588'.
  created $dff cell `$procdff$11138' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6646$1588'.
  created $dff cell `$procdff$11139' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6646$1588'.
  created $dff cell `$procdff$11140' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\storage_3_dat0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6628$1578'.
  created $dff cell `$procdff$11141' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6628$1578'.
  created $dff cell `$procdff$11142' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6628$1578'.
  created $dff cell `$procdff$11143' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6628$1578'.
  created $dff cell `$procdff$11144' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\storage_2_dat1' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6613$1576'.
  created $dff cell `$procdff$11145' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\storage_2_dat0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6608$1568'.
  created $dff cell `$procdff$11146' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6608$1568'.
  created $dff cell `$procdff$11147' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6608$1568'.
  created $dff cell `$procdff$11148' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6608$1568'.
  created $dff cell `$procdff$11149' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\storage_1_dat1' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6592$1566'.
  created $dff cell `$procdff$11150' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\storage_1_dat0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6587$1558'.
  created $dff cell `$procdff$11151' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6587$1558'.
  created $dff cell `$procdff$11152' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6587$1558'.
  created $dff cell `$procdff$11153' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6587$1558'.
  created $dff cell `$procdff$11154' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\storage_dat1' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6571$1556'.
  created $dff cell `$procdff$11155' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\storage_dat0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6566$1548'.
  created $dff cell `$procdff$11156' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6566$1548'.
  created $dff cell `$procdff$11157' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6566$1548'.
  created $dff cell `$procdff$11158' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6566$1548'.
  created $dff cell `$procdff$11159' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\mem_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6552$1546'.
  created $dff cell `$procdff$11160' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\sram_adr0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11161' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11162' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11163' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11164' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11165' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11166' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11167' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11168' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11169' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11170' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_ADDR' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11171' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_DATA' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11172' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
  created $dff cell `$procdff$11173' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\rom_dat0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6514$1518'.
  created $dff cell `$procdff$11174' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\serial_tx' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11175' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\spisdcard_clk' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11176' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\spisdcard_cs_n' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11177' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\spisdcard_mosi' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11178' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_clk_divider1' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11179' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_control_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11180' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_control_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11181' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11182' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_cs_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11183' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_cs_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11184' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_loopback_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11185' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_loopback_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11186' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_miso' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11187' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_miso_data' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11188' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_miso_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11189' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_mosi_data' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11190' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_mosi_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11191' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_mosi_sel' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11192' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_mosi_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11193' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11194' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_status_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11195' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\basesoc_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11196' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_adr' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11197' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_dat_w' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11198' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_fsm_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11199' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_fullmemorywe_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11200' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine0_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11201' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine1_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11202' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine2_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11203' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_bankmachine3_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11204' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_multiplexer_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11205' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_new_master_rdata_valid0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11206' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_new_master_rdata_valid1' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11207' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_new_master_rdata_valid2' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11208' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_new_master_rdata_valid3' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11209' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_new_master_wdata_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11210' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramcore_refresher_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11211' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_litedramnativeportconverter_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11212' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_rs232phyrx_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11213' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_rs232phytx_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11214' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_spimaster_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11215' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_uartbone_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11216' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_we' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11217' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_basesoc_wishbone2csr_state' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11218' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11219' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_interface0_bank_bus_dat_r' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11220' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_interface1_bank_bus_dat_r' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11221' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_interface2_bank_bus_dat_r' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11222' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_interface3_bank_bus_dat_r' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11223' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_interface4_bank_bus_dat_r' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11224' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_interface5_bank_bus_dat_r' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11225' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_csr_bankarray_sel_r' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11226' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_grant' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11227' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_regs0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11228' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_regs1' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11229' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_slaves' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11230' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_adr_offset_r' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11231' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_addr_bytes_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11232' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_address' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11233' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_cmd' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11234' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11235' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_data' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11236' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_data_bytes_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11237' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_incr' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11238' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_length' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11239' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_ram_bus_ack' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11240' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_rx_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11241' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_rx_data' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11242' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_rx_phase' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11243' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_rx_rx_d' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11244' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_rx_tick' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11245' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_tx_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11246' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_tx_data' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11247' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_tx_phase' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11248' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_tx_tick' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11249' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_basesoc_words_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11250' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_bus_errors' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11251' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_bus_errors_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11252' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_dbus_err' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11253' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_debug_bus_ack' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11254' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_debug_bus_dat_r' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11255' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_debug_reset' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11256' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_i_cmd_payload_address' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11257' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_i_cmd_payload_data' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11258' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_i_cmd_payload_wr' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11259' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_i_cmd_valid' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11260' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_ibus_err' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11261' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_reset_debug_logic' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11262' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_transfer_complete' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11263' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_transfer_in_progress' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11264' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_cpu_vexriscv_transfer_wait_for_ack' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11265' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_dfi_p0_rddata_valid' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11266' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_en_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11267' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_en_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11268' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_enable_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11269' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_enable_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11270' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_load_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11271' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_load_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11272' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_pending_r' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11273' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_pending_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11274' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_ram_bus_ram_bus_ack' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11275' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_rddata_en' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11276' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11277' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_reload_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11278' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_reload_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11279' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_reset_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11280' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_reset_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11281' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_scratch_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11282' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_scratch_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11283' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_address_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11284' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_address_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11285' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_baddress_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11286' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_baddress_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11287' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_consume' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11288' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_level' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11289' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_pipe_valid_source_first' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11290' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_pipe_valid_source_last' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11291' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11292' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_pipe_valid_source_payload_we' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11293' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_pipe_valid_source_valid' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11294' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_produce' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11295' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_row' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11296' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_row_opened' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11297' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_trascon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11298' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_trascon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11299' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_trccon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11300' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_trccon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11301' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_twtpcon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11302' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine0_twtpcon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11303' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_consume' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11304' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_level' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11305' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_pipe_valid_source_first' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11306' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_pipe_valid_source_last' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11307' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11308' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_pipe_valid_source_payload_we' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11309' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_pipe_valid_source_valid' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11310' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_produce' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11311' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_row' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11312' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_row_opened' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11313' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_trascon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11314' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_trascon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11315' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_trccon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11316' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_trccon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11317' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_twtpcon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11318' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine1_twtpcon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11319' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_consume' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11320' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_level' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11321' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_pipe_valid_source_first' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11322' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_pipe_valid_source_last' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11323' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11324' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_pipe_valid_source_payload_we' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11325' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_pipe_valid_source_valid' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11326' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_produce' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11327' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_row' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11328' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_row_opened' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11329' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_trascon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11330' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_trascon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11331' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_trccon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11332' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_trccon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11333' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_twtpcon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11334' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine2_twtpcon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11335' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_consume' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11336' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_level' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11337' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_pipe_valid_source_first' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11338' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_pipe_valid_source_last' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11339' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11340' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_pipe_valid_source_payload_we' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11341' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_pipe_valid_source_valid' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11342' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_produce' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11343' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_row' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11344' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_row_opened' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11345' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_trascon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11346' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_trascon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11347' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_trccon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11348' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_trccon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11349' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_twtpcon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11350' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_bankmachine3_twtpcon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11351' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_choose_cmd_grant' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11352' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_choose_req_grant' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11353' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_cmd_payload_a' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11354' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_cmd_payload_ba' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11355' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_cmd_payload_cas' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11356' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_cmd_payload_ras' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11357' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_cmd_payload_we' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11358' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_command_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11359' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_command_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11360' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_dfi_p0_address' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11361' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_dfi_p0_bank' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11362' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_dfi_p0_cas_n' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11363' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_dfi_p0_cs_n' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11364' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_dfi_p0_ras_n' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11365' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_dfi_p0_rddata_en' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11366' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_dfi_p0_we_n' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11367' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_dfi_p0_wrdata_en' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11368' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_postponer_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11369' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_postponer_req_o' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11370' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_rddata_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11371' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_rddata_status' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11372' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11373' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_sequencer_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11374' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_sequencer_done1' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11375' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_sequencer_trigger' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11376' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11377' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_tccdcon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11378' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_tccdcon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11379' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_time0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11380' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_time1' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11381' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_timer_count1' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11382' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_trrdcon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11383' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_trrdcon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11384' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_twtrcon_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11385' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_twtrcon_ready' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11386' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_wrdata_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11387' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_sdram_wrdata_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11388' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_status_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11389' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11390' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_enable_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11391' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_enable_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11392' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_pending_r' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11393' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_pending_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11394' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_rx_fifo_consume' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11395' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_rx_fifo_level0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11396' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_rx_fifo_produce' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11397' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_rx_fifo_readable' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11398' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_rx_pending' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11399' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_rx_trigger_d' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11400' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_rxempty_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11401' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_rxfull_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11402' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_status_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11403' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_tx_fifo_consume' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11404' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_tx_fifo_level0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11405' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_tx_fifo_produce' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11406' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_tx_fifo_readable' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11407' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_tx_pending' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11408' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_tx_trigger_d' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11409' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_txempty_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11410' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_uartcrossover_txfull_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11411' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_update_value_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11412' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_update_value_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11413' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_value' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11414' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_value_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11415' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_value_status' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11416' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_aborted' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11417' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11418' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_converter_demux' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11419' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_converter_source_first' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11420' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_converter_source_last' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11421' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11422' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11423' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_rdata_converter_converter_strobe_all' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11424' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_wishbone_bridge_wdata_converter_converter_mux' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11425' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_enable_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11426' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_enable_storage' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11427' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_pending_r' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11428' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_pending_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11429' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_pipe_valid_source_first' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11430' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_pipe_valid_source_last' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11431' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_pipe_valid_source_payload_data' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11432' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_pipe_valid_source_valid' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11433' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_rx_fifo_consume' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11434' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_rx_fifo_level0' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11435' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_rx_fifo_produce' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11436' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_rx_fifo_readable' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11437' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_rx_pending' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11438' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_rx_trigger_d' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11439' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_rxempty_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11440' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_rxfull_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11441' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_status_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11442' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_tx_pending' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11443' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_tx_trigger_d' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11444' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_txempty_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11445' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_xover_txfull_re' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11446' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_zero_pending' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11447' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\main_zero_trigger_d' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
  created $dff cell `$procdff$11448' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate0_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11449' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate10_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11450' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate11_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11451' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate12_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11452' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate13_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11453' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate14_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11454' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate15_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11455' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate1_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11456' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate2_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11457' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate3_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11458' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate4_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11459' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate5_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11460' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate6_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11461' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate7_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11462' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate8_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11463' with positive edge clock.
Creating register for signal `\radiona_ulx3s_custom.\builder_inferedsdrtristate9_oe' using process `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
  created $dff cell `$procdff$11464' with positive edge clock.

4.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$225'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$176'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$142'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$118'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$117'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7403$3889'.
Removing empty process `InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7403$3889'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7365$3887'.
Removing empty process `InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7365$3887'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7325$3862'.
Removing empty process `InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7325$3862'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7304$3851'.
Removing empty process `InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7304$3851'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7295$3850'.
Removing empty process `InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7295$3850'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7288$3849'.
Removing empty process `InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7288$3849'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7281$3848'.
Removing empty process `InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7281$3848'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7275$3846'.
Removing empty process `InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7275$3846'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7269$3839'.
Removing empty process `InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7269$3839'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7263$3837'.
Removing empty process `InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7263$3837'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7257$3830'.
Removing empty process `InstructionCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7257$3830'.
Found and cleaned up 18 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7081$3813'.
Found and cleaned up 13 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7008$3805'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6994$3797'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6994$3797'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6984$3794'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6984$3794'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6973$3787'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6973$3787'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6949$3761'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6949$3761'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6933$3757'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6933$3757'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6919$3753'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6919$3753'.
Found and cleaned up 12 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6881$3750'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6881$3750'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6869$3738'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6869$3738'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6848$3735'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6848$3735'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6832$3722'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6832$3722'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6812$3717'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6812$3717'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6799$3709'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6799$3709'.
Found and cleaned up 11 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6759$3703'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6759$3703'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6740$3699'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6740$3699'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6721$3685'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6721$3685'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6692$3663'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6692$3663'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6681$3660'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6681$3660'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6667$3657'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6667$3657'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6657$3656'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6657$3656'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6647$3655'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6647$3655'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6637$3654'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6637$3654'.
Found and cleaned up 11 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6606$3651'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6606$3651'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6599$3650'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6599$3650'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6592$3647'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6592$3647'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6582$3644'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6582$3644'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6572$3643'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6572$3643'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6562$3642'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6562$3642'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6549$3641'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6549$3641'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6542$3640'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6542$3640'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6535$3639'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6535$3639'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6528$3638'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6528$3638'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6521$3637'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6521$3637'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6503$3630'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6503$3630'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6496$3629'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6496$3629'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6481$3600'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6472$3595'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6472$3595'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6469$3594'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6463$3587'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6463$3587'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6457$3585'.
Removing empty process `DataCache.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6457$3585'.
Found and cleaned up 20 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6108$3571'.
Found and cleaned up 7 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6075$3568'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6075$3568'.
Found and cleaned up 129 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5653$3525'.
Found and cleaned up 80 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5318$3495'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5289$3479'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5289$3479'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5282$3478'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5282$3478'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5266$3448'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5266$3448'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5259$3447'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5259$3447'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5252$3446'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5252$3446'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5245$3445'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5245$3445'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5238$3444'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5238$3444'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5231$3443'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5231$3443'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5224$3442'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5224$3442'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5217$3441'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5217$3441'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5210$3440'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5210$3440'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5203$3439'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5203$3439'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5196$3438'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5196$3438'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5188$3437'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5188$3437'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5181$3436'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5181$3436'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5174$3435'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5174$3435'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5166$3434'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5166$3434'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5157$3433'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5157$3433'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5148$3432'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5148$3432'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5139$3431'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5139$3431'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5130$3430'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5130$3430'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5123$3429'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5123$3429'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5116$3428'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5116$3428'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5109$3427'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5109$3427'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5101$3426'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5101$3426'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5063$3398'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5063$3398'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4912$3254'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4912$3254'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4900$3252'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4900$3252'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4885$3251'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4885$3251'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4876$3243'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4850$3223'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4850$3223'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4841$3220'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4841$3220'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4832$3219'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4832$3219'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4808$3214'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4808$3214'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4794$3213'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4794$3213'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4776$3205'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4776$3205'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4764$3197'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4764$3197'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4757$3194'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4757$3194'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4735$3187'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4735$3187'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4725$3186'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4725$3186'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4716$3185'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4716$3185'.
Found and cleaned up 37 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4611$3184'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4611$3184'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4592$3168'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4592$3168'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4581$3167'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4581$3167'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4574$3166'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4574$3166'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4567$3165'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4567$3165'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4555$3161'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4555$3161'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4526$3139'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4526$3139'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4519$3138'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4519$3138'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4509$3137'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4509$3137'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4499$3136'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4499$3136'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4485$3130'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4485$3130'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4459$3126'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4444$3125'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4429$3122'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4429$3122'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4406$3121'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4394$3120'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4394$3120'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4376$3119'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4376$3119'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4359$3116'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4359$3116'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4305$3089'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4305$3089'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4277$3088'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4277$3088'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4242$3087'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4206$3084'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4197$3080'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4197$3080'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4180$3079'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4180$3079'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4157$3078'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4133$3077'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4115$3076'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4115$3076'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4101$3075'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4101$3075'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4087$3071'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4087$3071'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4080$3070'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4080$3070'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4073$3069'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4073$3069'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4066$3067'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4066$3067'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4002$3039'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4002$3039'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3982$3038'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3953$3035'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3943$3031'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3943$3031'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3936$3030'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3915$3026'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3915$3026'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3896$3025'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3896$3025'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3886$3024'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3886$3024'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3876$3021'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3876$3021'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3868$3018'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3868$3018'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3851$3013'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3851$3013'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3832$3007'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3832$3007'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3816$3005'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3816$3005'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3790$3001'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3790$3001'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3760$2977'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3760$2977'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3750$2976'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3750$2976'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3743$2973'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3743$2973'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3733$2972'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3733$2972'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3715$2963'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3691$2959'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3676$2958'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3651$2952'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3633$2951'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3633$2951'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3598$2909'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3580$2908'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3580$2908'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3563$2907'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3563$2907'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3547$2905'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3532$2904'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3525$2903'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3506$2902'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3491$2901'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3479$2900'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3422$2884'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3422$2884'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3398$2872'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3398$2872'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3385$2867'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3385$2867'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3370$2863'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3370$2863'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3359$2859'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3359$2859'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3349$2858'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3349$2858'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3340$2852'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3340$2852'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3332$2850'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3332$2850'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3319$2844'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3319$2844'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3305$2842'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3305$2842'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3295$2837'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3295$2837'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3283$2834'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3283$2834'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3268$2827'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3268$2827'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3261$2826'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3261$2826'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3254$2825'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3254$2825'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3247$2824'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3247$2824'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3231$2823'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3231$2823'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3221$2822'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3221$2822'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3214$2821'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3214$2821'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3207$2820'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3207$2820'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3198$2819'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3198$2819'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3191$2818'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3191$2818'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3181$2817'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3181$2817'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3174$2816'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3174$2816'.
Found and cleaned up 7 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3150$2815'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3150$2815'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3130$2814'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3130$2814'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3123$2813'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3123$2813'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3113$2812'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3113$2812'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3105$2811'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3105$2811'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3098$2810'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3098$2810'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3090$2809'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3090$2809'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3080$2808'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3080$2808'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3062$2807'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3062$2807'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3053$2806'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3053$2806'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3043$2805'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3043$2805'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3033$2804'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3033$2804'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3016$2803'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3016$2803'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3006$2802'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3006$2802'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2995$2801'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2995$2801'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2982$2800'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2982$2800'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2968$2799'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2968$2799'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2956$2798'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2956$2798'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2949$2797'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2949$2797'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2941$2796'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2941$2796'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2934$2795'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2934$2795'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2927$2794'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2927$2794'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2920$2793'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2920$2793'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2882$2792'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2882$2792'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2874$2781'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2874$2781'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2866$2779'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2866$2779'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2828$2778'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2828$2778'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2797$2777'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2797$2777'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2767$2776'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2767$2776'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2754$2775'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2754$2775'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1980$2745'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1980$2745'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1971$2744'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1971$2744'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1962$2743'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1962$2743'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1845$2736'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1845$2736'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1839$2734'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1839$2734'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1833$2732'.
Removing empty process `VexRiscv.$proc$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1833$2732'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1663$2497'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1662$2496'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1659$2495'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1658$2494'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1653$2493'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1652$2492'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1643$2491'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1642$2490'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1641$2489'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1639$2488'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1635$2487'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1632$2486'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1631$2485'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1628$2484'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1624$2483'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1607$2482'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1606$2481'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1601$2480'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1599$2479'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1591$2478'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1590$2477'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1586$2476'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1584$2475'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1583$2474'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1582$2473'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1575$2472'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1574$2471'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1573$2470'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1571$2469'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1570$2468'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1569$2467'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1568$2466'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1567$2465'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1566$2464'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1562$2463'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1561$2462'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1540$2461'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1535$2460'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1532$2459'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1517$2458'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1509$2457'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1506$2456'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1505$2455'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1504$2454'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1503$2453'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1496$2452'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1495$2451'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1493$2450'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1492$2449'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1491$2448'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1490$2447'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1489$2446'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1485$2445'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1484$2444'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1483$2443'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1479$2442'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1477$2441'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1472$2440'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1471$2439'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1469$2438'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1468$2437'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1467$2436'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1466$2435'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1465$2434'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1452$2433'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1449$2432'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1448$2431'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1445$2430'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1441$2429'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1426$2428'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1425$2427'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1424$2426'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1423$2425'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1418$2424'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1416$2423'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1408$2422'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1407$2421'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1402$2420'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1401$2419'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1400$2418'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1398$2417'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1394$2416'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1391$2415'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1390$2414'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1387$2413'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1383$2412'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1366$2411'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1365$2410'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1360$2409'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1358$2408'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1350$2407'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1349$2406'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1344$2405'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1343$2404'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1342$2403'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1340$2402'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1339$2401'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1338$2400'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1331$2399'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1330$2398'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1329$2397'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1327$2396'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1326$2395'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1325$2394'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1323$2393'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1322$2392'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1319$2391'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1318$2390'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1316$2389'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1315$2388'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1311$2387'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1309$2386'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1308$2385'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1306$2384'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1304$2383'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1303$2382'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1302$2381'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1301$2380'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1300$2379'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1299$2378'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1293$2377'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1291$2376'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1282$2375'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1280$2374'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1279$2373'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1277$2372'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1273$2371'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1271$2370'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1270$2369'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1268$2368'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1266$2367'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1264$2366'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1263$2365'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1260$2364'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1259$2363'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1258$2362'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1257$2361'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1256$2360'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1254$2359'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1252$2358'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1251$2357'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1250$2356'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1249$2355'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1248$2354'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1247$2353'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1246$2352'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1245$2351'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1244$2350'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1243$2349'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1212$2348'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1211$2347'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1210$2346'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1209$2345'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1208$2344'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1207$2343'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1206$2342'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1205$2341'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1204$2340'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1203$2339'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1202$2338'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1201$2337'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1200$2336'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1199$2335'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1198$2334'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1197$2333'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1196$2332'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1195$2331'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1194$2330'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1192$2329'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1190$2328'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1187$2327'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1185$2326'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1183$2325'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1181$2324'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1180$2323'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1179$2322'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1178$2321'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1166$2320'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1164$2319'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1162$2318'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1161$2317'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1160$2316'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1159$2315'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1158$2314'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1157$2313'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1154$2312'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1153$2311'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1152$2310'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1151$2309'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1150$2308'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1149$2307'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1147$2306'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1146$2305'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1145$2304'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1144$2303'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1143$2302'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1142$2301'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1141$2300'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1140$2299'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1139$2298'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1138$2297'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1136$2296'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1135$2295'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1133$2294'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1132$2293'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1130$2292'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1128$2291'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1127$2290'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1126$2289'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1122$2288'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1118$2287'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1117$2286'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1116$2285'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1115$2284'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1114$2283'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1112$2282'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1110$2281'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1109$2280'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1108$2279'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1104$2278'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1096$2277'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1094$2276'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1093$2275'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1091$2274'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1090$2273'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1088$2272'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1087$2271'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1058$2270'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1057$2269'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1056$2268'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1055$2267'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1053$2266'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1052$2265'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1051$2264'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1049$2263'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1046$2262'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1043$2261'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1041$2260'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1038$2259'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1037$2258'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1035$2257'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1034$2256'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1033$2255'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1032$2254'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1025$2253'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1015$2252'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1014$2251'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1013$2250'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1012$2249'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1011$2248'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1010$2247'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1009$2246'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1008$2245'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1007$2244'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1005$2243'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1004$2242'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1000$2241'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:998$2240'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:997$2239'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:995$2238'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:994$2237'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:992$2236'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:991$2235'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:962$2234'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:961$2233'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:960$2232'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:959$2231'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:957$2230'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:956$2229'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:955$2228'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:953$2227'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:950$2226'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:947$2225'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:945$2224'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:942$2223'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:941$2222'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:939$2221'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:938$2220'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:937$2219'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:936$2218'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:929$2217'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:919$2216'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:918$2215'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:917$2214'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:916$2213'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:915$2212'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:914$2211'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:913$2210'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:912$2209'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:911$2208'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:909$2207'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:908$2206'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:904$2205'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:902$2204'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:901$2203'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:899$2202'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:898$2201'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:896$2200'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:895$2199'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:866$2198'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:865$2197'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:864$2196'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:863$2195'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:861$2194'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:860$2193'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:859$2192'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:857$2191'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:854$2190'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:851$2189'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:849$2188'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:846$2187'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:845$2186'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:843$2185'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:842$2184'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:841$2183'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:840$2182'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:833$2181'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:823$2180'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:822$2179'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:821$2178'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:820$2177'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:819$2176'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:818$2175'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:817$2174'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:816$2173'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:815$2172'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:813$2171'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:812$2170'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:808$2169'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:806$2168'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:805$2167'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:803$2166'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:802$2165'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:800$2164'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:799$2163'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:770$2162'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:769$2161'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:768$2160'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:767$2159'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:765$2158'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:764$2157'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:763$2156'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:761$2155'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:758$2154'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:755$2153'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:753$2152'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:750$2151'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:749$2150'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:747$2149'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:746$2148'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:745$2147'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:744$2146'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:737$2145'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:727$2144'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:726$2143'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:725$2142'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:724$2141'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:723$2140'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:722$2139'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:721$2138'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:720$2137'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:719$2136'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:717$2135'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:716$2134'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:715$2133'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:714$2132'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:713$2131'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:712$2130'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:711$2129'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:710$2128'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:709$2127'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:708$2126'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:707$2125'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:705$2124'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:704$2123'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:703$2122'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:702$2121'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:701$2120'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:695$2119'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:688$2118'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:687$2117'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:676$2116'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:675$2115'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:674$2114'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:672$2113'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:671$2112'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:669$2111'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:668$2110'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:667$2109'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:665$2108'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:664$2107'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:662$2106'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:661$2105'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:658$2104'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:657$2103'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:655$2102'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:654$2101'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:653$2100'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:652$2099'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:651$2098'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:645$2097'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:634$2096'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:633$2095'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:630$2094'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:629$2093'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:628$2092'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:627$2091'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:623$2090'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:622$2089'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:621$2088'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:620$2087'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:619$2086'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:618$2085'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:614$2084'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:612$2083'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:607$2082'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:606$2081'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:603$2080'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:575$2079'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:574$2078'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:572$2077'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:571$2076'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:570$2075'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:569$2074'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:568$2073'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:563$2072'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:562$2071'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:561$2070'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:557$2069'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:556$2068'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:555$2067'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:554$2066'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:552$2065'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:551$2064'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:550$2063'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:549$2062'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:548$2061'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:547$2060'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:546$2059'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:545$2058'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:544$2057'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:543$2056'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:542$2055'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:541$2054'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:540$2053'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:539$2052'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:538$2051'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:536$2050'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:535$2049'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:534$2048'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:533$2047'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:532$2046'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:531$2045'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:530$2044'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:529$2043'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:524$2042'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:517$2041'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:516$2040'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:515$2039'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:514$2038'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:513$2037'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:512$2036'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:511$2035'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:510$2034'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:508$2033'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:507$2032'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:506$2031'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:505$2030'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:504$2029'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:503$2028'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:501$2027'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:500$2026'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:499$2025'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:498$2024'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:497$2023'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:495$2022'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:494$2021'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:493$2020'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:492$2019'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:491$2018'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:490$2017'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:489$2016'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:487$2015'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:486$2014'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:485$2013'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:484$2012'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:483$2011'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:482$2010'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:481$2009'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:480$2008'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:479$2007'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:473$2006'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:468$2005'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:464$2004'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:463$2003'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:462$2002'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:461$2001'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:458$2000'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:455$1999'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:452$1998'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:449$1997'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:446$1996'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:443$1995'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:440$1994'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:437$1993'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:434$1992'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:431$1991'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:428$1990'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:425$1989'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:422$1988'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:419$1987'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:416$1986'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:413$1985'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:412$1984'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:404$1983'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:402$1982'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:398$1981'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:394$1980'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:390$1979'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:386$1978'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:382$1977'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:378$1976'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:375$1975'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:373$1974'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:371$1973'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:369$1972'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:367$1971'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:365$1970'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:363$1969'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:361$1968'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:359$1967'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:357$1966'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:355$1965'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:353$1964'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:351$1963'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:349$1962'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:347$1961'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:345$1960'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:343$1959'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:341$1958'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:338$1957'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:336$1956'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:334$1955'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:332$1954'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:330$1953'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:328$1952'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:326$1951'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:324$1950'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:322$1949'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:320$1948'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:318$1947'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:316$1946'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:314$1945'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:312$1944'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:309$1943'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:307$1942'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:305$1941'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:303$1940'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:301$1939'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:299$1938'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:297$1937'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:295$1936'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:293$1935'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:291$1934'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:289$1933'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:287$1932'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:285$1931'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:283$1930'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:280$1929'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:278$1928'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:276$1927'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:274$1926'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:272$1925'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:270$1924'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:268$1923'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:266$1922'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:264$1921'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:262$1920'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:260$1919'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:258$1918'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:255$1917'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:253$1916'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:251$1915'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:249$1914'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:247$1913'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:245$1912'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:243$1911'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:241$1910'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:239$1909'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:237$1908'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:235$1907'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:233$1906'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:230$1905'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:228$1904'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:225$1903'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:223$1902'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:221$1901'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:219$1900'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:217$1899'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:215$1898'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:212$1897'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:211$1896'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:210$1895'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:209$1894'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:208$1893'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:207$1892'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:206$1891'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:205$1890'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:204$1889'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:203$1888'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:202$1887'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:201$1886'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:200$1885'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:199$1884'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:198$1883'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:197$1882'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:196$1881'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:195$1880'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:194$1879'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:193$1878'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:192$1877'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:191$1876'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:190$1875'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:189$1874'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:188$1873'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:187$1872'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:186$1871'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:185$1870'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:184$1869'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:183$1868'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:182$1867'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:181$1866'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:180$1865'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:179$1864'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:178$1863'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:177$1862'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:176$1861'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:175$1860'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:174$1859'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:170$1858'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:168$1857'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:163$1856'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:162$1855'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:161$1854'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:160$1853'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:159$1852'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:158$1851'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:157$1850'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:156$1849'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:155$1848'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:154$1847'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:153$1846'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:152$1845'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:151$1844'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:150$1843'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:149$1842'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:148$1841'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:135$1840'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:134$1839'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:133$1838'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:132$1837'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:131$1836'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:130$1835'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:129$1834'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:128$1833'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:127$1832'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:126$1831'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:125$1830'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:124$1829'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:123$1828'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:122$1827'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:121$1826'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:120$1825'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:119$1824'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:118$1823'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:117$1822'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:116$1821'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:115$1820'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:114$1819'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:113$1818'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:112$1817'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:111$1816'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:110$1815'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:109$1814'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:108$1813'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:104$1812'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:103$1811'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:102$1810'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:101$1809'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:100$1808'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:98$1807'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:97$1806'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:96$1805'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:93$1804'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:92$1803'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:91$1802'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:90$1801'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:89$1800'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:88$1799'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:81$1798'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:80$1797'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:79$1796'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:78$1795'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:77$1794'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:76$1793'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:72$1792'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:70$1791'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:69$1790'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:68$1789'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:65$1788'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:64$1787'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:63$1786'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:62$1785'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:61$1784'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:58$1783'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:57$1782'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6989$1750'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6989$1750'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6975$1742'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6975$1742'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6961$1734'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6961$1734'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6947$1726'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6947$1726'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6933$1718'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6933$1718'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6919$1710'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6919$1710'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6905$1702'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6905$1702'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6891$1694'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6891$1694'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6877$1686'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6877$1686'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6863$1678'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6863$1678'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6849$1670'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6849$1670'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6835$1662'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6835$1662'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6821$1654'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6821$1654'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6807$1646'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6807$1646'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6793$1638'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6793$1638'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6779$1630'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6779$1630'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6699$1618'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6699$1618'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1686$2501'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6682$1608'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6682$1608'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1683$2500'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6664$1598'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6664$1598'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1682$2499'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6646$1588'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6646$1588'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1666$2498'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6628$1578'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6628$1578'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6613$1576'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6613$1576'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6608$1568'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6608$1568'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6592$1566'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6592$1566'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6587$1558'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6587$1558'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6571$1556'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6571$1556'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6566$1548'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6566$1548'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6552$1546'.
Found and cleaned up 4 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6529$1520'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6514$1518'.
Found and cleaned up 260 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5038$1275'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5019$1274'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4967$1273'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4967$1273'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4950$1266'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4950$1266'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4933$1259'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4933$1259'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4916$1252'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4916$1252'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4899$1245'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4899$1245'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4882$1238'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4882$1238'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4865$1237'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4848$1236'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4848$1236'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4840$1222'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4832$1221'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4824$1220'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4816$1206'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4808$1205'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4800$1204'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4792$1190'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4784$1189'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4776$1188'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4768$1174'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4760$1173'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4752$1172'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4735$1171'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4735$1171'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4718$1170'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4718$1170'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4701$1169'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4701$1169'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4684$1168'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4684$1168'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4667$1167'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4667$1167'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4650$1166'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4650$1166'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4633$1165'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4633$1165'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4616$1164'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4599$1163'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4599$1163'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4582$1162'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4582$1162'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4565$1161'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4565$1161'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4548$1160'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4548$1160'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4531$1159'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4531$1159'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4514$1158'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4514$1158'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4497$1157'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4497$1157'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4480$1156'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4480$1156'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4463$1155'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4446$1154'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4446$1154'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4432$1153'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4432$1153'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4418$1152'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4418$1152'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4404$1151'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4404$1151'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4390$1150'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4390$1150'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4376$1149'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4376$1149'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4362$1148'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4362$1148'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4348$1147'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4334$1146'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4294$1139'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4287$1138'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4269$1137'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4262$1136'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4250$1132'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4250$1132'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4241$1128'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4241$1128'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4232$1124'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4232$1124'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4223$1120'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4223$1120'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4214$1116'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4214$1116'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4205$1112'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4205$1112'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4196$1108'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4196$1108'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4187$1104'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4187$1104'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4178$1100'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4178$1100'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4169$1096'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4169$1096'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4160$1092'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4160$1092'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4151$1088'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4151$1088'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4142$1084'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4142$1084'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4133$1080'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4133$1080'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4124$1076'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4124$1076'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4115$1072'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4115$1072'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4105$1070'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4099$1069'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4085$1065'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4085$1065'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4076$1061'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4076$1061'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4067$1057'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4067$1057'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4058$1053'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4058$1053'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4049$1049'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4049$1049'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4040$1045'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4040$1045'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4031$1041'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4031$1041'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4022$1037'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4022$1037'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4004$1035'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3996$1034'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3996$1034'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3988$1030'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3988$1030'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3979$1026'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3979$1026'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3970$1022'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3970$1022'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3961$1018'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3961$1018'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3952$1014'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3952$1014'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3943$1010'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3943$1010'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3934$1006'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3934$1006'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3905$1001'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3905$1001'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3896$997'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3896$997'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3887$993'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3887$993'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3878$989'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3878$989'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3869$985'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3869$985'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3860$981'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3860$981'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3851$977'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3851$977'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3840$972'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3840$972'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3831$970'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3819$968'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3819$968'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3811$964'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3811$964'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3802$960'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3802$960'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3793$956'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3793$956'.
Found and cleaned up 2 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3754$951'.
Found and cleaned up 6 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3705$947'.
Found and cleaned up 5 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3651$927'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3622$923'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3571$922'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3536$916'.
Found and cleaned up 4 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3500$911'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3488$909'.
Found and cleaned up 7 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3418$903'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3396$902'.
Found and cleaned up 2 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3381$890'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3361$889'.
Found and cleaned up 9 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3253$742'.
Found and cleaned up 2 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3240$733'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3240$733'.
Found and cleaned up 2 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3231$726'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3231$726'.
Found and cleaned up 2 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3222$719'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3222$719'.
Found and cleaned up 2 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3213$712'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3213$712'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3207$711'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3207$711'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3201$710'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3201$710'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3195$709'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3195$709'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3181$656'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3174$653'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3174$653'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3168$652'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3168$652'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3162$651'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3162$651'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3148$598'.
Found and cleaned up 14 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3041$555'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3013$546'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3013$546'.
Found and cleaned up 2 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2991$542'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2991$542'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2980$533'.
Found and cleaned up 14 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2878$525'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2850$516'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2850$516'.
Found and cleaned up 2 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2828$512'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2828$512'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2817$503'.
Found and cleaned up 14 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2715$495'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2687$486'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2687$486'.
Found and cleaned up 2 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2665$482'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2665$482'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2654$473'.
Found and cleaned up 14 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2552$465'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2524$456'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2524$456'.
Found and cleaned up 2 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2502$452'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2502$452'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2491$443'.
Found and cleaned up 4 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2446$439'.
Found and cleaned up 3 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2379$426'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2379$426'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2374$425'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2370$424'.
Found and cleaned up 2 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2291$423'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2251$420'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2251$420'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2232$412'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2232$412'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2198$401'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2198$401'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2190$399'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2190$399'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2152$386'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2152$386'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2122$375'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2122$375'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2099$366'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2099$366'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2091$364'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2091$364'.
Found and cleaned up 15 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1924$334'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1906$329'.
Found and cleaned up 4 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1867$321'.
Found and cleaned up 4 empty switches in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1825$318'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1815$305'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1799$290'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1749$272'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1720$256'.
Found and cleaned up 1 empty switch in `\radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1713$255'.
Removing empty process `radiona_ulx3s_custom.$proc$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1713$255'.
Cleaned up 1224 empty switches.

4.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module InstructionCache.
<suppressed ~10 debug messages>
Optimizing module DataCache.
<suppressed ~144 debug messages>
Optimizing module VexRiscv.
<suppressed ~394 debug messages>
Optimizing module radiona_ulx3s_custom.
<suppressed ~455 debug messages>

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module VexRiscv.
<suppressed ~3 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~40 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 884 unused cells and 7450 unused wires.
<suppressed ~1258 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
Checking module radiona_ulx3s_custom...
Found and reported 0 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~3 debug messages>

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
<suppressed ~1962 debug messages>
Removed a total of 654 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3914: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1.$procmux$4008: \VexRiscv.dataCache_1.stageB_flusher_counter [7] -> 1'1
      Replacing known input bits on port A of cell $procmux$9089: \builder_basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9087: \builder_basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9084: \builder_basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10646: \builder_basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10644: \builder_basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10641: \builder_basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10692: \builder_basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10690: \builder_basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10687: \builder_basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port B of cell $procmux$7754: \main_sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7752: \main_sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7770: \main_sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7768: \main_sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7800: \main_sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7798: \main_sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$7828: \main_sdram_sequencer_count -> 1'0
      Replacing known input bits on port B of cell $procmux$7935: \main_sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7933: \main_sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7951: \main_sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7949: \main_sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$7967: \main_sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$7965: \main_sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8030: \main_sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8028: \main_sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8046: \main_sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8044: \main_sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8062: \main_sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8060: \main_sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8125: \main_sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8123: \main_sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8141: \main_sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8139: \main_sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8157: \main_sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8155: \main_sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8220: \main_sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8218: \main_sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8236: \main_sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8234: \main_sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8252: \main_sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8250: \main_sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$8361: \main_cpu_vexriscv_transfer_in_progress -> 1'0
      Replacing known input bits on port A of cell $procmux$8359: \main_cpu_vexriscv_transfer_in_progress -> 1'1
      Replacing known input bits on port A of cell $procmux$8369: \main_cpu_vexriscv_transfer_complete -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5856.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5858.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5864.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5889.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5891.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5897.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5915.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5941.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5959.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5977.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5989.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$5998.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6007.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6016.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6064.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6073.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6082.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6091.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6100.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6150.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6176.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6178.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6184.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6194.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6196.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6202.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6220.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6233.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6235.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6241.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6251.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6253.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6259.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6277.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6323.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6329.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6335.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6344.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6350.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6356.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6362.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6371.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6526.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6571.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6619.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6628.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6634.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6646.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6667.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6676.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6733.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6755.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6765.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6767.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6773.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6783.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6785.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6791.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6803.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6809.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6818.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6828.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6830.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6836.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6846.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6848.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6854.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6866.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6872.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6881.
    dead port 2/2 on $mux $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3971.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4168.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4172.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4181.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4187.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4198.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4202.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4211.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4217.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4228.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4232.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4241.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4247.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4261.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4264.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4268.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4276.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4279.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4283.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4291.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4294.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4298.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4307.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4309.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4312.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4316.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4324.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4327.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4331.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4339.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4342.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4346.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4354.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4358.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4366.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4370.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4379.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4385.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4406.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4408.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4412.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4420.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4424.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4433.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4439.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4450.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4454.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4463.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4469.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4492.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4495.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4499.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4508.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4510.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4513.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4517.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4525.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4528.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4532.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4540.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4543.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4547.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4555.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4559.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4567.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4571.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4579.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4583.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4592.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4598.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4613.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4615.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4619.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4627.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4631.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4640.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4646.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4669.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4705.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4707.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4711.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4721.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4723.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4725.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4729.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4738.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4740.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4744.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4752.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4756.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4765.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4771.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$4780.
Removed 163 multiplexer ports.
<suppressed ~967 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$5925: $auto$opt_reduce.cc:134:opt_pmux$11502
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6159: { $flatten\VexRiscv.$procmux$6162_CMP $auto$opt_reduce.cc:134:opt_pmux$11504 }
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6432: $auto$opt_reduce.cc:134:opt_pmux$11506
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6436: { $auto$opt_reduce.cc:134:opt_pmux$11508 $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2891_Y }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6903:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1847$2505_EN[31:0]$2739 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3985:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [21:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7271$3829_EN[21:0]$3842 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3996:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [31:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7259$3828_EN[31:0]$3833 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4837:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_EN[7:0]$3612
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_EN[7:0]$3612 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_EN[7:0]$3612 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_EN[7:0]$3612 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_EN[7:0]$3612 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_EN[7:0]$3612 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_EN[7:0]$3612 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_EN[7:0]$3612 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_EN[7:0]$3612 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6492$3577_EN[7:0]$3612 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4846:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_EN[7:0]$3609
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_EN[7:0]$3609 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_EN[7:0]$3609 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_EN[7:0]$3609 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_EN[7:0]$3609 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_EN[7:0]$3609 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_EN[7:0]$3609 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_EN[7:0]$3609 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_EN[7:0]$3609 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6489$3576_EN[7:0]$3609 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4855:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_EN[7:0]$3606
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_EN[7:0]$3606 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_EN[7:0]$3606 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_EN[7:0]$3606 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_EN[7:0]$3606 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_EN[7:0]$3606 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_EN[7:0]$3606 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_EN[7:0]$3606 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_EN[7:0]$3606 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6486$3575_EN[7:0]$3606 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4864:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_EN[7:0]$3603
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_EN[7:0]$3603 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_EN[7:0]$3603 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_EN[7:0]$3603 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_EN[7:0]$3603 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_EN[7:0]$3603 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_EN[7:0]$3603 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_EN[7:0]$3603 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_EN[7:0]$3603 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6483$3574_EN[7:0]$3603 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4881:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [21:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6465$3573_EN[21:0]$3590 [0] }
    New ctrl vector for $pmux cell $procmux$10029: $auto$opt_reduce.cc:134:opt_pmux$11510
    New ctrl vector for $pmux cell $procmux$10048: $auto$opt_reduce.cc:134:opt_pmux$11512
    New ctrl vector for $pmux cell $procmux$10068: $auto$opt_reduce.cc:134:opt_pmux$11514
    New ctrl vector for $pmux cell $procmux$10090: { $procmux$10015_CMP $procmux$10007_CMP $auto$opt_reduce.cc:134:opt_pmux$11516 }
    New ctrl vector for $pmux cell $procmux$10114: { $procmux$10015_CMP $auto$opt_reduce.cc:134:opt_pmux$11518 }
    New ctrl vector for $pmux cell $procmux$10145: $auto$opt_reduce.cc:134:opt_pmux$11520
    New ctrl vector for $pmux cell $procmux$10165: $auto$opt_reduce.cc:134:opt_pmux$11522
    New ctrl vector for $pmux cell $procmux$10191: $auto$opt_reduce.cc:134:opt_pmux$11524
    New ctrl vector for $pmux cell $procmux$10434: { $procmux$10409_CMP $auto$opt_reduce.cc:134:opt_pmux$11526 $procmux$10400_CMP }
    New ctrl vector for $pmux cell $procmux$10460: $auto$opt_reduce.cc:134:opt_pmux$11528
    New ctrl vector for $pmux cell $procmux$10465: $auto$opt_reduce.cc:134:opt_pmux$11530
    New ctrl vector for $pmux cell $procmux$10492: $auto$opt_reduce.cc:134:opt_pmux$11532
    New ctrl vector for $pmux cell $procmux$10554: { $procmux$10414_CMP $auto$opt_reduce.cc:134:opt_pmux$11534 $procmux$10400_CMP }
    New ctrl vector for $pmux cell $procmux$10574: $auto$opt_reduce.cc:134:opt_pmux$11536
    New ctrl vector for $pmux cell $procmux$10584: $auto$opt_reduce.cc:134:opt_pmux$11538
    New ctrl vector for $pmux cell $procmux$10618: { $procmux$10425_CMP $auto$opt_reduce.cc:134:opt_pmux$11540 }
    Consolidated identical input bits for $mux cell $procmux$6916:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_EN[7:0]$1753
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_EN[7:0]$1753 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_EN[7:0]$1753 [7:1] = { $0$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_EN[7:0]$1753 [0] $0$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_EN[7:0]$1753 [0] $0$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_EN[7:0]$1753 [0] $0$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_EN[7:0]$1753 [0] $0$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_EN[7:0]$1753 [0] $0$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_EN[7:0]$1753 [0] $0$memwr$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6991$253_EN[7:0]$1753 [0] }
    Consolidated identical input bits for $mux cell $procmux$6925:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_EN[7:0]$1745
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_EN[7:0]$1745 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_EN[7:0]$1745 [7:1] = { $0$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_EN[7:0]$1745 [0] $0$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_EN[7:0]$1745 [0] $0$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_EN[7:0]$1745 [0] $0$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_EN[7:0]$1745 [0] $0$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_EN[7:0]$1745 [0] $0$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_EN[7:0]$1745 [0] $0$memwr$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6977$252_EN[7:0]$1745 [0] }
    Consolidated identical input bits for $mux cell $procmux$6934:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_EN[7:0]$1737
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_EN[7:0]$1737 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_EN[7:0]$1737 [7:1] = { $0$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_EN[7:0]$1737 [0] $0$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_EN[7:0]$1737 [0] $0$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_EN[7:0]$1737 [0] $0$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_EN[7:0]$1737 [0] $0$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_EN[7:0]$1737 [0] $0$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_EN[7:0]$1737 [0] $0$memwr$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6963$251_EN[7:0]$1737 [0] }
    Consolidated identical input bits for $mux cell $procmux$6943:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_EN[7:0]$1729
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_EN[7:0]$1729 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_EN[7:0]$1729 [7:1] = { $0$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_EN[7:0]$1729 [0] $0$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_EN[7:0]$1729 [0] $0$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_EN[7:0]$1729 [0] $0$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_EN[7:0]$1729 [0] $0$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_EN[7:0]$1729 [0] $0$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_EN[7:0]$1729 [0] $0$memwr$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6949$250_EN[7:0]$1729 [0] }
    Consolidated identical input bits for $mux cell $procmux$6952:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_EN[7:0]$1721
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_EN[7:0]$1721 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_EN[7:0]$1721 [7:1] = { $0$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_EN[7:0]$1721 [0] $0$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_EN[7:0]$1721 [0] $0$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_EN[7:0]$1721 [0] $0$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_EN[7:0]$1721 [0] $0$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_EN[7:0]$1721 [0] $0$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_EN[7:0]$1721 [0] $0$memwr$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6935$249_EN[7:0]$1721 [0] }
    Consolidated identical input bits for $mux cell $procmux$6961:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_EN[7:0]$1713
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_EN[7:0]$1713 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_EN[7:0]$1713 [7:1] = { $0$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_EN[7:0]$1713 [0] $0$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_EN[7:0]$1713 [0] $0$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_EN[7:0]$1713 [0] $0$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_EN[7:0]$1713 [0] $0$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_EN[7:0]$1713 [0] $0$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_EN[7:0]$1713 [0] $0$memwr$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6921$248_EN[7:0]$1713 [0] }
    Consolidated identical input bits for $mux cell $procmux$6970:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_EN[7:0]$1705
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_EN[7:0]$1705 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_EN[7:0]$1705 [7:1] = { $0$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_EN[7:0]$1705 [0] $0$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_EN[7:0]$1705 [0] $0$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_EN[7:0]$1705 [0] $0$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_EN[7:0]$1705 [0] $0$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_EN[7:0]$1705 [0] $0$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_EN[7:0]$1705 [0] $0$memwr$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6907$247_EN[7:0]$1705 [0] }
    Consolidated identical input bits for $mux cell $procmux$6979:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_EN[7:0]$1697
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_EN[7:0]$1697 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_EN[7:0]$1697 [7:1] = { $0$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_EN[7:0]$1697 [0] $0$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_EN[7:0]$1697 [0] $0$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_EN[7:0]$1697 [0] $0$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_EN[7:0]$1697 [0] $0$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_EN[7:0]$1697 [0] $0$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_EN[7:0]$1697 [0] $0$memwr$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6893$246_EN[7:0]$1697 [0] }
    Consolidated identical input bits for $mux cell $procmux$6988:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_EN[7:0]$1689
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_EN[7:0]$1689 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_EN[7:0]$1689 [7:1] = { $0$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_EN[7:0]$1689 [0] $0$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_EN[7:0]$1689 [0] $0$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_EN[7:0]$1689 [0] $0$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_EN[7:0]$1689 [0] $0$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_EN[7:0]$1689 [0] $0$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_EN[7:0]$1689 [0] $0$memwr$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6879$245_EN[7:0]$1689 [0] }
    Consolidated identical input bits for $mux cell $procmux$6997:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_EN[7:0]$1681
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_EN[7:0]$1681 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_EN[7:0]$1681 [7:1] = { $0$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_EN[7:0]$1681 [0] $0$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_EN[7:0]$1681 [0] $0$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_EN[7:0]$1681 [0] $0$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_EN[7:0]$1681 [0] $0$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_EN[7:0]$1681 [0] $0$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_EN[7:0]$1681 [0] $0$memwr$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6865$244_EN[7:0]$1681 [0] }
    Consolidated identical input bits for $mux cell $procmux$7006:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_EN[7:0]$1673
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_EN[7:0]$1673 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_EN[7:0]$1673 [7:1] = { $0$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_EN[7:0]$1673 [0] $0$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_EN[7:0]$1673 [0] $0$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_EN[7:0]$1673 [0] $0$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_EN[7:0]$1673 [0] $0$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_EN[7:0]$1673 [0] $0$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_EN[7:0]$1673 [0] $0$memwr$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6851$243_EN[7:0]$1673 [0] }
    Consolidated identical input bits for $mux cell $procmux$7015:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_EN[7:0]$1665
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_EN[7:0]$1665 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_EN[7:0]$1665 [7:1] = { $0$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_EN[7:0]$1665 [0] $0$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_EN[7:0]$1665 [0] $0$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_EN[7:0]$1665 [0] $0$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_EN[7:0]$1665 [0] $0$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_EN[7:0]$1665 [0] $0$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_EN[7:0]$1665 [0] $0$memwr$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6837$242_EN[7:0]$1665 [0] }
    Consolidated identical input bits for $mux cell $procmux$7024:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_EN[7:0]$1657
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_EN[7:0]$1657 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_EN[7:0]$1657 [7:1] = { $0$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_EN[7:0]$1657 [0] $0$memwr$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6823$241_EN[7:0]$1657 [0] }
    Consolidated identical input bits for $mux cell $procmux$7033:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_EN[7:0]$1649
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_EN[7:0]$1649 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_EN[7:0]$1649 [7:1] = { $0$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_EN[7:0]$1649 [0] $0$memwr$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6809$240_EN[7:0]$1649 [0] }
    Consolidated identical input bits for $mux cell $procmux$7042:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_EN[7:0]$1641
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_EN[7:0]$1641 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_EN[7:0]$1641 [7:1] = { $0$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_EN[7:0]$1641 [0] $0$memwr$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6795$239_EN[7:0]$1641 [0] }
    Consolidated identical input bits for $mux cell $procmux$7051:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_EN[7:0]$1633
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_EN[7:0]$1633 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_EN[7:0]$1633 [7:1] = { $0$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_EN[7:0]$1633 [0] $0$memwr$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6781$238_EN[7:0]$1633 [0] }
    Consolidated identical input bits for $mux cell $procmux$7060:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0]
      New connections: $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [23:1] = { $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] $0$memwr$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6701$237_EN[23:0]$1621 [0] }
    Consolidated identical input bits for $mux cell $procmux$7069:
      Old ports: A=25'0000000000000000000000000, B=25'1111111111111111111111111, Y=$0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0]
      New connections: $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [24:1] = { $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] $0$memwr$\storage_6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6684$236_EN[24:0]$1611 [0] }
    Consolidated identical input bits for $mux cell $procmux$7078:
      Old ports: A=25'0000000000000000000000000, B=25'1111111111111111111111111, Y=$0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0]
      New connections: $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [24:1] = { $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] $0$memwr$\storage_5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6666$235_EN[24:0]$1601 [0] }
    Consolidated identical input bits for $mux cell $procmux$7087:
      Old ports: A=25'0000000000000000000000000, B=25'1111111111111111111111111, Y=$0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0]
      New connections: $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [24:1] = { $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] $0$memwr$\storage_4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6648$234_EN[24:0]$1591 [0] }
    Consolidated identical input bits for $mux cell $procmux$7096:
      Old ports: A=25'0000000000000000000000000, B=25'1111111111111111111111111, Y=$0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0]
      New connections: $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [24:1] = { $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] $0$memwr$\storage_3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6630$233_EN[24:0]$1581 [0] }
    Consolidated identical input bits for $mux cell $procmux$7107:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1571
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1571 [0]
      New connections: $0$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1571 [9:1] = { $0$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1571 [0] $0$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1571 [0] $0$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1571 [0] $0$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1571 [0] $0$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1571 [0] $0$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1571 [0] $0$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1571 [0] $0$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1571 [0] $0$memwr$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6610$232_EN[9:0]$1571 [0] }
    Consolidated identical input bits for $mux cell $procmux$7118:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1561
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1561 [0]
      New connections: $0$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1561 [9:1] = { $0$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1561 [0] $0$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1561 [0] $0$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1561 [0] $0$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1561 [0] $0$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1561 [0] $0$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1561 [0] $0$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1561 [0] $0$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1561 [0] $0$memwr$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6589$231_EN[9:0]$1561 [0] }
    Consolidated identical input bits for $mux cell $procmux$7129:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1551
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1551 [0]
      New connections: $0$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1551 [9:1] = { $0$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1551 [0] $0$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1551 [0] $0$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1551 [0] $0$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1551 [0] $0$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1551 [0] $0$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1551 [0] $0$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1551 [0] $0$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1551 [0] $0$memwr$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6568$230_EN[9:0]$1551 [0] }
    Consolidated identical input bits for $mux cell $procmux$7138:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN[31:0]$1532
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN[31:0]$1532 [24]
      New connections: { $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN[31:0]$1532 [31:25] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN[31:0]$1532 [23:0] } = { $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN[31:0]$1532 [24] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN[31:0]$1532 [24] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN[31:0]$1532 [24] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN[31:0]$1532 [24] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN[31:0]$1532 [24] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN[31:0]$1532 [24] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6537$229_EN[31:0]$1532 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7147:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1529
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1529 [16]
      New connections: { $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1529 [31:17] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1529 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1529 [16] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1529 [16] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1529 [16] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1529 [16] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1529 [16] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1529 [16] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1529 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7156:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1526
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1526 [8]
      New connections: { $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1526 [31:9] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1526 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1526 [8] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1526 [8] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1526 [8] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1526 [8] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1526 [8] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1526 [8] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1526 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$7165:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN[31:0]$1523
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN[31:0]$1523 [0]
      New connections: $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN[31:0]$1523 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN[31:0]$1523 [0] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN[31:0]$1523 [0] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN[31:0]$1523 [0] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN[31:0]$1523 [0] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN[31:0]$1523 [0] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN[31:0]$1523 [0] $0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN[31:0]$1523 [0] }
    New ctrl vector for $pmux cell $procmux$7373: { $eq$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3796$957_Y $procmux$7306_CMP $procmux$7304_CMP $procmux$7303_CMP $procmux$7302_CMP $procmux$7301_CMP }
    New ctrl vector for $pmux cell $procmux$8598: $auto$opt_reduce.cc:134:opt_pmux$11542
    New ctrl vector for $pmux cell $procmux$8603: $auto$opt_reduce.cc:134:opt_pmux$11544
    New ctrl vector for $pmux cell $procmux$8608: { $procmux$8601_CMP $auto$opt_reduce.cc:134:opt_pmux$11546 }
    New ctrl vector for $pmux cell $procmux$8613: { $procmux$8601_CMP $auto$opt_reduce.cc:134:opt_pmux$11548 }
    New ctrl vector for $pmux cell $procmux$8618: { $procmux$8601_CMP $auto$opt_reduce.cc:134:opt_pmux$11550 }
    New ctrl vector for $pmux cell $procmux$8623: { $procmux$8601_CMP $auto$opt_reduce.cc:134:opt_pmux$11552 }
    New ctrl vector for $pmux cell $procmux$8628: { $procmux$8601_CMP $auto$opt_reduce.cc:134:opt_pmux$11554 }
    New ctrl vector for $pmux cell $procmux$8743: $procmux$8497_CMP
    New ctrl vector for $pmux cell $procmux$8949: $auto$opt_reduce.cc:134:opt_pmux$11556
    New ctrl vector for $pmux cell $procmux$8953: $auto$opt_reduce.cc:134:opt_pmux$11558
    New ctrl vector for $pmux cell $procmux$8957: $auto$opt_reduce.cc:134:opt_pmux$11560
    New ctrl vector for $pmux cell $procmux$8969: $auto$opt_reduce.cc:134:opt_pmux$11562
    New ctrl vector for $pmux cell $procmux$8988: { $procmux$8986_CMP $auto$opt_reduce.cc:134:opt_pmux$11564 }
    New ctrl vector for $pmux cell $procmux$8997: $auto$opt_reduce.cc:134:opt_pmux$11566
    New ctrl vector for $pmux cell $procmux$9014: $auto$opt_reduce.cc:134:opt_pmux$11568
    New ctrl vector for $pmux cell $procmux$9039: $auto$opt_reduce.cc:134:opt_pmux$11570
    New ctrl vector for $pmux cell $procmux$9059: $auto$opt_reduce.cc:134:opt_pmux$11572
    New ctrl vector for $pmux cell $procmux$9198: $auto$opt_reduce.cc:134:opt_pmux$11574
    New ctrl vector for $pmux cell $procmux$9202: $auto$opt_reduce.cc:134:opt_pmux$11576
    New ctrl vector for $pmux cell $procmux$9248: { $procmux$9239_CMP $auto$opt_reduce.cc:134:opt_pmux$11578 }
    New ctrl vector for $pmux cell $procmux$9261: $auto$opt_reduce.cc:134:opt_pmux$11580
    New ctrl vector for $pmux cell $procmux$9281: $auto$opt_reduce.cc:134:opt_pmux$11582
    New ctrl vector for $pmux cell $procmux$9288: $auto$opt_reduce.cc:134:opt_pmux$11584
    New ctrl vector for $pmux cell $procmux$9366: $auto$opt_reduce.cc:134:opt_pmux$11586
    New ctrl vector for $pmux cell $procmux$9385: $auto$opt_reduce.cc:134:opt_pmux$11588
    New ctrl vector for $pmux cell $procmux$9405: $auto$opt_reduce.cc:134:opt_pmux$11590
    New ctrl vector for $pmux cell $procmux$9427: { $procmux$9352_CMP $procmux$9344_CMP $auto$opt_reduce.cc:134:opt_pmux$11592 }
    New ctrl vector for $pmux cell $procmux$9451: { $procmux$9352_CMP $auto$opt_reduce.cc:134:opt_pmux$11594 }
    New ctrl vector for $pmux cell $procmux$9482: $auto$opt_reduce.cc:134:opt_pmux$11596
    New ctrl vector for $pmux cell $procmux$9502: $auto$opt_reduce.cc:134:opt_pmux$11598
    New ctrl vector for $pmux cell $procmux$9528: $auto$opt_reduce.cc:134:opt_pmux$11600
    New ctrl vector for $pmux cell $procmux$9587: $auto$opt_reduce.cc:134:opt_pmux$11602
    New ctrl vector for $pmux cell $procmux$9606: $auto$opt_reduce.cc:134:opt_pmux$11604
    New ctrl vector for $pmux cell $procmux$9626: $auto$opt_reduce.cc:134:opt_pmux$11606
    New ctrl vector for $pmux cell $procmux$9648: { $procmux$9573_CMP $procmux$9565_CMP $auto$opt_reduce.cc:134:opt_pmux$11608 }
    New ctrl vector for $pmux cell $procmux$9672: { $procmux$9573_CMP $auto$opt_reduce.cc:134:opt_pmux$11610 }
    New ctrl vector for $pmux cell $procmux$9703: $auto$opt_reduce.cc:134:opt_pmux$11612
    New ctrl vector for $pmux cell $procmux$9723: $auto$opt_reduce.cc:134:opt_pmux$11614
    New ctrl vector for $pmux cell $procmux$9749: $auto$opt_reduce.cc:134:opt_pmux$11616
    New ctrl vector for $pmux cell $procmux$9808: $auto$opt_reduce.cc:134:opt_pmux$11618
    New ctrl vector for $pmux cell $procmux$9827: $auto$opt_reduce.cc:134:opt_pmux$11620
    New ctrl vector for $pmux cell $procmux$9847: $auto$opt_reduce.cc:134:opt_pmux$11622
    New ctrl vector for $pmux cell $procmux$9869: { $procmux$9794_CMP $procmux$9786_CMP $auto$opt_reduce.cc:134:opt_pmux$11624 }
    New ctrl vector for $pmux cell $procmux$9893: { $procmux$9794_CMP $auto$opt_reduce.cc:134:opt_pmux$11626 }
    New ctrl vector for $pmux cell $procmux$9924: $auto$opt_reduce.cc:134:opt_pmux$11628
    New ctrl vector for $pmux cell $procmux$9944: $auto$opt_reduce.cc:134:opt_pmux$11630
    New ctrl vector for $pmux cell $procmux$9970: $auto$opt_reduce.cc:134:opt_pmux$11632
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 107 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
<suppressed ~432 debug messages>
Removed a total of 144 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$10895 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 2 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 3 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$10911 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $procdff$11355 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 1 on $procdff$11355 ($dff) from module radiona_ulx3s_custom.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 0 unused cells and 1012 unused wires.
<suppressed ~113 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~12 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$10492.
    dead port 2/2 on $mux $procmux$10492.
    dead port 1/2 on $mux $procmux$8953.
    dead port 2/2 on $mux $procmux$8953.
    dead port 1/2 on $mux $procmux$8957.
Removed 5 multiplexer ports.
<suppressed ~971 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
    New ctrl vector for $pmux cell $procmux$8628: $auto$opt_reduce.cc:134:opt_pmux$11542
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 1 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
Removed a total of 0 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 1 unused cells and 9 unused wires.
<suppressed ~5 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~971 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.

4.12.23. Finished OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking radiona_ulx3s_custom.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking radiona_ulx3s_custom.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking radiona_ulx3s_custom.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking radiona_ulx3s_custom.VexRiscv.CsrPlugin_mstatus_MPP as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking radiona_ulx3s_custom.VexRiscv.switch_Fetcher_l365 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking radiona_ulx3s_custom.builder_basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.builder_basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.builder_basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.builder_basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.builder_basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.builder_basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.builder_basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.builder_basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.builder_basesoc_spimaster_state as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.builder_basesoc_uartbone_state as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.builder_basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.builder_grant as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.main_sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking radiona_ulx3s_custom.main_sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking radiona_ulx3s_custom.main_sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~971 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$11448 ($dff) from module radiona_ulx3s_custom (D = \main_status_status, Q = \main_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$11447 ($dff) from module radiona_ulx3s_custom (D = $procmux$7554_Y, Q = \main_zero_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11635 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7554_Y, Q = \main_zero_pending).
Adding SRST signal on $procdff$11444 ($dff) from module radiona_ulx3s_custom (D = \main_xover_sink_sink_ready, Q = \main_xover_tx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$11443 ($dff) from module radiona_ulx3s_custom (D = $procmux$7560_Y, Q = \main_xover_tx_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11640 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7560_Y, Q = \main_xover_tx_pending).
Adding SRST signal on $procdff$11439 ($dff) from module radiona_ulx3s_custom (D = \main_xover_rx_fifo_readable, Q = \main_xover_rx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$11438 ($dff) from module radiona_ulx3s_custom (D = $procmux$7566_Y, Q = \main_xover_rx_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11645 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7566_Y, Q = \main_xover_rx_pending).
Adding SRST signal on $procdff$11437 ($dff) from module radiona_ulx3s_custom (D = $procmux$7573_Y, Q = \main_xover_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11649 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7573_Y, Q = \main_xover_rx_fifo_readable).
Adding SRST signal on $procdff$11436 ($dff) from module radiona_ulx3s_custom (D = $procmux$7577_Y, Q = \main_xover_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11653 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5289$1345_Y, Q = \main_xover_rx_fifo_produce).
Adding SRST signal on $procdff$11435 ($dff) from module radiona_ulx3s_custom (D = $procmux$7586_Y, Q = \main_xover_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11655 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7586_Y, Q = \main_xover_rx_fifo_level0).
Adding SRST signal on $procdff$11434 ($dff) from module radiona_ulx3s_custom (D = $procmux$7590_Y, Q = \main_xover_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11663 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5292$1346_Y, Q = \main_xover_rx_fifo_consume).
Adding SRST signal on $procdff$11433 ($dff) from module radiona_ulx3s_custom (D = $procmux$7594_Y, Q = \main_xover_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11665 ($sdff) from module radiona_ulx3s_custom (D = \main_xover_rxtx_re, Q = \main_xover_pipe_valid_source_valid).
Adding SRST signal on $procdff$11432 ($dff) from module radiona_ulx3s_custom (D = $procmux$7598_Y, Q = \main_xover_pipe_valid_source_payload_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11667 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [7:0], Q = \main_xover_pipe_valid_source_payload_data).
Adding EN signal on $procdff$11431 ($dff) from module radiona_ulx3s_custom (D = 1'0, Q = \main_xover_pipe_valid_source_last).
Adding EN signal on $procdff$11430 ($dff) from module radiona_ulx3s_custom (D = 1'0, Q = \main_xover_pipe_valid_source_first).
Adding SRST signal on $procdff$11429 ($dff) from module radiona_ulx3s_custom (D = \builder_csr_bankarray_csrbank5_xover_ev_pending_re, Q = \main_xover_pending_re, rval = 1'0).
Adding SRST signal on $procdff$11428 ($dff) from module radiona_ulx3s_custom (D = $procmux$7606_Y, Q = \main_xover_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11672 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [1:0], Q = \main_xover_pending_r).
Adding SRST signal on $procdff$11427 ($dff) from module radiona_ulx3s_custom (D = $procmux$7610_Y, Q = \main_xover_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11674 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [1:0], Q = \main_xover_enable_storage).
Adding SRST signal on $procdff$11425 ($dff) from module radiona_ulx3s_custom (D = $procmux$7617_Y, Q = \main_wishbone_bridge_wdata_converter_converter_mux, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11676 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7615_Y, Q = \main_wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$11424 ($dff) from module radiona_ulx3s_custom (D = $procmux$7624_Y, Q = \main_wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$11422 ($dff) from module radiona_ulx3s_custom (D = { $procmux$7175_Y $procmux$7536_Y $procmux$7187_Y $procmux$7196_Y $procmux$7206_Y $procmux$7217_Y $procmux$7229_Y $procmux$7242_Y }, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11683 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_slave_p0_rddata, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [127:112]).
Adding EN signal on $auto$ff.cc:266:slice$11683 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_slave_p0_rddata, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [95:80]).
Adding EN signal on $auto$ff.cc:266:slice$11683 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_slave_p0_rddata, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [79:64]).
Adding EN signal on $auto$ff.cc:266:slice$11683 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_slave_p0_rddata, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [63:48]).
Adding EN signal on $auto$ff.cc:266:slice$11683 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_slave_p0_rddata, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [47:32]).
Adding EN signal on $auto$ff.cc:266:slice$11683 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_slave_p0_rddata, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [31:16]).
Adding EN signal on $auto$ff.cc:266:slice$11683 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_slave_p0_rddata, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [15:0]).
Adding EN signal on $auto$ff.cc:266:slice$11683 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_slave_p0_rddata, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [111:96]).
Adding SRST signal on $procdff$11419 ($dff) from module radiona_ulx3s_custom (D = $procmux$7658_Y, Q = \main_wishbone_bridge_rdata_converter_converter_demux, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11708 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7656_Y, Q = \main_wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$11418 ($dff) from module radiona_ulx3s_custom (D = $procmux$7662_Y, Q = \main_wishbone_bridge_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11710 ($sdff) from module radiona_ulx3s_custom (D = \main_wishbone_bridge_count_litedramnativeportconverter_next_value, Q = \main_wishbone_bridge_count).
Adding SRST signal on $procdff$11417 ($dff) from module radiona_ulx3s_custom (D = $or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3663$929_Y, Q = \main_wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$11416 ($dff) from module radiona_ulx3s_custom (D = $procmux$7670_Y, Q = \main_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11717 ($sdff) from module radiona_ulx3s_custom (D = \main_value, Q = \main_value_status).
Adding SRST signal on $procdff$11414 ($dff) from module radiona_ulx3s_custom (D = $procmux$7254_Y, Q = \main_value, rval = 0).
Adding SRST signal on $procdff$11413 ($dff) from module radiona_ulx3s_custom (D = $procmux$7674_Y, Q = \main_update_value_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11720 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [0], Q = \main_update_value_storage).
Adding SRST signal on $procdff$11412 ($dff) from module radiona_ulx3s_custom (D = \builder_csr_bankarray_csrbank4_update_value0_re, Q = \main_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$11409 ($dff) from module radiona_ulx3s_custom (D = \main_uartcrossover_tx_fifo_sink_ready, Q = \main_uartcrossover_tx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$11408 ($dff) from module radiona_ulx3s_custom (D = $procmux$7680_Y, Q = \main_uartcrossover_tx_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11724 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7680_Y, Q = \main_uartcrossover_tx_pending).
Adding SRST signal on $procdff$11407 ($dff) from module radiona_ulx3s_custom (D = $procmux$7687_Y, Q = \main_uartcrossover_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11728 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7687_Y, Q = \main_uartcrossover_tx_fifo_readable).
Adding SRST signal on $procdff$11406 ($dff) from module radiona_ulx3s_custom (D = $procmux$7691_Y, Q = \main_uartcrossover_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11732 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5225$1317_Y, Q = \main_uartcrossover_tx_fifo_produce).
Adding SRST signal on $procdff$11405 ($dff) from module radiona_ulx3s_custom (D = $procmux$7700_Y, Q = \main_uartcrossover_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11734 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7700_Y, Q = \main_uartcrossover_tx_fifo_level0).
Adding SRST signal on $procdff$11404 ($dff) from module radiona_ulx3s_custom (D = $procmux$7704_Y, Q = \main_uartcrossover_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11742 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5228$1318_Y, Q = \main_uartcrossover_tx_fifo_consume).
Adding SRST signal on $procdff$11400 ($dff) from module radiona_ulx3s_custom (D = \main_uartcrossover_rx_fifo_readable, Q = \main_uartcrossover_rx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$11399 ($dff) from module radiona_ulx3s_custom (D = $procmux$7710_Y, Q = \main_uartcrossover_rx_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11745 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7710_Y, Q = \main_uartcrossover_rx_pending).
Adding SRST signal on $procdff$11398 ($dff) from module radiona_ulx3s_custom (D = $procmux$7717_Y, Q = \main_uartcrossover_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11749 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7717_Y, Q = \main_uartcrossover_rx_fifo_readable).
Adding SRST signal on $procdff$11397 ($dff) from module radiona_ulx3s_custom (D = $procmux$7721_Y, Q = \main_uartcrossover_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11753 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5247$1328_Y, Q = \main_uartcrossover_rx_fifo_produce).
Adding SRST signal on $procdff$11396 ($dff) from module radiona_ulx3s_custom (D = $procmux$7730_Y, Q = \main_uartcrossover_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11755 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7730_Y, Q = \main_uartcrossover_rx_fifo_level0).
Adding SRST signal on $procdff$11395 ($dff) from module radiona_ulx3s_custom (D = $procmux$7734_Y, Q = \main_uartcrossover_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11763 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5250$1329_Y, Q = \main_uartcrossover_rx_fifo_consume).
Adding SRST signal on $procdff$11394 ($dff) from module radiona_ulx3s_custom (D = \builder_csr_bankarray_csrbank5_ev_pending_re, Q = \main_uartcrossover_pending_re, rval = 1'0).
Adding SRST signal on $procdff$11393 ($dff) from module radiona_ulx3s_custom (D = $procmux$7738_Y, Q = \main_uartcrossover_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11766 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [1:0], Q = \main_uartcrossover_pending_r).
Adding SRST signal on $procdff$11392 ($dff) from module radiona_ulx3s_custom (D = $procmux$7742_Y, Q = \main_uartcrossover_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11768 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [1:0], Q = \main_uartcrossover_enable_storage).
Adding SRST signal on $procdff$11390 ($dff) from module radiona_ulx3s_custom (D = $procmux$7746_Y, Q = \main_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11770 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [7:0], Q = \main_storage).
Adding EN signal on $procdff$11388 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [15:0], Q = \main_sdram_wrdata_storage).
Adding SRST signal on $procdff$11386 ($dff) from module radiona_ulx3s_custom (D = $procmux$7754_Y, Q = \main_sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$11385 ($dff) from module radiona_ulx3s_custom (D = $procmux$7761_Y [1:0], Q = \main_sdram_twtrcon_count [1:0], rval = 2'00).
Adding SRST signal on $procdff$11385 ($dff) from module radiona_ulx3s_custom (D = $procmux$7764_Y [2], Q = \main_sdram_twtrcon_count [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11779 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7764_Y [2], Q = \main_sdram_twtrcon_count [2]).
Adding EN signal on $auto$ff.cc:266:slice$11776 ($sdff) from module radiona_ulx3s_custom (D = $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5866$1475_Y [1:0], Q = \main_sdram_twtrcon_count [1:0]).
Adding SRST signal on $procdff$11384 ($dff) from module radiona_ulx3s_custom (D = $procmux$7773_Y, Q = \main_sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$11383 ($dff) from module radiona_ulx3s_custom (D = $procmux$7777_Y, Q = \main_sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11785 ($sdff) from module radiona_ulx3s_custom (D = $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5836$1469_Y, Q = \main_sdram_trrdcon_count).
Adding SRST signal on $procdff$11382 ($dff) from module radiona_ulx3s_custom (D = $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5328$1359_Y, Q = \main_sdram_timer_count1, rval = 9'100111000).
Adding SRST signal on $procdff$11381 ($dff) from module radiona_ulx3s_custom (D = $procmux$7787_Y, Q = \main_sdram_time1, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11792 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7787_Y, Q = \main_sdram_time1).
Adding SRST signal on $procdff$11380 ($dff) from module radiona_ulx3s_custom (D = $procmux$7794_Y, Q = \main_sdram_time0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11796 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7794_Y, Q = \main_sdram_time0).
Adding SRST signal on $procdff$11379 ($dff) from module radiona_ulx3s_custom (D = $procmux$7803_Y, Q = \main_sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$11378 ($dff) from module radiona_ulx3s_custom (D = $procmux$7807_Y, Q = \main_sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11801 ($sdff) from module radiona_ulx3s_custom (D = $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5851$1472_Y, Q = \main_sdram_tccdcon_count).
Adding SRST signal on $procdff$11377 ($dff) from module radiona_ulx3s_custom (D = $procmux$7814_Y, Q = \main_sdram_storage, rval = 4'0001).
Adding EN signal on $auto$ff.cc:266:slice$11805 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [3:0], Q = \main_sdram_storage).
Adding SRST signal on $procdff$11376 ($dff) from module radiona_ulx3s_custom (D = $procmux$7821_Y, Q = \main_sdram_sequencer_trigger, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11807 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7821_Y, Q = \main_sdram_sequencer_trigger).
Adding SRST signal on $procdff$11375 ($dff) from module radiona_ulx3s_custom (D = $procmux$7460_Y, Q = \main_sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$11374 ($dff) from module radiona_ulx3s_custom (D = $procmux$7830_Y, Q = \main_sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11814 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7828_Y, Q = \main_sdram_sequencer_count).
Adding SRST signal on $procdff$11372 ($dff) from module radiona_ulx3s_custom (D = $procmux$7837_Y, Q = \main_sdram_rddata_status, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11818 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_csr_dfi_p0_rddata, Q = \main_sdram_rddata_status).
Adding SRST signal on $procdff$11370 ($dff) from module radiona_ulx3s_custom (D = $procmux$7499_Y, Q = \main_sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$11369 ($dff) from module radiona_ulx3s_custom (D = $procmux$7843_Y, Q = \main_sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11825 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7841_Y, Q = \main_sdram_postponer_count).
Adding SRST signal on $procdff$11368 ($dff) from module radiona_ulx3s_custom (D = \main_sdram_twtrcon_valid, Q = \main_sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$11367 ($dff) from module radiona_ulx3s_custom (D = $not$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5824$1467_Y, Q = \main_sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$11366 ($dff) from module radiona_ulx3s_custom (D = $and$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4940$1261_Y, Q = \main_sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$11365 ($dff) from module radiona_ulx3s_custom (D = $not$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5823$1466_Y, Q = \main_sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$11363 ($dff) from module radiona_ulx3s_custom (D = $not$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5822$1465_Y, Q = \main_sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$11362 ($dff) from module radiona_ulx3s_custom (D = \builder_comb_rhs_self16, Q = \main_sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$11361 ($dff) from module radiona_ulx3s_custom (D = \builder_sync_rhs_self1, Q = \main_sdram_dfi_p0_address, rval = 13'0000000000000).
Adding SRST signal on $procdff$11360 ($dff) from module radiona_ulx3s_custom (D = $procmux$7847_Y, Q = \main_sdram_command_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11846 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [7:0], Q = \main_sdram_command_storage).
Adding SRST signal on $procdff$11358 ($dff) from module radiona_ulx3s_custom (D = $procmux$7464_Y, Q = \main_sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$11357 ($dff) from module radiona_ulx3s_custom (D = $procmux$7474_Y, Q = \main_sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$11356 ($dff) from module radiona_ulx3s_custom (D = $procmux$7481_Y, Q = \main_sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$11354 ($dff) from module radiona_ulx3s_custom (D = { $procmux$7491_Y [12:11] $procmux$7491_Y [9:0] }, Q = { \main_sdram_cmd_payload_a [12:11] \main_sdram_cmd_payload_a [9:0] }, rval = 12'000000000000).
Adding SRST signal on $procdff$11354 ($dff) from module radiona_ulx3s_custom (D = $procmux$7493_Y [10], Q = \main_sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$11353 ($dff) from module radiona_ulx3s_custom (D = $procmux$7888_Y, Q = \main_sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11863 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7859_Y, Q = \main_sdram_choose_req_grant).
Adding SRST signal on $procdff$11351 ($dff) from module radiona_ulx3s_custom (D = $procmux$7935_Y, Q = \main_sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$11350 ($dff) from module radiona_ulx3s_custom (D = $procmux$7945_Y, Q = \main_sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11880 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7945_Y, Q = \main_sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$11349 ($dff) from module radiona_ulx3s_custom (D = $procmux$7951_Y, Q = \main_sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$11348 ($dff) from module radiona_ulx3s_custom (D = $procmux$7958_Y [0], Q = \main_sdram_bankmachine3_trccon_count [0], rval = 1'0).
Adding SRST signal on $procdff$11348 ($dff) from module radiona_ulx3s_custom (D = $procmux$7961_Y [1], Q = \main_sdram_bankmachine3_trccon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11890 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7961_Y [1], Q = \main_sdram_bankmachine3_trccon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11887 ($sdff) from module radiona_ulx3s_custom (D = $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5671$1454_Y [0], Q = \main_sdram_bankmachine3_trccon_count [0]).
Adding SRST signal on $procdff$11347 ($dff) from module radiona_ulx3s_custom (D = $procmux$7967_Y, Q = \main_sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$11346 ($dff) from module radiona_ulx3s_custom (D = $procmux$7977_Y, Q = \main_sdram_bankmachine3_trascon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11898 ($sdff) from module radiona_ulx3s_custom (D = $procmux$7977_Y, Q = \main_sdram_bankmachine3_trascon_count).
Adding SRST signal on $procdff$11345 ($dff) from module radiona_ulx3s_custom (D = $procmux$7981_Y, Q = \main_sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11902 ($sdff) from module radiona_ulx3s_custom (D = 1'1, Q = \main_sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$11344 ($dff) from module radiona_ulx3s_custom (D = $procmux$7991_Y, Q = \main_sdram_bankmachine3_row, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11906 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine3_pipe_valid_source_payload_addr [21:9], Q = \main_sdram_bankmachine3_row).
Adding SRST signal on $procdff$11343 ($dff) from module radiona_ulx3s_custom (D = $procmux$7995_Y, Q = \main_sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11912 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5626$1440_Y, Q = \main_sdram_bankmachine3_produce).
Adding SRST signal on $procdff$11342 ($dff) from module radiona_ulx3s_custom (D = $procmux$7999_Y, Q = \main_sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11914 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine3_source_valid, Q = \main_sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$11341 ($dff) from module radiona_ulx3s_custom (D = $procmux$8003_Y, Q = \main_sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11916 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine3_rdport_dat_r [0], Q = \main_sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$11340 ($dff) from module radiona_ulx3s_custom (D = $procmux$8007_Y, Q = \main_sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 22'0000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11918 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine3_rdport_dat_r [22:1], Q = \main_sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$11337 ($dff) from module radiona_ulx3s_custom (D = $procmux$8020_Y, Q = \main_sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11920 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8020_Y, Q = \main_sdram_bankmachine3_level).
Adding SRST signal on $procdff$11336 ($dff) from module radiona_ulx3s_custom (D = $procmux$8024_Y, Q = \main_sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11928 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5629$1441_Y, Q = \main_sdram_bankmachine3_consume).
Adding SRST signal on $procdff$11335 ($dff) from module radiona_ulx3s_custom (D = $procmux$8030_Y, Q = \main_sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$11334 ($dff) from module radiona_ulx3s_custom (D = $procmux$8040_Y, Q = \main_sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11933 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8040_Y, Q = \main_sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$11333 ($dff) from module radiona_ulx3s_custom (D = $procmux$8046_Y, Q = \main_sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$11332 ($dff) from module radiona_ulx3s_custom (D = $procmux$8053_Y [0], Q = \main_sdram_bankmachine2_trccon_count [0], rval = 1'0).
Adding SRST signal on $procdff$11332 ($dff) from module radiona_ulx3s_custom (D = $procmux$8056_Y [1], Q = \main_sdram_bankmachine2_trccon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11943 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8056_Y [1], Q = \main_sdram_bankmachine2_trccon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11940 ($sdff) from module radiona_ulx3s_custom (D = $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5595$1432_Y [0], Q = \main_sdram_bankmachine2_trccon_count [0]).
Adding SRST signal on $procdff$11331 ($dff) from module radiona_ulx3s_custom (D = $procmux$8062_Y, Q = \main_sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$11330 ($dff) from module radiona_ulx3s_custom (D = $procmux$8072_Y, Q = \main_sdram_bankmachine2_trascon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11951 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8072_Y, Q = \main_sdram_bankmachine2_trascon_count).
Adding SRST signal on $procdff$11329 ($dff) from module radiona_ulx3s_custom (D = $procmux$8076_Y, Q = \main_sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11955 ($sdff) from module radiona_ulx3s_custom (D = 1'1, Q = \main_sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$11328 ($dff) from module radiona_ulx3s_custom (D = $procmux$8086_Y, Q = \main_sdram_bankmachine2_row, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11959 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine2_pipe_valid_source_payload_addr [21:9], Q = \main_sdram_bankmachine2_row).
Adding SRST signal on $procdff$11327 ($dff) from module radiona_ulx3s_custom (D = $procmux$8090_Y, Q = \main_sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11965 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5550$1418_Y, Q = \main_sdram_bankmachine2_produce).
Adding SRST signal on $procdff$11326 ($dff) from module radiona_ulx3s_custom (D = $procmux$8094_Y, Q = \main_sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11967 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine2_source_valid, Q = \main_sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$11325 ($dff) from module radiona_ulx3s_custom (D = $procmux$8098_Y, Q = \main_sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11969 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine2_rdport_dat_r [0], Q = \main_sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$11324 ($dff) from module radiona_ulx3s_custom (D = $procmux$8102_Y, Q = \main_sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 22'0000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11971 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine2_rdport_dat_r [22:1], Q = \main_sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$11321 ($dff) from module radiona_ulx3s_custom (D = $procmux$8115_Y, Q = \main_sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$11973 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8115_Y, Q = \main_sdram_bankmachine2_level).
Adding SRST signal on $procdff$11320 ($dff) from module radiona_ulx3s_custom (D = $procmux$8119_Y, Q = \main_sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11981 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5553$1419_Y, Q = \main_sdram_bankmachine2_consume).
Adding SRST signal on $procdff$11319 ($dff) from module radiona_ulx3s_custom (D = $procmux$8125_Y, Q = \main_sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$11318 ($dff) from module radiona_ulx3s_custom (D = $procmux$8135_Y, Q = \main_sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11986 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8135_Y, Q = \main_sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$11317 ($dff) from module radiona_ulx3s_custom (D = $procmux$8141_Y, Q = \main_sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$11316 ($dff) from module radiona_ulx3s_custom (D = $procmux$8148_Y [0], Q = \main_sdram_bankmachine1_trccon_count [0], rval = 1'0).
Adding SRST signal on $procdff$11316 ($dff) from module radiona_ulx3s_custom (D = $procmux$8151_Y [1], Q = \main_sdram_bankmachine1_trccon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11996 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8151_Y [1], Q = \main_sdram_bankmachine1_trccon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$11993 ($sdff) from module radiona_ulx3s_custom (D = $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5519$1410_Y [0], Q = \main_sdram_bankmachine1_trccon_count [0]).
Adding SRST signal on $procdff$11315 ($dff) from module radiona_ulx3s_custom (D = $procmux$8157_Y, Q = \main_sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$11314 ($dff) from module radiona_ulx3s_custom (D = $procmux$8167_Y, Q = \main_sdram_bankmachine1_trascon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12004 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8167_Y, Q = \main_sdram_bankmachine1_trascon_count).
Adding SRST signal on $procdff$11313 ($dff) from module radiona_ulx3s_custom (D = $procmux$8171_Y, Q = \main_sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12008 ($sdff) from module radiona_ulx3s_custom (D = 1'1, Q = \main_sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$11312 ($dff) from module radiona_ulx3s_custom (D = $procmux$8181_Y, Q = \main_sdram_bankmachine1_row, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12012 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine1_pipe_valid_source_payload_addr [21:9], Q = \main_sdram_bankmachine1_row).
Adding SRST signal on $procdff$11311 ($dff) from module radiona_ulx3s_custom (D = $procmux$8185_Y, Q = \main_sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12018 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5474$1396_Y, Q = \main_sdram_bankmachine1_produce).
Adding SRST signal on $procdff$11310 ($dff) from module radiona_ulx3s_custom (D = $procmux$8189_Y, Q = \main_sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12020 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine1_source_valid, Q = \main_sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$11309 ($dff) from module radiona_ulx3s_custom (D = $procmux$8193_Y, Q = \main_sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12022 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine1_rdport_dat_r [0], Q = \main_sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$11308 ($dff) from module radiona_ulx3s_custom (D = $procmux$8197_Y, Q = \main_sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 22'0000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12024 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine1_rdport_dat_r [22:1], Q = \main_sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$11305 ($dff) from module radiona_ulx3s_custom (D = $procmux$8210_Y, Q = \main_sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12026 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8210_Y, Q = \main_sdram_bankmachine1_level).
Adding SRST signal on $procdff$11304 ($dff) from module radiona_ulx3s_custom (D = $procmux$8214_Y, Q = \main_sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12034 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5477$1397_Y, Q = \main_sdram_bankmachine1_consume).
Adding SRST signal on $procdff$11303 ($dff) from module radiona_ulx3s_custom (D = $procmux$8220_Y, Q = \main_sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$11302 ($dff) from module radiona_ulx3s_custom (D = $procmux$8230_Y, Q = \main_sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12039 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8230_Y, Q = \main_sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$11301 ($dff) from module radiona_ulx3s_custom (D = $procmux$8236_Y, Q = \main_sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$11300 ($dff) from module radiona_ulx3s_custom (D = $procmux$8243_Y [0], Q = \main_sdram_bankmachine0_trccon_count [0], rval = 1'0).
Adding SRST signal on $procdff$11300 ($dff) from module radiona_ulx3s_custom (D = $procmux$8246_Y [1], Q = \main_sdram_bankmachine0_trccon_count [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12049 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8246_Y [1], Q = \main_sdram_bankmachine0_trccon_count [1]).
Adding EN signal on $auto$ff.cc:266:slice$12046 ($sdff) from module radiona_ulx3s_custom (D = $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5443$1388_Y [0], Q = \main_sdram_bankmachine0_trccon_count [0]).
Adding SRST signal on $procdff$11299 ($dff) from module radiona_ulx3s_custom (D = $procmux$8252_Y, Q = \main_sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$11298 ($dff) from module radiona_ulx3s_custom (D = $procmux$8262_Y, Q = \main_sdram_bankmachine0_trascon_count, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12057 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8262_Y, Q = \main_sdram_bankmachine0_trascon_count).
Adding SRST signal on $procdff$11297 ($dff) from module radiona_ulx3s_custom (D = $procmux$8266_Y, Q = \main_sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12061 ($sdff) from module radiona_ulx3s_custom (D = 1'1, Q = \main_sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$11296 ($dff) from module radiona_ulx3s_custom (D = $procmux$8276_Y, Q = \main_sdram_bankmachine0_row, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12065 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine0_pipe_valid_source_payload_addr [21:9], Q = \main_sdram_bankmachine0_row).
Adding SRST signal on $procdff$11295 ($dff) from module radiona_ulx3s_custom (D = $procmux$8280_Y, Q = \main_sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12071 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5398$1374_Y, Q = \main_sdram_bankmachine0_produce).
Adding SRST signal on $procdff$11294 ($dff) from module radiona_ulx3s_custom (D = $procmux$8284_Y, Q = \main_sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12073 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine0_source_valid, Q = \main_sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$11293 ($dff) from module radiona_ulx3s_custom (D = $procmux$8288_Y, Q = \main_sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12075 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine0_rdport_dat_r [0], Q = \main_sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$11292 ($dff) from module radiona_ulx3s_custom (D = $procmux$8292_Y, Q = \main_sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 22'0000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12077 ($sdff) from module radiona_ulx3s_custom (D = \main_sdram_bankmachine0_rdport_dat_r [22:1], Q = \main_sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$11289 ($dff) from module radiona_ulx3s_custom (D = $procmux$8305_Y, Q = \main_sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$12079 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8305_Y, Q = \main_sdram_bankmachine0_level).
Adding SRST signal on $procdff$11288 ($dff) from module radiona_ulx3s_custom (D = $procmux$8309_Y, Q = \main_sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12087 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5401$1375_Y, Q = \main_sdram_bankmachine0_consume).
Adding EN signal on $procdff$11287 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [1:0], Q = \main_sdram_baddress_storage).
Adding EN signal on $procdff$11285 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [12:0], Q = \main_sdram_address_storage).
Adding SRST signal on $procdff$11283 ($dff) from module radiona_ulx3s_custom (D = $procmux$8317_Y, Q = \main_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$12091 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w, Q = \main_scratch_storage).
Adding SRST signal on $procdff$11281 ($dff) from module radiona_ulx3s_custom (D = $procmux$8321_Y, Q = \main_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12093 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [1:0], Q = \main_reset_storage).
Adding SRST signal on $procdff$11280 ($dff) from module radiona_ulx3s_custom (D = \builder_csr_bankarray_csrbank0_reset0_re, Q = \main_reset_re, rval = 1'0).
Adding SRST signal on $procdff$11279 ($dff) from module radiona_ulx3s_custom (D = $procmux$8325_Y, Q = \main_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12096 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w, Q = \main_reload_storage).
Adding SRST signal on $procdff$11276 ($dff) from module radiona_ulx3s_custom (D = { \main_rddata_en [1:0] \main_sdram_master_p0_rddata_en }, Q = \main_rddata_en, rval = 3'000).
Adding SRST signal on $procdff$11275 ($dff) from module radiona_ulx3s_custom (D = $procmux$7540_Y, Q = \main_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$11274 ($dff) from module radiona_ulx3s_custom (D = \builder_csr_bankarray_csrbank4_ev_pending_re, Q = \main_pending_re, rval = 1'0).
Adding SRST signal on $procdff$11273 ($dff) from module radiona_ulx3s_custom (D = $procmux$8329_Y, Q = \main_pending_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12101 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [0], Q = \main_pending_r).
Adding SRST signal on $procdff$11272 ($dff) from module radiona_ulx3s_custom (D = $procmux$8333_Y, Q = \main_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12103 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w, Q = \main_load_storage).
Adding SRST signal on $procdff$11270 ($dff) from module radiona_ulx3s_custom (D = $procmux$8337_Y, Q = \main_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12105 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [0], Q = \main_enable_storage).
Adding SRST signal on $procdff$11268 ($dff) from module radiona_ulx3s_custom (D = $procmux$8341_Y, Q = \main_en_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12107 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [0], Q = \main_en_storage).
Adding SRST signal on $procdff$11266 ($dff) from module radiona_ulx3s_custom (D = \main_rddata_en [2], Q = \main_dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$11265 ($dff) from module radiona_ulx3s_custom (D = $procmux$8354_Y, Q = \main_cpu_vexriscv_transfer_wait_for_ack, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12110 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8348_Y, Q = \main_cpu_vexriscv_transfer_wait_for_ack).
Adding SRST signal on $procdff$11264 ($dff) from module radiona_ulx3s_custom (D = $procmux$8364_Y, Q = \main_cpu_vexriscv_transfer_in_progress, rval = 1'0).
Adding SRST signal on $procdff$11263 ($dff) from module radiona_ulx3s_custom (D = $procmux$8372_Y, Q = \main_cpu_vexriscv_transfer_complete, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12121 ($sdff) from module radiona_ulx3s_custom (D = 1'1, Q = \main_cpu_vexriscv_transfer_complete).
Adding SRST signal on $procdff$11262 ($dff) from module radiona_ulx3s_custom (D = $procmux$7259_Y, Q = \main_cpu_vexriscv_reset_debug_logic, rval = 1'0).
Adding SRST signal on $procdff$11260 ($dff) from module radiona_ulx3s_custom (D = $procmux$8395_Y, Q = \main_cpu_vexriscv_i_cmd_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12128 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8395_Y, Q = \main_cpu_vexriscv_i_cmd_valid).
Adding SRST signal on $procdff$11259 ($dff) from module radiona_ulx3s_custom (D = $procmux$8405_Y, Q = \main_cpu_vexriscv_i_cmd_payload_wr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12136 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8405_Y, Q = \main_cpu_vexriscv_i_cmd_payload_wr).
Adding SRST signal on $procdff$11258 ($dff) from module radiona_ulx3s_custom (D = $procmux$8410_Y, Q = \main_cpu_vexriscv_i_cmd_payload_data, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12144 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w_wishbone2csr_next_value0, Q = \main_cpu_vexriscv_i_cmd_payload_data).
Adding SRST signal on $procdff$11257 ($dff) from module radiona_ulx3s_custom (D = $procmux$8415_Y, Q = \main_cpu_vexriscv_i_cmd_payload_address, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$12146 ($sdff) from module radiona_ulx3s_custom (D = { \builder_comb_rhs_self0 [5:0] 2'00 }, Q = \main_cpu_vexriscv_i_cmd_payload_address).
Adding SRST signal on $procdff$11256 ($dff) from module radiona_ulx3s_custom (D = $or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5088$1283_Y, Q = \main_cpu_vexriscv_debug_reset, rval = 1'0).
Adding SRST signal on $procdff$11254 ($dff) from module radiona_ulx3s_custom (D = $procmux$8425_Y, Q = \main_cpu_vexriscv_debug_bus_ack, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12149 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8422_Y, Q = \main_cpu_vexriscv_debug_bus_ack).
Adding SRST signal on $procdff$11251 ($dff) from module radiona_ulx3s_custom (D = $procmux$8442_Y, Q = \main_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12159 ($sdff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5084$1282_Y, Q = \main_bus_errors).
Adding EN signal on $procdff$11250 ($dff) from module radiona_ulx3s_custom (D = \main_basesoc_words_count_uartbone_next_value2, Q = \main_basesoc_words_count).
Adding SRST signal on $procdff$11249 ($dff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5143$1306_Y [32], Q = \main_basesoc_tx_tick, rval = 1'0).
Adding SRST signal on $procdff$11248 ($dff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5143$1306_Y [31:0], Q = \main_basesoc_tx_phase, rval = 12369505).
Adding EN signal on $procdff$11247 ($dff) from module radiona_ulx3s_custom (D = \main_basesoc_tx_data_rs232phytx_next_value2, Q = \main_basesoc_tx_data).
Adding EN signal on $procdff$11246 ($dff) from module radiona_ulx3s_custom (D = \main_basesoc_tx_count_rs232phytx_next_value0, Q = \main_basesoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$12171 ($dffe) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1842$319_Y, Q = \main_basesoc_tx_count, rval = 4'0000).
Adding SRST signal on $procdff$11245 ($dff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5158$1307_Y [32], Q = \main_basesoc_rx_tick, rval = 1'0).
Adding SRST signal on $procdff$11244 ($dff) from module radiona_ulx3s_custom (D = \builder_regs1, Q = \main_basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$11243 ($dff) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5158$1307_Y [31:0], Q = \main_basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding EN signal on $procdff$11242 ($dff) from module radiona_ulx3s_custom (D = \main_basesoc_rx_data_rs232phyrx_next_value1, Q = \main_basesoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$12182 ($dffe) from module radiona_ulx3s_custom (D = { \builder_regs1 \main_basesoc_rx_data [7:1] }, Q = \main_basesoc_rx_data, rval = 8'00000000).
Adding EN signal on $procdff$11241 ($dff) from module radiona_ulx3s_custom (D = \main_basesoc_rx_count_rs232phyrx_next_value0, Q = \main_basesoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$12186 ($dffe) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1881$322_Y, Q = \main_basesoc_rx_count, rval = 4'0000).
Adding SRST signal on $procdff$11240 ($dff) from module radiona_ulx3s_custom (D = $procmux$7544_Y, Q = \main_basesoc_ram_bus_ack, rval = 1'0).
Adding EN signal on $procdff$11239 ($dff) from module radiona_ulx3s_custom (D = \main_basesoc_length_uartbone_next_value4, Q = \main_basesoc_length).
Adding SRST signal on $auto$ff.cc:266:slice$12191 ($dffe) from module radiona_ulx3s_custom (D = $procmux$10487_Y, Q = \main_basesoc_length, rval = 8'00000000).
Adding SRST signal on $procdff$11238 ($dff) from module radiona_ulx3s_custom (D = $procmux$8458_Y, Q = \main_basesoc_incr, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12193 ($sdff) from module radiona_ulx3s_custom (D = \main_basesoc_incr_uartbone_next_value6, Q = \main_basesoc_incr).
Adding EN signal on $procdff$11237 ($dff) from module radiona_ulx3s_custom (D = \main_basesoc_data_bytes_count_uartbone_next_value0, Q = \main_basesoc_data_bytes_count).
Adding EN signal on $procdff$11236 ($dff) from module radiona_ulx3s_custom (D = \main_basesoc_data_uartbone_next_value7, Q = \main_basesoc_data).
Adding SRST signal on $procdff$11235 ($dff) from module radiona_ulx3s_custom (D = $procmux$8469_Y, Q = \main_basesoc_count, rval = 22'1111010000100100000000).
Adding EN signal on $auto$ff.cc:266:slice$12199 ($sdff) from module radiona_ulx3s_custom (D = $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5198$1309_Y, Q = \main_basesoc_count).
Adding EN signal on $procdff$11234 ($dff) from module radiona_ulx3s_custom (D = \main_basesoc_cmd_uartbone_next_value3, Q = \main_basesoc_cmd).
Adding SRST signal on $auto$ff.cc:266:slice$12205 ($dffe) from module radiona_ulx3s_custom (D = $procmux$10487_Y, Q = \main_basesoc_cmd, rval = 8'00000000).
Adding EN signal on $procdff$11233 ($dff) from module radiona_ulx3s_custom (D = \main_basesoc_address_uartbone_next_value5, Q = \main_basesoc_address).
Adding EN signal on $procdff$11232 ($dff) from module radiona_ulx3s_custom (D = \main_basesoc_addr_bytes_count_uartbone_next_value1, Q = \main_basesoc_addr_bytes_count).
Adding SRST signal on $auto$ff.cc:266:slice$12208 ($dffe) from module radiona_ulx3s_custom (D = $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1963$335_Y, Q = \main_basesoc_addr_bytes_count, rval = 2'00).
Adding SRST signal on $procdff$11230 ($dff) from module radiona_ulx3s_custom (D = \builder_master, Q = \builder_slaves, rval = 5'00000).
Adding SRST signal on $procdff$11227 ($dff) from module radiona_ulx3s_custom (D = $procmux$8488_Y, Q = \builder_grant, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12213 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8488_Y, Q = \builder_grant).
Adding SRST signal on $procdff$11226 ($dff) from module radiona_ulx3s_custom (D = \builder_csr_bankarray_sel, Q = \builder_csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$11225 ($dff) from module radiona_ulx3s_custom (D = $procmux$7291_Y, Q = \builder_csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$11224 ($dff) from module radiona_ulx3s_custom (D = $procmux$7326_Y, Q = \builder_csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$11223 ($dff) from module radiona_ulx3s_custom (D = $procmux$7351_Y, Q = \builder_csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$11222 ($dff) from module radiona_ulx3s_custom (D = $procmux$7373_Y, Q = \builder_csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$11221 ($dff) from module radiona_ulx3s_custom (D = $procmux$7385_Y [31:8], Q = \builder_csr_bankarray_interface1_bank_bus_dat_r [31:8], rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$11221 ($dff) from module radiona_ulx3s_custom (D = \main_storage, Q = \builder_csr_bankarray_interface1_bank_bus_dat_r [7:0], rval = 8'00000000).
Adding SRST signal on $procdff$11220 ($dff) from module radiona_ulx3s_custom (D = $procmux$7397_Y, Q = \builder_csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$11219 ($dff) from module radiona_ulx3s_custom (D = $procmux$8509_Y, Q = \builder_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$12241 ($sdff) from module radiona_ulx3s_custom (D = $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5077$1280_Y, Q = \builder_count).
Adding SRST signal on $procdff$11218 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_wishbone2csr_next_state, Q = \builder_basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12247 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_wishbone2csr_next_state, Q = \builder_basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$11217 ($dff) from module radiona_ulx3s_custom (D = $procmux$8515_Y, Q = \builder_basesoc_we, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12251 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_we_wishbone2csr_next_value2, Q = \builder_basesoc_we).
Adding SRST signal on $procdff$11216 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_uartbone_next_state, Q = \builder_basesoc_uartbone_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12253 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_uartbone_next_state, Q = \builder_basesoc_uartbone_state).
Adding SRST signal on $procdff$11215 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_spimaster_next_state, Q = \builder_basesoc_spimaster_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12279 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_spimaster_next_state, Q = \builder_basesoc_spimaster_state).
Adding SRST signal on $procdff$11214 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_rs232phytx_next_state, Q = \builder_basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$11213 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_rs232phyrx_next_state, Q = \builder_basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$11212 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramnativeportconverter_next_state, Q = \builder_basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$11211 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_refresher_next_state, Q = \builder_basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12296 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_refresher_next_state, Q = \builder_basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$11210 ($dff) from module radiona_ulx3s_custom (D = $or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5873$1488_Y, Q = \builder_basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$11209 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_new_master_rdata_valid2, Q = \builder_basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$11208 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_new_master_rdata_valid1, Q = \builder_basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$11207 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_new_master_rdata_valid0, Q = \builder_basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$11206 ($dff) from module radiona_ulx3s_custom (D = $or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5874$1500_Y, Q = \builder_basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$11205 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_multiplexer_next_state, Q = \builder_basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12311 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_multiplexer_next_state, Q = \builder_basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$11204 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_bankmachine3_next_state, Q = \builder_basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12327 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_bankmachine3_next_state, Q = \builder_basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$11203 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_bankmachine2_next_state, Q = \builder_basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12347 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_bankmachine2_next_state, Q = \builder_basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$11202 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_bankmachine1_next_state, Q = \builder_basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12367 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_bankmachine1_next_state, Q = \builder_basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$11201 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_bankmachine0_next_state, Q = \builder_basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12387 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_litedramcore_bankmachine0_next_state, Q = \builder_basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$11200 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_fullmemorywe_next_state, Q = \builder_basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12407 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_fullmemorywe_next_state, Q = \builder_basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$11199 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_fsm_next_state, Q = \builder_basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$12417 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_fsm_next_state, Q = \builder_basesoc_fsm_state).
Adding EN signal on $procdff$11198 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w_wishbone2csr_next_value0, Q = \builder_basesoc_dat_w).
Adding EN signal on $procdff$11197 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_adr_wishbone2csr_next_value1, Q = \builder_basesoc_adr).
Adding SRST signal on $auto$ff.cc:266:slice$12428 ($dffe) from module radiona_ulx3s_custom (D = \builder_comb_rhs_self0 [13:0], Q = \builder_basesoc_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$11196 ($dff) from module radiona_ulx3s_custom (D = $procmux$8523_Y, Q = \basesoc_storage, rval = 16'0000000001100100).
Adding EN signal on $auto$ff.cc:266:slice$12434 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [15:0], Q = \basesoc_storage).
Adding EN signal on $procdff$11193 ($dff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [7:0], Q = \basesoc_mosi_storage).
Adding SRST signal on $procdff$11192 ($dff) from module radiona_ulx3s_custom (D = $procmux$8532_Y, Q = \basesoc_mosi_sel, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12437 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8532_Y, Q = \basesoc_mosi_sel).
Adding SRST signal on $procdff$11190 ($dff) from module radiona_ulx3s_custom (D = $procmux$8537_Y, Q = \basesoc_mosi_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$12441 ($sdff) from module radiona_ulx3s_custom (D = \basesoc_mosi_storage, Q = \basesoc_mosi_data).
Adding SRST signal on $procdff$11188 ($dff) from module radiona_ulx3s_custom (D = $procmux$8544_Y, Q = \basesoc_miso_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$12443 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8542_Y, Q = \basesoc_miso_data).
Adding SRST signal on $procdff$11187 ($dff) from module radiona_ulx3s_custom (D = $procmux$8548_Y, Q = \basesoc_miso, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$12445 ($sdff) from module radiona_ulx3s_custom (D = \basesoc_miso_data, Q = \basesoc_miso).
Adding SRST signal on $procdff$11186 ($dff) from module radiona_ulx3s_custom (D = $procmux$8552_Y, Q = \basesoc_loopback_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12447 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [0], Q = \basesoc_loopback_storage).
Adding SRST signal on $procdff$11184 ($dff) from module radiona_ulx3s_custom (D = $procmux$8556_Y, Q = \basesoc_cs_storage, rval = 17'00000000000000001).
Adding EN signal on $auto$ff.cc:266:slice$12449 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [16:0], Q = \basesoc_cs_storage).
Adding SRST signal on $procdff$11182 ($dff) from module radiona_ulx3s_custom (D = $procmux$8560_Y, Q = \basesoc_count, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12451 ($sdff) from module radiona_ulx3s_custom (D = \basesoc_count_spimaster_next_value, Q = \basesoc_count).
Adding SRST signal on $procdff$11181 ($dff) from module radiona_ulx3s_custom (D = $procmux$8564_Y, Q = \basesoc_control_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$12453 ($sdff) from module radiona_ulx3s_custom (D = \builder_basesoc_dat_w [15:0], Q = \basesoc_control_storage).
Adding SRST signal on $procdff$11180 ($dff) from module radiona_ulx3s_custom (D = \builder_csr_bankarray_csrbank3_control0_re, Q = \basesoc_control_re, rval = 1'0).
Adding SRST signal on $procdff$11179 ($dff) from module radiona_ulx3s_custom (D = $procmux$7412_Y, Q = \basesoc_clk_divider1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$11178 ($dff) from module radiona_ulx3s_custom (D = $procmux$8573_Y, Q = \spisdcard_mosi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12457 ($sdff) from module radiona_ulx3s_custom (D = \builder_sync_f_self, Q = \spisdcard_mosi).
Adding SRST signal on $procdff$11177 ($dff) from module radiona_ulx3s_custom (D = $not$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5960$1516_Y, Q = \spisdcard_cs_n, rval = 1'0).
Adding SRST signal on $procdff$11176 ($dff) from module radiona_ulx3s_custom (D = $procmux$8580_Y, Q = \spisdcard_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12464 ($sdff) from module radiona_ulx3s_custom (D = $procmux$8580_Y, Q = \spisdcard_clk).
Adding SRST signal on $procdff$11175 ($dff) from module radiona_ulx3s_custom (D = $procmux$8584_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12468 ($sdff) from module radiona_ulx3s_custom (D = \main_basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$11155 ($dff) from module radiona_ulx3s_custom (D = $memrd$\storage$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6573$1557_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$11150 ($dff) from module radiona_ulx3s_custom (D = $memrd$\storage_1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6594$1567_DATA, Q = \storage_1_dat1).
Adding EN signal on $procdff$11145 ($dff) from module radiona_ulx3s_custom (D = $memrd$\storage_2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6615$1577_DATA, Q = \storage_2_dat1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10847 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6459$3586_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_tags_port0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10843 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol3$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6477$3599_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10842 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol2$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6476$3598_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10841 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol1$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6475$3597_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10840 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6474$3596_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10824 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.stageA_mask, Q = \VexRiscv.dataCache_1.stageB_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10823 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.stageA_wayHits, Q = \VexRiscv.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10822 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$ne$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7068$3812_Y, Q = \VexRiscv.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10821 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.stageA_dataColisions, Q = \VexRiscv.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10820 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.stageA_wayInvalidate, Q = \VexRiscv.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10819 ($dff) from module radiona_ulx3s_custom (D = { \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read }, Q = \VexRiscv.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10817 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1._zz_ways_0_tags_port0 [1], Q = \VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10814 ($dff) from module radiona_ulx3s_custom (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_refilling).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10813 ($dff) from module radiona_ulx3s_custom (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_exception).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10811 ($dff) from module radiona_ulx3s_custom (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowWrite).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10810 ($dff) from module radiona_ulx3s_custom (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowRead).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10809 ($dff) from module radiona_ulx3s_custom (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isPaging).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10808 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.io_cpu_memory_mmuRsp_isIoAccess, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding SRST signal on $auto$ff.cc:266:slice$12490 ($dffe) from module radiona_ulx3s_custom (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31], Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isIoAccess, rval = 1'1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10807 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10805 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.stageA_request_amoCtrl_alu, Q = \VexRiscv.dataCache_1.stageB_request_amoCtrl_alu).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10804 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.stageA_request_amoCtrl_swap, Q = \VexRiscv.dataCache_1.stageB_request_amoCtrl_swap).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10803 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.stageA_request_isAmo, Q = \VexRiscv.dataCache_1.stageB_request_isAmo).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10802 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.stageA_request_isLrsc, Q = \VexRiscv.dataCache_1.stageB_request_isLrsc).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10801 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.stageA_request_size, Q = \VexRiscv.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10800 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.stageA_request_wr, Q = \VexRiscv.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10799 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.stage0_dataColisions, Q = \VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10798 ($dff) from module radiona_ulx3s_custom (D = 1'0, Q = \VexRiscv.dataCache_1.stageA_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10797 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.stage0_mask, Q = \VexRiscv.dataCache_1.stageA_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10795 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_INSTRUCTION [31:29], Q = \VexRiscv.dataCache_1.stageA_request_amoCtrl_alu).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10794 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_INSTRUCTION [27], Q = \VexRiscv.dataCache_1.stageA_request_amoCtrl_swap).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10793 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_MEMORY_AMO, Q = \VexRiscv.dataCache_1.stageA_request_isAmo).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10792 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.io_cpu_execute_args_isLrsc, Q = \VexRiscv.dataCache_1.stageA_request_isLrsc).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10791 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_INSTRUCTION [13:12], Q = \VexRiscv.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10790 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.dataCache_1.stageA_request_wr).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$10783 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$procmux$4032_Y, Q = \VexRiscv.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12508 ($sdff) from module radiona_ulx3s_custom (D = 1'0, Q = \VexRiscv.dataCache_1.loader_killReg).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$10782 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$procmux$4039_Y, Q = \VexRiscv.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12510 ($sdff) from module radiona_ulx3s_custom (D = 1'0, Q = \VexRiscv.dataCache_1.loader_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$10781 ($dff) from module radiona_ulx3s_custom (D = 1'1, Q = \VexRiscv.dataCache_1.loader_waysAllocator).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$10780 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1.loader_counter_valueNext, Q = \VexRiscv.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$10779 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$procmux$4048_Y, Q = \VexRiscv.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12514 ($sdff) from module radiona_ulx3s_custom (D = 1'1, Q = \VexRiscv.dataCache_1.loader_valid).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$10778 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$procmux$4061_Y, Q = \VexRiscv.dataCache_1.stageB_lrSc_reserved, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12518 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$procmux$4057_Y, Q = \VexRiscv.dataCache_1.stageB_lrSc_reserved).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$10777 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$logic_and$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7111$3826_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$10776 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$procmux$4008_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [7], rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$10776 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$procmux$4022_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$12530 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$procmux$4022_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$10775 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$procmux$4071_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12534 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$procmux$4071_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$10774 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\dataCache_1.$procmux$4076_Y, Q = \VexRiscv.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12538 ($sdff) from module radiona_ulx3s_custom (D = 1'1, Q = \VexRiscv.dataCache_1.memCmdSent).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$10770 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\banks_0$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7265$3838_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$10766 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7277$3847_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$10765 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3920_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12546 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7395$3888_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$10764 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3925_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12548 ($sdff) from module radiona_ulx3s_custom (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$10763 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3934_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$12552 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3934_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$10762 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3939_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12556 ($sdff) from module radiona_ulx3s_custom (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$10761 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3950_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12558 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3950_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$10759 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$3914_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$12562 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7408$3890_Y [6:0], Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$10758 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\VexRiscv.$procdff$11055 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$logic_and$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5649$3524_Y, Q = \VexRiscv._zz_dBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11054 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5464_Y, Q = \VexRiscv._zz_dBus_cmd_ready, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12567 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5462_Y, Q = \VexRiscv._zz_dBus_cmd_ready).
Adding SRST signal on $flatten\VexRiscv.$procdff$11053 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$logic_and$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5642$3519_Y, Q = \VexRiscv._zz_iBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11052 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5471_Y, Q = \VexRiscv._zz_iBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12570 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5639$3518_Y, Q = \VexRiscv._zz_iBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$11051 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5476_Y, Q = \VexRiscv.switch_Fetcher_l365, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$12574 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5476_Y, Q = \VexRiscv.switch_Fetcher_l365).
Adding SRST signal on $flatten\VexRiscv.$procdff$11050 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5491_Y, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12584 ($sdff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit).
Adding SRST signal on $flatten\VexRiscv.$procdff$11049 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4854$3224_Y, Q = \VexRiscv.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$11048 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$logic_or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5543$3517_Y, Q = \VexRiscv.execute_CsrPlugin_wfiWake, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11047 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.CsrPlugin_exception, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11046 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5498_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12595 ($sdff) from module radiona_ulx3s_custom (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$11045 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5507_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12603 ($sdff) from module radiona_ulx3s_custom (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$11044 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5516_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12611 ($sdff) from module radiona_ulx3s_custom (D = 1'1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11042 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5417_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11041 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$logic_and$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5484$3513_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11040 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5433_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11039 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5439_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11038 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11037 ($dff) from module radiona_ulx3s_custom (D = { $flatten\VexRiscv.$procmux$5377_Y $flatten\VexRiscv.$procmux$5386_Y }, Q = \VexRiscv.CsrPlugin_minstret, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$11036 ($dff) from module radiona_ulx3s_custom (D = { $flatten\VexRiscv.$procmux$5525_Y $flatten\VexRiscv.$procmux$5393_Y }, Q = \VexRiscv.CsrPlugin_mcycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$11035 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5532_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12636 ($sdff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$11034 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5539_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12640 ($sdff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$11033 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5546_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12644 ($sdff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$11032 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5563_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$11031 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5578_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11030 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5593_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11029 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5600_Y, Q = \VexRiscv.CsrPlugin_misa_extensions, rval = 26'00000000000000000001000010).
Adding EN signal on $auto$ff.cc:266:slice$12651 ($sdff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [25:0], Q = \VexRiscv.CsrPlugin_misa_extensions).
Adding SRST signal on $flatten\VexRiscv.$procdff$11028 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5607_Y, Q = \VexRiscv.CsrPlugin_misa_base, rval = 2'01).
Adding EN signal on $auto$ff.cc:266:slice$12655 ($sdff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [31:30], Q = \VexRiscv.CsrPlugin_misa_base).
Adding SRST signal on $flatten\VexRiscv.$procdff$11027 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.HazardSimplePlugin_writeBackWrites_valid, Q = \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11024 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5617_Y, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12660 ($sdff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_valid, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$11023 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5622_Y, Q = \VexRiscv.dataCache_1_io_mem_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12662 ($sdff) from module radiona_ulx3s_custom (D = 1'1, Q = \VexRiscv.dataCache_1_io_mem_cmd_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$11017 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5664_Y, Q = \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12666 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5664_Y, Q = \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$11016 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5669_Y, Q = \VexRiscv.IBusCachedPlugin_decompressor_throw2BytesReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12670 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$logic_or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5403$3501_Y, Q = \VexRiscv.IBusCachedPlugin_decompressor_throw2BytesReg).
Adding SRST signal on $flatten\VexRiscv.$procdff$11015 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5680_Y, Q = \VexRiscv.IBusCachedPlugin_decompressor_bufferValid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$11014 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5689_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12677 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5689_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$11013 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5696_Y, Q = \VexRiscv.IBusCachedPlugin_decodePc_pcReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12681 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5696_Y, Q = \VexRiscv.IBusCachedPlugin_decodePc_pcReg).
Adding SRST signal on $flatten\VexRiscv.$procdff$11012 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5703_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12685 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5703_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$11009 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5717_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$12691 ($sdff) from module radiona_ulx3s_custom (D = { \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 1'0 }, Q = { \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [11:2] \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [0] }).
Adding EN signal on $auto$ff.cc:266:slice$12691 ($sdff) from module radiona_ulx3s_custom (D = \VexRiscv.IBusCachedPlugin_fetchPc_pc [1], Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [1]).
Adding EN signal on $auto$ff.cc:266:slice$12691 ($sdff) from module radiona_ulx3s_custom (D = \VexRiscv.IBusCachedPlugin_fetchPc_pc [31:12], Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [31:12]).
Adding SRST signal on $flatten\VexRiscv.$procdff$11008 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5724_Y, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12703 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5724_Y, Q = \VexRiscv.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$11007 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5731_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12707 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5731_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$11006 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5738_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12711 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5738_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding EN signal on $flatten\VexRiscv.$procdff$11003 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6037$3567_Y, Q = \VexRiscv.execute_CsrPlugin_csr_4032).
Adding EN signal on $flatten\VexRiscv.$procdff$11002 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6034$3566_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3008).
Adding EN signal on $flatten\VexRiscv.$procdff$11001 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6031$3565_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3202).
Adding EN signal on $flatten\VexRiscv.$procdff$11000 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6028$3564_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3074).
Adding EN signal on $flatten\VexRiscv.$procdff$10999 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6025$3563_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3200).
Adding EN signal on $flatten\VexRiscv.$procdff$10998 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6022$3562_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3072).
Adding EN signal on $flatten\VexRiscv.$procdff$10997 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6019$3561_Y, Q = \VexRiscv.execute_CsrPlugin_csr_2946).
Adding EN signal on $flatten\VexRiscv.$procdff$10996 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6016$3560_Y, Q = \VexRiscv.execute_CsrPlugin_csr_2818).
Adding EN signal on $flatten\VexRiscv.$procdff$10995 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6013$3559_Y, Q = \VexRiscv.execute_CsrPlugin_csr_2944).
Adding EN signal on $flatten\VexRiscv.$procdff$10994 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6010$3558_Y, Q = \VexRiscv.execute_CsrPlugin_csr_2816).
Adding EN signal on $flatten\VexRiscv.$procdff$10993 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6007$3557_Y, Q = \VexRiscv.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\VexRiscv.$procdff$10992 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6004$3556_Y, Q = \VexRiscv.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\VexRiscv.$procdff$10991 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6001$3555_Y, Q = \VexRiscv.execute_CsrPlugin_csr_832).
Adding EN signal on $flatten\VexRiscv.$procdff$10990 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5998$3554_Y, Q = \VexRiscv.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\VexRiscv.$procdff$10989 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5995$3553_Y, Q = \VexRiscv.execute_CsrPlugin_csr_773).
Adding EN signal on $flatten\VexRiscv.$procdff$10988 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5992$3552_Y, Q = \VexRiscv.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\VexRiscv.$procdff$10987 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5989$3551_Y, Q = \VexRiscv.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\VexRiscv.$procdff$10986 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5986$3550_Y, Q = \VexRiscv.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\VexRiscv.$procdff$10985 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5983$3549_Y, Q = \VexRiscv.execute_CsrPlugin_csr_769).
Adding EN signal on $flatten\VexRiscv.$procdff$10984 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5980$3548_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3860).
Adding EN signal on $flatten\VexRiscv.$procdff$10983 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5977$3547_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3859).
Adding EN signal on $flatten\VexRiscv.$procdff$10982 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5974$3546_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3858).
Adding EN signal on $flatten\VexRiscv.$procdff$10981 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5971$3545_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3857).
Adding EN signal on $flatten\VexRiscv.$procdff$10980 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5968$3544_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3264).
Adding EN signal on $flatten\VexRiscv.$procdff$10979 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.memory_MUL_LOW, Q = \VexRiscv.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$10978 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_to_memory_MUL_HH, Q = \VexRiscv.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$10977 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_MUL_HH, Q = \VexRiscv.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$10976 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_MUL_HL, Q = \VexRiscv.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\VexRiscv.$procdff$10975 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_MUL_LH, Q = \VexRiscv.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\VexRiscv.$procdff$10974 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_MUL_LL, Q = \VexRiscv.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\VexRiscv.$procdff$10973 ($dff) from module radiona_ulx3s_custom (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Adding EN signal on $flatten\VexRiscv.$procdff$10972 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_BRANCH_DO, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$10971 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \VexRiscv.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\VexRiscv.$procdff$10970 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_decode_RS2_1, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$10969 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_decode_RS2, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$10968 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \VexRiscv.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$10967 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF, Q = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$10966 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_DO_EBREAK, Q = \VexRiscv.decode_to_execute_DO_EBREAK).
Adding EN signal on $flatten\VexRiscv.$procdff$10965 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_CSR_READ_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_READ_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$10964 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$10963 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\VexRiscv.$procdff$10962 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$10961 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_RS2, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$10960 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_RS1, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$10959 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_8, Q = \VexRiscv.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$10958 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_8, Q = \VexRiscv.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$10957 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_IS_DIV, Q = \VexRiscv.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$10956 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED, Q = \VexRiscv.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$10955 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_to_memory_IS_MUL, Q = \VexRiscv.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$10954 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_IS_MUL, Q = \VexRiscv.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$10953 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_1, Q = \VexRiscv.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$10952 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_to_memory_ENV_CTRL, Q = \VexRiscv.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10951 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10950 ($dff) from module radiona_ulx3s_custom (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_7 }, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10949 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_IS_CSR, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$10948 ($dff) from module radiona_ulx3s_custom (D = { \VexRiscv.decode_BRANCH_CTRL [1] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10947 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_SHIFT_CTRL, Q = \VexRiscv.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10946 ($dff) from module radiona_ulx3s_custom (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_21 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_10 [23] }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10945 ($dff) from module radiona_ulx3s_custom (D = { \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [12] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_35 }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10944 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$10943 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_41, Q = \VexRiscv.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\VexRiscv.$procdff$10942 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_53, Q = \VexRiscv.decode_to_execute_MEMORY_AMO).
Adding EN signal on $flatten\VexRiscv.$procdff$10941 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_to_memory_MEMORY_LRSC, Q = \VexRiscv.memory_to_writeBack_MEMORY_LRSC).
Adding EN signal on $flatten\VexRiscv.$procdff$10940 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_MEMORY_LRSC, Q = \VexRiscv.execute_to_memory_MEMORY_LRSC).
Adding EN signal on $flatten\VexRiscv.$procdff$10939 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_55, Q = \VexRiscv.decode_to_execute_MEMORY_LRSC).
Adding EN signal on $flatten\VexRiscv.$procdff$10938 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_to_memory_MEMORY_WR, Q = \VexRiscv.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$10937 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$10936 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_MEMORY_WR, Q = \VexRiscv.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$10935 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$10934 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_77, Q = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$10933 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_90, Q = \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$10932 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$10931 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$10930 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$ff.cc:266:slice$12788 ($dffe) from module radiona_ulx3s_custom (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_10 [10], Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$10929 ($dff) from module radiona_ulx3s_custom (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_119 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_124 }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10928 ($dff) from module radiona_ulx3s_custom (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_129 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_132 }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10927 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_to_memory_MEMORY_ENABLE, Q = \VexRiscv.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$10926 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$10925 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_147, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$10924 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$10923 ($dff) from module radiona_ulx3s_custom (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_158 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_10 [1] }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$10918 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc, Q = \VexRiscv.decode_to_execute_IS_RVC).
Adding EN signal on $flatten\VexRiscv.$procdff$10917 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_to_memory_INSTRUCTION, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$10916 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$10915 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$10914 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$10913 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$10912 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.IBusCachedPlugin_decodePc_pcReg, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$10910 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_memory_DivPlugin_div_result_1 [31:0], Q = \VexRiscv.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\VexRiscv.$procdff$10909 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5233_Y, Q = \VexRiscv.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12809 ($sdff) from module radiona_ulx3s_custom (D = 1'1, Q = \VexRiscv.memory_DivPlugin_div_done).
Adding EN signal on $flatten\VexRiscv.$procdff$10908 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$logic_and$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5757$3543_Y, Q = \VexRiscv.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\VexRiscv.$procdff$10907 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5037_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\VexRiscv.$procdff$10907 ($dff) from module radiona_ulx3s_custom (D = 33'000000000000000000000000000000000, Q = \VexRiscv.memory_DivPlugin_accumulator [64:32]).
Adding EN signal on $auto$ff.cc:266:slice$12812 ($sdff) from module radiona_ulx3s_custom (D = \VexRiscv.memory_DivPlugin_div_stage_0_outRemainder, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$10906 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5756$3534_Y, Q = \VexRiscv.memory_DivPlugin_rs2).
Adding EN signal on $flatten\VexRiscv.$procdff$10905 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3531_Y [32], Q = \VexRiscv.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\VexRiscv.$procdff$10905 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \VexRiscv.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$10904 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5255_Y, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$ff.cc:266:slice$12829 ($dffe) from module radiona_ulx3s_custom (D = 2'x, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Adding EN signal on $flatten\VexRiscv.$procdff$10903 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5263_Y, Q = \VexRiscv.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$ff.cc:266:slice$12837 ($dffe) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5261_Y [3], Q = \VexRiscv.CsrPlugin_interrupt_code [3], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$12837 ($dffe) from module radiona_ulx3s_custom (D = 3'x, Q = \VexRiscv.CsrPlugin_interrupt_code [2:0], rval = 3'011).
Adding EN signal on $flatten\VexRiscv.$procdff$10902 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$10901 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$10897 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal, Q = \VexRiscv.CsrPlugin_mscratch).
Adding SRST signal on $flatten\VexRiscv.$procdff$10896 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$10892 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$10891 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [1:0], Q = \VexRiscv.CsrPlugin_mtvec_mode).
Adding EN signal on $flatten\VexRiscv.$procdff$10887 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_size, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_size).
Adding EN signal on $flatten\VexRiscv.$procdff$10886 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_mask, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_mask).
Adding EN signal on $flatten\VexRiscv.$procdff$10885 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_data, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_data).
Adding EN signal on $flatten\VexRiscv.$procdff$10884 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_address, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_address).
Adding EN signal on $flatten\VexRiscv.$procdff$10882 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_wr, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_wr).
Adding EN signal on $flatten\VexRiscv.$procdff$10874 ($dff) from module radiona_ulx3s_custom (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$10872 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.IBusCachedPlugin_decompressor_isRvc, Q = \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc).
Adding EN signal on $flatten\VexRiscv.$procdff$10871 ($dff) from module radiona_ulx3s_custom (D = { $flatten\VexRiscv.$0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0] [31:25] $flatten\VexRiscv.$0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0] [14:0] }, Q = { \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31:25] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [14:0] }).
Adding EN signal on $flatten\VexRiscv.$procdff$10866 ($dff) from module radiona_ulx3s_custom (D = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1 [31:16], Q = \VexRiscv.IBusCachedPlugin_decompressor_bufferData).
Adding EN signal on $flatten\VexRiscv.$procdff$10863 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$0\DebugPlugin_busReadDataReg[31:0], Q = \VexRiscv.DebugPlugin_busReadDataReg).
Adding EN signal on $flatten\VexRiscv.$procdff$10862 ($dff) from module radiona_ulx3s_custom (D = \main_cpu_vexriscv_i_cmd_payload_data [31:1], Q = \VexRiscv.DebugPlugin_hardwareBreakpoints_1_pc).
Adding EN signal on $flatten\VexRiscv.$procdff$10861 ($dff) from module radiona_ulx3s_custom (D = \main_cpu_vexriscv_i_cmd_payload_data [31:1], Q = \VexRiscv.DebugPlugin_hardwareBreakpoints_0_pc).
Adding SRST signal on $flatten\VexRiscv.$procdff$10857 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$logic_and$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6183$3572_Y, Q = \VexRiscv._zz_3, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10856 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$4898_Y, Q = \VexRiscv.DebugPlugin_hardwareBreakpoints_1_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12886 ($sdff) from module radiona_ulx3s_custom (D = \main_cpu_vexriscv_i_cmd_payload_data [0], Q = \VexRiscv.DebugPlugin_hardwareBreakpoints_1_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$10855 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$4908_Y, Q = \VexRiscv.DebugPlugin_hardwareBreakpoints_0_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12890 ($sdff) from module radiona_ulx3s_custom (D = \main_cpu_vexriscv_i_cmd_payload_data [0], Q = \VexRiscv.DebugPlugin_hardwareBreakpoints_0_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$10854 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$4923_Y, Q = \VexRiscv.DebugPlugin_disableEbreak, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12894 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$4917_Y, Q = \VexRiscv.DebugPlugin_disableEbreak).
Adding SRST signal on $flatten\VexRiscv.$procdff$10853 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$4928_Y, Q = \VexRiscv.DebugPlugin_debugUsed, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12900 ($sdff) from module radiona_ulx3s_custom (D = 1'1, Q = \VexRiscv.DebugPlugin_debugUsed).
Adding SRST signal on $flatten\VexRiscv.$procdff$10852 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$4945_Y, Q = \VexRiscv.DebugPlugin_haltedByBreak, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10851 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$4960_Y, Q = \VexRiscv.DebugPlugin_godmode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10850 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$4971_Y, Q = \VexRiscv.DebugPlugin_stepIt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12904 ($sdff) from module radiona_ulx3s_custom (D = \main_cpu_vexriscv_i_cmd_payload_data [4], Q = \VexRiscv.DebugPlugin_stepIt).
Adding SRST signal on $flatten\VexRiscv.$procdff$10849 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$4994_Y, Q = \VexRiscv.DebugPlugin_haltIt, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$10848 ($dff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5009_Y, Q = \VexRiscv.DebugPlugin_resetIt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12909 ($sdff) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5003_Y, Q = \VexRiscv.DebugPlugin_resetIt).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12692 ($sdffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12869 ($dffe) from module radiona_ulx3s_custom.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$12843 ($sdffce) from module radiona_ulx3s_custom.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$12843 ($sdffce) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$12843 ($sdffce) from module radiona_ulx3s_custom.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$12834 ($sdffce) from module radiona_ulx3s_custom.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$12834 ($sdffce) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$12814 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12745 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12557 ($sdffe) from module radiona_ulx3s_custom.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$12512 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12511 ($sdffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12509 ($sdffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12500 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12489 ($dffe) from module radiona_ulx3s_custom.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$12488 ($dffe) from module radiona_ulx3s_custom.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$12487 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12486 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12485 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12147 ($sdffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$12147 ($sdffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11670 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11669 ($dffe) from module radiona_ulx3s_custom.

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 697 unused cells and 685 unused wires.
<suppressed ~713 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~82 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3922$3027.
    dead port 2/2 on $mux $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3922$3027.
Removed 2 multiplexer ports.
<suppressed ~668 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$12433: { $auto$rtlil.cc:2446:Not$12431 $procmux$8933_CMP $procmux$8932_CMP }
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 1 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
<suppressed ~162 debug messages>
Removed a total of 54 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12482 ($dffe) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$12565 ($dffe) from module radiona_ulx3s_custom.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 0 unused cells and 75 unused wires.
<suppressed ~1 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~2 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~670 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~670 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.

4.14.30. Finished OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port radiona_ulx3s_custom.$meminit$\mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:0$1781 (mem).
Removed top 19 address bits (of 32) from memory init port radiona_ulx3s_custom.$meminit$\rom$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:0$1780 (rom).
Removed top 2 address bits (of 15) from memory read port radiona_ulx3s_custom.$memrd$\rom$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6515$1519 (rom).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$11782 ($ne).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$11799 ($ne).
Removed top 2 bits (of 13) from port A of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2496$445 ($or).
Removed top 4 bits (of 13) from port B of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2496$445 ($or).
Removed top 2 bits (of 13) from port Y of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2496$445 ($or).
Removed top 2 bits (of 13) from port A of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2659$475 ($or).
Removed top 4 bits (of 13) from port B of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2659$475 ($or).
Removed top 2 bits (of 13) from port Y of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2659$475 ($or).
Removed top 2 bits (of 13) from port A of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2822$505 ($or).
Removed top 4 bits (of 13) from port B of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2822$505 ($or).
Removed top 2 bits (of 13) from port Y of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2822$505 ($or).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$11883 ($ne).
Removed top 2 bits (of 13) from port A of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2985$535 ($or).
Removed top 4 bits (of 13) from port B of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2985$535 ($or).
Removed top 2 bits (of 13) from port Y of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2985$535 ($or).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$11901 ($ne).
Removed top 9 bits (of 30) from port Y of cell radiona_ulx3s_custom.$sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3484$906 ($sub).
Removed top 9 bits (of 30) from port A of cell radiona_ulx3s_custom.$sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3484$906 ($sub).
Removed top 26 bits (of 27) from port B of cell radiona_ulx3s_custom.$sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3484$906 ($sub).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12007 ($ne).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$11936 ($ne).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$11954 ($ne).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12042 ($ne).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12533 ($ne).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$11989 ($ne).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12579 ($ne).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$7205_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$7216_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$7228_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7292_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell radiona_ulx3s_custom.$procmux$7291 ($pmux).
Removed top 5 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7293_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7294_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7295_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7296_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7297_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7298_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7299_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7300_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7301_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7302_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7303_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7304_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7305_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell radiona_ulx3s_custom.$procmux$7306_CMP0 ($eq).
Removed top 15 bits (of 32) from mux cell radiona_ulx3s_custom.$procmux$7351 ($pmux).
Removed top 16 bits (of 32) from mux cell radiona_ulx3s_custom.$procmux$7373 ($pmux).
Removed cell radiona_ulx3s_custom.$procmux$7385 ($mux).
Removed top 2 bits (of 13) from mux cell radiona_ulx3s_custom.$procmux$7491 ($mux).
Removed top 2 bits (of 13) from mux cell radiona_ulx3s_custom.$procmux$7493 ($mux).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$procmux$7878_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$procmux$8497_CMP0 ($eq).
Removed top 7 bits (of 8) from mux cell radiona_ulx3s_custom.$procmux$8542 ($mux).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$8593_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$8594_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$8595_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$procmux$8600_CMP0 ($eq).
Removed top 2 bits (of 32) from mux cell radiona_ulx3s_custom.$procmux$8751 ($pmux).
Removed top 24 bits (of 32) from mux cell radiona_ulx3s_custom.$procmux$8912 ($mux).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$procmux$8933_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$procmux$8986_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$procmux$9041_CMP0 ($eq).
Removed top 2 bits (of 18) from mux cell radiona_ulx3s_custom.$procmux$9076 ($pmux).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9080_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9081_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9082_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell radiona_ulx3s_custom.$procmux$9130 ($mux).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$procmux$9135_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$procmux$9208_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9236_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9239_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9246_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9344_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9347_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9352_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9565_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9568_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9573_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9786_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9789_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$9794_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$10007_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$10010_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$10015_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12669 ($ne).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12695 ($ne).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$procmux$10215_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12700 ($ne).
Removed top 1 bits (of 3) from mux cell radiona_ulx3s_custom.$procmux$10405 ($mux).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$10414_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$10425_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$procmux$10428_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12824 ($ne).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$procmux$10639_CMP0 ($eq).
Removed top 2 bits (of 10) from FF cell radiona_ulx3s_custom.$auto$ff.cc:266:slice$12472 ($dffe).
Removed top 2 bits (of 10) from FF cell radiona_ulx3s_custom.$auto$ff.cc:266:slice$12471 ($dffe).
Removed cell radiona_ulx3s_custom.$auto$ff.cc:266:slice$12236 ($sdff).
Removed top 16 bits (of 32) from FF cell radiona_ulx3s_custom.$auto$ff.cc:266:slice$12235 ($sdff).
Removed top 15 bits (of 32) from FF cell radiona_ulx3s_custom.$auto$ff.cc:266:slice$12234 ($sdff).
Removed top 24 bits (of 32) from FF cell radiona_ulx3s_custom.$auto$ff.cc:266:slice$12232 ($sdff).
Removed top 2 bits (of 12) from FF cell radiona_ulx3s_custom.$auto$ff.cc:266:slice$11857 ($sdff).
Removed top 6 bits (of 8) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12322 ($ne).
Removed top 6 bits (of 9) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12336 ($ne).
Removed top 6 bits (of 9) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12356 ($ne).
Removed top 6 bits (of 9) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12376 ($ne).
Removed top 6 bits (of 9) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12396 ($ne).
Removed top 2 bits (of 4) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12220 ($ne).
Removed top 2 bits (of 4) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12218 ($ne).
Removed top 2 bits (of 4) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12216 ($ne).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12133 ($ne).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$auto$opt_dff.cc:195:make_patterns_logic$12060 ($ne).
Removed top 30 bits (of 32) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6444$3580 ($add).
Removed top 1 bits (of 2) from mux cell radiona_ulx3s_custom.$flatten\VexRiscv.\dataCache_1.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6448$3584 ($mux).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6995$3798 ($add).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.\dataCache_1.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7068$3806 ($eq).
Removed top 7 bits (of 8) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7105$3814 ($add).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.\dataCache_1.$procmux$4476_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.\dataCache_1.$procmux$4477_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.\dataCache_1.$procmux$4478_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7395$3888 ($add).
Removed top 7 bits (of 8) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7408$3890 ($add).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6900_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6895_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6754_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6460_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6459_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6458_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6457_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6456_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6455_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6454_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6453_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6452_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6451_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6443_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6314_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6301_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6297_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6292_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6288_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$6166_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$5923_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$5857_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$5482_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$5481_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$5480_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$4907_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$procmux$4897_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6007$3557 ($eq).
Removed top 2 bits (of 12) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6004$3556 ($eq).
Removed top 2 bits (of 12) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6001$3555 ($eq).
Removed top 2 bits (of 12) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5998$3554 ($eq).
Removed top 2 bits (of 12) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5995$3553 ($eq).
Removed top 2 bits (of 12) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5992$3552 ($eq).
Removed top 2 bits (of 12) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5989$3551 ($eq).
Removed top 2 bits (of 12) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5986$3550 ($eq).
Removed top 2 bits (of 12) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5983$3549 ($eq).
Removed top 31 bits (of 32) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5756$3534 ($add).
Removed top 32 bits (of 33) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3531 ($add).
Removed top 1 bits (of 33) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3531 ($add).
Removed top 1 bits (of 33) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3531 ($add).
Removed top 1 bits (of 33) from mux cell radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3530 ($mux).
Removed top 1 bits (of 33) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$not$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3529 ($not).
Removed top 1 bits (of 33) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$not$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3529 ($not).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5644$3521 ($add).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5639$3518 ($add).
Removed top 63 bits (of 64) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5466$3507 ($add).
Removed top 63 bits (of 64) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5464$3506 ($add).
Removed top 27 bits (of 32) from mux cell radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5306$3489 ($mux).
Removed top 20 bits (of 32) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3456 ($or).
Removed top 19 bits (of 32) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3453 ($or).
Removed top 20 bits (of 32) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3453 ($or).
Removed top 19 bits (of 32) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3453 ($or).
Removed top 27 bits (of 32) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3450 ($or).
Removed top 26 bits (of 32) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3450 ($or).
Removed top 26 bits (of 32) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3450 ($or).
Removed top 6 bits (of 32) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3449 ($or).
Removed top 28 bits (of 32) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3449 ($or).
Removed top 6 bits (of 32) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3449 ($or).
Removed top 2 bits (of 32) from FF cell radiona_ulx3s_custom.$auto$ff.cc:266:slice$12798 ($dffe).
Removed top 30 bits (of 32) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$and$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4881$3245 ($and).
Removed top 1 bits (of 33) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4868$3233 ($sub).
Removed top 5 bits (of 6) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4854$3224 ($add).
Removed top 14 bits (of 66) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4828$3217 ($add).
Removed top 2 bits (of 66) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4828$3217 ($add).
Removed top 2 bits (of 66) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4828$3217 ($add).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4609$3177 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4609$3175 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4604$3170 ($eq).
Removed top 12 bits (of 32) from mux cell radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4435$3124 ($mux).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4241$3085 ($eq).
Removed top 1 bits (of 6) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4043$3062 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4040$3052 ($eq).
Removed top 12 bits (of 32) from mux cell radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3713$2961 ($mux).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3673$2954 ($eq).
Removed top 7 bits (of 32) from mux cell radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3465$2898 ($mux).
Removed top 4 bits (of 5) from mux cell radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3465$2896 ($mux).
Removed top 1 bits (of 7) from mux cell radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2887 ($mux).
Removed top 3 bits (of 32) from mux cell radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886 ($mux).
Removed top 3 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2885 ($eq).
Removed top 29 bits (of 32) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3339$2851 ($add).
Removed top 29 bits (of 32) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3306$2843 ($add).
Removed top 1 bits (of 6) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2881$2790 ($eq).
Removed top 5 bits (of 7) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2881$2786 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2688$2764 ($eq).
Removed top 1 bits (of 7) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$ne$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2687$2763 ($ne).
Removed top 17 bits (of 34) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$mul$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2678$2749 ($mul).
Removed top 17 bits (of 34) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$mul$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2678$2749 ($mul).
Removed top 17 bits (of 34) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$mul$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2677$2748 ($mul).
Removed top 17 bits (of 34) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$mul$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2677$2748 ($mul).
Removed top 17 bits (of 34) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$mul$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2676$2747 ($mul).
Removed top 17 bits (of 34) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$mul$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2676$2747 ($mul).
Removed top 2 bits (of 52) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2674$2746 ($add).
Removed top 1 bits (of 4) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1818$2728 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1817$2726 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1816$2725 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1808$2716 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1807$2714 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1792$2702 ($eq).
Removed top 1 bits (of 4) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1783$2697 ($eq).
Removed top 1 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1773$2687 ($eq).
Removed top 3 bits (of 4) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1772$2685 ($eq).
Removed top 2 bits (of 34) from FF cell radiona_ulx3s_custom.$auto$ff.cc:266:slice$12740 ($dffe).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1761$2679 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1756$2677 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1754$2674 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1752$2673 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1733$2662 ($eq).
Removed top 2 bits (of 4) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1715$2647 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1708$2637 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1707$2633 ($eq).
Removed top 1 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1706$2632 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1698$2624 ($eq).
Removed top 3 bits (of 7) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1694$2620 ($eq).
Removed top 2 bits (of 6) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1693$2618 ($eq).
Removed top 1 bits (of 7) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1684$2610 ($eq).
Removed top 2 bits (of 3) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1673$2600 ($eq).
Removed top 3 bits (of 5) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1663$2589 ($eq).
Removed top 4 bits (of 6) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1662$2586 ($eq).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1649$2578 ($eq).
Removed top 10 bits (of 16) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1643$2575 ($eq).
Removed top 3 bits (of 20) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1643$2573 ($eq).
Removed top 2 bits (of 31) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1643$2571 ($eq).
Removed top 24 bits (of 31) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1643$2569 ($eq).
Removed top 3 bits (of 32) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1643$2568 ($eq).
Removed top 6 bits (of 16) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1642$2567 ($eq).
Removed top 7 bits (of 15) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1641$2565 ($eq).
Removed top 7 bits (of 13) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1637$2562 ($eq).
Removed top 3 bits (of 14) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1637$2560 ($eq).
Removed top 5 bits (of 15) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1637$2558 ($eq).
Removed top 5 bits (of 15) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1637$2556 ($eq).
Removed top 3 bits (of 12) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1636$2555 ($eq).
Removed top 5 bits (of 9) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1635$2553 ($eq).
Removed top 2 bits (of 8) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1631$2550 ($eq).
Removed top 6 bits (of 8) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1631$2548 ($eq).
Removed top 6 bits (of 8) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1631$2546 ($eq).
Removed top 3 bits (of 9) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$eq$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1631$2544 ($eq).
Removed top 32 bits (of 33) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1613$2537 ($add).
Removed top 1 bits (of 33) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1613$2537 ($add).
Removed top 1 bits (of 33) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1613$2537 ($add).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1600$2532 ($sub).
Removed top 1 bits (of 2) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$and$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1599$2531 ($and).
Removed top 1 bits (of 2) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$and$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1599$2531 ($and).
Removed top 1 bits (of 2) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$and$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1599$2531 ($and).
Removed top 1 bits (of 2) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$not$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1599$2530 ($not).
Removed top 1 bits (of 2) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$not$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1599$2530 ($not).
Removed top 31 bits (of 32) from mux cell radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1593$2528 ($mux).
Removed top 30 bits (of 32) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1589$2524 ($add).
Removed top 1 bits (of 3) from mux cell radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1583$2521 ($mux).
Removed top 1 bits (of 3) from mux cell radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1582$2520 ($mux).
Removed top 3 bits (of 4) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1568$2517 ($sub).
Removed top 1 bits (of 33) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$sshr$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1561$2511 ($sshr).
Removed top 19 bits (of 52) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1552$2507 ($add).
Removed top 2 bits (of 52) from port B of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1552$2507 ($add).
Removed top 1 bits (of 52) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1552$2507 ($add).
Removed top 16 bits (of 32) from port B of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4333$1141 ($or).
Removed top 15 bits (of 32) from port B of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4333$1142 ($or).
Removed top 24 bits (of 32) from port B of cell radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:4333$1144 ($or).
Removed top 2 bits (of 32) from FF cell radiona_ulx3s_custom.$auto$ff.cc:266:slice$12799 ($dffe).
Removed top 2 bits (of 34) from FF cell radiona_ulx3s_custom.$auto$ff.cc:266:slice$12741 ($dffe).
Removed top 2 bits (of 34) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$mul$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2676$2747 ($mul).
Removed top 1 bits (of 52) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2674$2746 ($add).
Removed top 1 bits (of 2) from port Y of cell radiona_ulx3s_custom.$flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1600$2532 ($sub).
Removed top 1 bits (of 2) from port A of cell radiona_ulx3s_custom.$flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1600$2532 ($sub).
Removed top 24 bits (of 32) from wire radiona_ulx3s_custom.$0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6531$226_EN[31:0]$1523.
Removed top 16 bits (of 32) from wire radiona_ulx3s_custom.$0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6533$227_EN[31:0]$1526.
Removed top 8 bits (of 32) from wire radiona_ulx3s_custom.$0$memwr$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6535$228_EN[31:0]$1529.
Removed top 1 bits (of 33) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0].
Removed top 1 bits (of 33) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3531_Y.
Removed top 1 bits (of 2) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$not$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1599$2530_Y.
Removed top 1 bits (of 33) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$not$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3529_Y.
Removed top 6 bits (of 32) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3449_Y.
Removed top 28 bits (of 32) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3450_Y.
Removed top 19 bits (of 32) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5273$3453_Y.
Removed top 1 bits (of 7) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2887_Y.
Removed top 1 bits (of 5) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2890_Y.
Removed top 4 bits (of 5) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3465$2896_Y.
Removed top 7 bits (of 32) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3465$2898_Y.
Removed top 1 bits (of 32) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3465$2899_Y.
Removed top 1 bits (of 33) from wire radiona_ulx3s_custom.$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3530_Y.
Removed top 2 bits (of 13) from wire radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2496$445_Y.
Removed top 2 bits (of 13) from wire radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2659$475_Y.
Removed top 2 bits (of 13) from wire radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2822$505_Y.
Removed top 2 bits (of 13) from wire radiona_ulx3s_custom.$or$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2985$535_Y.
Removed top 1 bits (of 3) from wire radiona_ulx3s_custom.$procmux$10405_Y.
Removed top 24 bits (of 32) from wire radiona_ulx3s_custom.$procmux$7291_Y.
Removed top 15 bits (of 32) from wire radiona_ulx3s_custom.$procmux$7351_Y.
Removed top 16 bits (of 32) from wire radiona_ulx3s_custom.$procmux$7373_Y.
Removed top 2 bits (of 13) from wire radiona_ulx3s_custom.$procmux$7491_Y.
Removed top 2 bits (of 13) from wire radiona_ulx3s_custom.$procmux$7493_Y.
Removed top 1 bits (of 2) from wire radiona_ulx3s_custom.$procmux$9130_Y.
Removed top 24 bits (of 32) from wire radiona_ulx3s_custom.builder_csr_bankarray_sram_bus_dat_r.
Removed top 30 bits (of 32) from wire radiona_ulx3s_custom.main_cpu_interrupt.
Removed top 2 bits (of 25) from wire radiona_ulx3s_custom.main_sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 25) from wire radiona_ulx3s_custom.main_sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 25) from wire radiona_ulx3s_custom.main_sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 25) from wire radiona_ulx3s_custom.main_sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 25) from wire radiona_ulx3s_custom.main_sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 25) from wire radiona_ulx3s_custom.main_sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 25) from wire radiona_ulx3s_custom.main_sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 25) from wire radiona_ulx3s_custom.main_sdram_bankmachine3_wrport_dat_w.
Removed top 4 bits (of 23) from wire radiona_ulx3s_custom.main_tag_di_tag.
Removed top 2 bits (of 144) from wire radiona_ulx3s_custom.main_wishbone_bridge_wdata_converter_converter_sink_payload_data.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 1 unused cells and 49 unused wires.
<suppressed ~10 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 19 cells in module radiona_ulx3s_custom that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6704$1625 ($memrd):
    Found 6 activation_patterns using ctrl signal { $procmux$9135_CMP $eq$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3433$904_Y \main_write_from_slave \main_tag_port_we \builder_done \builder_basesoc_litedramnativeportconverter_state }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\sram$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6540$1545 ($memrd):
    Found 1 activation_patterns using ctrl signal \builder_done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6555$1547 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$8932_CMP \builder_done \builder_csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6910$1709 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9207_CMP $procmux$9079_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6896$1701 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9207_CMP $procmux$9079_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6882$1693 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9208_CMP $procmux$9080_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6868$1685 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9208_CMP $procmux$9080_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6854$1677 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9208_CMP $procmux$9081_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6840$1669 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9208_CMP $procmux$9081_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6826$1661 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9209_CMP $procmux$9082_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6812$1653 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9209_CMP $procmux$9082_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6994$1757 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9209_CMP $procmux$9208_CMP $procmux$9207_CMP $procmux$9083_CMP $procmux$9082_CMP $procmux$9081_CMP $procmux$9080_CMP $procmux$9079_CMP $procmux$9078_CMP $procmux$9077_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6980$1749 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9209_CMP $procmux$9208_CMP $procmux$9207_CMP $procmux$9083_CMP $procmux$9082_CMP $procmux$9081_CMP $procmux$9080_CMP $procmux$9079_CMP $procmux$9078_CMP $procmux$9077_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6966$1741 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9209_CMP $procmux$9208_CMP $procmux$9207_CMP $procmux$9077_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6952$1733 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9209_CMP $procmux$9208_CMP $procmux$9207_CMP $procmux$9077_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6938$1725 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9207_CMP $procmux$9078_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6924$1717 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9207_CMP $procmux$9078_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6798$1645 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9209_CMP $procmux$9083_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:6784$1637 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$9209_CMP $procmux$9083_CMP \main_sdram_storage [0] \builder_done \builder_basesoc_litedramcore_new_master_wdata_ready }.
    No candidates found.

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~36 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~1 debug messages>

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 0 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~310 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module radiona_ulx3s_custom:
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1881$322 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1963$335 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1987$345 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2000$347 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2002$348 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3513$913 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3515$914 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3729$948 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5084$1282 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5143$1306 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5158$1307 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5225$1317 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5228$1318 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5232$1323 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5247$1328 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5250$1329 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5254$1334 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5289$1345 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5292$1346 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5296$1351 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5381$1370 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5398$1374 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5401$1375 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5405$1380 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5474$1396 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5477$1397 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5481$1402 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5550$1418 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5553$1419 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5557$1424 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5626$1440 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5629$1441 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5633$1446 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5888$1502 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5899$1505 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5951$1512 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1552$2507 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1589$2524 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1590$2525 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1613$2537 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2674$2746 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3306$2843 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3339$2851 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3713$2962 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4481$3127 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4828$3217 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4854$3224 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5464$3506 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5466$3507 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5639$3518 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5644$3521 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3531 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5756$3534 ($add).
  creating $macc model for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1842$319 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1568$2517 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1600$2532 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4868$3233 ($sub).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7395$3888 ($add).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7408$3890 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6444$3580 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6445$3581 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6995$3798 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7105$3814 ($add).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2004$349 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3702$943 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3703$945 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3731$949 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5077$1280 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5198$1309 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5236$1324 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5258$1335 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5300$1352 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5307$1354 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5328$1359 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5334$1360 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5345$1363 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5409$1381 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5428$1385 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5443$1388 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5458$1391 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5485$1403 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5504$1407 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5519$1410 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5534$1413 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5561$1425 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5580$1429 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5595$1432 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5610$1435 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5637$1447 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5656$1451 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5671$1454 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5686$1457 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5697$1461 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5704$1464 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5836$1469 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5851$1472 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5866$1475 ($sub).
  creating $macc model for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5969$1517 ($sub).
  merging $macc model for $flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6445$3581 into $flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6444$3580.
  merging $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1552$2507 into $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2674$2746.
  merging $macc model for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1590$2525 into $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1589$2524.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5836$1469.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5704$1464.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5697$1461.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5686$1457.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5671$1454.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5656$1451.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5637$1447.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5610$1435.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5595$1432.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5580$1429.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5561$1425.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5534$1413.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5519$1410.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5504$1407.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5485$1403.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5458$1391.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5443$1388.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5428$1385.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5409$1381.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5345$1363.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5334$1360.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5328$1359.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5307$1354.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5300$1352.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5258$1335.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5236$1324.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5198$1309.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5077$1280.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3731$949.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3703$945.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3702$943.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2004$349.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7105$3814.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6995$3798.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5851$1472.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7408$3890.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7395$3888.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4868$3233.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1600$2532.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1568$2517.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1842$319.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5756$3534.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3531.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5644$3521.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5639$3518.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5466$3507.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5464$3506.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4854$3224.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4828$3217.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4481$3127.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3713$2962.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3339$2851.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3306$2843.
  creating $alu model for $macc $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1613$2537.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5969$1517.
  creating $alu model for $macc $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5866$1475.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5951$1512.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5899$1505.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5888$1502.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5633$1446.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5629$1441.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5626$1440.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5557$1424.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5553$1419.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5550$1418.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5481$1402.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5477$1397.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5474$1396.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5405$1380.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5401$1375.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5398$1374.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5381$1370.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5296$1351.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5292$1346.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5289$1345.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5254$1334.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5250$1329.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5247$1328.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5232$1323.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5228$1318.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5225$1317.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5158$1307.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5143$1306.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5084$1282.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3729$948.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3515$914.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3513$913.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2002$348.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2000$347.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1987$345.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1963$335.
  creating $alu model for $macc $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1881$322.
  creating $macc cell for $flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6444$3580: $auto$alumacc.cc:365:replace_macc$12969
  creating $macc cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1589$2524: $auto$alumacc.cc:365:replace_macc$12970
  creating $macc cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:2674$2746: $auto$alumacc.cc:365:replace_macc$12971
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1881$322: $auto$alumacc.cc:485:replace_alu$12972
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1963$335: $auto$alumacc.cc:485:replace_alu$12975
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1987$345: $auto$alumacc.cc:485:replace_alu$12978
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2000$347: $auto$alumacc.cc:485:replace_alu$12981
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2002$348: $auto$alumacc.cc:485:replace_alu$12984
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3513$913: $auto$alumacc.cc:485:replace_alu$12987
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3515$914: $auto$alumacc.cc:485:replace_alu$12990
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3729$948: $auto$alumacc.cc:485:replace_alu$12993
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5084$1282: $auto$alumacc.cc:485:replace_alu$12996
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5143$1306: $auto$alumacc.cc:485:replace_alu$12999
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5158$1307: $auto$alumacc.cc:485:replace_alu$13002
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5225$1317: $auto$alumacc.cc:485:replace_alu$13005
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5228$1318: $auto$alumacc.cc:485:replace_alu$13008
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5232$1323: $auto$alumacc.cc:485:replace_alu$13011
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5247$1328: $auto$alumacc.cc:485:replace_alu$13014
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5250$1329: $auto$alumacc.cc:485:replace_alu$13017
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5254$1334: $auto$alumacc.cc:485:replace_alu$13020
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5289$1345: $auto$alumacc.cc:485:replace_alu$13023
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5292$1346: $auto$alumacc.cc:485:replace_alu$13026
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5296$1351: $auto$alumacc.cc:485:replace_alu$13029
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5381$1370: $auto$alumacc.cc:485:replace_alu$13032
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5398$1374: $auto$alumacc.cc:485:replace_alu$13035
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5401$1375: $auto$alumacc.cc:485:replace_alu$13038
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5405$1380: $auto$alumacc.cc:485:replace_alu$13041
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5474$1396: $auto$alumacc.cc:485:replace_alu$13044
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5477$1397: $auto$alumacc.cc:485:replace_alu$13047
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5481$1402: $auto$alumacc.cc:485:replace_alu$13050
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5550$1418: $auto$alumacc.cc:485:replace_alu$13053
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5553$1419: $auto$alumacc.cc:485:replace_alu$13056
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5557$1424: $auto$alumacc.cc:485:replace_alu$13059
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5626$1440: $auto$alumacc.cc:485:replace_alu$13062
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5629$1441: $auto$alumacc.cc:485:replace_alu$13065
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5633$1446: $auto$alumacc.cc:485:replace_alu$13068
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5888$1502: $auto$alumacc.cc:485:replace_alu$13071
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5899$1505: $auto$alumacc.cc:485:replace_alu$13074
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5951$1512: $auto$alumacc.cc:485:replace_alu$13077
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5866$1475: $auto$alumacc.cc:485:replace_alu$13080
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5969$1517: $auto$alumacc.cc:485:replace_alu$13083
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1613$2537: $auto$alumacc.cc:485:replace_alu$13086
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3306$2843: $auto$alumacc.cc:485:replace_alu$13089
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3339$2851: $auto$alumacc.cc:485:replace_alu$13092
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3713$2962: $auto$alumacc.cc:485:replace_alu$13095
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4481$3127: $auto$alumacc.cc:485:replace_alu$13098
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4828$3217: $auto$alumacc.cc:485:replace_alu$13101
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4854$3224: $auto$alumacc.cc:485:replace_alu$13104
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5464$3506: $auto$alumacc.cc:485:replace_alu$13107
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5466$3507: $auto$alumacc.cc:485:replace_alu$13110
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5639$3518: $auto$alumacc.cc:485:replace_alu$13113
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5644$3521: $auto$alumacc.cc:485:replace_alu$13116
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5755$3531: $auto$alumacc.cc:485:replace_alu$13119
  creating $alu cell for $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5756$3534: $auto$alumacc.cc:485:replace_alu$13122
  creating $alu cell for $add$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:1842$319: $auto$alumacc.cc:485:replace_alu$13125
  creating $alu cell for $flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1568$2517: $auto$alumacc.cc:485:replace_alu$13128
  creating $alu cell for $flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1600$2532: $auto$alumacc.cc:485:replace_alu$13131
  creating $alu cell for $flatten\VexRiscv.$sub$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4868$3233: $auto$alumacc.cc:485:replace_alu$13134
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7395$3888: $auto$alumacc.cc:485:replace_alu$13137
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7408$3890: $auto$alumacc.cc:485:replace_alu$13140
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5851$1472: $auto$alumacc.cc:485:replace_alu$13143
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:6995$3798: $auto$alumacc.cc:485:replace_alu$13146
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:7105$3814: $auto$alumacc.cc:485:replace_alu$13149
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:2004$349: $auto$alumacc.cc:485:replace_alu$13152
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3702$943: $auto$alumacc.cc:485:replace_alu$13155
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3703$945: $auto$alumacc.cc:485:replace_alu$13158
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:3731$949: $auto$alumacc.cc:485:replace_alu$13161
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5077$1280: $auto$alumacc.cc:485:replace_alu$13164
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5198$1309: $auto$alumacc.cc:485:replace_alu$13167
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5236$1324: $auto$alumacc.cc:485:replace_alu$13170
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5258$1335: $auto$alumacc.cc:485:replace_alu$13173
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5300$1352: $auto$alumacc.cc:485:replace_alu$13176
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5307$1354: $auto$alumacc.cc:485:replace_alu$13179
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5328$1359: $auto$alumacc.cc:485:replace_alu$13182
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5334$1360: $auto$alumacc.cc:485:replace_alu$13185
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5345$1363: $auto$alumacc.cc:485:replace_alu$13188
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5409$1381: $auto$alumacc.cc:485:replace_alu$13191
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5428$1385: $auto$alumacc.cc:485:replace_alu$13194
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5443$1388: $auto$alumacc.cc:485:replace_alu$13197
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5458$1391: $auto$alumacc.cc:485:replace_alu$13200
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5485$1403: $auto$alumacc.cc:485:replace_alu$13203
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5504$1407: $auto$alumacc.cc:485:replace_alu$13206
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5519$1410: $auto$alumacc.cc:485:replace_alu$13209
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5534$1413: $auto$alumacc.cc:485:replace_alu$13212
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5561$1425: $auto$alumacc.cc:485:replace_alu$13215
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5580$1429: $auto$alumacc.cc:485:replace_alu$13218
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5595$1432: $auto$alumacc.cc:485:replace_alu$13221
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5610$1435: $auto$alumacc.cc:485:replace_alu$13224
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5637$1447: $auto$alumacc.cc:485:replace_alu$13227
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5656$1451: $auto$alumacc.cc:485:replace_alu$13230
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5671$1454: $auto$alumacc.cc:485:replace_alu$13233
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5686$1457: $auto$alumacc.cc:485:replace_alu$13236
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5697$1461: $auto$alumacc.cc:485:replace_alu$13239
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5704$1464: $auto$alumacc.cc:485:replace_alu$13242
  creating $alu cell for $sub$/home/jschiefer/Code/litex-rusty/litex-rusty-app/build/radiona_ulx3s_custom/gateware/radiona_ulx3s_custom.v:5836$1469: $auto$alumacc.cc:485:replace_alu$13245
  created 92 $alu and 3 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~668 debug messages>

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 0 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 3 unused cells and 47 unused wires.
<suppressed ~6 debug messages>

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~669 debug messages>

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.

4.24.16. Finished OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
radiona_ulx3s_custom.mem: removing const-0 lane 7
Performed a total of 97 transformations.

4.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

4.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing radiona_ulx3s_custom.VexRiscv.IBusCachedPlugin_cache.banks_0 write port 0.
  Analyzing radiona_ulx3s_custom.VexRiscv.IBusCachedPlugin_cache.ways_0_tags write port 0.
  Analyzing radiona_ulx3s_custom.VexRiscv.RegFilePlugin_regFile write port 0.
  Analyzing radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_data_symbol0 write port 0.
  Analyzing radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_data_symbol1 write port 0.
  Analyzing radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_data_symbol2 write port 0.
  Analyzing radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_data_symbol3 write port 0.
  Analyzing radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_tags write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain0 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain1 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain10 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain11 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain12 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain13 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain14 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain15 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain2 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain3 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain4 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain5 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain6 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain7 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain8 write port 0.
  Analyzing radiona_ulx3s_custom.data_mem_grain9 write port 0.
  Analyzing radiona_ulx3s_custom.sram write port 0.
  Analyzing radiona_ulx3s_custom.sram write port 1.
  Analyzing radiona_ulx3s_custom.sram write port 2.
  Analyzing radiona_ulx3s_custom.sram write port 3.
  Analyzing radiona_ulx3s_custom.storage write port 0.
  Analyzing radiona_ulx3s_custom.storage_1 write port 0.
  Analyzing radiona_ulx3s_custom.storage_2 write port 0.
  Analyzing radiona_ulx3s_custom.storage_3 write port 0.
  Analyzing radiona_ulx3s_custom.storage_4 write port 0.
  Analyzing radiona_ulx3s_custom.storage_5 write port 0.
  Analyzing radiona_ulx3s_custom.storage_6 write port 0.
  Analyzing radiona_ulx3s_custom.tag_mem write port 0.

4.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\VexRiscv.IBusCachedPlugin_cache.banks_0'[0] in module `\radiona_ulx3s_custom': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\radiona_ulx3s_custom': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[0] in module `\radiona_ulx3s_custom': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[1] in module `\radiona_ulx3s_custom': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol0'[0] in module `\radiona_ulx3s_custom': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol1'[0] in module `\radiona_ulx3s_custom': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol2'[0] in module `\radiona_ulx3s_custom': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol3'[0] in module `\radiona_ulx3s_custom': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.dataCache_1.ways_0_tags'[0] in module `\radiona_ulx3s_custom': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\data_mem_grain0'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\mem'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\rom'[0] in module `\radiona_ulx3s_custom': merging output FF to cell.
Checking read port `\sram'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\storage'[0] in module `\radiona_ulx3s_custom': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\radiona_ulx3s_custom': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_2'[0] in module `\radiona_ulx3s_custom': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_3'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\storage_4'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\storage_5'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\storage_6'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port `\tag_mem'[0] in module `\radiona_ulx3s_custom': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\mem'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\sram'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.
Checking read port address `\storage_3'[0] in module `\radiona_ulx3s_custom': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\radiona_ulx3s_custom': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\radiona_ulx3s_custom': address FF has fully-defined init value, not supported.
Checking read port address `\storage_6'[0] in module `\radiona_ulx3s_custom': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\radiona_ulx3s_custom': merged address FF to cell.

4.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 16 unused cells and 260 unused wires.
<suppressed ~36 debug messages>

4.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory radiona_ulx3s_custom.VexRiscv.RegFilePlugin_regFile by address:
Consolidating write ports of memory radiona_ulx3s_custom.sram by address:
  Merging ports 0, 1 (address \builder_basesoc_wishbone_adr [10:0]).
  Merging ports 0, 2 (address \builder_basesoc_wishbone_adr [10:0]).
  Merging ports 0, 3 (address \builder_basesoc_wishbone_adr [10:0]).

4.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

4.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..

4.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
found attribute 'ram_style = block' on memory radiona_ulx3s_custom.VexRiscv.IBusCachedPlugin_cache.banks_0, forced mapping to block RAM
mapping memory radiona_ulx3s_custom.VexRiscv.IBusCachedPlugin_cache.banks_0 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory radiona_ulx3s_custom.VexRiscv.IBusCachedPlugin_cache.ways_0_tags, forced mapping to block RAM
mapping memory radiona_ulx3s_custom.VexRiscv.IBusCachedPlugin_cache.ways_0_tags via $__ECP5_PDPW16KD_
found attribute 'ram_style = block' on memory radiona_ulx3s_custom.VexRiscv.RegFilePlugin_regFile, forced mapping to block RAM
mapping memory radiona_ulx3s_custom.VexRiscv.RegFilePlugin_regFile via $__ECP5_PDPW16KD_
found attribute 'ram_style = block' on memory radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_data_symbol0, forced mapping to block RAM
mapping memory radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_data_symbol0 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_data_symbol1, forced mapping to block RAM
mapping memory radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_data_symbol1 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_data_symbol2, forced mapping to block RAM
mapping memory radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_data_symbol2 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_data_symbol3, forced mapping to block RAM
mapping memory radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_data_symbol3 via $__ECP5_DP16KD_
found attribute 'ram_style = block' on memory radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_tags, forced mapping to block RAM
mapping memory radiona_ulx3s_custom.VexRiscv.dataCache_1.ways_0_tags via $__ECP5_PDPW16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain0 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain1 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain10 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain11 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain12 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain13 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain14 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain15 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain2 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain3 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain4 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain5 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain6 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain7 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain8 via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.data_mem_grain9 via $__ECP5_DP16KD_
using FF mapping for memory radiona_ulx3s_custom.mem
mapping memory radiona_ulx3s_custom.rom via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.sram via $__ECP5_DP16KD_
mapping memory radiona_ulx3s_custom.storage via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of radiona_ulx3s_custom.storage: $\storage$rdreg[0]
mapping memory radiona_ulx3s_custom.storage_1 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of radiona_ulx3s_custom.storage_1: $\storage_1$rdreg[0]
mapping memory radiona_ulx3s_custom.storage_2 via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of radiona_ulx3s_custom.storage_2: $\storage_2$rdreg[0]
mapping memory radiona_ulx3s_custom.storage_3 via $__TRELLIS_DPR16X4_
mapping memory radiona_ulx3s_custom.storage_4 via $__TRELLIS_DPR16X4_
mapping memory radiona_ulx3s_custom.storage_5 via $__TRELLIS_DPR16X4_
mapping memory radiona_ulx3s_custom.storage_6 via $__TRELLIS_DPR16X4_
mapping memory radiona_ulx3s_custom.tag_mem via $__ECP5_PDPW16KD_
<suppressed ~15916 debug messages>

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

4.28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

4.28.3. Continuing TECHMAP pass.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$02d10cc8049219b734b94ed56325542341e7b150\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
Using template $paramod$6062cda995eb1de0f0d5f3a1ca2a89538fa06db0\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$421ce40976f9e0db71cec7058476b1b691bb5258\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$ade2df3a211556a1f788e8bc34a1c34295ba65c3\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$2f6c0bbbc6711aafa3d8e41a47f9e39207200cba\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$32cf0de76ee8680e55ec75bb8606eac19d23c305\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4403b4c68cb20e688f7cbd83c0304b0074c8ea77\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$a5c8421dc2bfe3be9c4525d7f1492c647f99f367\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$99185ba4aee8d0a9e6611b8a27e368df29e9986e\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$80e8603229e80bf498316f012c367ec06ee34eb2\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$bbf8e357045a1874f6a72949b236e002d2e3a8a6\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$eec8d0c3b36b4d812c2a38e876019ed8885f2961\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$bb20c3b6da56969f23ef2e54f28945d2fd6bc376\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$76b69b9ebfd7d20ff1fd3714bacfd52879df1dcf\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$d5cbab36dba86913effca797416e8390b0e710d9\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$0f6036d092b6f85a44aae88fda99c53092135961\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$10dc231772b14a7f150197e6a4e27432326d8ba9\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$eed5c07ccc20b30fea5f07adc53d361b0ef0f8bc\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$3df178cd78fdc59550f474a2e6d4b63593e67fae\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.
<suppressed ~646 debug messages>

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~666 debug messages>

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$memory_libmap.cc:1625:generate_mux$13630 ($dffe) from module radiona_ulx3s_custom.
Removing always-active EN on $auto$mem.cc:1137:emulate_transparency$13720 ($dffe) from module radiona_ulx3s_custom.
Adding EN signal on $auto$ff.cc:266:slice$12693 ($sdffe) from module radiona_ulx3s_custom (D = \VexRiscv.IBusCachedPlugin_fetchPc_pc [1], Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [1]).

4.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 6 unused cells and 1699 unused wires.
<suppressed ~24 debug messages>

4.29.5. Rerunning OPT passes. (Removed registers in this run.)

4.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~26 debug messages>

4.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
Removed a total of 0 cells.

4.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 19 on $auto$mem.cc:1137:emulate_transparency$13720 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 20 on $auto$mem.cc:1137:emulate_transparency$13720 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 21 on $auto$mem.cc:1137:emulate_transparency$13720 ($dff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 22 on $auto$mem.cc:1137:emulate_transparency$13720 ($dff) from module radiona_ulx3s_custom.

4.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.29.10. Rerunning OPT passes. (Removed registers in this run.)

4.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
Removed a total of 0 cells.

4.29.13. Executing OPT_DFF pass (perform DFF optimizations).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..

4.29.15. Finished fast OPT passes.

4.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \radiona_ulx3s_custom:
  created 39 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of radiona_ulx3s_custom.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~47 debug messages>

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
Removed a total of 0 cells.

4.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\VexRiscv.$procmux$6420: \VexRiscv.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~466 debug messages>

4.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$12063: { $procmux$10015_CMP $procmux$10010_CMP $procmux$10002_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$12010: { $procmux$9794_CMP $procmux$9789_CMP $procmux$9781_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$11957: { $procmux$9573_CMP $procmux$9568_CMP $procmux$9560_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$11904: { $procmux$9352_CMP $procmux$9347_CMP $procmux$9339_CMP \sys_rst }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$15255: { $auto$opt_dff.cc:194:make_patterns_logic$15252 \VexRiscv.when_Fetcher_l161 $auto$opt_dff.cc:194:make_patterns_logic$12694 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$15374:
      Old ports: A=7'0110011, B=7'1010011, Y=$memory\mem$rdmux[0][4][4]$a$15315
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][4]$a$15315 [6:5]
      New connections: $memory\mem$rdmux[0][4][4]$a$15315 [4:0] = 5'10011
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$15371:
      Old ports: A=7'1001100, B=7'1011000, Y=$memory\mem$rdmux[0][4][3]$b$15313
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][3]$b$15313 [4] $memory\mem$rdmux[0][4][3]$b$15313 [2] }
      New connections: { $memory\mem$rdmux[0][4][3]$b$15313 [6:5] $memory\mem$rdmux[0][4][3]$b$15313 [3] $memory\mem$rdmux[0][4][3]$b$15313 [1:0] } = 5'10100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$15368:
      Old ports: A=7'0100000, B=7'1010101, Y=$memory\mem$rdmux[0][4][3]$a$15312
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$a$15312 [5] $memory\mem$rdmux[0][4][3]$a$15312 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$a$15312 [6] $memory\mem$rdmux[0][4][3]$a$15312 [4:1] } = { $memory\mem$rdmux[0][4][3]$a$15312 [0] $memory\mem$rdmux[0][4][3]$a$15312 [0] 1'0 $memory\mem$rdmux[0][4][3]$a$15312 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$15365:
      Old ports: A=7'1101111, B=7'1101110, Y=$memory\mem$rdmux[0][4][2]$b$15310
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$15310 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$15310 [6:1] = 6'110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$15362:
      Old ports: A=7'1000011, B=7'0100000, Y=$memory\mem$rdmux[0][4][2]$a$15309
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$15309 [5] $memory\mem$rdmux[0][4][2]$a$15309 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$15309 [6] $memory\mem$rdmux[0][4][2]$a$15309 [4:1] } = { $memory\mem$rdmux[0][4][2]$a$15309 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$15309 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$15359:
      Old ports: A=7'1010011, B=7'1101111, Y=$memory\mem$rdmux[0][4][1]$b$15307
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$15307 [4] $memory\mem$rdmux[0][4][1]$b$15307 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$15307 [6:5] $memory\mem$rdmux[0][4][1]$b$15307 [3] $memory\mem$rdmux[0][4][1]$b$15307 [1:0] } = { 1'1 $memory\mem$rdmux[0][4][1]$b$15307 [2] $memory\mem$rdmux[0][4][1]$b$15307 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$15356:
      Old ports: A=7'1011000, B=7'0100000, Y=$memory\mem$rdmux[0][4][1]$a$15306
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$15306 [5] $memory\mem$rdmux[0][4][1]$a$15306 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$15306 [6] $memory\mem$rdmux[0][4][1]$a$15306 [4] $memory\mem$rdmux[0][4][1]$a$15306 [2:0] } = { $memory\mem$rdmux[0][4][1]$a$15306 [3] $memory\mem$rdmux[0][4][1]$a$15306 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$15353:
      Old ports: A=7'1110100, B=7'1100101, Y=$memory\mem$rdmux[0][4][0]$b$15304
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$15304 [4] $memory\mem$rdmux[0][4][0]$b$15304 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$15304 [6:5] $memory\mem$rdmux[0][4][0]$b$15304 [3:1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$15350:
      Old ports: A=7'1001100, B=7'1101001, Y=$memory\mem$rdmux[0][4][0]$a$15303
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$15303 [2] $memory\mem$rdmux[0][4][0]$a$15303 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$15303 [6:3] $memory\mem$rdmux[0][4][0]$a$15303 [1] } = { 1'1 $memory\mem$rdmux[0][4][0]$a$15303 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$15392:
      Old ports: A=7'0110011, B=7'0100000, Y=$memory\mem$rdmux[0][4][7]$a$15324
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][7]$a$15324 [0]
      New connections: $memory\mem$rdmux[0][4][7]$a$15324 [6:1] = { 2'01 $memory\mem$rdmux[0][4][7]$a$15324 [0] 2'00 $memory\mem$rdmux[0][4][7]$a$15324 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$15383:
      Old ports: A=7'0110011, B=7'0101101, Y=$memory\mem$rdmux[0][4][5]$b$15319
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][5]$b$15319 [2:1]
      New connections: { $memory\mem$rdmux[0][4][5]$b$15319 [6:3] $memory\mem$rdmux[0][4][5]$b$15319 [0] } = { 2'01 $memory\mem$rdmux[0][4][5]$b$15319 [1] $memory\mem$rdmux[0][4][5]$b$15319 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$15395:
      Old ports: A=7'0110001, B=7'0111001, Y=$memory\mem$rdmux[0][4][7]$b$15325
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$b$15325 [3]
      New connections: { $memory\mem$rdmux[0][4][7]$b$15325 [6:4] $memory\mem$rdmux[0][4][7]$b$15325 [2:0] } = 6'011001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$15404:
      Old ports: A=7'0110010, B=7'0110000, Y=$memory\mem$rdmux[0][4][9]$a$15330
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$15330 [1]
      New connections: { $memory\mem$rdmux[0][4][9]$a$15330 [6:2] $memory\mem$rdmux[0][4][9]$a$15330 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$15389:
      Old ports: A=7'0101101, B=7'0110000, Y=$memory\mem$rdmux[0][4][6]$b$15322
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][6]$b$15322 [4] $memory\mem$rdmux[0][4][6]$b$15322 [0] }
      New connections: { $memory\mem$rdmux[0][4][6]$b$15322 [6:5] $memory\mem$rdmux[0][4][6]$b$15322 [3:1] } = { 2'01 $memory\mem$rdmux[0][4][6]$b$15322 [0] $memory\mem$rdmux[0][4][6]$b$15322 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$15386:
      Old ports: A=7'0110001, B=7'0110000, Y=$memory\mem$rdmux[0][4][6]$a$15321
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][6]$a$15321 [0]
      New connections: $memory\mem$rdmux[0][4][6]$a$15321 [6:1] = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$15380:
      Old ports: A=7'0110000, B=7'0110010, Y=$memory\mem$rdmux[0][4][5]$a$15318
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][5]$a$15318 [1]
      New connections: { $memory\mem$rdmux[0][4][5]$a$15318 [6:2] $memory\mem$rdmux[0][4][5]$a$15318 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$15401:
      Old ports: A=7'0111001, B=7'0111010, Y=$memory\mem$rdmux[0][4][8]$b$15328
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$b$15328 [1:0]
      New connections: $memory\mem$rdmux[0][4][8]$b$15328 [6:2] = 5'01110
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$15407:
      Old ports: A=7'0000000, B=7'x, Y=$memory\mem$rdmux[0][4][9]$b$15331
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][9]$b$15331 [0]
      New connections: $memory\mem$rdmux[0][4][9]$b$15331 [6:1] = { $memory\mem$rdmux[0][4][9]$b$15331 [0] $memory\mem$rdmux[0][4][9]$b$15331 [0] $memory\mem$rdmux[0][4][9]$b$15331 [0] $memory\mem$rdmux[0][4][9]$b$15331 [0] $memory\mem$rdmux[0][4][9]$b$15331 [0] $memory\mem$rdmux[0][4][9]$b$15331 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$15377:
      Old ports: A=7'0100000, B=7'0110010, Y=$memory\mem$rdmux[0][4][4]$b$15316
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][4]$b$15316 [1]
      New connections: { $memory\mem$rdmux[0][4][4]$b$15316 [6:2] $memory\mem$rdmux[0][4][4]$b$15316 [0] } = { 2'01 $memory\mem$rdmux[0][4][4]$b$15316 [1] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5750:
      Old ports: A=0, B={ 30'000000000000000000000000000000 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [1:0] }, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_24
      New ports: A=2'00, B=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [1:0], Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_24 [1:0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_24 [31:2] = 30'000000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5834:
      Old ports: A=6'000000, B=6'100001, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_5 [5:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_5 [0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_5 [5:1] = { \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_5 [0] 4'0000 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5837:
      Old ports: A=5'00000, B=5'10110, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_4 [4:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_4 [1]
      New connections: { \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_4 [4:2] \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_4 [0] } = { \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_4 [1] 1'0 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_4 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5840:
      Old ports: A=4'0000, B=4'1011, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_3 [3:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_3 [0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_3 [3:1] = { \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_3 [0] 1'0 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_3 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5843:
      Old ports: A=6'000000, B=6'100000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [25:20]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [25]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [24:20] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5846:
      Old ports: A=13'0000000000000, B=13'1000000000000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [12:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [12]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5944:
      Old ports: A=4'0010, B=4'1011, Y=\VexRiscv.CsrPlugin_selfException_payload_code
      New ports: A=1'0, B=1'1, Y=\VexRiscv.CsrPlugin_selfException_payload_code [0]
      New connections: \VexRiscv.CsrPlugin_selfException_payload_code [3:1] = { \VexRiscv.CsrPlugin_selfException_payload_code [0] 2'01 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6147:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4435$3124_Y [19:0] }, B={ 29'00000000000000000000000000000 \VexRiscv._zz__zz_execute_SRC1 }, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4435$3124_Y [19:0] }, B={ 18'000000000000000000 \VexRiscv._zz__zz_execute_SRC1 }, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$6313:
      Old ports: A=\VexRiscv.writeBack_DBusCachedPlugin_rspRf, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv.writeBack_DBusCachedPlugin_rspRf [7:0] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv.writeBack_DBusCachedPlugin_rspRf [15:0] }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A=\VexRiscv.writeBack_DBusCachedPlugin_rspRf [31:8], B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv.writeBack_DBusCachedPlugin_rspRf [15:8] }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv.writeBack_DBusCachedPlugin_rspRf [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6321:
      Old ports: A={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$6386:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6496:
      Old ports: A={ $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3306$2843_Y [31:2] 2'00 }, B={ 20'x \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [11:2] 2'10 }, Y=$flatten\VexRiscv.$2\IBusCachedPlugin_fetchPc_pc[31:0]
      New ports: A={ $flatten\VexRiscv.$add$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3306$2843_Y [31:2] 1'0 }, B={ 20'x \VexRiscv.IBusCachedPlugin_fetchPc_pcReg [11:2] 1'1 }, Y=$flatten\VexRiscv.$2\IBusCachedPlugin_fetchPc_pc[31:0] [31:1]
      New connections: $flatten\VexRiscv.$2\IBusCachedPlugin_fetchPc_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1571$2518:
      Old ports: A=3'100, B=3'010, Y=\VexRiscv._zz_IBusCachedPlugin_decodePc_pcPlus_1
      New ports: A=2'10, B=2'01, Y=\VexRiscv._zz_IBusCachedPlugin_decodePc_pcPlus_1 [2:1]
      New connections: \VexRiscv._zz_IBusCachedPlugin_decodePc_pcPlus_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1582$2520:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1583$2521:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:1586$2523:
      Old ports: A=3'100, B=3'010, Y=\VexRiscv._zz__zz_execute_SRC1
      New ports: A=2'10, B=2'01, Y=\VexRiscv._zz__zz_execute_SRC1 [2:1]
      New connections: \VexRiscv._zz__zz_execute_SRC1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:2] \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 7'0110111 }, B={ \VexRiscv.IBusCachedPlugin_decompressor_raw [4:3] \VexRiscv.IBusCachedPlugin_decompressor_raw [5] \VexRiscv.IBusCachedPlugin_decompressor_raw [2] \VexRiscv.IBusCachedPlugin_decompressor_raw [6] 4'0000 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 }, Y=$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [28:0]
      New ports: A={ \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:2] 1'1 }, B={ \VexRiscv.IBusCachedPlugin_decompressor_raw [4:3] \VexRiscv.IBusCachedPlugin_decompressor_raw [5] \VexRiscv.IBusCachedPlugin_decompressor_raw [2] \VexRiscv.IBusCachedPlugin_decompressor_raw [6] 1'0 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 }, Y={ $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [28:24] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [20:12] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [2] }
      New connections: { $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [23:21] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [11:3] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [1:0] } = { $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [20] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [20] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [20] \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2887:
      Old ports: A=6'110011, B=6'010011, Y=$auto$wreduce.cc:461:run$12929 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$12929 [5]
      New connections: $auto$wreduce.cc:461:run$12929 [4:0] = 5'10011
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2890:
      Old ports: A={ 2'01 \VexRiscv.IBusCachedPlugin_decompressor_raw [4:2] }, B=\VexRiscv.IBusCachedPlugin_decompressor_raw [6:2], Y=$auto$wreduce.cc:461:run$12930
      New ports: A=2'01, B=\VexRiscv.IBusCachedPlugin_decompressor_raw [6:5], Y=$auto$wreduce.cc:461:run$12930 [4:3]
      New connections: $auto$wreduce.cc:461:run$12930 [2:0] = \VexRiscv.IBusCachedPlugin_decompressor_raw [4:2]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893:
      Old ports: A={ 1'0 $flatten\VexRiscv.$logic_or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2892_Y 5'00000 }, B={ \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] }, Y=$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y
      New ports: A={ $flatten\VexRiscv.$logic_or$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2892_Y 1'0 }, B={ \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] }, Y={ $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [5] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [0] }
      New connections: { $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [6] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [4:1] } = { $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [0] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [0] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [0] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [0] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3465$2898:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_decompressor_raw [6:2] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3465$2897_Y 3'000 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 7'0110011 }, B={ 5'00000 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 7'0000000 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] 7'1100111 }, Y=$auto$wreduce.cc:461:run$12932 [24:0]
      New ports: A={ \VexRiscv.IBusCachedPlugin_decompressor_raw [6:2] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3465$2897_Y \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 2'10 }, B={ 5'00000 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] 2'01 }, Y={ $auto$wreduce.cc:461:run$12932 [24:15] $auto$wreduce.cc:461:run$12932 [11:7] $auto$wreduce.cc:461:run$12932 [4] $auto$wreduce.cc:461:run$12932 [2] }
      New connections: { $auto$wreduce.cc:461:run$12932 [14:12] $auto$wreduce.cc:461:run$12932 [6:5] $auto$wreduce.cc:461:run$12932 [3] $auto$wreduce.cc:461:run$12932 [1:0] } = { 3'000 $auto$wreduce.cc:461:run$12932 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3465$2899:
      Old ports: A={ 7'0000000 $auto$wreduce.cc:461:run$12932 [24:0] }, B=1048691, Y=$auto$wreduce.cc:461:run$12933
      New ports: A=$auto$wreduce.cc:461:run$12932 [24:0], B=25'0000100000000000001110011, Y=$auto$wreduce.cc:461:run$12933 [24:0]
      New connections: $auto$wreduce.cc:461:run$12933 [31:25] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3713$2961:
      Old ports: A={ \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] 1'0 }, B={ \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3713$2961_Y [19:0]
      New ports: A={ \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] }, B={ \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [24:21] }, Y={ $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3713$2961_Y [19:11] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3713$2961_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3713$2961_Y [10:5] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3713$2961_Y [0] } = { \VexRiscv._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4435$3124:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4435$3124_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4435$3124_Y [19:11] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4435$3124_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4435$3124_Y [10:5] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4435$3124_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5306$3489:
      Old ports: A={ \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2] 2'00 }, B={ \VexRiscv._zz_dBus_cmd_ready 2'00 }, Y={ \main_cpu_dbus_dbus_adr [2:0] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5306$3489_Y [1:0] }
      New ports: A=\VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2], B=\VexRiscv._zz_dBus_cmd_ready, Y=\main_cpu_dbus_dbus_adr [2:0]
      New connections: $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5306$3489_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:5699$3526:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\VexRiscv.$procmux$5273_Y
      New ports: A=2'10, B=2'01, Y=$flatten\VexRiscv.$procmux$5273_Y [1:0]
      New connections: $flatten\VexRiscv.$procmux$5273_Y [3:2] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.\dataCache_1.$procmux$4655:
      Old ports: A=4'0001, B=8'00111111, Y=\VexRiscv.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\VexRiscv.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \VexRiscv.dataCache_1._zz_stage0_mask [3] \VexRiscv.dataCache_1._zz_stage0_mask [0] } = { \VexRiscv.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$4681:
      Old ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:2], B={ \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5] \VexRiscv.dataCache_1.loader_counter_value }, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address
      New ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4:2], B=\VexRiscv.dataCache_1.loader_counter_value, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2:0]
      New connections: \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:3] = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5]
    New ctrl vector for $pmux cell $procmux$10001: { $auto$opt_reduce.cc:134:opt_pmux$15449 $auto$opt_reduce.cc:134:opt_pmux$15447 }
    Consolidated identical input bits for $mux cell $procmux$10393:
      Old ports: A=3'101, B=3'000, Y=$procmux$10393_Y
      New ports: A=1'1, B=1'0, Y=$procmux$10393_Y [0]
      New connections: $procmux$10393_Y [2:1] = { $procmux$10393_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$10405:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:461:run$12939 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$12939 [0]
      New connections: $auto$wreduce.cc:461:run$12939 [1] = $auto$wreduce.cc:461:run$12939 [0]
    Consolidated identical input bits for $mux cell $procmux$10416:
      Old ports: A=3'000, B=3'101, Y=$procmux$10416_Y
      New ports: A=1'0, B=1'1, Y=$procmux$10416_Y [0]
      New connections: $procmux$10416_Y [2:1] = { $procmux$10416_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$7491:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$auto$wreduce.cc:461:run$12943 [10:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$12943 [10]
      New connections: $auto$wreduce.cc:461:run$12943 [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$7864:
      Old ports: A=2'01, B=2'00, Y=$procmux$7864_Y
      New ports: A=1'1, B=1'0, Y=$procmux$7864_Y [0]
      New connections: $procmux$7864_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7873:
      Old ports: A=2'00, B=2'11, Y=$procmux$7873_Y
      New ports: A=1'0, B=1'1, Y=$procmux$7873_Y [0]
      New connections: $procmux$7873_Y [1] = $procmux$7873_Y [0]
    Consolidated identical input bits for $mux cell $procmux$7882:
      Old ports: A=2'11, B=2'10, Y=$procmux$7882_Y
      New ports: A=1'1, B=1'0, Y=$procmux$7882_Y [0]
      New connections: $procmux$7882_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $procmux$8484:
      Old ports: A=2'01, B=2'00, Y=$procmux$8484_Y
      New ports: A=1'1, B=1'0, Y=$procmux$8484_Y [0]
      New connections: $procmux$8484_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8493:
      Old ports: A=2'00, B=2'10, Y=$procmux$8493_Y
      New ports: A=1'0, B=1'1, Y=$procmux$8493_Y [1]
      New connections: $procmux$8493_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$8912:
      Old ports: A=8'00000000, B={ 1'0 \builder_csr_bankarray_dat_r [6:0] }, Y=\builder_csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\builder_csr_bankarray_dat_r [6:0], Y=\builder_csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \builder_csr_bankarray_sram_bus_dat_r [7] = 1'0
    New ctrl vector for $pmux cell $procmux$9049: $auto$opt_reduce.cc:134:opt_pmux$15451
    New ctrl vector for $pmux cell $procmux$9124: { $procmux$9135_CMP \main_interface_we }
    Consolidated identical input bits for $mux cell $procmux$9219:
      Old ports: A=2'00, B=2'11, Y=\main_sdram_interface_wdata_we
      New ports: A=1'0, B=1'1, Y=\main_sdram_interface_wdata_we [0]
      New connections: \main_sdram_interface_wdata_we [1] = \main_sdram_interface_wdata_we [0]
    Consolidated identical input bits for $mux cell $procmux$9228:
      Old ports: A=3'100, B=3'010, Y=$procmux$9228_Y
      New ports: A=2'10, B=2'01, Y=$procmux$9228_Y [2:1]
      New connections: $procmux$9228_Y [0] = 1'0
    New ctrl vector for $pmux cell $procmux$9231: { \main_sdram_choose_req_want_writes $auto$opt_reduce.cc:134:opt_pmux$15453 $procmux$9233_CMP $procmux$9232_CMP }
    Consolidated identical input bits for $mux cell $procmux$9244:
      Old ports: A=3'011, B=3'010, Y=$procmux$9244_Y
      New ports: A=1'1, B=1'0, Y=$procmux$9244_Y [0]
      New connections: $procmux$9244_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $procmux$9326:
      Old ports: A=3'001, B=3'010, Y=$procmux$9326_Y
      New ports: A=2'01, B=2'10, Y=$procmux$9326_Y [1:0]
      New connections: $procmux$9326_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$9338: { $auto$opt_reduce.cc:134:opt_pmux$15457 $auto$opt_reduce.cc:134:opt_pmux$15455 }
    Consolidated identical input bits for $mux cell $procmux$9547:
      Old ports: A=3'001, B=3'010, Y=$procmux$9547_Y
      New ports: A=2'01, B=2'10, Y=$procmux$9547_Y [1:0]
      New connections: $procmux$9547_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$9559: { $auto$opt_reduce.cc:134:opt_pmux$15461 $auto$opt_reduce.cc:134:opt_pmux$15459 }
    Consolidated identical input bits for $mux cell $procmux$9768:
      Old ports: A=3'001, B=3'010, Y=$procmux$9768_Y
      New ports: A=2'01, B=2'10, Y=$procmux$9768_Y [1:0]
      New connections: $procmux$9768_Y [2] = 1'0
    New ctrl vector for $pmux cell $procmux$9780: { $auto$opt_reduce.cc:134:opt_pmux$15465 $auto$opt_reduce.cc:134:opt_pmux$15463 }
    Consolidated identical input bits for $mux cell $procmux$9989:
      Old ports: A=3'001, B=3'010, Y=$procmux$9989_Y
      New ports: A=2'01, B=2'10, Y=$procmux$9989_Y [1:0]
      New connections: $procmux$9989_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$15398:
      Old ports: A=7'0111010, B=7'0110101, Y=$memory\mem$rdmux[0][4][8]$a$15327
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][8]$a$15327 [1:0]
      New connections: $memory\mem$rdmux[0][4][8]$a$15327 [6:2] = { 3'011 $memory\mem$rdmux[0][4][8]$a$15327 [1:0] }
  Optimizing cells in module \radiona_ulx3s_custom.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$15329:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$15330, B=$memory\mem$rdmux[0][4][9]$b$15331, Y=$memory\mem$rdmux[0][3][4]$b$15292
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][9]$a$15330 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][9]$b$15331 [0] $memory\mem$rdmux[0][4][9]$b$15331 [0] $memory\mem$rdmux[0][4][9]$b$15331 [0] }, Y={ $memory\mem$rdmux[0][3][4]$b$15292 [4] $memory\mem$rdmux[0][3][4]$b$15292 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$15292 [6:5] $memory\mem$rdmux[0][3][4]$b$15292 [3:2] } = { $memory\mem$rdmux[0][3][4]$b$15292 [0] $memory\mem$rdmux[0][3][4]$b$15292 [4] $memory\mem$rdmux[0][3][4]$b$15292 [0] $memory\mem$rdmux[0][3][4]$b$15292 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$15326:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$15327, B=$memory\mem$rdmux[0][4][8]$b$15328, Y=$memory\mem$rdmux[0][3][4]$a$15291
      New ports: A={ $memory\mem$rdmux[0][4][8]$a$15327 [1:0] $memory\mem$rdmux[0][4][8]$a$15327 [1:0] }, B={ 2'10 $memory\mem$rdmux[0][4][8]$b$15328 [1:0] }, Y=$memory\mem$rdmux[0][3][4]$a$15291 [3:0]
      New connections: $memory\mem$rdmux[0][3][4]$a$15291 [6:4] = 3'011
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$15323:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$15324, B=$memory\mem$rdmux[0][4][7]$b$15325, Y=$memory\mem$rdmux[0][3][3]$b$15289
      New ports: A={ 1'0 $memory\mem$rdmux[0][4][7]$a$15324 [0] $memory\mem$rdmux[0][4][7]$a$15324 [0] }, B={ $memory\mem$rdmux[0][4][7]$b$15325 [3] 2'01 }, Y={ $memory\mem$rdmux[0][3][3]$b$15289 [3] $memory\mem$rdmux[0][3][3]$b$15289 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$15289 [6:4] $memory\mem$rdmux[0][3][3]$b$15289 [2] } = { 2'01 $memory\mem$rdmux[0][3][3]$b$15289 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$15320:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$15321, B=$memory\mem$rdmux[0][4][6]$b$15322, Y=$memory\mem$rdmux[0][3][3]$a$15288
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][6]$a$15321 [0] }, B={ $memory\mem$rdmux[0][4][6]$b$15322 [4] $memory\mem$rdmux[0][4][6]$b$15322 [0] $memory\mem$rdmux[0][4][6]$b$15322 [0] }, Y={ $memory\mem$rdmux[0][3][3]$a$15288 [4] $memory\mem$rdmux[0][3][3]$a$15288 [2] $memory\mem$rdmux[0][3][3]$a$15288 [0] }
      New connections: { $memory\mem$rdmux[0][3][3]$a$15288 [6:5] $memory\mem$rdmux[0][3][3]$a$15288 [3] $memory\mem$rdmux[0][3][3]$a$15288 [1] } = { 2'01 $memory\mem$rdmux[0][3][3]$a$15288 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$15317:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$15318, B=$memory\mem$rdmux[0][4][5]$b$15319, Y=$memory\mem$rdmux[0][3][2]$b$15286
      New ports: A={ 2'10 $memory\mem$rdmux[0][4][5]$a$15318 [1] 1'0 }, B={ $memory\mem$rdmux[0][4][5]$b$15319 [1] $memory\mem$rdmux[0][4][5]$b$15319 [2:1] 1'1 }, Y={ $memory\mem$rdmux[0][3][2]$b$15286 [4] $memory\mem$rdmux[0][3][2]$b$15286 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][2]$b$15286 [6:5] $memory\mem$rdmux[0][3][2]$b$15286 [3] } = { 2'01 $memory\mem$rdmux[0][3][2]$b$15286 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$15314:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$15315, B=$memory\mem$rdmux[0][4][4]$b$15316, Y=$memory\mem$rdmux[0][3][2]$a$15285
      New ports: A={ $memory\mem$rdmux[0][4][4]$a$15315 [6:5] 2'11 }, B={ 2'01 $memory\mem$rdmux[0][4][4]$b$15316 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][2]$a$15285 [6:5] $memory\mem$rdmux[0][3][2]$a$15285 [1:0] }
      New connections: $memory\mem$rdmux[0][3][2]$a$15285 [4:2] = { $memory\mem$rdmux[0][3][2]$a$15285 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$15311:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$15312, B=$memory\mem$rdmux[0][4][3]$b$15313, Y=$memory\mem$rdmux[0][3][1]$b$15283
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$15312 [0] $memory\mem$rdmux[0][4][3]$a$15312 [5] $memory\mem$rdmux[0][4][3]$a$15312 [0] 1'0 $memory\mem$rdmux[0][4][3]$a$15312 [0] $memory\mem$rdmux[0][4][3]$a$15312 [0] }, B={ 2'10 $memory\mem$rdmux[0][4][3]$b$15313 [4] 1'1 $memory\mem$rdmux[0][4][3]$b$15313 [2] 1'0 }, Y={ $memory\mem$rdmux[0][3][1]$b$15283 [6:2] $memory\mem$rdmux[0][3][1]$b$15283 [0] }
      New connections: $memory\mem$rdmux[0][3][1]$b$15283 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$15308:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$15309, B=$memory\mem$rdmux[0][4][2]$b$15310, Y=$memory\mem$rdmux[0][3][1]$a$15282
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$15309 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$15309 [0] $memory\mem$rdmux[0][4][2]$a$15309 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$15310 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$15282 [5] $memory\mem$rdmux[0][3][1]$a$15282 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$15282 [6] $memory\mem$rdmux[0][3][1]$a$15282 [4:3] } = { $memory\mem$rdmux[0][3][1]$a$15282 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$15282 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$15305:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$15306, B=$memory\mem$rdmux[0][4][1]$b$15307, Y=$memory\mem$rdmux[0][3][0]$b$15280
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$15306 [3] $memory\mem$rdmux[0][4][1]$a$15306 [5] $memory\mem$rdmux[0][4][1]$a$15306 [3] $memory\mem$rdmux[0][4][1]$a$15306 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$15307 [2] $memory\mem$rdmux[0][4][1]$b$15307 [4] $memory\mem$rdmux[0][4][1]$b$15307 [2] $memory\mem$rdmux[0][4][1]$b$15307 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$15280 [6:2] $memory\mem$rdmux[0][3][0]$b$15280 [0] }
      New connections: $memory\mem$rdmux[0][3][0]$b$15280 [1] = $memory\mem$rdmux[0][3][0]$b$15280 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$15302:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$15303, B=$memory\mem$rdmux[0][4][0]$b$15304, Y=$memory\mem$rdmux[0][3][0]$a$15279
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$15303 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$15303 [2] $memory\mem$rdmux[0][4][0]$a$15303 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$15304 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$15304 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$15279 [5:2] $memory\mem$rdmux[0][3][0]$a$15279 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$15279 [6] $memory\mem$rdmux[0][3][0]$a$15279 [1] } = 2'10
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5275:
      Old ports: A=$flatten\VexRiscv.$procmux$5273_Y, B=\VexRiscv.CsrPlugin_selfException_payload_code, Y=$flatten\VexRiscv.$procmux$5275_Y
      New ports: A={ 1'0 $flatten\VexRiscv.$procmux$5273_Y [1:0] }, B={ \VexRiscv.CsrPlugin_selfException_payload_code [0] 1'1 \VexRiscv.CsrPlugin_selfException_payload_code [0] }, Y={ $flatten\VexRiscv.$procmux$5275_Y [3] $flatten\VexRiscv.$procmux$5275_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$5275_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6147:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4435$3124_Y [19:0] }, B={ 18'000000000000000000 \VexRiscv._zz__zz_execute_SRC1 }, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4435$3124_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:4435$3124_Y [4:1] }, B={ 18'000000000000000000 \VexRiscv._zz__zz_execute_SRC1 [2:1] }, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6153:
      Old ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3465$2899:
      Old ports: A=$auto$wreduce.cc:461:run$12932 [24:0], B=25'0000100000000000001110011, Y=$auto$wreduce.cc:461:run$12933 [24:0]
      New ports: A={ $auto$wreduce.cc:461:run$12932 [24:15] $auto$wreduce.cc:461:run$12932 [11:7] $auto$wreduce.cc:461:run$12932 [2] $auto$wreduce.cc:461:run$12932 [4] $auto$wreduce.cc:461:run$12932 [2] }, B=18'000010000000000110, Y={ $auto$wreduce.cc:461:run$12933 [24:15] $auto$wreduce.cc:461:run$12933 [11:6] $auto$wreduce.cc:461:run$12933 [4] $auto$wreduce.cc:461:run$12933 [2] }
      New connections: { $auto$wreduce.cc:461:run$12933 [14:12] $auto$wreduce.cc:461:run$12933 [5] $auto$wreduce.cc:461:run$12933 [3] $auto$wreduce.cc:461:run$12933 [1:0] } = 7'0001011
    Consolidated identical input bits for $mux cell $procmux$7493:
      Old ports: A=$auto$wreduce.cc:461:run$12943 [10:0], B=11'10000000000, Y=$auto$wreduce.cc:461:run$12944 [10:0]
      New ports: A=$auto$wreduce.cc:461:run$12943 [10], B=1'1, Y=$auto$wreduce.cc:461:run$12944 [10]
      New connections: $auto$wreduce.cc:461:run$12944 [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$9328:
      Old ports: A=3'011, B=$procmux$9326_Y, Y=$procmux$9328_Y
      New ports: A=2'11, B=$procmux$9326_Y [1:0], Y=$procmux$9328_Y [1:0]
      New connections: $procmux$9328_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9549:
      Old ports: A=3'011, B=$procmux$9547_Y, Y=$procmux$9549_Y
      New ports: A=2'11, B=$procmux$9547_Y [1:0], Y=$procmux$9549_Y [1:0]
      New connections: $procmux$9549_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9770:
      Old ports: A=3'011, B=$procmux$9768_Y, Y=$procmux$9770_Y
      New ports: A=2'11, B=$procmux$9768_Y [1:0], Y=$procmux$9770_Y [1:0]
      New connections: $procmux$9770_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $procmux$9991:
      Old ports: A=3'011, B=$procmux$9989_Y, Y=$procmux$9991_Y
      New ports: A=2'11, B=$procmux$9989_Y [1:0], Y=$procmux$9991_Y [1:0]
      New connections: $procmux$9991_Y [2] = 1'0
  Optimizing cells in module \radiona_ulx3s_custom.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$15290:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$15291, B=$memory\mem$rdmux[0][3][4]$b$15292, Y=$memory\mem$rdmux[0][2][2]$a$15273
      New ports: A={ 2'01 $memory\mem$rdmux[0][3][4]$a$15291 [3:0] }, B={ $memory\mem$rdmux[0][3][4]$b$15292 [0] $memory\mem$rdmux[0][3][4]$b$15292 [4] $memory\mem$rdmux[0][3][4]$b$15292 [0] $memory\mem$rdmux[0][3][4]$b$15292 [0] $memory\mem$rdmux[0][3][4]$b$15292 [1:0] }, Y={ $memory\mem$rdmux[0][2][2]$a$15273 [6] $memory\mem$rdmux[0][2][2]$a$15273 [4:0] }
      New connections: $memory\mem$rdmux[0][2][2]$a$15273 [5] = $memory\mem$rdmux[0][2][2]$a$15273 [4]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][3]$15287:
      Old ports: A=$memory\mem$rdmux[0][3][3]$a$15288, B=$memory\mem$rdmux[0][3][3]$b$15289, Y=$memory\mem$rdmux[0][2][1]$b$15271
      New ports: A={ $memory\mem$rdmux[0][3][3]$a$15288 [4] $memory\mem$rdmux[0][3][3]$a$15288 [2] $memory\mem$rdmux[0][3][3]$a$15288 [2] 1'0 $memory\mem$rdmux[0][3][3]$a$15288 [0] }, B={ $memory\mem$rdmux[0][3][3]$b$15289 [0] $memory\mem$rdmux[0][3][3]$b$15289 [3] 1'0 $memory\mem$rdmux[0][3][3]$b$15289 [1:0] }, Y=$memory\mem$rdmux[0][2][1]$b$15271 [4:0]
      New connections: $memory\mem$rdmux[0][2][1]$b$15271 [6:5] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$15284:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$15285, B=$memory\mem$rdmux[0][3][2]$b$15286, Y=$memory\mem$rdmux[0][2][1]$a$15270
      New ports: A={ $memory\mem$rdmux[0][3][2]$a$15285 [6:5] $memory\mem$rdmux[0][3][2]$a$15285 [1] 1'0 $memory\mem$rdmux[0][3][2]$a$15285 [1:0] }, B={ 2'01 $memory\mem$rdmux[0][3][2]$b$15286 [4] $memory\mem$rdmux[0][3][2]$b$15286 [2:0] }, Y={ $memory\mem$rdmux[0][2][1]$a$15270 [6:4] $memory\mem$rdmux[0][2][1]$a$15270 [2:0] }
      New connections: $memory\mem$rdmux[0][2][1]$a$15270 [3] = $memory\mem$rdmux[0][2][1]$a$15270 [2]
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$6446:
      Old ports: A={ 2'00 \VexRiscv.IBusCachedPlugin_decompressor_raw [10:7] \VexRiscv.IBusCachedPlugin_decompressor_raw [12:11] \VexRiscv.IBusCachedPlugin_decompressor_raw [5] \VexRiscv.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \VexRiscv.IBusCachedPlugin_decompressor_raw [4:2] 7'0010011 }, B={ 5'00000 \VexRiscv.IBusCachedPlugin_decompressor_raw [5] \VexRiscv.IBusCachedPlugin_decompressor_raw [12:10] \VexRiscv.IBusCachedPlugin_decompressor_raw [6] 4'0001 \VexRiscv.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \VexRiscv.IBusCachedPlugin_decompressor_raw [4:2] 12'000001100000 \VexRiscv.IBusCachedPlugin_decompressor_raw [5] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] 2'01 \VexRiscv.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \VexRiscv.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:10] \VexRiscv.IBusCachedPlugin_decompressor_raw [6] 9'000100011 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:2] \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [8] \VexRiscv.IBusCachedPlugin_decompressor_raw [10:9] \VexRiscv.IBusCachedPlugin_decompressor_raw [6] \VexRiscv.IBusCachedPlugin_decompressor_raw [7] \VexRiscv.IBusCachedPlugin_decompressor_raw [2] \VexRiscv.IBusCachedPlugin_decompressor_raw [11] \VexRiscv.IBusCachedPlugin_decompressor_raw [5:3] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] 12'000011101111 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [28:0] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y $auto$wreduce.cc:461:run$12930 2'01 \VexRiscv.IBusCachedPlugin_decompressor_raw [9:7] \VexRiscv._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \VexRiscv.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:461:run$12929 [5:0] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [8] \VexRiscv.IBusCachedPlugin_decompressor_raw [10:9] \VexRiscv.IBusCachedPlugin_decompressor_raw [6] \VexRiscv.IBusCachedPlugin_decompressor_raw [7] \VexRiscv.IBusCachedPlugin_decompressor_raw [2] \VexRiscv.IBusCachedPlugin_decompressor_raw [11] \VexRiscv.IBusCachedPlugin_decompressor_raw [5:3] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] 12'000001101111 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:5] \VexRiscv.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \VexRiscv.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:10] \VexRiscv.IBusCachedPlugin_decompressor_raw [4:3] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] 7'1100011 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:5] \VexRiscv.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \VexRiscv.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:10] \VexRiscv.IBusCachedPlugin_decompressor_raw [4:3] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] 14'11000110000000 \VexRiscv.IBusCachedPlugin_decompressor_raw [6:2] \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 11'00100110000 \VexRiscv.IBusCachedPlugin_decompressor_raw [3:2] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 7'0000011 $auto$wreduce.cc:461:run$12933 4'0000 \VexRiscv.IBusCachedPlugin_decompressor_raw [8:7] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:9] 9'000100011 }, Y=\VexRiscv.IBusCachedPlugin_decompressor_decompressed
      New ports: A={ 2'00 \VexRiscv.IBusCachedPlugin_decompressor_raw [10:7] \VexRiscv.IBusCachedPlugin_decompressor_raw [12:11] \VexRiscv.IBusCachedPlugin_decompressor_raw [5] \VexRiscv.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \VexRiscv.IBusCachedPlugin_decompressor_raw [4:2] 5'00100 }, B={ 5'00000 \VexRiscv.IBusCachedPlugin_decompressor_raw [5] \VexRiscv.IBusCachedPlugin_decompressor_raw [12:10] \VexRiscv.IBusCachedPlugin_decompressor_raw [6] 4'0001 \VexRiscv.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \VexRiscv.IBusCachedPlugin_decompressor_raw [4:2] 10'0000000000 \VexRiscv.IBusCachedPlugin_decompressor_raw [5] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] 2'01 \VexRiscv.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \VexRiscv.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:10] \VexRiscv.IBusCachedPlugin_decompressor_raw [6] 7'0001000 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:2] \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [8] \VexRiscv.IBusCachedPlugin_decompressor_raw [10:9] \VexRiscv.IBusCachedPlugin_decompressor_raw [6] \VexRiscv.IBusCachedPlugin_decompressor_raw [7] \VexRiscv.IBusCachedPlugin_decompressor_raw [2] \VexRiscv.IBusCachedPlugin_decompressor_raw [11] \VexRiscv.IBusCachedPlugin_decompressor_raw [5:3] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] 10'0000111011 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [28:24] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [20] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [20] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [20] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [20:12] \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [2] 2'10 $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3444$2886_Y [2] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [0] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [5] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [0] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [0] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [0] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [0] $flatten\VexRiscv.$ternary$/mnt/Coding/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_IMACDebug.v:3447$2893_Y [0] $auto$wreduce.cc:461:run$12930 [4:3] \VexRiscv.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \VexRiscv.IBusCachedPlugin_decompressor_raw [9:7] \VexRiscv._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \VexRiscv.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:461:run$12929 [5] 3'100 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [8] \VexRiscv.IBusCachedPlugin_decompressor_raw [10:9] \VexRiscv.IBusCachedPlugin_decompressor_raw [6] \VexRiscv.IBusCachedPlugin_decompressor_raw [7] \VexRiscv.IBusCachedPlugin_decompressor_raw [2] \VexRiscv.IBusCachedPlugin_decompressor_raw [11] \VexRiscv.IBusCachedPlugin_decompressor_raw [5:3] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] 10'0000011011 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:5] \VexRiscv.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \VexRiscv.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:10] \VexRiscv.IBusCachedPlugin_decompressor_raw [4:3] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] 5'11000 \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:5] \VexRiscv.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \VexRiscv.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:10] \VexRiscv.IBusCachedPlugin_decompressor_raw [4:3] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] 12'110000000000 \VexRiscv.IBusCachedPlugin_decompressor_raw [6:2] \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 9'001000000 \VexRiscv.IBusCachedPlugin_decompressor_raw [3:2] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:7] 12'000000000000 $auto$wreduce.cc:461:run$12933 [24:15] 3'000 $auto$wreduce.cc:461:run$12933 [11:6] 1'1 $auto$wreduce.cc:461:run$12933 [4] 1'0 $auto$wreduce.cc:461:run$12933 [2] 4'0000 \VexRiscv.IBusCachedPlugin_decompressor_raw [8:7] \VexRiscv.IBusCachedPlugin_decompressor_raw [12] \VexRiscv.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \VexRiscv.IBusCachedPlugin_decompressor_raw [11:9] 7'0001000 }, Y=\VexRiscv.IBusCachedPlugin_decompressor_decompressed [31:2]
      New connections: \VexRiscv.IBusCachedPlugin_decompressor_decompressed [1:0] = 2'11
  Optimizing cells in module \radiona_ulx3s_custom.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$15272:
      Old ports: A=$memory\mem$rdmux[0][2][2]$a$15273, B=7'x, Y=$memory\mem$rdmux[0][1][1]$a$15264
      New ports: A={ $memory\mem$rdmux[0][2][2]$a$15273 [6] $memory\mem$rdmux[0][2][2]$a$15273 [4:0] }, B=6'x, Y={ $memory\mem$rdmux[0][1][1]$a$15264 [6] $memory\mem$rdmux[0][1][1]$a$15264 [4:0] }
      New connections: $memory\mem$rdmux[0][1][1]$a$15264 [5] = $memory\mem$rdmux[0][1][1]$a$15264 [4]
  Optimizing cells in module \radiona_ulx3s_custom.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][1]$15263:
      Old ports: A=$memory\mem$rdmux[0][1][1]$a$15264, B=7'x, Y=$memory\mem$rdmux[0][0][0]$b$15259
      New ports: A={ $memory\mem$rdmux[0][1][1]$a$15264 [6] $memory\mem$rdmux[0][1][1]$a$15264 [4:0] }, B=6'x, Y={ $memory\mem$rdmux[0][0][0]$b$15259 [6] $memory\mem$rdmux[0][0][0]$b$15259 [4:0] }
      New connections: $memory\mem$rdmux[0][0][0]$b$15259 [5] = $memory\mem$rdmux[0][0][0]$b$15259 [4]
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 102 changes.

4.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

4.31.6. Executing OPT_DFF pass (perform DFF optimizations).

4.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 1 unused cells and 105 unused wires.
<suppressed ~2 debug messages>

4.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~37 debug messages>

4.31.9. Rerunning OPT passes. (Maybe there is more to do..)

4.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~468 debug messages>

4.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6321:
      Old ports: A={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$15302:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$15303 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$15303 [2] $memory\mem$rdmux[0][4][0]$a$15303 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$15303 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$15303 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$15279 [5:2] $memory\mem$rdmux[0][3][0]$a$15279 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$15303 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$15303 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$15303 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$15279 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$15279 [0] = $memory\mem$rdmux[0][4][0]$a$15303 [5]
    Consolidated identical input bits for $mux cell $procmux$10261:
      Old ports: A=2'00, B=\main_sdram_dfi_p0_wrdata_mask, Y=\main_dfi_p0_wrdata_mask
      New ports: A=1'0, B=$auto$opt_expr.cc:205:group_cell_inputs$15469, Y=\main_dfi_p0_wrdata_mask [0]
      New connections: \main_dfi_p0_wrdata_mask [1] = \main_dfi_p0_wrdata_mask [0]
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 3 changes.

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$12849 ($dffe) from module radiona_ulx3s_custom (D = \VexRiscv.CsrPlugin_selfException_payload_code [0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$12682 ($sdffe) from module radiona_ulx3s_custom (D = $flatten\VexRiscv.$procmux$5696_Y [0], Q = \VexRiscv.IBusCachedPlugin_decodePc_pcReg [0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11857 ($sdff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11857 ($sdff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$11857 ($sdff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$11857 ($sdff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$11857 ($sdff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$11857 ($sdff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$11857 ($sdff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$11857 ($sdff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$11857 ($sdff) from module radiona_ulx3s_custom.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$11857 ($sdff) from module radiona_ulx3s_custom.

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~1 debug messages>

4.31.16. Rerunning OPT passes. (Maybe there is more to do..)

4.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~469 debug messages>

4.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 0 changes.

4.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
Removed a total of 0 cells.

4.31.20. Executing OPT_DFF pass (perform DFF optimizations).

4.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.

4.31.23. Rerunning OPT passes. (Maybe there is more to do..)

4.31.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \radiona_ulx3s_custom..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~469 debug messages>

4.31.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \radiona_ulx3s_custom.
Performed a total of 0 changes.

4.31.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
Removed a total of 0 cells.

4.31.27. Executing OPT_DFF pass (perform DFF optimizations).

4.31.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..

4.31.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.

4.31.30. Finished OPT passes. (There is nothing left to do.)

4.32. Executing TECHMAP pass (map to technology primitives).

4.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$afd5dba8a212c7808f53e3850a5591fb0ed5c622\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$336b1fb79b1d6be5a93bb9daed6b253aadd9b6ea\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ee89462c83fe5ead26c72b81787e5588e476eed\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$29dcfde687ab76cd03c4ee062fb9520b20dbe845\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$2d5b58af566bf1651d169573bbef9c74e12a97aa\_90_pmux for cells of type $pmux.
Using template $paramod$fb2ccc7567b9f572f99303d62bd705e69acf8cd5\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$22d60a7641dca782b2290912c8e26f3c8b9c52b2\_90_pmux for cells of type $pmux.
Using template $paramod$0c16c00f0f574905a99617e9ad4871dd8ff9dbb0\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$d78e566c506c66d93c09551323305e40fb9dc1b2\_90_pmux for cells of type $pmux.
Using template $paramod$504d7726e493b7d5a8a8ac16f387eb0143f8a853\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using extmapper maccmap for cells of type $macc.
  add \VexRiscv.memory_to_writeBack_MEMORY_STORE_DATA_RF (32 bits, signed)
  add { 1'0 \VexRiscv.dataCache_1.stageB_request_amoCtrl_alu [2] } (2 bits, signed)
  add \VexRiscv.dataCache_1._zz_stageB_amo_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
  add \VexRiscv._zz_execute_SRC1 (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$2c9cf2c64cd7429cee64d0ba551f5c100f3d4e25\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
No more expansions possible.
<suppressed ~8855 debug messages>

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~8267 debug messages>

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\radiona_ulx3s_custom'.
<suppressed ~5361 debug messages>
Removed a total of 1787 cells.

4.33.3. Executing OPT_DFF pass (perform DFF optimizations).

4.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 1991 unused cells and 9566 unused wires.
<suppressed ~2013 debug messages>

4.33.5. Finished fast OPT passes.

4.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..

4.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.36. Executing TECHMAP pass (map to technology primitives).

4.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.36.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~3487 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module radiona_ulx3s_custom.
<suppressed ~130 debug messages>

4.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in radiona_ulx3s_custom.

4.40. Executing ATTRMVCP pass (move or copy attributes).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \radiona_ulx3s_custom..
Removed 0 unused cells and 17455 unused wires.
<suppressed ~1 debug messages>

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.43. Executing ABC pass (technology mapping using ABC).

4.43.1. Extracting gate netlist of module `\radiona_ulx3s_custom' to `<abc-temp-dir>/input.blif'..
Extracted 13901 gates and 17891 wires to a netlist network with 3988 inputs and 2596 outputs.

4.43.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    3688.
ABC: Participating nodes from both networks       =    8357.
ABC: Participating nodes from the first network   =    3842. (  73.93 % of nodes)
ABC: Participating nodes from the second network  =    4515. (  86.88 % of nodes)
ABC: Node pairs (any polarity)                    =    3835. (  73.79 % of names can be moved)
ABC: Node pairs (same polarity)                   =    3131. (  60.25 % of names can be moved)
ABC: Total runtime =     0.19 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.43.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     5170
ABC RESULTS:        internal signals:    11307
ABC RESULTS:           input signals:     3988
ABC RESULTS:          output signals:     2596
Removing temp directory.
Removed 0 unused cells and 9640 unused wires.

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$918dfef53688a6b043d248092568bba3b8f64e54\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$c7d224180c69c0d5fbef7598cd9ab1e40bba59d7\$lut for cells of type $lut.
Using template $paramod$f4a17ce085b567540ea4e1590d6f7752c7784950\$lut for cells of type $lut.
Using template $paramod$c36f0c50171f2498de1a80bb22f25e61b1103a0c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$38e6aa9546c40949f8135bb018f0d5ef863085b9\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$cd0c2a3d5302372e3760f1a1037771a8cae61f4b\$lut for cells of type $lut.
Using template $paramod$b062bca4221cf547385aa6b9bdf170b591219686\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$1ca0ba54b79b7fae925f92e3109c2461662fded4\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$ea0d25133dbd878dba06f42703957a9f2d7dc918\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$c9c145a3c6d085b43407e8d146c4cb593e0f20bb\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$317b987b6af329326761f54eae3e803db98b1ee8\$lut for cells of type $lut.
Using template $paramod$919913053442636797f134875849d3babaa148ac\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$d809f5a98672dae276b004d2329b34f083885f9c\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$68036a40c5a685bb357be70d1f585fbcff135b53\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$0dfa753304d47fe29787f3aceb665a6a863cfc4e\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$e6ebd892478fa0837986626db4045af362a0f1e4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$cb6424730840c8647ebcf8f6b63f7928088fda20\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$2d07b55acd6c8b0377ed0524bca7bf0f1681bbf8\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$9adb63670ed0c5ceae876448ba2256ff5c866396\$lut for cells of type $lut.
Using template $paramod$a438092b8384fed1752dd72b2f4e9ef2c66799be\$lut for cells of type $lut.
Using template $paramod$30caa5615ac52efdf43dfbf1b1a633232eb131b1\$lut for cells of type $lut.
Using template $paramod$6a0b1528d24c2d11f4545c306e43782f2aea729d\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$33b72718c79847c9c03c134c7bec663dbf06983b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$77c88cc182696cd7ccff2e579bee53ee6d44c678\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$b84863ea9deb0e307ce0701ba09b9fe908ce22ab\$lut for cells of type $lut.
Using template $paramod$6a05c1c8c12a295bfc2094d4e8c7ef431644e779\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$52ea79e82f4f149ce225b8ba6e2cb42b2ab2d0c0\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$f075b97e698d2342458942e0e678df36c1af7625\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$11bbb1f6d040b6fef853156bf96393db1ac26fc4\$lut for cells of type $lut.
Using template $paramod$39a17684f8c6b69cc455a5efe8715f467de3efbe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$1f1c2285d3199e0f5231afa4adf5ed82133f9995\$lut for cells of type $lut.
Using template $paramod$ed9408d4bda02f896d4134eaaf7daf588af5dc11\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$d15b2ce4e83f04d95f8fef40d5f3e1397440ddd7\$lut for cells of type $lut.
Using template $paramod$f44e1eab45e047e709d5dfed32527eb1f7745488\$lut for cells of type $lut.
Using template $paramod$1a6ea9151e749fe94446f4fb089a0baf2adde081\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$ebf910d4087eb067cc21d5b758d87e5b874b2f90\$lut for cells of type $lut.
Using template $paramod$525425bfbe66d72ee88210d059d9a74f55ab8de8\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$659a0dac1b37a267ce6eb2a7eabb5d8b847dc593\$lut for cells of type $lut.
Using template $paramod$f76aa76f6b5093805142071fe8781898890b2ddd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$c9355c14671e8569b2b55b2828d4fd95591ab987\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$4183384cbf8cf1105604a447ce916f15d3ec7399\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$84e56fb4bb98cbbae96e6ce9ce66a37c4c34565a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$a2162426482df975b43a04a6f95de736c7bacc90\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$246006d276d15b0766d6d890a33a28800bfa7295\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$8272e1f46ca9a35ef12f000a81c60277c8ee7724\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$fd72c39f4d48a05fecfe5f813b4c464501b8c2db\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$29a4d0c6059d145fabdbb76bae6a8ddc030e61d0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$87d03a3adfeb45c31a27a100630b6aa0c98d2f81\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$cfea1bc217ea46f20b0865417d911a6c847edf68\$lut for cells of type $lut.
Using template $paramod$049e45ccc0bd35c773849237703f487c322c3812\$lut for cells of type $lut.
Using template $paramod$d03852afa7f84e9b7403c8f7d846d00e8240e615\$lut for cells of type $lut.
Using template $paramod$c1b1e295769db1b6655cd9fa7f1823a266fa6d67\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$c99b837b8618b43c63acd6ef6d4a6b609b30b8f6\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$dae2aa558e89c61d7dd6e4d90f266ba20e344b3f\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000001 for cells of type $lut.
Using template $paramod$170ec98e3ce8e601d66471e271b9249f0a398d18\$lut for cells of type $lut.
Using template $paramod$35e5f717b73a0a75790bf461ec7cd7e58ac4b0a8\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000001 for cells of type $lut.
Using template $paramod$f0de1cf361561ee5ff995a78d30ae27dcc05f281\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$633661912de178637ac26c298530824635eefc6c\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$13646b0cc71d3f0528d82726deadaadf7b6ca030\$lut for cells of type $lut.
Using template $paramod$ed85d45cd6a3f452b6e3a37a515716b46e6f4de0\$lut for cells of type $lut.
Using template $paramod$f4257f9b9dfe762de25d0a149f2ea6e405c888f2\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$4fd7b1305bda889fb7cf3da75b130d5c046d290a\$lut for cells of type $lut.
Using template $paramod$c6af2d6a77d733aada4ec33ecd1fe0da34adce8b\$lut for cells of type $lut.
Using template $paramod$ac977aa0d190185160c6b377be998fa6a7e9ef34\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$c6364c1c44c01bd533fa2efe3a700455891e44b1\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$d1264dd3c512fc3e83f76752ce9eb6f2f85244ea\$lut for cells of type $lut.
Using template $paramod$5834ad07c9565f180a588614115852758bfcb98d\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$fe6b9140fa8badb9aa0c84263397a986020885c5\$lut for cells of type $lut.
Using template $paramod$d715ba104dc962bd028d78fff1e63591db73da77\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$c9be9a0be1d6f39f2182dc3746c8e04cf71b1266\$lut for cells of type $lut.
Using template $paramod$5fb3a799ffb41e4fc019f6f416720fcc2cb5e123\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$ef02ea28c4f9766a22068d6502e87f79cf2d9131\$lut for cells of type $lut.
Using template $paramod$2adf76f3b9df39b1f4a032ff277ee2e406c5a47a\$lut for cells of type $lut.
Using template $paramod$d52cb446bc89fafcaa49f2b908e540f513a4d760\$lut for cells of type $lut.
Using template $paramod$88ce9346979e3d6a7f710b2c59abd0bda0ba7d2f\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$9b838c149495a6581d13a3f659e81e38193a62d0\$lut for cells of type $lut.
Using template $paramod$88436809d80e3f61e774b5b41c3de396ffa04af5\$lut for cells of type $lut.
Using template $paramod$ee4b98bad07bc0ced6d708127af2144fc9ba3e00\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod$2d57d58f92daa4c74a2f50ce4395396b4a9f2708\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod$0212670481e59a761808aef89dc91b6df99d7dcc\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$efcc3672cbeeda3155cfcfa79a96df3f676553df\$lut for cells of type $lut.
Using template $paramod$ed806735d2197b40122c7ff0eca4aefeb6334c63\$lut for cells of type $lut.
Using template $paramod$e9fad238abdf6ca3c7ce2b829a088f4a596ace07\$lut for cells of type $lut.
Using template $paramod$701a3805f2b850ab8f2af0bccaabb455ddeccc70\$lut for cells of type $lut.
Using template $paramod$a3fc6f0dc17252931f8100e39b819a26e13931c6\$lut for cells of type $lut.
Using template $paramod$885c12a452ecd66c451e930e6f0d044f57dedd2a\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$dddfdc2633093a03e6470d46e677d9447254dca8\$lut for cells of type $lut.
Using template $paramod$2e473764f25e8a69de1395443a083eff1424afeb\$lut for cells of type $lut.
Using template $paramod$72abd58445d531dd956bd24da3e3a36cfe80582f\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$8adf5e6783e86513fb783973fc83eda02157c6ab\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$f67ad926234c6216d005ae991aa4cfdf5a71356a\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$096f8f0a00831e8fcf9de4968c0c1d657d68ca97\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$564e13cd6e50d2482a8e0eaaa77a76746a7a821c\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$3fbccc9d034b89328554c3f39cd864b84075c9be\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$9cb6152d4c2aad5255070efdaaa23ee2a229a500\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$a506d142d44ed7ab04ed8062647d1189a18f30a3\$lut for cells of type $lut.
Using template $paramod$1058857da8b3cdf15e5a8cd0e3b163b89a3986a5\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$150c528fe508ee28b3d848314e5ee1946cbc2e77\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$2ec068111bd6f1f74443b62dbf47e560dd829793\$lut for cells of type $lut.
Using template $paramod$c8b9d7fb99947ac036e49d20da45306ea1d29c35\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$7df4c08fb0cde7880ba83f9b205aeb94a0e38509\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$74b395bd4907d301e05d9a59739d2c04255632f7\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$7011509196a7d1308306372379327ab8b6a9f393\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$9e9e30c301698f87bbd9b3392fb89ed71191a179\$lut for cells of type $lut.
Using template $paramod$a4a4b1b9325c1b6fa534247481744a5a4fd82703\$lut for cells of type $lut.
Using template $paramod$07a2695a68a5d64ffc533255be45a71218f6087a\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$6c187bdcb8bc01cf961a2a2618a0f9db15fb9532\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$969977eaa2ba4a7612182f9e5bd1c5f580030436\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$40c88abf07620bb41daf7ebd24bca443ebdaeeb2\$lut for cells of type $lut.
Using template $paramod$fc6663d307912fb094c429f50e4a4fcbf33acd6a\$lut for cells of type $lut.
Using template $paramod$e332cff882edd417f410bab5fe07a0f88572cce3\$lut for cells of type $lut.
Using template $paramod$bee186fa2f22f9476d1f3c138d7af7ef34929320\$lut for cells of type $lut.
Using template $paramod$f9c6283e666551bb4765faee83577449902aea7c\$lut for cells of type $lut.
Using template $paramod$e745efaa82f5e85e5919fa2568ba16d369df3546\$lut for cells of type $lut.
Using template $paramod$5aa9d1a2550446fac575270f2e8bece96c46b111\$lut for cells of type $lut.
Using template $paramod$26694626253f1871ec922690c575282478c54063\$lut for cells of type $lut.
Using template $paramod$91541365afac136f1d224f9765120fac1b2e5f5f\$lut for cells of type $lut.
Using template $paramod$0b79c1e757417d20118958558e46cb63343f48fe\$lut for cells of type $lut.
Using template $paramod$4ef8c080cabc50e905ca41c6250dd76007534178\$lut for cells of type $lut.
Using template $paramod$c9ed7f9b823666a41a0e4dea0fef0211cdf025b8\$lut for cells of type $lut.
Using template $paramod$a7021500e959991e1042c92ac072e46141a72d4d\$lut for cells of type $lut.
Using template $paramod$6344f60c8f30df2bca4ef3f6dd4627bf21715fee\$lut for cells of type $lut.
Using template $paramod$55e9a401d724b07f1e71dcb3709e4e507631384f\$lut for cells of type $lut.
Using template $paramod$b9989908ae497c10f5e53025b70a47873f8f4a4a\$lut for cells of type $lut.
Using template $paramod$3e1b1f0278060fa525e60cfbd7fc0194447ce99a\$lut for cells of type $lut.
Using template $paramod$1a80d0938ff0c277d428709ca14f3e1c132d5c6e\$lut for cells of type $lut.
Using template $paramod$29328001c51c58beebe512d46a6ee925276977e7\$lut for cells of type $lut.
Using template $paramod$57cf7fbf84518d9e7604ec42b59ba9511e1f3caf\$lut for cells of type $lut.
Using template $paramod$23662cfe51c5471f6def8d3b7b2fc330e5dc2dea\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$a3c3ff4d0bfa3d933b46139212848b6f705d5198\$lut for cells of type $lut.
Using template $paramod$ce3500c25da5392be033f9b6c2c6d3127327d026\$lut for cells of type $lut.
Using template $paramod$c59732e0777887c330ebe0863f73e820579c73da\$lut for cells of type $lut.
Using template $paramod$2f99e7dde0142f5eb4336d05fd90a596d3f2e038\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$a2280512f80c783e53ab598de7cc957e97033112\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$85572c15d0e9d66498693ed97cf958eb7654462d\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$dc4afaed64bcd42381fdd2ad663d7e81989ca0ef\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$feec5c0c5e3c4be57a80e328b7d2e3eee34c607a\$lut for cells of type $lut.
Using template $paramod$a26e12d49324e9fb9e76b5f0aa154bf56ec63bcb\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$513d6af387d5b087583bc3a67a8053ef7b2d3524\$lut for cells of type $lut.
Using template $paramod$76502cbdcabf27a8b7011b47a68547e9c283a20e\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$1c052000e8ad12406adbf80cc38088f95b296a56\$lut for cells of type $lut.
Using template $paramod$bf9bca7807407971e14a515132d4f0d80e05fd4f\$lut for cells of type $lut.
Using template $paramod$a0907ee66b3c2950dda59d5b3f510f3508be2138\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$395ecdb4502a3bd832331c73924a47c851e8aefe\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$fd86d4b93705840633fbf8058e28ef9bdd56a084\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$32153e631d631e92a3500a3aa3fcdc9d64fca5ee\$lut for cells of type $lut.
Using template $paramod$49308c380d4434ff502cc9276068deff427c75f2\$lut for cells of type $lut.
Using template $paramod$db102b69998f6f1c4d08cc18c7edfc7aa39d0ad7\$lut for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod$c28567469ea66f93bb992c5b70c6e74beb4a0a83\$lut for cells of type $lut.
Using template $paramod$3acd3251d3bb2479bf34295bb2ac13c217481a2e\$lut for cells of type $lut.
Using template $paramod$3aebfa1589f1734332714e4d0e6aba6633f308e5\$lut for cells of type $lut.
Using template $paramod$f527a2939381c0aa4aa1dafeb9145a0e58c03acd\$lut for cells of type $lut.
Using template $paramod$881e75c80fff2f98dc0acc551fa7e90131a7e7b2\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$7f8c1e083929502ef137736f54435c7ebf8aab7d\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$1df41e75d8c1af4127c594b13f60ff058fd64e7e\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$252063607e987b8590753d1d28565f9eb350440c\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$7e474ff0b6af87fb69cd19c3d2353152d26514f3\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$56d36648044d0bf0f892c2050a60c21ad090a3b1\$lut for cells of type $lut.
Using template $paramod$940356992b65f0c88e008ad913e2104efc88438b\$lut for cells of type $lut.
Using template $paramod$6ceb6597b4dde6c7f1ed8a2afa69cf30f83c9a10\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$3d49886c9a6957e1989dc83177f6bf906e4dd23b\$lut for cells of type $lut.
Using template $paramod$31c3bdecdaa995f6bed088f4d27aad44a5974736\$lut for cells of type $lut.
Using template $paramod$22e13c012dbb39ea91cc641f48ed47a134b25f16\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$56ce1ef903808c82a0bebbabeffe2102d5fb6669\$lut for cells of type $lut.
Using template $paramod$f280d0a27d85dd188d231cccc35ffc9509d601a3\$lut for cells of type $lut.
Using template $paramod$55c532af183ad70567b5e1b2b350b97eebfacbc8\$lut for cells of type $lut.
Using template $paramod$d2e37a7814212e71f22ff29a2a80cf04111f37d3\$lut for cells of type $lut.
Using template $paramod$6955f565691a72822ffe69a2cf83fd4d0997df74\$lut for cells of type $lut.
Using template $paramod$07d6e7d2d3ff71322bcf88dcdc414c56d55de451\$lut for cells of type $lut.
Using template $paramod$cf316b43981f2396569e5d5109d42a64a4b3d048\$lut for cells of type $lut.
Using template $paramod$755f5b188164334aa75b45c730b07022cdba44f1\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$53b85fdbfddc04936215e126eb607d58a3e7a88b\$lut for cells of type $lut.
Using template $paramod$497f1fdad90a504167b321fb1f8702c3d8f1a4d2\$lut for cells of type $lut.
Using template $paramod$873d7772e3ec1f36ac6ba0d2bdee97fd5fae0f31\$lut for cells of type $lut.
Using template $paramod$c10d01b143eb6141509ddde7b2692c459117f790\$lut for cells of type $lut.
Using template $paramod$923ff40da10c6d52f6a133aefb140e8ea71f4201\$lut for cells of type $lut.
Using template $paramod$cf63268780ce80380bec53530cecf7cfe81a82c2\$lut for cells of type $lut.
Using template $paramod$2faa8befa37cafe6e07259a44fdffb2b2da33581\$lut for cells of type $lut.
Using template $paramod$a18eb12a41cdb8cbfc70677e97b141ded382d09b\$lut for cells of type $lut.
Using template $paramod$63e7f8a6ab8a1feaa9506369ef40bb825100dfd2\$lut for cells of type $lut.
Using template $paramod$295edd38367941c078943e07fc1ad3045263eabf\$lut for cells of type $lut.
Using template $paramod$4b2c3a12076507c01d31e60b3fad10c726adbbcf\$lut for cells of type $lut.
Using template $paramod$9d506e8c6e909d93866afead4c9cee454210d7f8\$lut for cells of type $lut.
Using template $paramod$be12750bb8b73a98b4a212aed52f065a9c5461fc\$lut for cells of type $lut.
Using template $paramod$3e895991b845b8c620b8c9e0068c52e372d1fbc1\$lut for cells of type $lut.
Using template $paramod$e3d1f7a5be70c549b567cce08ebf28da10c48aca\$lut for cells of type $lut.
Using template $paramod$7e70efcdc2f47075f3bd744bbe8602b9e51dc95c\$lut for cells of type $lut.
Using template $paramod$d2a7076c55771e86eda8dfca7eabaa9cf804ca6e\$lut for cells of type $lut.
Using template $paramod$09c1b539b48d61a25fea5b57e3caf6cb652b99fe\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$f936cf1f3ac2dfc4c0156fca74ede0b6752ba695\$lut for cells of type $lut.
Using template $paramod$7189f6aa63e76b090efd6e5968f5dbb782ea6e4b\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$68333ba85565e16101ab8af69fddc9a0d05bfda5\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$dbe700c159e973016afb4c227ed7292dc8875f1d\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$24293883710523513e5f5c1b5d434551657c637a\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$42e822d06f70581a8f9e8b0977606cc945b58d64\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$9ff0c208c228226a487afb566ffa570df5665e6f\$lut for cells of type $lut.
Using template $paramod$76897d59d3684a8bad1f7017ba569cfbb6834f22\$lut for cells of type $lut.
Using template $paramod$1b81d40c115bc498ad5bbae451da47e08fe624df\$lut for cells of type $lut.
Using template $paramod$8e0383e91d17a7fabdbf348f7476dc4ca9a49795\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$96bd2f9561d2f1d68db868e4a5c82e4e1ddfefad\$lut for cells of type $lut.
Using template $paramod$ac0bc5d4f1e6dcfd192559e5535468fd2bd6a006\$lut for cells of type $lut.
Using template $paramod$3c17557fcd213346f7b38856ecb30fe49bafcccd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$ad86cb7e971524b41c3cbfbe7186c4e8b43b7859\$lut for cells of type $lut.
Using template $paramod$e5f53fb2cb3e702c9422ebddd3ba952e5a8f3401\$lut for cells of type $lut.
Using template $paramod$db949fcbc0abc5eacaa0e4f574350c99b7a2e007\$lut for cells of type $lut.
Using template $paramod$b46d657e07703ab7b00036cfc9d96ef9bf912b18\$lut for cells of type $lut.
Using template $paramod$85757733bcdbe5b9d118b207eb91ab8c52e482fc\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$5cb4d998f4f9e4effe8f802b79fd547cf6d091c2\$lut for cells of type $lut.
Using template $paramod$7667ee60653b518109ce38341e4a8566a12b1d87\$lut for cells of type $lut.
Using template $paramod$0111dbc434199eb6d3f89c35652f1a8ca1df6734\$lut for cells of type $lut.
Using template $paramod$7caa042e1299faef928ef59a7e0d21fba4d94ea4\$lut for cells of type $lut.
Using template $paramod$58984eea88c92c4ce8b2bfa4db414ee76edbecd5\$lut for cells of type $lut.
Using template $paramod$c4a17bea5999077a9c51990b31053416dbae0cf5\$lut for cells of type $lut.
Using template $paramod$711f2696eb7d258652ec0d65bacb29f2ece3679d\$lut for cells of type $lut.
Using template $paramod$77a4f8010fa7e4b5b120bd28fa6ed339212dff9c\$lut for cells of type $lut.
Using template $paramod$d44938380e417c09505707c2a6801954479e675d\$lut for cells of type $lut.
Using template $paramod$200c18c850c6e9420ff70bab991e6888616a2eb8\$lut for cells of type $lut.
Using template $paramod$7b47725d2866ec623ac0b05a8b4485201d61106d\$lut for cells of type $lut.
Using template $paramod$403ccd6140c8876f284b9fb81f45625ed4566784\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
No more expansions possible.
<suppressed ~10754 debug messages>

4.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in radiona_ulx3s_custom.
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60057.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59646.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59646.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59634.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56531.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56529.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59190.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59189.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59193.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59175.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59171.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59170.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59174.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59169.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59151.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59150.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59135.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59131.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59134.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59121.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59129.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58954.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58967.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58934.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58934.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58838.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57413.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57413.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59582.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59162.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59137.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59041.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58994.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58856.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58799.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58784.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58691.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58686.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58676.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58671.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58391.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58822.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58781.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58188.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57408.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58688.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55686.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58529.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58493.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58485.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58440.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58424.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58420.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58416.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58403.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58396.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58411.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58406.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58409.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58395.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58376.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58372.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55788.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58374.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58325.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58335.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58288.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58053.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58050.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57889.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58249.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58047.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58229.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57775.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58223.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57682.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56361.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55436.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55475.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55702.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55775.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55788.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55848.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55529.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55531.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58387.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56044.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55546.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56178.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55848.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56260.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56261.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56283.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60391.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58294.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58685.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56525.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59041.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56503.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56541.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56546.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58682.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58669.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58670.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58674.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58675.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57103.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57123.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57190.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57199.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57208.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57217.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57276.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57284.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57292.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57316.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57387.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57390.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57393.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57554.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58190.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57700.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57740.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57773.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58198.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57965.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57971.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58343.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57947.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58085.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57963.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58091.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57913.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58016.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58271.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58271.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58283.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58287.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58291.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58283.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58299.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58334.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58327.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58331.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58335.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58337.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58346.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58355.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58347.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58366.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58360.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58386.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58386.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58392.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58420.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58424.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58435.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58443.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58473.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58473.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58475.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58482.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58487.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58497.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58525.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$55850.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58696.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59183.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58780.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58790.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58818.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58826.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58830.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58840.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58852.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58857.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58862.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58863.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58878.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58866.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58888.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58906.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58934.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58949.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58950.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58956.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58988.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59011.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59018.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59030.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59036.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59041.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59030.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59123.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59125.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59137.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59150.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59164.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59162.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59170.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59171.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59172.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59186.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59181.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58929.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59328.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$58847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$57717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59583.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59586.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59602.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59606.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59618.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59634.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59634.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59646.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59648.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59702.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59784.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$56176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59840.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$59913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60049.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60055.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60085.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60257.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60280.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60280.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60319.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60319.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60387.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60395.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60405.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60405.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60402.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$55424$auto$blifparse.cc:525:parse_blif$60594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 11382 unused wires.

4.46. Executing AUTONAME pass.
Renamed 247965 objects in module radiona_ulx3s_custom (145 iterations).
<suppressed ~17393 debug messages>

4.47. Executing HIERARCHY pass (managing design hierarchy).

4.47.1. Analyzing design hierarchy..
Top module:  \radiona_ulx3s_custom

4.47.2. Analyzing design hierarchy..
Top module:  \radiona_ulx3s_custom
Removed 0 unused modules.

4.48. Printing statistics.

=== radiona_ulx3s_custom ===

   Number of wires:               7832
   Number of wire bits:          36844
   Number of public wires:        7832
   Number of public wire bits:   36844
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11903
     CCU2C                         441
     DP16KD                         46
     EHXPLLL                         1
     L6MUX21                       225
     LUT4                         6565
     MULT18X18D                      4
     ODDRX1F                         1
     PFUMX                        1235
     TRELLIS_DPR16X4                30
     TRELLIS_FF                   3339
     TRELLIS_IO                     16

4.49. Executing CHECK pass (checking for obvious problems).
Checking module radiona_ulx3s_custom...
Found and reported 0 problems.

5. Executing JSON backend.

End of script. Logfile hash: 1e071acc80, CPU: user 18.41s system 0.18s, MEM: 278.11 MB peak
Yosys 0.33+79 (git sha1 b52f6cb19, clang 16.0.0 -fPIC -Os)
Time spent: 17% 30x opt_clean (3 sec), 16% 7x techmap (3 sec), ...
