<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>aspartan7</ProductFamily>
        <Part>xa7s75-fgga676-2I</Part>
        <TopModelName>real_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.290</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>383148</Best-caseLatency>
            <Average-caseLatency>383148</Average-caseLatency>
            <Worst-caseLatency>383148</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.831 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.831 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.831 ms</Worst-caseRealTimeLatency>
            <Interval-min>383149</Interval-min>
            <Interval-max>383149</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:383</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>38</BRAM_18K>
            <DSP>37</DSP>
            <FF>5818</FF>
            <LUT>16291</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>180</BRAM_18K>
            <DSP>140</DSP>
            <FF>96000</FF>
            <LUT>48000</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>real_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>real_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>real_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>real_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>real_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>real_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_address0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ce0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_we0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_d0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_q0</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_address1</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ce1</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_we1</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_d1</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_q1</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>real_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_split_into_tiles_fu_176</InstName>
                    <ModuleName>split_into_tiles</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>176</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2_fu_28</InstName>
                            <ModuleName>split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>28</ID>
                            <BindInstances>icmp_ln351_fu_105_p2 add_ln351_1_fu_111_p2 add_ln351_fu_123_p2 icmp_ln352_fu_129_p2 select_ln351_fu_135_p3 select_ln351_1_fu_143_p3 add_ln354_fu_182_p2 add_ln352_fu_188_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4_fu_36</InstName>
                            <ModuleName>split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>icmp_ln359_fu_111_p2 add_ln359_1_fu_117_p2 add_ln359_fu_129_p2 icmp_ln360_fu_135_p2 select_ln359_fu_141_p3 select_ln359_1_fu_149_p3 add_ln362_fu_173_p2 xor_ln362_fu_187_p2 add_ln360_fu_214_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6_fu_44</InstName>
                            <ModuleName>split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>icmp_ln367_fu_111_p2 add_ln367_1_fu_117_p2 add_ln367_fu_129_p2 icmp_ln368_fu_135_p2 select_ln367_fu_141_p3 select_ln367_1_fu_149_p3 xor_val2_fu_177_p2 add_ln370_fu_204_p2 add_ln368_fu_210_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8_fu_52</InstName>
                            <ModuleName>split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>52</ID>
                            <BindInstances>icmp_ln375_fu_111_p2 add_ln375_1_fu_117_p2 add_ln375_fu_129_p2 icmp_ln376_fu_135_p2 select_ln375_fu_141_p3 select_ln375_1_fu_149_p3 xor_val8_fu_177_p2 add_ln378_fu_187_p2 xor_ln378_fu_201_p2 add_ln376_fu_230_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_convol_fu_82</InstName>
                    <ModuleName>convol</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>82</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_img_sharp_64_64_7_fu_102</InstName>
                            <ModuleName>img_sharp_64_64_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>102</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_img_sharp7_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOO_fu_292</InstName>
                                    <ModuleName>img_sharp7_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOO</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>292</ID>
                                    <BindInstances>icmp_ln131_fu_284_p2 add_ln131_2_fu_290_p2 add_ln131_fu_503_p2 icmp_ln132_fu_307_p2 select_ln131_fu_384_p3 xor_ln131_fu_313_p2 icmp_ln134_fu_391_p2 icmp_ln133_fu_319_p2 and_ln131_2_fu_325_p2 select_ln131_4_fu_509_p3 add_ln132_fu_397_p2 empty_fu_331_p2 x_mid26_fu_403_p3 exitcond_flatten_not_fu_410_p2 not_exitcond_flatten_mid234_fu_415_p2 and_ln131_fu_420_p2 icmp_ln134_mid211_fu_425_p2 select_ln132_fu_431_p3 add_ln133_fu_438_p2 empty_50_fu_444_p2 empty_51_fu_449_p2 y_mid2_fu_454_p3 select_ln133_fu_463_p3 empty_52_fu_519_p2 add_ln135_fu_528_p2 add_ln134_fu_479_p2 add_ln133_2_fu_337_p2 select_ln133_2_fu_343_p3 add_ln132_2_fu_351_p2 select_ln132_2_fu_357_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_64_64_7_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_316</InstName>
                                    <ModuleName>img_sharp_64_64_7_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>316</ID>
                                    <BindInstances>icmp_ln143_fu_275_p2 add_ln143_fu_281_p2 icmp_ln145_fu_293_p2 select_ln143_fu_299_p3 indvars_iv_next30_mid1_fu_381_p2 indvars_iv_next3029_fu_307_p2 select_ln143_3_fu_313_p3 select_ln143_4_fu_386_p3 add_ln147_fu_336_p2 mul_8s_2s_8_1_1_U24 mul_8s_2ns_8_1_1_U25 mul_8s_2ns_8_1_1_U26 mac_muladd_8s_2s_8ns_8_4_1_U27 mac_muladd_8s_2s_8ns_8_4_1_U28 mac_muladd_8s_2s_8s_8_4_1_U29 mac_muladd_8s_2s_8ns_8_4_1_U28 add_ln15_3_fu_372_p2 mac_muladd_8s_2s_8ns_8_4_1_U27 mac_muladd_8s_2s_8s_8_4_1_U29 add_ln15_6_fu_377_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_64_64_7_Pipeline_VITIS_LOOP_151_7_fu_350</InstName>
                                    <ModuleName>img_sharp_64_64_7_Pipeline_VITIS_LOOP_151_7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>350</ID>
                                    <BindInstances>icmp_ln151_fu_180_p2 add_ln152_fu_186_p2 mac_muladd_8s_2ns_8s_8_4_1_U51 mac_muladd_8s_2s_8s_8_4_1_U52 mul_8s_2s_8_1_1_U49 mul_8s_2s_8_1_1_U50 mac_muladd_8s_2ns_8s_8_4_1_U51 mac_muladd_8s_2s_8s_8_4_1_U52</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_64_64_7_Pipeline_VITIS_LOOP_155_8_fu_370</InstName>
                                    <ModuleName>img_sharp_64_64_7_Pipeline_VITIS_LOOP_155_8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>370</ID>
                                    <BindInstances>icmp_ln155_fu_184_p2 add_ln156_fu_190_p2 mac_muladd_8s_2ns_8ns_8_4_1_U66 mac_muladd_8s_2s_8s_8_4_1_U65 mul_8s_2s_8_1_1_U64 mac_muladd_8s_2ns_8ns_8_4_1_U67 mac_muladd_8s_2ns_8ns_8_4_1_U67 mac_muladd_8s_2s_8s_8_4_1_U65 mac_muladd_8s_2ns_8ns_8_4_1_U66 add_ln39_4_fu_231_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_64_64_7_Pipeline_VITIS_LOOP_159_9_fu_390</InstName>
                                    <ModuleName>img_sharp_64_64_7_Pipeline_VITIS_LOOP_159_9</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>390</ID>
                                    <BindInstances>icmp_ln159_fu_178_p2 add_ln160_fu_184_p2 mul_8s_2s_8_1_1_U79 mul_8s_2ns_8_1_1_U80 mac_muladd_8s_2s_8ns_8_4_1_U81 mac_muladd_8s_2s_8s_8_4_1_U82 mac_muladd_8s_2s_8ns_8_4_1_U81 mac_muladd_8s_2s_8s_8_4_1_U82</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_64_64_7_Pipeline_VITIS_LOOP_163_10_fu_410</InstName>
                                    <ModuleName>img_sharp_64_64_7_Pipeline_VITIS_LOOP_163_10</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>410</ID>
                                    <BindInstances>icmp_ln163_fu_186_p2 add_ln164_fu_192_p2 mul_8s_2ns_8_1_1_U93 mac_muladd_8s_2s_8ns_8_4_1_U94 mac_muladd_8s_2s_8ns_8_4_1_U95 mac_muladd_8s_2ns_8ns_8_4_1_U96 mac_muladd_8s_2ns_8ns_8_4_1_U96 mac_muladd_8s_2s_8ns_8_4_1_U94 mac_muladd_8s_2s_8ns_8_4_1_U95 add_ln67_5_fu_241_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_64_64_7_Pipeline_VITIS_LOOP_75_1_fu_430</InstName>
                                    <ModuleName>img_sharp_64_64_7_Pipeline_VITIS_LOOP_75_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>430</ID>
                                    <BindInstances>icmp_ln75_fu_130_p2 add_ln76_fu_136_p2 icmp_ln76_fu_142_p2 grp_fu_215_p0 select_ln76_1_fu_156_p3 mac_muladd_8s_2s_8ns_8_4_1_U107 mac_muladd_8s_2s_8ns_8_4_1_U107 grp_fu_224_p0 select_ln77_1_fu_176_p3 mac_muladd_8s_2s_8ns_8_4_1_U108 mac_muladd_8s_2s_8ns_8_4_1_U108</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_64_64_7_Pipeline_VITIS_LOOP_87_1_fu_445</InstName>
                                    <ModuleName>img_sharp_64_64_7_Pipeline_VITIS_LOOP_87_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>445</ID>
                                    <BindInstances>icmp_ln87_fu_144_p2 add_ln88_fu_150_p2 icmp_ln88_fu_156_p2 grp_fu_229_p0 select_ln88_1_fu_170_p3 mac_muladd_8s_3s_8ns_8_4_1_U117 mac_muladd_8s_3s_8ns_8_4_1_U117 grp_fu_238_p0 select_ln89_1_fu_190_p3 mac_muladd_8s_2s_8ns_8_4_1_U118 mac_muladd_8s_2s_8ns_8_4_1_U118</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_64_64_7_Pipeline_VITIS_LOOP_99_1_fu_461</InstName>
                                    <ModuleName>img_sharp_64_64_7_Pipeline_VITIS_LOOP_99_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>461</ID>
                                    <BindInstances>icmp_ln99_fu_136_p2 add_ln100_fu_142_p2 icmp_ln100_fu_148_p2 grp_fu_221_p0 select_ln100_1_fu_162_p3 mac_muladd_8s_2ns_8ns_8_4_1_U129 mac_muladd_8s_2ns_8ns_8_4_1_U129 grp_fu_230_p0 select_ln101_1_fu_182_p3 mac_muladd_8s_2s_8ns_8_4_1_U130 mac_muladd_8s_2s_8ns_8_4_1_U130</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_64_64_7_Pipeline_VITIS_LOOP_111_1_fu_478</InstName>
                                    <ModuleName>img_sharp_64_64_7_Pipeline_VITIS_LOOP_111_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>478</ID>
                                    <BindInstances>icmp_ln111_fu_128_p2 add_ln112_fu_134_p2 icmp_ln112_fu_140_p2 grp_fu_213_p0 select_ln112_1_fu_154_p3 mac_muladd_8s_2ns_8ns_8_4_1_U140 mac_muladd_8s_2ns_8ns_8_4_1_U140 grp_fu_222_p0 select_ln113_1_fu_174_p3 mac_muladd_8s_2ns_8ns_8_4_1_U141 mac_muladd_8s_2ns_8ns_8_4_1_U141</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln79_fu_500_p2 add_ln91_fu_513_p2 add_ln103_fu_526_p2 add_ln115_fu_539_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4_fu_146</InstName>
                            <ModuleName>convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>146</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>max_ret7_max_fu_126</InstName>
                                    <ModuleName>max</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>126</ID>
                                    <BindInstances>icmp_ln197_fu_48_p2 xor_ln197_1_fu_54_p2 icmp_ln197_1_fu_60_p2 xor_ln197_2_fu_66_p2 icmp_ln197_2_fu_72_p2 xor_ln197_3_fu_78_p2 and_ln197_fu_84_p2 and_ln197_1_fu_90_p2 icmp_ln200_fu_96_p2 xor_ln200_fu_102_p2 icmp_ln200_1_fu_108_p2 xor_ln200_1_fu_114_p2 icmp_ln200_2_fu_120_p2 xor_ln200_2_fu_126_p2 icmp_ln203_fu_132_p2 xor_ln203_fu_138_p2 icmp_ln203_1_fu_144_p2 xor_ln203_1_fu_150_p2 icmp_ln203_2_fu_156_p2 xor_ln203_2_fu_162_p2 and_ln203_fu_168_p2 and_ln203_1_fu_174_p2 out_write_assign_fu_220_p6 xor_ln197_fu_188_p2 and_ln200_fu_194_p2 and_ln200_1_fu_200_p2 and_ln200_2_fu_206_p2 sparsemux_7_2_8_1_1_U167</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln242_fu_152_p2 add_ln242_1_fu_158_p2 add_ln242_fu_174_p2 select_ln242_fu_188_p3 select_ln242_1_fu_200_p3 add_ln243_fu_260_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_img_sharp_32_32_s_fu_152</InstName>
                            <ModuleName>img_sharp_32_32_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>152</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_1_fu_224</InstName>
                                    <ModuleName>img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>224</ID>
                                    <BindInstances>icmp_ln131_fu_288_p2 add_ln131_2_fu_294_p2 add_ln131_fu_507_p2 icmp_ln132_fu_311_p2 select_ln131_fu_388_p3 xor_ln131_fu_317_p2 icmp_ln134_fu_395_p2 icmp_ln133_fu_323_p2 and_ln131_2_fu_329_p2 select_ln131_2_fu_513_p3 add_ln132_fu_401_p2 empty_fu_335_p2 x_mid26_fu_407_p3 exitcond_flatten_not_fu_414_p2 not_exitcond_flatten_mid234_fu_419_p2 and_ln131_fu_424_p2 icmp_ln134_mid211_fu_429_p2 select_ln132_fu_435_p3 add_ln133_fu_442_p2 empty_27_fu_448_p2 empty_28_fu_453_p2 y_mid2_fu_458_p3 select_ln133_fu_467_p3 empty_29_fu_523_p2 add_ln135_fu_532_p2 add_ln134_fu_483_p2 add_ln133_2_fu_341_p2 select_ln133_2_fu_347_p3 add_ln132_2_fu_355_p2 select_ln132_2_fu_361_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_32_32_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248</InstName>
                                    <ModuleName>img_sharp_32_32_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>248</ID>
                                    <BindInstances>icmp_ln143_fu_162_p2 add_ln143_fu_168_p2 icmp_ln145_fu_180_p2 select_ln143_fu_186_p3 indvars_iv_next30_mid1_fu_266_p2 indvars_iv_next3029_fu_194_p2 select_ln143_5_fu_200_p3 select_ln143_6_fu_271_p3 add_ln147_fu_227_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_32_32_Pipeline_VITIS_LOOP_151_7_fu_264</InstName>
                                    <ModuleName>img_sharp_32_32_Pipeline_VITIS_LOOP_151_7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>264</ID>
                                    <BindInstances>icmp_ln151_fu_121_p2 add_ln152_fu_127_p2 sub_ln27_fu_160_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_32_32_Pipeline_VITIS_LOOP_155_8_fu_278</InstName>
                                    <ModuleName>img_sharp_32_32_Pipeline_VITIS_LOOP_155_8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>278</ID>
                                    <BindInstances>icmp_ln155_fu_123_p2 add_ln156_fu_129_p2 sub_ln39_fu_162_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_32_32_Pipeline_VITIS_LOOP_159_9_fu_292</InstName>
                                    <ModuleName>img_sharp_32_32_Pipeline_VITIS_LOOP_159_9</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>292</ID>
                                    <BindInstances>icmp_ln159_fu_115_p2 add_ln160_fu_121_p2 sub_ln53_fu_146_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_32_32_Pipeline_VITIS_LOOP_163_10_fu_306</InstName>
                                    <ModuleName>img_sharp_32_32_Pipeline_VITIS_LOOP_163_10</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>306</ID>
                                    <BindInstances>icmp_ln163_fu_123_p2 add_ln164_fu_129_p2 sub_ln67_fu_170_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_32_32_Pipeline_VITIS_LOOP_75_1_fu_320</InstName>
                                    <ModuleName>img_sharp_32_32_Pipeline_VITIS_LOOP_75_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>320</ID>
                                    <BindInstances>icmp_ln75_fu_144_p2 add_ln76_fu_150_p2 icmp_ln76_fu_162_p2 grp_fu_230_p0 mac_muladd_8s_3s_8ns_8_4_1_U211 mac_muladd_8s_3s_8ns_8_4_1_U211 select_ln77_fu_185_p3 select_ln77_2_fu_190_p3 and_ln77_fu_198_p2 par2_11_fu_204_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_32_32_Pipeline_VITIS_LOOP_87_1_fu_338</InstName>
                                    <ModuleName>img_sharp_32_32_Pipeline_VITIS_LOOP_87_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>338</ID>
                                    <BindInstances>icmp_ln87_fu_144_p2 add_ln88_fu_150_p2 icmp_ln88_fu_162_p2 select_ln88_fu_176_p3 select_ln88_2_fu_181_p3 and_ln88_fu_189_p2 par1_10_fu_195_p2 grp_fu_230_p0 mac_muladd_8s_3s_8ns_8_4_1_U220 mac_muladd_8s_3s_8ns_8_4_1_U220</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_32_32_Pipeline_VITIS_LOOP_99_1_fu_356</InstName>
                                    <ModuleName>img_sharp_32_32_Pipeline_VITIS_LOOP_99_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>356</ID>
                                    <BindInstances>icmp_ln99_fu_144_p2 add_ln100_fu_150_p2 icmp_ln100_fu_162_p2 grp_fu_230_p0 mac_muladd_8s_3s_8ns_8_4_1_U229 mac_muladd_8s_3s_8ns_8_4_1_U229 select_ln101_fu_185_p3 select_ln101_2_fu_190_p3 and_ln101_fu_198_p2 par2_9_fu_204_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_32_32_Pipeline_VITIS_LOOP_111_1_fu_374</InstName>
                                    <ModuleName>img_sharp_32_32_Pipeline_VITIS_LOOP_111_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>374</ID>
                                    <BindInstances>icmp_ln111_fu_144_p2 add_ln112_fu_150_p2 icmp_ln112_fu_162_p2 select_ln112_fu_176_p3 select_ln112_2_fu_181_p3 and_ln112_fu_189_p2 par1_12_fu_195_p2 grp_fu_230_p0 mac_muladd_8s_3s_8ns_8_4_1_U238 mac_muladd_8s_3s_8ns_8_4_1_U238</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln79_fu_430_p2 add_ln91_fu_443_p2 add_ln103_fu_456_p2 add_ln115_fu_469_p2 laplacian_1_U laplacian_2_U laplacian_0_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8_fu_182</InstName>
                            <ModuleName>convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>182</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>max_ret6_max_fu_134</InstName>
                                    <ModuleName>max</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>134</ID>
                                    <BindInstances>icmp_ln197_fu_48_p2 xor_ln197_1_fu_54_p2 icmp_ln197_1_fu_60_p2 xor_ln197_2_fu_66_p2 icmp_ln197_2_fu_72_p2 xor_ln197_3_fu_78_p2 and_ln197_fu_84_p2 and_ln197_1_fu_90_p2 icmp_ln200_fu_96_p2 xor_ln200_fu_102_p2 icmp_ln200_1_fu_108_p2 xor_ln200_1_fu_114_p2 icmp_ln200_2_fu_120_p2 xor_ln200_2_fu_126_p2 icmp_ln203_fu_132_p2 xor_ln203_fu_138_p2 icmp_ln203_1_fu_144_p2 xor_ln203_1_fu_150_p2 icmp_ln203_2_fu_156_p2 xor_ln203_2_fu_162_p2 and_ln203_fu_168_p2 and_ln203_1_fu_174_p2 out_write_assign_fu_220_p6 xor_ln197_fu_188_p2 and_ln200_fu_194_p2 and_ln200_1_fu_200_p2 and_ln200_2_fu_206_p2 sparsemux_7_2_8_1_1_U167</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln264_fu_160_p2 add_ln264_1_fu_166_p2 add_ln264_fu_182_p2 select_ln264_fu_196_p3 select_ln264_1_fu_208_p3 add_ln265_fu_300_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_img_sharp_16_16_s_fu_188</InstName>
                            <ModuleName>img_sharp_16_16_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>188</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_2_fu_224</InstName>
                                    <ModuleName>img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>224</ID>
                                    <BindInstances>icmp_ln131_fu_282_p2 add_ln131_1_fu_288_p2 add_ln131_fu_501_p2 icmp_ln132_fu_305_p2 select_ln131_fu_382_p3 xor_ln131_fu_311_p2 icmp_ln134_fu_389_p2 icmp_ln133_fu_317_p2 and_ln131_1_fu_323_p2 select_ln131_1_fu_507_p3 add_ln132_fu_395_p2 empty_fu_329_p2 x_mid26_fu_401_p3 exitcond_flatten_not_fu_408_p2 not_exitcond_flatten_mid234_fu_413_p2 and_ln131_fu_418_p2 icmp_ln134_mid211_fu_423_p2 select_ln132_fu_429_p3 add_ln133_fu_436_p2 empty_23_fu_442_p2 empty_24_fu_447_p2 y_mid2_fu_452_p3 select_ln133_fu_461_p3 empty_25_fu_517_p2 add_ln135_fu_526_p2 add_ln134_fu_477_p2 add_ln133_1_fu_335_p2 select_ln133_1_fu_341_p3 add_ln132_1_fu_349_p2 select_ln132_1_fu_355_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_16_16_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248</InstName>
                                    <ModuleName>img_sharp_16_16_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>248</ID>
                                    <BindInstances>icmp_ln143_fu_226_p2 add_ln143_fu_232_p2 icmp_ln145_fu_244_p2 select_ln143_fu_250_p3 indvars_iv_next30_mid1_fu_374_p2 indvars_iv_next3029_fu_258_p2 select_ln143_7_fu_264_p3 select_ln143_8_fu_379_p3 add_ln147_fu_290_p2 tmp1_fu_327_p2 add_ln15_fu_356_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_16_16_Pipeline_VITIS_LOOP_151_7_fu_272</InstName>
                                    <ModuleName>img_sharp_16_16_Pipeline_VITIS_LOOP_151_7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>272</ID>
                                    <BindInstances>icmp_ln151_fu_155_p2 add_ln152_fu_161_p2 add_ln27_4_fu_224_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_16_16_Pipeline_VITIS_LOOP_155_8_fu_290</InstName>
                                    <ModuleName>img_sharp_16_16_Pipeline_VITIS_LOOP_155_8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>290</ID>
                                    <BindInstances>icmp_ln155_fu_157_p2 add_ln156_fu_163_p2 add_ln39_6_fu_226_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_16_16_Pipeline_VITIS_LOOP_159_9_fu_308</InstName>
                                    <ModuleName>img_sharp_16_16_Pipeline_VITIS_LOOP_159_9</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>308</ID>
                                    <BindInstances>icmp_ln159_fu_149_p2 add_ln160_fu_155_p2 add_ln53_4_fu_210_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_16_16_Pipeline_VITIS_LOOP_163_10_fu_326</InstName>
                                    <ModuleName>img_sharp_16_16_Pipeline_VITIS_LOOP_163_10</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>326</ID>
                                    <BindInstances>icmp_ln163_fu_157_p2 add_ln164_fu_163_p2 add_ln67_7_fu_234_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_16_16_Pipeline_VITIS_LOOP_75_1_fu_344</InstName>
                                    <ModuleName>img_sharp_16_16_Pipeline_VITIS_LOOP_75_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>344</ID>
                                    <BindInstances>icmp_ln75_fu_142_p2 add_ln76_fu_148_p2 icmp_ln76_fu_160_p2 grp_fu_211_p0 mac_muladd_8s_3ns_8ns_8_4_1_U310 mac_muladd_8s_3ns_8ns_8_4_1_U310 grp_fu_220_p0 mac_muladd_8s_2ns_8ns_8_4_1_U311 mac_muladd_8s_2ns_8ns_8_4_1_U311</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_16_16_Pipeline_VITIS_LOOP_87_1_fu_362</InstName>
                                    <ModuleName>img_sharp_16_16_Pipeline_VITIS_LOOP_87_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>362</ID>
                                    <BindInstances>icmp_ln87_fu_142_p2 add_ln88_fu_148_p2 icmp_ln88_fu_160_p2 grp_fu_211_p0 mac_muladd_8s_2ns_8ns_8_4_1_U321 mac_muladd_8s_2ns_8ns_8_4_1_U321 grp_fu_220_p0 mac_muladd_8s_3ns_8ns_8_4_1_U322 mac_muladd_8s_3ns_8ns_8_4_1_U322</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_16_16_Pipeline_VITIS_LOOP_99_1_fu_380</InstName>
                                    <ModuleName>img_sharp_16_16_Pipeline_VITIS_LOOP_99_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>380</ID>
                                    <BindInstances>icmp_ln99_fu_142_p2 add_ln100_fu_148_p2 icmp_ln100_fu_160_p2 grp_fu_211_p0 mac_muladd_8s_3ns_8ns_8_4_1_U331 mac_muladd_8s_3ns_8ns_8_4_1_U331 grp_fu_220_p0 mac_muladd_8s_2ns_8ns_8_4_1_U332 mac_muladd_8s_2ns_8ns_8_4_1_U332</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_16_16_Pipeline_VITIS_LOOP_111_1_fu_398</InstName>
                                    <ModuleName>img_sharp_16_16_Pipeline_VITIS_LOOP_111_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>398</ID>
                                    <BindInstances>icmp_ln111_fu_142_p2 add_ln112_fu_148_p2 icmp_ln112_fu_160_p2 grp_fu_211_p0 mac_muladd_8s_2ns_8ns_8_4_1_U341 mac_muladd_8s_2ns_8ns_8_4_1_U341 grp_fu_220_p0 mac_muladd_8s_3ns_8ns_8_4_1_U342 mac_muladd_8s_3ns_8ns_8_4_1_U342</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln79_fu_454_p2 add_ln91_fu_467_p2 add_ln103_fu_480_p2 add_ln115_fu_493_p2 gaussian_1_U gaussian_2_U gaussian_0_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12_fu_218</InstName>
                            <ModuleName>convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>218</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>max_ret5_max_fu_134</InstName>
                                    <ModuleName>max</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>134</ID>
                                    <BindInstances>icmp_ln197_fu_48_p2 xor_ln197_1_fu_54_p2 icmp_ln197_1_fu_60_p2 xor_ln197_2_fu_66_p2 icmp_ln197_2_fu_72_p2 xor_ln197_3_fu_78_p2 and_ln197_fu_84_p2 and_ln197_1_fu_90_p2 icmp_ln200_fu_96_p2 xor_ln200_fu_102_p2 icmp_ln200_1_fu_108_p2 xor_ln200_1_fu_114_p2 icmp_ln200_2_fu_120_p2 xor_ln200_2_fu_126_p2 icmp_ln203_fu_132_p2 xor_ln203_fu_138_p2 icmp_ln203_1_fu_144_p2 xor_ln203_1_fu_150_p2 icmp_ln203_2_fu_156_p2 xor_ln203_2_fu_162_p2 and_ln203_fu_168_p2 and_ln203_1_fu_174_p2 out_write_assign_fu_220_p6 xor_ln197_fu_188_p2 and_ln200_fu_194_p2 and_ln200_1_fu_200_p2 and_ln200_2_fu_206_p2 sparsemux_7_2_8_1_1_U167</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln286_fu_161_p2 add_ln286_1_fu_167_p2 add_ln286_fu_183_p2 select_ln286_fu_197_p3 select_ln286_1_fu_209_p3 add_ln287_fu_301_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_img_sharp_8_8_s_fu_224</InstName>
                            <ModuleName>img_sharp_8_8_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>224</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_fu_224</InstName>
                                    <ModuleName>img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>224</ID>
                                    <BindInstances>icmp_ln131_fu_286_p2 add_ln131_1_fu_292_p2 add_ln131_fu_389_p2 icmp_ln132_fu_309_p2 select_ln131_fu_395_p3 xor_ln131_fu_315_p2 icmp_ln134_fu_402_p2 icmp_ln133_fu_321_p2 and_ln131_1_fu_327_p2 select_ln131_2_fu_408_p3 add_ln132_fu_415_p2 empty_fu_333_p2 x_mid26_fu_421_p3 exitcond_flatten_not_fu_428_p2 not_exitcond_flatten_mid234_fu_433_p2 and_ln131_fu_438_p2 icmp_ln134_mid211_fu_443_p2 select_ln132_fu_449_p3 add_ln133_fu_456_p2 empty_31_fu_462_p2 empty_32_fu_467_p2 y_mid2_fu_472_p3 select_ln133_fu_481_p3 empty_33_fu_493_p2 add_ln135_fu_503_p2 add_ln134_fu_530_p2 add_ln133_1_fu_339_p2 select_ln133_1_fu_345_p3 add_ln132_1_fu_353_p2 select_ln132_1_fu_359_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_8_8_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6_fu_248</InstName>
                                    <ModuleName>img_sharp_8_8_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>248</ID>
                                    <BindInstances>icmp_ln143_fu_220_p2 add_ln143_fu_226_p2 icmp_ln145_fu_238_p2 select_ln143_fu_244_p3 indvars_iv_next30_mid1_fu_345_p2 indvars_iv_next3029_fu_252_p2 select_ln143_1_fu_258_p3 select_ln143_2_fu_350_p3 add_ln147_fu_285_p2 add_ln15_fu_306_p2 add_ln15_1_fu_312_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_8_8_Pipeline_VITIS_LOOP_151_7_fu_272</InstName>
                                    <ModuleName>img_sharp_8_8_Pipeline_VITIS_LOOP_151_7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>272</ID>
                                    <BindInstances>icmp_ln151_fu_151_p2 add_ln152_fu_157_p2 add_ln27_fu_182_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_8_8_Pipeline_VITIS_LOOP_155_8_fu_290</InstName>
                                    <ModuleName>img_sharp_8_8_Pipeline_VITIS_LOOP_155_8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>290</ID>
                                    <BindInstances>icmp_ln155_fu_153_p2 add_ln156_fu_159_p2 add_ln39_fu_184_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_8_8_Pipeline_VITIS_LOOP_159_9_fu_308</InstName>
                                    <ModuleName>img_sharp_8_8_Pipeline_VITIS_LOOP_159_9</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>308</ID>
                                    <BindInstances>icmp_ln159_fu_145_p2 add_ln160_fu_151_p2 sub_ln53_fu_174_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_8_8_Pipeline_VITIS_LOOP_163_10_fu_326</InstName>
                                    <ModuleName>img_sharp_8_8_Pipeline_VITIS_LOOP_163_10</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>326</ID>
                                    <BindInstances>icmp_ln163_fu_153_p2 add_ln164_fu_159_p2 add_ln67_1_fu_188_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_8_8_Pipeline_VITIS_LOOP_75_1_fu_344</InstName>
                                    <ModuleName>img_sharp_8_8_Pipeline_VITIS_LOOP_75_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>344</ID>
                                    <BindInstances>icmp_ln75_fu_142_p2 add_ln76_fu_148_p2 icmp_ln76_fu_160_p2 grp_fu_228_p0 mac_muladd_8s_5s_8ns_8_4_1_U414 mac_muladd_8s_5s_8ns_8_4_1_U414 select_ln77_fu_183_p3 sub_ln77_fu_188_p2 select_ln77_1_fu_194_p3 par2_3_fu_202_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_8_8_Pipeline_VITIS_LOOP_87_1_fu_362</InstName>
                                    <ModuleName>img_sharp_8_8_Pipeline_VITIS_LOOP_87_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>362</ID>
                                    <BindInstances>icmp_ln87_fu_142_p2 add_ln88_fu_148_p2 icmp_ln88_fu_160_p2 select_ln88_fu_174_p3 sub_ln88_fu_179_p2 select_ln88_1_fu_185_p3 par1_2_fu_193_p2 grp_fu_228_p0 mac_muladd_8s_5s_8ns_8_4_1_U424 mac_muladd_8s_5s_8ns_8_4_1_U424</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_8_8_Pipeline_VITIS_LOOP_99_1_fu_380</InstName>
                                    <ModuleName>img_sharp_8_8_Pipeline_VITIS_LOOP_99_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>380</ID>
                                    <BindInstances>icmp_ln99_fu_142_p2 add_ln100_fu_148_p2 icmp_ln100_fu_160_p2 grp_fu_228_p0 mac_muladd_8s_5s_8ns_8_4_1_U433 mac_muladd_8s_5s_8ns_8_4_1_U433 select_ln101_fu_183_p3 sub_ln101_fu_188_p2 select_ln101_1_fu_194_p3 par2_1_fu_202_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_img_sharp_8_8_Pipeline_VITIS_LOOP_111_1_fu_398</InstName>
                                    <ModuleName>img_sharp_8_8_Pipeline_VITIS_LOOP_111_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>398</ID>
                                    <BindInstances>icmp_ln111_fu_142_p2 add_ln112_fu_148_p2 icmp_ln112_fu_160_p2 select_ln112_fu_174_p3 sub_ln112_fu_179_p2 select_ln112_1_fu_185_p3 par1_4_fu_193_p2 grp_fu_228_p0 mac_muladd_8s_5s_8ns_8_4_1_U442 mac_muladd_8s_5s_8ns_8_4_1_U442</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln79_fu_454_p2 add_ln91_fu_467_p2 add_ln103_fu_480_p2 add_ln115_fu_493_p2 dog_1_U dog_2_U dog_0_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16_fu_254</InstName>
                            <ModuleName>convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>254</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>max_ret4_max_fu_134</InstName>
                                    <ModuleName>max</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>134</ID>
                                    <BindInstances>icmp_ln197_fu_48_p2 xor_ln197_1_fu_54_p2 icmp_ln197_1_fu_60_p2 xor_ln197_2_fu_66_p2 icmp_ln197_2_fu_72_p2 xor_ln197_3_fu_78_p2 and_ln197_fu_84_p2 and_ln197_1_fu_90_p2 icmp_ln200_fu_96_p2 xor_ln200_fu_102_p2 icmp_ln200_1_fu_108_p2 xor_ln200_1_fu_114_p2 icmp_ln200_2_fu_120_p2 xor_ln200_2_fu_126_p2 icmp_ln203_fu_132_p2 xor_ln203_fu_138_p2 icmp_ln203_1_fu_144_p2 xor_ln203_1_fu_150_p2 icmp_ln203_2_fu_156_p2 xor_ln203_2_fu_162_p2 and_ln203_fu_168_p2 and_ln203_1_fu_174_p2 out_write_assign_fu_220_p6 xor_ln197_fu_188_p2 and_ln200_fu_194_p2 and_ln200_1_fu_200_p2 and_ln200_2_fu_206_p2 sparsemux_7_2_8_1_1_U167</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln308_fu_164_p2 add_ln308_1_fu_170_p2 add_ln308_fu_186_p2 select_ln308_fu_200_p3 select_ln308_1_fu_212_p3 add_ln309_fu_304_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_img_sharp_4_4_s_fu_260</InstName>
                            <ModuleName>img_sharp_4_4_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>260</ID>
                            <BindInstances>icmp_ln131_fu_278_p2 add_ln131_3_fu_284_p2 add_ln131_fu_381_p2 icmp_ln132_fu_301_p2 select_ln131_fu_387_p3 xor_ln131_fu_307_p2 icmp_ln134_fu_394_p2 icmp_ln133_fu_313_p2 and_ln131_3_fu_319_p2 select_ln131_3_fu_400_p3 add_ln132_fu_407_p2 empty_fu_325_p2 x_mid26_fu_413_p3 exitcond_flatten_not_fu_420_p2 not_exitcond_flatten_mid234_fu_425_p2 and_ln131_fu_430_p2 icmp_ln134_mid211_fu_435_p2 select_ln132_fu_441_p3 add_ln133_fu_448_p2 empty_35_fu_454_p2 empty_36_fu_459_p2 y_mid2_fu_464_p3 select_ln133_fu_473_p3 empty_37_fu_481_p2 add_ln135_fu_487_p2 add_ln134_fu_514_p2 add_ln133_3_fu_331_p2 select_ln133_3_fu_337_p3 add_ln132_3_fu_345_p2 select_ln132_3_fu_351_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>inter_1_U inter_2_U inter_3_U inter_4_U inter_5_U inter_6_U inter_7_U inter_8_U inter_9_U p_ZL4demo_0_0_U p_ZL4demo_0_1_U p_ZL4demo_0_2_U p_ZL4demo_1_0_U p_ZL4demo_1_1_U p_ZL4demo_1_2_U p_ZL4demo_2_0_U p_ZL4demo_2_1_U p_ZL4demo_2_2_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>tile0_U tile1_U tile2_U tile3_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>split_into_tiles_Pipeline_VITIS_LOOP_351_1_VITIS_LOOP_352_2</Name>
            <Loops>
                <VITIS_LOOP_351_1_VITIS_LOOP_352_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.632</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_351_1_VITIS_LOOP_352_2>
                        <Name>VITIS_LOOP_351_1_VITIS_LOOP_352_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_351_1_VITIS_LOOP_352_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:352</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_351_1_VITIS_LOOP_352_2>
                            <Name>VITIS_LOOP_351_1_VITIS_LOOP_352_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:351</SourceLocation>
                        </VITIS_LOOP_351_1_VITIS_LOOP_352_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_351_1_VITIS_LOOP_352_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln351_fu_105_p2" SOURCE="top.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln351" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_351_1_VITIS_LOOP_352_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln351_1_fu_111_p2" SOURCE="top.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln351_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_351_1_VITIS_LOOP_352_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln351_fu_123_p2" SOURCE="top.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln351" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_351_1_VITIS_LOOP_352_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln352_fu_129_p2" SOURCE="top.cpp:352" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln352" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_351_1_VITIS_LOOP_352_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_fu_135_p3" SOURCE="top.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_351_1_VITIS_LOOP_352_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_1_fu_143_p3" SOURCE="top.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_351_1_VITIS_LOOP_352_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_182_p2" SOURCE="top.cpp:354" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln354" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_351_1_VITIS_LOOP_352_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln352_fu_188_p2" SOURCE="top.cpp:352" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln352" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_into_tiles_Pipeline_VITIS_LOOP_359_3_VITIS_LOOP_360_4</Name>
            <Loops>
                <VITIS_LOOP_359_3_VITIS_LOOP_360_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.290</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_359_3_VITIS_LOOP_360_4>
                        <Name>VITIS_LOOP_359_3_VITIS_LOOP_360_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_359_3_VITIS_LOOP_360_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:360</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_359_3_VITIS_LOOP_360_4>
                            <Name>VITIS_LOOP_359_3_VITIS_LOOP_360_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:359</SourceLocation>
                        </VITIS_LOOP_359_3_VITIS_LOOP_360_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>193</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_359_3_VITIS_LOOP_360_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln359_fu_111_p2" SOURCE="top.cpp:359" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln359" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_3_VITIS_LOOP_360_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_1_fu_117_p2" SOURCE="top.cpp:359" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln359_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_3_VITIS_LOOP_360_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_fu_129_p2" SOURCE="top.cpp:359" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln359" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_359_3_VITIS_LOOP_360_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln360_fu_135_p2" SOURCE="top.cpp:360" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln360" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_359_3_VITIS_LOOP_360_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln359_fu_141_p3" SOURCE="top.cpp:359" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln359" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_359_3_VITIS_LOOP_360_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln359_1_fu_149_p3" SOURCE="top.cpp:359" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln359_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_3_VITIS_LOOP_360_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln362_fu_173_p2" SOURCE="top.cpp:362" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln362" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_359_3_VITIS_LOOP_360_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln362_fu_187_p2" SOURCE="top.cpp:362" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln362" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_3_VITIS_LOOP_360_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln360_fu_214_p2" SOURCE="top.cpp:360" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln360" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_into_tiles_Pipeline_VITIS_LOOP_367_5_VITIS_LOOP_368_6</Name>
            <Loops>
                <VITIS_LOOP_367_5_VITIS_LOOP_368_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.290</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_367_5_VITIS_LOOP_368_6>
                        <Name>VITIS_LOOP_367_5_VITIS_LOOP_368_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_367_5_VITIS_LOOP_368_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:368</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_367_5_VITIS_LOOP_368_6>
                            <Name>VITIS_LOOP_367_5_VITIS_LOOP_368_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:367</SourceLocation>
                        </VITIS_LOOP_367_5_VITIS_LOOP_368_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>193</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_367_5_VITIS_LOOP_368_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln367_fu_111_p2" SOURCE="top.cpp:367" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln367" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_367_5_VITIS_LOOP_368_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln367_1_fu_117_p2" SOURCE="top.cpp:367" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln367_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_367_5_VITIS_LOOP_368_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln367_fu_129_p2" SOURCE="top.cpp:367" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln367" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_367_5_VITIS_LOOP_368_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln368_fu_135_p2" SOURCE="top.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln368" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_367_5_VITIS_LOOP_368_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln367_fu_141_p3" SOURCE="top.cpp:367" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln367" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_367_5_VITIS_LOOP_368_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln367_1_fu_149_p3" SOURCE="top.cpp:367" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln367_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_367_5_VITIS_LOOP_368_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_val2_fu_177_p2" SOURCE="top.cpp:367" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_val2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_367_5_VITIS_LOOP_368_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_fu_204_p2" SOURCE="top.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln370" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_367_5_VITIS_LOOP_368_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_fu_210_p2" SOURCE="top.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln368" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_into_tiles_Pipeline_VITIS_LOOP_375_7_VITIS_LOOP_376_8</Name>
            <Loops>
                <VITIS_LOOP_375_7_VITIS_LOOP_376_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.290</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_375_7_VITIS_LOOP_376_8>
                        <Name>VITIS_LOOP_375_7_VITIS_LOOP_376_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_375_7_VITIS_LOOP_376_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:376</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_375_7_VITIS_LOOP_376_8>
                            <Name>VITIS_LOOP_375_7_VITIS_LOOP_376_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:375</SourceLocation>
                        </VITIS_LOOP_375_7_VITIS_LOOP_376_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_375_7_VITIS_LOOP_376_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln375_fu_111_p2" SOURCE="top.cpp:375" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln375" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_375_7_VITIS_LOOP_376_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_1_fu_117_p2" SOURCE="top.cpp:375" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln375_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_375_7_VITIS_LOOP_376_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_fu_129_p2" SOURCE="top.cpp:375" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln375" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_375_7_VITIS_LOOP_376_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln376_fu_135_p2" SOURCE="top.cpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln376" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_375_7_VITIS_LOOP_376_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln375_fu_141_p3" SOURCE="top.cpp:375" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln375" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_375_7_VITIS_LOOP_376_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln375_1_fu_149_p3" SOURCE="top.cpp:375" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln375_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_375_7_VITIS_LOOP_376_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_val8_fu_177_p2" SOURCE="top.cpp:375" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_val8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_375_7_VITIS_LOOP_376_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln378_fu_187_p2" SOURCE="top.cpp:378" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln378" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_375_7_VITIS_LOOP_376_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln378_fu_201_p2" SOURCE="top.cpp:378" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_375_7_VITIS_LOOP_376_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_230_p2" SOURCE="top.cpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln376" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>split_into_tiles</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.290</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16399</Best-caseLatency>
                    <Average-caseLatency>16399</Average-caseLatency>
                    <Worst-caseLatency>16399</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16399</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:381</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>180</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>868</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>img_sharp7_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOO</Name>
            <Loops>
                <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.946</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34601</Best-caseLatency>
                    <Average-caseLatency>34601</Average-caseLatency>
                    <Worst-caseLatency>34601</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.346 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.346 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.346 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34597</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                        <Name>VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>34596</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>34599</Latency>
                        <AbsoluteTimeLatency>0.346 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:134</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                            <Name>VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:133</SourceLocation>
                        </VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>88</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>340</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln131_fu_284_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_2_fu_290_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_503_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_307_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_fu_384_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_fu_313_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln134_fu_391_p2" SOURCE="top.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_fu_319_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln131_2_fu_325_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln131_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_4_fu_509_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_397_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_331_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="x_mid26_fu_403_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="x_mid26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten_not_fu_410_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten_mid234_fu_415_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten_mid234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln131_fu_420_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln134_mid211_fu_425_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134_mid211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_fu_431_p3" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_438_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_50_fu_444_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_51_fu_449_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="y_mid2_fu_454_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="y_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_fu_463_p3" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_519_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_528_p2" SOURCE="top.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_479_p2" SOURCE="top.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_2_fu_337_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_2_fu_343_p3" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_2_fu_351_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_2_fu_357_p3" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_64_64_7_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6</Name>
            <Loops>
                <VITIS_LOOP_143_5_VITIS_LOOP_145_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.763</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3850</Best-caseLatency>
                    <Average-caseLatency>3850</Average-caseLatency>
                    <Worst-caseLatency>3850</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3845</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                        <Name>VITIS_LOOP_143_5_VITIS_LOOP_145_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3844</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>3848</Latency>
                        <AbsoluteTimeLatency>38.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:145</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                            <Name>VITIS_LOOP_143_5_VITIS_LOOP_145_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:143</SourceLocation>
                        </VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>470</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>515</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_fu_275_p2" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_281_p2" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln145_fu_293_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_299_p3" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next30_mid1_fu_381_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next30_mid1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next3029_fu_307_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next3029" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_3_fu_313_p3" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_4_fu_386_p3" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_336_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_8_1_1_U24" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2ns_8_1_1_U25" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln15_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2ns_8_1_1_U26" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln15_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U27" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln15_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U28" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln15_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8s_8_4_1_U29" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln15_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U28" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_3_fu_372_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U27" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8s_8_4_1_U29" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_6_fu_377_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_64_64_7_Pipeline_VITIS_LOOP_151_7</Name>
            <Loops>
                <VITIS_LOOP_151_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.431</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>63</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_151_7>
                        <Name>VITIS_LOOP_151_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_151_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:151</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_151_7>
                            <Name>VITIS_LOOP_151_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:152</SourceLocation>
                        </VITIS_LOOP_151_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>207</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>228</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_fu_180_p2" SOURCE="top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_186_p2" SOURCE="top.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_151_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8s_8_4_1_U51" SOURCE="top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_151_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8s_8_4_1_U52" SOURCE="top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_8_1_1_U49" SOURCE="top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_8_1_1_U50" SOURCE="top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln27_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_151_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8s_8_4_1_U51" SOURCE="top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_151_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8s_8_4_1_U52" SOURCE="top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_64_64_7_Pipeline_VITIS_LOOP_155_8</Name>
            <Loops>
                <VITIS_LOOP_155_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.431</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>63</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_8>
                        <Name>VITIS_LOOP_155_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_155_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:155</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_155_8>
                            <Name>VITIS_LOOP_155_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:156</SourceLocation>
                        </VITIS_LOOP_155_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>185</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>186</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_fu_184_p2" SOURCE="top.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_190_p2" SOURCE="top.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_155_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U66" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_155_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8s_8_4_1_U65" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_8_1_1_U64" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_155_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U67" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_155_8" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U67" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_155_8" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8s_8_4_1_U65" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_155_8" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U66" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_4_fu_231_p2" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_64_64_7_Pipeline_VITIS_LOOP_159_9</Name>
            <Loops>
                <VITIS_LOOP_159_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.431</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>63</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_159_9>
                        <Name>VITIS_LOOP_159_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_159_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:159</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_159_9>
                            <Name>VITIS_LOOP_159_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:160</SourceLocation>
                        </VITIS_LOOP_159_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>207</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>228</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln159_fu_178_p2" SOURCE="top.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_184_p2" SOURCE="top.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2s_8_1_1_U79" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2ns_8_1_1_U80" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_159_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U81" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_159_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8s_8_4_1_U82" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_159_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U81" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_159_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8s_8_4_1_U82" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_64_64_7_Pipeline_VITIS_LOOP_163_10</Name>
            <Loops>
                <VITIS_LOOP_163_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.431</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>63</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_163_10>
                        <Name>VITIS_LOOP_163_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>62</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_163_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:163</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_163_10>
                            <Name>VITIS_LOOP_163_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:164</SourceLocation>
                        </VITIS_LOOP_163_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>185</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>186</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln163_fu_186_p2" SOURCE="top.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_192_p2" SOURCE="top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_2ns_8_1_1_U93" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_163_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U94" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_163_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U95" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_163_10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U96" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_163_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U96" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_163_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U94" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_163_10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U95" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_5_fu_241_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_5" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_64_64_7_Pipeline_VITIS_LOOP_75_1</Name>
            <Loops>
                <VITIS_LOOP_75_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.006</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1>
                        <Name>VITIS_LOOP_75_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_75_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71~top.cpp:168</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_75_1>
                            <Name>VITIS_LOOP_75_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:76~top.cpp:168</SourceLocation>
                        </VITIS_LOOP_75_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>27</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>125</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_130_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_136_p2" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_142_p2" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_215_p0" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_1_fu_156_p3" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U107" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U107" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_224_p0" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_1_fu_176_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U108" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U108" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_64_64_7_Pipeline_VITIS_LOOP_87_1</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.006</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:83~top.cpp:169</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_1>
                            <Name>VITIS_LOOP_87_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:88~top.cpp:169</SourceLocation>
                        </VITIS_LOOP_87_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>27</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>126</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_144_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_150_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_fu_156_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_229_p0" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_1_fu_170_p3" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_87_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3s_8ns_8_4_1_U117" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3s_8ns_8_4_1_U117" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_238_p0" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_1_fu_190_p3" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_87_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U118" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U118" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_64_64_7_Pipeline_VITIS_LOOP_99_1</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.006</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:95~top.cpp:170</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_99_1>
                            <Name>VITIS_LOOP_99_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:100~top.cpp:170</SourceLocation>
                        </VITIS_LOOP_99_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>27</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>125</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_136_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_142_p2" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln100_fu_148_p2" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_221_p0" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln100_1_fu_162_p3" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_99_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U129" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U129" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_230_p0" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_1_fu_182_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_99_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U130" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2s_8ns_8_4_1_U130" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_5" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_64_64_7_Pipeline_VITIS_LOOP_111_1</Name>
            <Loops>
                <VITIS_LOOP_111_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.006</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_1>
                        <Name>VITIS_LOOP_111_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_111_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:107~top.cpp:171</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_111_1>
                            <Name>VITIS_LOOP_111_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:112~top.cpp:171</SourceLocation>
                        </VITIS_LOOP_111_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>27</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>125</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln111_fu_128_p2" SOURCE="top.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_134_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_140_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_213_p0" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_1_fu_154_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_111_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U140" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U140" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_222_p0" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln113_1_fu_174_p3" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln113_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_111_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U141" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U141" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_8" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_64_64_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.946</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38746</Best-caseLatency>
                    <Average-caseLatency>38746</Average-caseLatency>
                    <Worst-caseLatency>38746</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.387 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.387 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.387 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38746</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:168</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>21</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>1606</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3138</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_500_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_513_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_526_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_539_p2" SOURCE="top.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>max</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.530</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:196</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>186</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln197_fu_48_p2" SOURCE="top.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln197_1_fu_54_p2" SOURCE="top.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln197_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln197_1_fu_60_p2" SOURCE="top.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln197_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln197_2_fu_66_p2" SOURCE="top.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln197_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln197_2_fu_72_p2" SOURCE="top.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln197_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln197_3_fu_78_p2" SOURCE="top.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln197_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln197_fu_84_p2" SOURCE="top.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln197_1_fu_90_p2" SOURCE="top.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln197_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln200_fu_96_p2" SOURCE="top.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln200_fu_102_p2" SOURCE="top.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln200_1_fu_108_p2" SOURCE="top.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln200_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln200_1_fu_114_p2" SOURCE="top.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln200_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln200_2_fu_120_p2" SOURCE="top.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln200_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln200_2_fu_126_p2" SOURCE="top.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln200_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln203_fu_132_p2" SOURCE="top.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln203_fu_138_p2" SOURCE="top.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln203_1_fu_144_p2" SOURCE="top.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln203_1_fu_150_p2" SOURCE="top.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln203_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln203_2_fu_156_p2" SOURCE="top.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln203_2_fu_162_p2" SOURCE="top.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln203_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln203_fu_168_p2" SOURCE="top.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln203_1_fu_174_p2" SOURCE="top.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln203_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="out_write_assign_fu_220_p6" SOURCE="top.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln197_fu_188_p2" SOURCE="top.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln200_fu_194_p2" SOURCE="top.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln200_1_fu_200_p2" SOURCE="top.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln200_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln200_2_fu_206_p2" SOURCE="top.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln200_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U167" SOURCE="top.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="out_write_assign" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convol_Pipeline_VITIS_LOOP_242_3_VITIS_LOOP_243_4</Name>
            <Loops>
                <VITIS_LOOP_242_3_VITIS_LOOP_243_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.490</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2052</Best-caseLatency>
                    <Average-caseLatency>2052</Average-caseLatency>
                    <Worst-caseLatency>2052</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2050</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_242_3_VITIS_LOOP_243_4>
                        <Name>VITIS_LOOP_242_3_VITIS_LOOP_243_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2050</Latency>
                        <AbsoluteTimeLatency>20.500 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>max_ret7_max_fu_126</Instance>
                        </InstanceList>
                    </VITIS_LOOP_242_3_VITIS_LOOP_243_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:243</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_242_3_VITIS_LOOP_243_4>
                            <Name>VITIS_LOOP_242_3_VITIS_LOOP_243_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>top.cpp:242</SourceLocation>
                        </VITIS_LOOP_242_3_VITIS_LOOP_243_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>99</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>224</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_242_3_VITIS_LOOP_243_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln242_fu_152_p2" SOURCE="top.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_242_3_VITIS_LOOP_243_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_1_fu_158_p2" SOURCE="top.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_242_3_VITIS_LOOP_243_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_174_p2" SOURCE="top.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_242_3_VITIS_LOOP_243_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln242_fu_188_p3" SOURCE="top.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_242_3_VITIS_LOOP_243_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln242_1_fu_200_p3" SOURCE="top.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln242_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_242_3_VITIS_LOOP_243_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_fu_260_p2" SOURCE="top.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_1</Name>
            <Loops>
                <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8105</Best-caseLatency>
                    <Average-caseLatency>8105</Average-caseLatency>
                    <Worst-caseLatency>8105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8101</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                        <Name>VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8100</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8103</Latency>
                        <AbsoluteTimeLatency>81.030 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:134</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                            <Name>VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:133</SourceLocation>
                        </VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>79</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>324</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln131_fu_288_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_2_fu_294_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_507_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_311_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_fu_388_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_fu_317_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln134_fu_395_p2" SOURCE="top.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_fu_323_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln131_2_fu_329_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln131_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_2_fu_513_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_401_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_335_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="x_mid26_fu_407_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="x_mid26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten_not_fu_414_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten_mid234_fu_419_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten_mid234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln131_fu_424_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln134_mid211_fu_429_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134_mid211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_fu_435_p3" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_442_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_27_fu_448_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_28_fu_453_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="y_mid2_fu_458_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="y_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_fu_467_p3" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_29_fu_523_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_532_p2" SOURCE="top.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_483_p2" SOURCE="top.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_2_fu_341_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_2_fu_347_p3" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_2_fu_355_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_2_fu_361_p3" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_32_32_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6</Name>
            <Loops>
                <VITIS_LOOP_143_5_VITIS_LOOP_145_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.514</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>903</Best-caseLatency>
                    <Average-caseLatency>903</Average-caseLatency>
                    <Worst-caseLatency>903</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>901</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                        <Name>VITIS_LOOP_143_5_VITIS_LOOP_145_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>900</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>901</Latency>
                        <AbsoluteTimeLatency>9.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:145</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                            <Name>VITIS_LOOP_143_5_VITIS_LOOP_145_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:143</SourceLocation>
                        </VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>207</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_fu_162_p2" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_168_p2" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln145_fu_180_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_186_p3" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next30_mid1_fu_266_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next30_mid1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next3029_fu_194_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next3029" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_5_fu_200_p3" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_6_fu_271_p3" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_227_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_32_32_Pipeline_VITIS_LOOP_151_7</Name>
            <Loops>
                <VITIS_LOOP_151_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_151_7>
                        <Name>VITIS_LOOP_151_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>30</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_151_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:151</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_151_7>
                            <Name>VITIS_LOOP_151_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:152</SourceLocation>
                        </VITIS_LOOP_151_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>44</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_fu_121_p2" SOURCE="top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_127_p2" SOURCE="top.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln27_fu_160_p2" SOURCE="top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln27" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_32_32_Pipeline_VITIS_LOOP_155_8</Name>
            <Loops>
                <VITIS_LOOP_155_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_8>
                        <Name>VITIS_LOOP_155_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>30</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_155_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:155</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_155_8>
                            <Name>VITIS_LOOP_155_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:156</SourceLocation>
                        </VITIS_LOOP_155_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>44</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_fu_123_p2" SOURCE="top.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_129_p2" SOURCE="top.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_fu_162_p2" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_32_32_Pipeline_VITIS_LOOP_159_9</Name>
            <Loops>
                <VITIS_LOOP_159_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_159_9>
                        <Name>VITIS_LOOP_159_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>30</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_159_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:159</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_159_9>
                            <Name>VITIS_LOOP_159_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:160</SourceLocation>
                        </VITIS_LOOP_159_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>44</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln159_fu_115_p2" SOURCE="top.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_121_p2" SOURCE="top.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_146_p2" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_32_32_Pipeline_VITIS_LOOP_163_10</Name>
            <Loops>
                <VITIS_LOOP_163_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_163_10>
                        <Name>VITIS_LOOP_163_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>30</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_163_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:163</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_163_10>
                            <Name>VITIS_LOOP_163_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:164</SourceLocation>
                        </VITIS_LOOP_163_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>44</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln163_fu_123_p2" SOURCE="top.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_129_p2" SOURCE="top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln67_fu_170_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_32_32_Pipeline_VITIS_LOOP_75_1</Name>
            <Loops>
                <VITIS_LOOP_75_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.512</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1>
                        <Name>VITIS_LOOP_75_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_75_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71~top.cpp:168</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_75_1>
                            <Name>VITIS_LOOP_75_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:76~top.cpp:168</SourceLocation>
                        </VITIS_LOOP_75_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>93</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>169</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_144_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_150_p2" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_162_p2" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_230_p0" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3s_8ns_8_4_1_U211" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3s_8ns_8_4_1_U211" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_fu_185_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_2_fu_190_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_fu_198_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="par2_11_fu_204_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_11" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_32_32_Pipeline_VITIS_LOOP_87_1</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.512</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:83~top.cpp:169</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_1>
                            <Name>VITIS_LOOP_87_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:88~top.cpp:169</SourceLocation>
                        </VITIS_LOOP_87_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>93</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>169</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_144_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_150_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_fu_162_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_fu_176_p3" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_2_fu_181_p3" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln88_fu_189_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="par1_10_fu_195_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_230_p0" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_87_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3s_8ns_8_4_1_U220" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3s_8ns_8_4_1_U220" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_10" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_32_32_Pipeline_VITIS_LOOP_99_1</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.512</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:95~top.cpp:170</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_99_1>
                            <Name>VITIS_LOOP_99_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:100~top.cpp:170</SourceLocation>
                        </VITIS_LOOP_99_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>93</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>169</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_144_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_150_p2" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln100_fu_162_p2" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_230_p0" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_99_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3s_8ns_8_4_1_U229" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3s_8ns_8_4_1_U229" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_fu_185_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_2_fu_190_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln101_fu_198_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="par2_9_fu_204_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_9" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_32_32_Pipeline_VITIS_LOOP_111_1</Name>
            <Loops>
                <VITIS_LOOP_111_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.512</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_1>
                        <Name>VITIS_LOOP_111_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_111_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:107~top.cpp:171</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_111_1>
                            <Name>VITIS_LOOP_111_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:112~top.cpp:171</SourceLocation>
                        </VITIS_LOOP_111_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>93</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>169</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln111_fu_144_p2" SOURCE="top.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_150_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_162_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_176_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_2_fu_181_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln112_fu_189_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="par1_12_fu_195_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_230_p0" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_111_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3s_8ns_8_4_1_U238" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3s_8ns_8_4_1_U238" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_12" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_32_32_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.697</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9189</Best-caseLatency>
                    <Average-caseLatency>9189</Average-caseLatency>
                    <Worst-caseLatency>9189</Worst-caseLatency>
                    <Best-caseRealTimeLatency>91.890 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>91.890 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>91.890 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9189</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:168</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>817</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2634</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_430_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_443_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_456_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_469_p2" SOURCE="top.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="laplacian_1_U" SOURCE="" STORAGESIZE="3 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="laplacian_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="laplacian_2_U" SOURCE="" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="laplacian_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="laplacian_0_U" SOURCE="" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="laplacian_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convol_Pipeline_VITIS_LOOP_264_7_VITIS_LOOP_265_8</Name>
            <Loops>
                <VITIS_LOOP_264_7_VITIS_LOOP_265_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.639</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>260</Best-caseLatency>
                    <Average-caseLatency>260</Average-caseLatency>
                    <Worst-caseLatency>260</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_264_7_VITIS_LOOP_265_8>
                        <Name>VITIS_LOOP_264_7_VITIS_LOOP_265_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>258</Latency>
                        <AbsoluteTimeLatency>2.580 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>max_ret6_max_fu_134</Instance>
                        </InstanceList>
                    </VITIS_LOOP_264_7_VITIS_LOOP_265_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:265</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_264_7_VITIS_LOOP_265_8>
                            <Name>VITIS_LOOP_264_7_VITIS_LOOP_265_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:264</SourceLocation>
                        </VITIS_LOOP_264_7_VITIS_LOOP_265_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>204</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>210</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_7_VITIS_LOOP_265_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln264_fu_160_p2" SOURCE="top.cpp:264" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln264" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_7_VITIS_LOOP_265_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_1_fu_166_p2" SOURCE="top.cpp:264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln264_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_7_VITIS_LOOP_265_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_182_p2" SOURCE="top.cpp:264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln264" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_264_7_VITIS_LOOP_265_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln264_fu_196_p3" SOURCE="top.cpp:264" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln264" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_264_7_VITIS_LOOP_265_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln264_1_fu_208_p3" SOURCE="top.cpp:264" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln264_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_7_VITIS_LOOP_265_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_fu_300_p2" SOURCE="top.cpp:265" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln265" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_2</Name>
            <Loops>
                <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.711</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1769</Best-caseLatency>
                    <Average-caseLatency>1769</Average-caseLatency>
                    <Worst-caseLatency>1769</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1765</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                        <Name>VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1764</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1767</Latency>
                        <AbsoluteTimeLatency>17.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:134</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                            <Name>VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:133</SourceLocation>
                        </VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>314</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln131_fu_282_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_1_fu_288_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_501_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_305_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_fu_382_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_fu_311_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln134_fu_389_p2" SOURCE="top.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_fu_317_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln131_1_fu_323_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln131_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_1_fu_507_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_395_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_329_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="x_mid26_fu_401_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="x_mid26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten_not_fu_408_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten_mid234_fu_413_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten_mid234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln131_fu_418_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln134_mid211_fu_423_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134_mid211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_fu_429_p3" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_436_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_23_fu_442_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_24_fu_447_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="y_mid2_fu_452_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="y_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_fu_461_p3" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_25_fu_517_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_526_p2" SOURCE="top.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_477_p2" SOURCE="top.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_335_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_1_fu_341_p3" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_1_fu_349_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_1_fu_355_p3" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_16_16_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6</Name>
            <Loops>
                <VITIS_LOOP_143_5_VITIS_LOOP_145_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.528</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>200</Best-caseLatency>
                    <Average-caseLatency>200</Average-caseLatency>
                    <Worst-caseLatency>200</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>197</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                        <Name>VITIS_LOOP_143_5_VITIS_LOOP_145_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>196</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>198</Latency>
                        <AbsoluteTimeLatency>1.980 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:145</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                            <Name>VITIS_LOOP_143_5_VITIS_LOOP_145_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:143</SourceLocation>
                        </VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>345</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>371</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_fu_226_p2" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_232_p2" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln145_fu_244_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_250_p3" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next30_mid1_fu_374_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next30_mid1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next3029_fu_258_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next3029" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_7_fu_264_p3" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_8_fu_379_p3" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_290_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_327_p2" SOURCE="top.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_356_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_16_16_Pipeline_VITIS_LOOP_151_7</Name>
            <Loops>
                <VITIS_LOOP_151_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_151_7>
                        <Name>VITIS_LOOP_151_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_151_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:151</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_151_7>
                            <Name>VITIS_LOOP_151_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:152</SourceLocation>
                        </VITIS_LOOP_151_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>114</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>141</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_fu_155_p2" SOURCE="top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_161_p2" SOURCE="top.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_4_fu_224_p2" SOURCE="top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_16_16_Pipeline_VITIS_LOOP_155_8</Name>
            <Loops>
                <VITIS_LOOP_155_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_8>
                        <Name>VITIS_LOOP_155_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_155_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:155</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_155_8>
                            <Name>VITIS_LOOP_155_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:156</SourceLocation>
                        </VITIS_LOOP_155_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>114</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>141</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_fu_157_p2" SOURCE="top.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_163_p2" SOURCE="top.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_6_fu_226_p2" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_16_16_Pipeline_VITIS_LOOP_159_9</Name>
            <Loops>
                <VITIS_LOOP_159_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_159_9>
                        <Name>VITIS_LOOP_159_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_159_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:159</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_159_9>
                            <Name>VITIS_LOOP_159_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:160</SourceLocation>
                        </VITIS_LOOP_159_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>114</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>141</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln159_fu_149_p2" SOURCE="top.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_155_p2" SOURCE="top.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_4_fu_210_p2" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_16_16_Pipeline_VITIS_LOOP_163_10</Name>
            <Loops>
                <VITIS_LOOP_163_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_163_10>
                        <Name>VITIS_LOOP_163_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_163_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:163</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_163_10>
                            <Name>VITIS_LOOP_163_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:164</SourceLocation>
                        </VITIS_LOOP_163_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>114</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>141</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln163_fu_157_p2" SOURCE="top.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_163_p2" SOURCE="top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_7_fu_234_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_16_16_Pipeline_VITIS_LOOP_75_1</Name>
            <Loops>
                <VITIS_LOOP_75_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.404</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1>
                        <Name>VITIS_LOOP_75_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_75_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71~top.cpp:168</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_75_1>
                            <Name>VITIS_LOOP_75_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:76~top.cpp:168</SourceLocation>
                        </VITIS_LOOP_75_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>93</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_142_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_148_p2" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_160_p2" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_211_p0" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_8ns_8_4_1_U310" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_8ns_8_4_1_U310" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_220_p0" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U311" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U311" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_16_16_Pipeline_VITIS_LOOP_87_1</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.404</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:83~top.cpp:169</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_1>
                            <Name>VITIS_LOOP_87_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:88~top.cpp:169</SourceLocation>
                        </VITIS_LOOP_87_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>93</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_142_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_148_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_fu_160_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_211_p0" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_87_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U321" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U321" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_220_p0" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_87_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_8ns_8_4_1_U322" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_8ns_8_4_1_U322" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_14" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_16_16_Pipeline_VITIS_LOOP_99_1</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.929</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:95~top.cpp:170</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_99_1>
                            <Name>VITIS_LOOP_99_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:100~top.cpp:170</SourceLocation>
                        </VITIS_LOOP_99_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>93</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_142_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_148_p2" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln100_fu_160_p2" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_211_p0" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_99_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_8ns_8_4_1_U331" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_8ns_8_4_1_U331" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_220_p0" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_99_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U332" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U332" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_16_16_Pipeline_VITIS_LOOP_111_1</Name>
            <Loops>
                <VITIS_LOOP_111_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.929</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_1>
                        <Name>VITIS_LOOP_111_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_111_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:107~top.cpp:171</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_111_1>
                            <Name>VITIS_LOOP_111_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:112~top.cpp:171</SourceLocation>
                        </VITIS_LOOP_111_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>93</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln111_fu_142_p2" SOURCE="top.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_148_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_160_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_211_p0" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_111_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U341" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_2ns_8ns_8_4_1_U341" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_220_p0" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_111_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_8ns_8_4_1_U342" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_3ns_8ns_8_4_1_U342" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_16" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_16_16_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.711</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2090</Best-caseLatency>
                    <Average-caseLatency>2090</Average-caseLatency>
                    <Worst-caseLatency>2090</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2090</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:168</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>1355</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3052</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_454_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_467_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_480_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_493_p2" SOURCE="top.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="gaussian_1_U" SOURCE="" STORAGESIZE="3 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="gaussian_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="gaussian_2_U" SOURCE="" STORAGESIZE="2 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="gaussian_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="gaussian_0_U" SOURCE="" STORAGESIZE="2 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="gaussian_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convol_Pipeline_VITIS_LOOP_286_11_VITIS_LOOP_287_12</Name>
            <Loops>
                <VITIS_LOOP_286_11_VITIS_LOOP_287_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.407</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_286_11_VITIS_LOOP_287_12>
                        <Name>VITIS_LOOP_286_11_VITIS_LOOP_287_12</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>max_ret5_max_fu_134</Instance>
                        </InstanceList>
                    </VITIS_LOOP_286_11_VITIS_LOOP_287_12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:287</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_286_11_VITIS_LOOP_287_12>
                            <Name>VITIS_LOOP_286_11_VITIS_LOOP_287_12</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:286</SourceLocation>
                        </VITIS_LOOP_286_11_VITIS_LOOP_287_12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_286_11_VITIS_LOOP_287_12" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln286_fu_161_p2" SOURCE="top.cpp:286" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln286" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_286_11_VITIS_LOOP_287_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_1_fu_167_p2" SOURCE="top.cpp:286" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln286_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_286_11_VITIS_LOOP_287_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_fu_183_p2" SOURCE="top.cpp:286" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln286" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_286_11_VITIS_LOOP_287_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln286_fu_197_p3" SOURCE="top.cpp:286" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln286" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_286_11_VITIS_LOOP_287_12" OPTYPE="select" PRAGMA="" RTLNAME="select_ln286_1_fu_209_p3" SOURCE="top.cpp:286" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln286_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_286_11_VITIS_LOOP_287_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_301_p2" SOURCE="top.cpp:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP</Name>
            <Loops>
                <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.267</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>328</Best-caseLatency>
                    <Average-caseLatency>328</Average-caseLatency>
                    <Worst-caseLatency>328</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>325</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                        <Name>VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>324</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>326</Latency>
                        <AbsoluteTimeLatency>3.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:134</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                            <Name>VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:133</SourceLocation>
                        </VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>53</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln131_fu_286_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_1_fu_292_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_389_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_309_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_fu_395_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_fu_315_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln134_fu_402_p2" SOURCE="top.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_fu_321_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln131_1_fu_327_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln131_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_2_fu_408_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_415_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_333_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="x_mid26_fu_421_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="x_mid26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten_not_fu_428_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten_mid234_fu_433_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten_mid234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln131_fu_438_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln134_mid211_fu_443_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134_mid211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_fu_449_p3" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_456_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_31_fu_462_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_32_fu_467_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="y_mid2_fu_472_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="y_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_fu_481_p3" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_493_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_503_p2" SOURCE="top.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_530_p2" SOURCE="top.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_339_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_1_fu_345_p3" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_1_fu_353_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_1_fu_359_p3" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_8_8_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6</Name>
            <Loops>
                <VITIS_LOOP_143_5_VITIS_LOOP_145_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.314</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                        <Name>VITIS_LOOP_143_5_VITIS_LOOP_145_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>36</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>38</Latency>
                        <AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:145</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                            <Name>VITIS_LOOP_143_5_VITIS_LOOP_145_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:143</SourceLocation>
                        </VITIS_LOOP_143_5_VITIS_LOOP_145_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>339</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>361</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_fu_220_p2" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_226_p2" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln145_fu_238_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_244_p3" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next30_mid1_fu_345_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next30_mid1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next3029_fu_252_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next3029" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_1_fu_258_p3" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_2_fu_350_p3" SOURCE="top.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_285_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_306_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_5_VITIS_LOOP_145_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_312_p2" SOURCE="top.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln15_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_8_8_Pipeline_VITIS_LOOP_151_7</Name>
            <Loops>
                <VITIS_LOOP_151_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_151_7>
                        <Name>VITIS_LOOP_151_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>6</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_151_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:151</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_151_7>
                            <Name>VITIS_LOOP_151_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:152</SourceLocation>
                        </VITIS_LOOP_151_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>112</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_fu_151_p2" SOURCE="top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_157_p2" SOURCE="top.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_182_p2" SOURCE="top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_8_8_Pipeline_VITIS_LOOP_155_8</Name>
            <Loops>
                <VITIS_LOOP_155_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_8>
                        <Name>VITIS_LOOP_155_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>6</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_155_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:155</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_155_8>
                            <Name>VITIS_LOOP_155_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:156</SourceLocation>
                        </VITIS_LOOP_155_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>112</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_fu_153_p2" SOURCE="top.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_159_p2" SOURCE="top.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_184_p2" SOURCE="top.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_8_8_Pipeline_VITIS_LOOP_159_9</Name>
            <Loops>
                <VITIS_LOOP_159_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_159_9>
                        <Name>VITIS_LOOP_159_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>6</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_159_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:159</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_159_9>
                            <Name>VITIS_LOOP_159_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:160</SourceLocation>
                        </VITIS_LOOP_159_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>112</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln159_fu_145_p2" SOURCE="top.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_151_p2" SOURCE="top.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_159_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_174_p2" SOURCE="top.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_8_8_Pipeline_VITIS_LOOP_163_10</Name>
            <Loops>
                <VITIS_LOOP_163_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_163_10>
                        <Name>VITIS_LOOP_163_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>6</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_163_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:163</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_163_10>
                            <Name>VITIS_LOOP_163_10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:164</SourceLocation>
                        </VITIS_LOOP_163_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>112</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln163_fu_153_p2" SOURCE="top.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_159_p2" SOURCE="top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_188_p2" SOURCE="top.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_8_8_Pipeline_VITIS_LOOP_75_1</Name>
            <Loops>
                <VITIS_LOOP_75_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.690</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1>
                        <Name>VITIS_LOOP_75_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_75_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:71~top.cpp:168</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_75_1>
                            <Name>VITIS_LOOP_75_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:76~top.cpp:168</SourceLocation>
                        </VITIS_LOOP_75_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>93</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_142_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_148_p2" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_160_p2" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_228_p0" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_8ns_8_4_1_U414" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_8ns_8_4_1_U414" SOURCE="top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_fu_183_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_fu_188_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_1_fu_194_p3" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="par2_3_fu_202_p2" SOURCE="top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_8_8_Pipeline_VITIS_LOOP_87_1</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.690</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:83~top.cpp:169</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_1>
                            <Name>VITIS_LOOP_87_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:88~top.cpp:169</SourceLocation>
                        </VITIS_LOOP_87_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>93</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_142_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_148_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_fu_160_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_fu_174_p3" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln88_fu_179_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln88_1_fu_185_p3" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln88_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="par1_2_fu_193_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_228_p0" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_87_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_8ns_8_4_1_U424" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_8ns_8_4_1_U424" SOURCE="top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_8_8_Pipeline_VITIS_LOOP_99_1</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.690</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:95~top.cpp:170</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_99_1>
                            <Name>VITIS_LOOP_99_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:100~top.cpp:170</SourceLocation>
                        </VITIS_LOOP_99_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>93</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_142_p2" SOURCE="top.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_148_p2" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln100_fu_160_p2" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_228_p0" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_99_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_8ns_8_4_1_U433" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_8ns_8_4_1_U433" SOURCE="top.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_fu_183_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln101_fu_188_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_1_fu_194_p3" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="par2_1_fu_202_p2" SOURCE="top.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_8_8_Pipeline_VITIS_LOOP_111_1</Name>
            <Loops>
                <VITIS_LOOP_111_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.690</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_1>
                        <Name>VITIS_LOOP_111_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_111_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:107~top.cpp:171</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_111_1>
                            <Name>VITIS_LOOP_111_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:112~top.cpp:171</SourceLocation>
                        </VITIS_LOOP_111_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>93</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln111_fu_142_p2" SOURCE="top.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_148_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln112_fu_160_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_fu_174_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln112_fu_179_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln112_1_fu_185_p3" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln112_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="par1_4_fu_193_p2" SOURCE="top.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="par1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_228_p0" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_111_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_8ns_8_4_1_U442" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_111_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_8ns_8_4_1_U442" SOURCE="top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="par2_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_8_8_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.314</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>457</Best-caseLatency>
                    <Average-caseLatency>457</Average-caseLatency>
                    <Worst-caseLatency>457</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>457</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:168</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>1323</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3132</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_454_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_467_p2" SOURCE="top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_480_p2" SOURCE="top.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_493_p2" SOURCE="top.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dog_1_U" SOURCE="" STORAGESIZE="5 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dog_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dog_2_U" SOURCE="" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dog_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dog_0_U" SOURCE="" STORAGESIZE="1 3 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="dog_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convol_Pipeline_VITIS_LOOP_308_15_VITIS_LOOP_309_16</Name>
            <Loops>
                <VITIS_LOOP_308_15_VITIS_LOOP_309_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.299</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_308_15_VITIS_LOOP_309_16>
                        <Name>VITIS_LOOP_308_15_VITIS_LOOP_309_16</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>max_ret4_max_fu_134</Instance>
                        </InstanceList>
                    </VITIS_LOOP_308_15_VITIS_LOOP_309_16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:309</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_308_15_VITIS_LOOP_309_16>
                            <Name>VITIS_LOOP_308_15_VITIS_LOOP_309_16</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:308</SourceLocation>
                        </VITIS_LOOP_308_15_VITIS_LOOP_309_16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_308_15_VITIS_LOOP_309_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln308_fu_164_p2" SOURCE="top.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_15_VITIS_LOOP_309_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_1_fu_170_p2" SOURCE="top.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln308_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_15_VITIS_LOOP_309_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_186_p2" SOURCE="top.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln308" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_308_15_VITIS_LOOP_309_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln308_fu_200_p3" SOURCE="top.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_308_15_VITIS_LOOP_309_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln308_1_fu_212_p3" SOURCE="top.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln308_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_308_15_VITIS_LOOP_309_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln309_fu_304_p2" SOURCE="top.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln309" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>img_sharp_4_4_s</Name>
            <Loops>
                <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.101</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40</Best-caseLatency>
                    <Average-caseLatency>40</Average-caseLatency>
                    <Worst-caseLatency>40</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.400 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.400 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.400 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                        <Name>VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>36</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>38</Latency>
                        <AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:134</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                            <Name>VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:133</SourceLocation>
                        </VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>284</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln131_fu_278_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_3_fu_284_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_381_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_301_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_fu_387_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_fu_307_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln134_fu_394_p2" SOURCE="top.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_fu_313_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln131_3_fu_319_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln131_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln131_3_fu_400_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln131_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_407_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_325_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="x_mid26_fu_413_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="x_mid26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten_not_fu_420_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten_mid234_fu_425_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten_mid234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln131_fu_430_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln134_mid211_fu_435_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134_mid211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_fu_441_p3" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_448_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_35_fu_454_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_36_fu_459_p2" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="y_mid2_fu_464_p3" SOURCE="top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="y_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_fu_473_p3" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_481_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_487_p2" SOURCE="top.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_514_p2" SOURCE="top.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_3_fu_331_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_3_fu_337_p3" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_3_fu_345_p2" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3_VITIS_LOOP_134_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_3_fu_351_p3" SOURCE="top.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convol</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.946</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>91685</Best-caseLatency>
                    <Average-caseLatency>91685</Average-caseLatency>
                    <Worst-caseLatency>91685</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.917 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.917 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.917 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>91685</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:230</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>16</UTIL_BRAM>
                    <DSP>37</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>26</UTIL_DSP>
                    <FF>5626</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>15191</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>31</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="inter_1_U" SOURCE="top.cpp:230" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="inter_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="inter_2_U" SOURCE="top.cpp:231" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="inter_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inter_3_U" SOURCE="top.cpp:241" STORAGESIZE="8 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inter_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inter_4_U" SOURCE="top.cpp:254" STORAGESIZE="8 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inter_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inter_5_U" SOURCE="top.cpp:263" STORAGESIZE="8 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inter_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inter_6_U" SOURCE="top.cpp:276" STORAGESIZE="8 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inter_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inter_7_U" SOURCE="top.cpp:285" STORAGESIZE="8 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inter_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inter_8_U" SOURCE="top.cpp:298" STORAGESIZE="8 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inter_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inter_9_U" SOURCE="top.cpp:307" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inter_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZL4demo_0_0_U" SOURCE="" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL4demo_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZL4demo_0_1_U" SOURCE="" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL4demo_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZL4demo_0_2_U" SOURCE="" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL4demo_0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZL4demo_1_0_U" SOURCE="" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL4demo_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZL4demo_1_1_U" SOURCE="" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL4demo_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZL4demo_1_2_U" SOURCE="" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL4demo_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZL4demo_2_0_U" SOURCE="" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL4demo_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="p_ZL4demo_2_1_U" SOURCE="" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL4demo_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZL4demo_2_2_U" SOURCE="" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL4demo_2_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>real_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.290</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>383148</Best-caseLatency>
                    <Average-caseLatency>383148</Average-caseLatency>
                    <Worst-caseLatency>383148</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.831 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.831 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.831 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>383149</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:383</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>38</BRAM_18K>
                    <AVAIL_BRAM>180</AVAIL_BRAM>
                    <UTIL_BRAM>21</UTIL_BRAM>
                    <DSP>37</DSP>
                    <AVAIL_DSP>140</AVAIL_DSP>
                    <UTIL_DSP>26</UTIL_DSP>
                    <FF>5818</FF>
                    <AVAIL_FF>96000</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>16291</LUT>
                    <AVAIL_LUT>48000</AVAIL_LUT>
                    <UTIL_LUT>33</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile0_U" SOURCE="top.cpp:385" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tile0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile1_U" SOURCE="top.cpp:386" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tile1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile2_U" SOURCE="top.cpp:387" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tile2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tile3_U" SOURCE="top.cpp:388" STORAGESIZE="8 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tile3" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="unused" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="out_r_address0" name="out_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="out_r_ce0" name="out_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_we0" name="out_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_d0" name="out_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_r_q0" name="out_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="out_r_address1" name="out_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="out_r_ce1" name="out_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_we1" name="out_r_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="out_r_d1" name="out_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="out_r_q1" name="out_r_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="out_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="out_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 16</column>
                    <column name="A_q0">in, 8</column>
                    <column name="out_r_address0">out, 4</column>
                    <column name="out_r_address1">out, 4</column>
                    <column name="out_r_d0">out, 8</column>
                    <column name="out_r_d1">out, 8</column>
                    <column name="out_r_q0">in, 8</column>
                    <column name="out_r_q1">in, 8</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_uint&lt;8&gt;*</column>
                    <column name="out">unused, ap_uint&lt;8&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="out">out_r_address0, port, offset</column>
                    <column name="out">out_r_ce0, port, </column>
                    <column name="out">out_r_we0, port, </column>
                    <column name="out">out_r_d0, port, </column>
                    <column name="out">out_r_q0, port, </column>
                    <column name="out">out_r_address1, port, offset</column>
                    <column name="out">out_r_ce1, port, </column>
                    <column name="out">out_r_we1, port, </column>
                    <column name="out">out_r_d1, port, </column>
                    <column name="out">out_r_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="allocation" location="top.cpp:216" status="valid" parentFunction="convol" variable="" isDirective="0" options="function instances=max limit=1"/>
        <Pragma type="allocation" location="top.cpp:217" status="warning" parentFunction="convol" variable="" isDirective="0" options="function instances=multi limit=5">
            <Msg msg_id="214-209" msg_severity="WARNING" msg_body="Ignoring ALLOCATION pragma, because the corresponding call is removed"/>
        </Pragma>
        <Pragma type="inline" location="top.cpp:349" status="valid" parentFunction="split_into_tiles" variable="" isDirective="0" options="off"/>
        <Pragma type="allocation" location="top.cpp:384" status="valid" parentFunction="real_top" variable="" isDirective="0" options="function instances=convol limit=1"/>
    </PragmaReport>
</profile>

