// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright 2019 Google LLC
 */

#include <crypto/algapi.h>

#include "ufshcd.h"
#include "ufshcd-crypto.h"

/*TODO: worry about endianness and cpu_to_le32 */

bool ufshcd_hba_is_crypto_supported(struct ufs_hba *hba)
{
	return hba->crypto_capabilities.reg_val != 0;
}

bool ufshcd_is_crypto_enabled(struct ufs_hba *hba)
{
	return hba->caps & UFSHCD_CAP_CRYPTO;
}

static bool ufshcd_cap_idx_valid(struct ufs_hba *hba, unsigned int cap_idx)
{
	return cap_idx < hba->crypto_capabilities.num_crypto_cap;
}

bool ufshcd_keyslot_valid(struct ufs_hba *hba, unsigned int slot)
{
	/**
	 * The actual number of configurations supported is (CFGC+1), so slot
	 * numbers range from 0 to config_count inclusive.
	 */
	return slot <= hba->crypto_capabilities.config_count;
}

static u8 get_data_unit_size_mask(unsigned int data_unit_size)
{
	if (data_unit_size < 512 || data_unit_size > 65536 ||
	    !is_power_of_2(data_unit_size)) {
		return 0;
	}

	return data_unit_size / 512;
}

static size_t get_keysize_bytes(enum ufs_crypto_key_size size)
{
	switch (size) {
	case UFS_CRYPTO_KEY_SIZE_128: return 16;
	case UFS_CRYPTO_KEY_SIZE_192: return 24;
	case UFS_CRYPTO_KEY_SIZE_256: return 32;
	case UFS_CRYPTO_KEY_SIZE_512: return 64;
	default: return 0;
	}
}

/**
 * ufshcd_crypto_cfg_entry_write_key - Write a key into a crypto_cfg_entry
 *
 *	Writes the key with the appropriate format - for AES_XTS,
 *	the first half of the key is copied as is, the second half is
 *	copied with an offset halfway into the cfg->crypto_key array.
 *	For the other supported crypto algs, the key is just copied.
 *
 * @cfg: The crypto config to write to
 * @key: The key to write
 * @cap: The crypto capability (which specifies the crypto alg and key size)
 *
 * Returns 0 on success, or -errno
 */
static int ufshcd_crypto_cfg_entry_write_key(union ufs_crypto_cfg_entry *cfg,
					     const u8 *key,
					     union ufs_crypto_cap_entry cap)
{
	size_t key_size_bytes = get_keysize_bytes(cap.key_size);

	if (key_size_bytes == 0)
		return -EINVAL;

	switch (cap.algorithm_id) {
	case UFS_CRYPTO_ALG_AES_XTS:
		key_size_bytes *= 2;
		if (key_size_bytes > UFS_CRYPTO_KEY_MAX_SIZE)
			return -EINVAL;

		memcpy(cfg->crypto_key, key, key_size_bytes/2);
		memcpy(cfg->crypto_key + UFS_CRYPTO_KEY_MAX_SIZE/2,
		       key + key_size_bytes/2, key_size_bytes/2);
		return 0;
	case UFS_CRYPTO_ALG_BITLOCKER_AES_CBC: // fallthrough
	case UFS_CRYPTO_ALG_AES_ECB: // fallthrough
	case UFS_CRYPTO_ALG_ESSIV_AES_CBC:
		memcpy(cfg->crypto_key, key, key_size_bytes);
		return 0;
	}

	return -EINVAL;
}

static void program_key(struct ufs_hba *hba,
			const union ufs_crypto_cfg_entry *cfg,
			int slot)
{
	int i;
	u32 slot_offset = hba->crypto_cfg_register + slot * sizeof(*cfg);

	/* Clear the dword 16 */
	ufshcd_writel(hba, 0, slot_offset + 16 * sizeof(cfg->reg_val[0]));
	/* Ensure that CFGE is cleared before programming the key */
	wmb();
	/* TODO: swab32 on the key? */
	for (i = 0; i < 16; i++) {
		ufshcd_writel(hba, cfg->reg_val[i],
			      slot_offset + i * sizeof(cfg->reg_val[0]));
		/* Spec says each dword in key must be written sequentially */
		wmb();
	}
	/* Write dword 17 */
	ufshcd_writel(hba, cfg->reg_val[17],
		      slot_offset + 17 * sizeof(cfg->reg_val[0]));
	/* Dword 16 must be written last */
	wmb();
	/* Write dword 16 */
	ufshcd_writel(hba, cfg->reg_val[16],
		      slot_offset + 16 * sizeof(cfg->reg_val[0]));
	wmb();
}

static int ufshcd_crypto_keyslot_program(void *hba_p, const u8 *key,
			      unsigned int data_unit_size,
			      unsigned int crypto_alg_id,
			      unsigned int slot)
{
	struct ufs_hba *hba = hba_p;
	int err = 0;
	u8 data_unit_mask;
	union ufs_crypto_cfg_entry cfg;
	union ufs_crypto_cfg_entry *cfg_arr = hba->crypto_cfgs;

	if (!ufshcd_is_crypto_enabled(hba) ||
	    !ufshcd_keyslot_valid(hba, slot) ||
	    !ufshcd_cap_idx_valid(hba, crypto_alg_id)) {
		return -EINVAL;
	}

	data_unit_mask = get_data_unit_size_mask(data_unit_size);

	if (!(data_unit_mask &
	      hba->crypto_cap_array[crypto_alg_id].sdus_mask)) {
		return -EINVAL;
	}

	memset(&cfg, 0, sizeof(cfg));
	cfg.data_unit_size = data_unit_mask;
	cfg.crypto_cap_idx = crypto_alg_id;
	cfg.config_enable |= UFS_CRYPTO_CONFIGURATION_ENABLE;

	err = ufshcd_crypto_cfg_entry_write_key(&cfg, key,
					hba->crypto_cap_array[crypto_alg_id]);
	if (err)
		return err;

	program_key(hba, &cfg, slot);

	memcpy(&cfg_arr[slot], &cfg, sizeof(cfg));
	memzero_explicit(&cfg, sizeof(cfg));

	return 0;
}

static int ufshcd_crypto_keyslot_find(void *hba_p,
				      const u8 *key,
				      unsigned int data_unit_size,
				      unsigned int crypto_alg_id)
{
	struct ufs_hba *hba = hba_p;
	int err = 0;
	int slot;
	u8 data_unit_mask;
	union ufs_crypto_cfg_entry cfg;
	union ufs_crypto_cfg_entry *cfg_arr = hba->crypto_cfgs;

	if (!ufshcd_is_crypto_enabled(hba) ||
	    crypto_alg_id >= hba->crypto_capabilities.num_crypto_cap) {
		return -EINVAL;
	}

	data_unit_mask = get_data_unit_size_mask(data_unit_size);

	if (!(data_unit_mask &
	      hba->crypto_cap_array[crypto_alg_id].sdus_mask)) {
		return -EINVAL;
	}

	memset(&cfg, 0, sizeof(cfg));
	err = ufshcd_crypto_cfg_entry_write_key(&cfg, key,
					hba->crypto_cap_array[crypto_alg_id]);

	if (err)
		return -EINVAL;

	for (slot = 0; slot <= hba->crypto_capabilities.config_count; slot++) {
		if ((cfg_arr[slot].config_enable &
		     UFS_CRYPTO_CONFIGURATION_ENABLE) &&
		    data_unit_mask == cfg_arr[slot].data_unit_size &&
		    crypto_alg_id == cfg_arr[slot].crypto_cap_idx &&
		    crypto_memneq(&cfg.crypto_key, cfg_arr[slot].crypto_key,
				  UFS_CRYPTO_KEY_MAX_SIZE) == 0) {
			memzero_explicit(&cfg, sizeof(cfg));
			return slot;
		}
	}

	memzero_explicit(&cfg, sizeof(cfg));
	return -ENOKEY;
}

static int ufshcd_crypto_keyslot_evict(void *hba_p, unsigned int slot,
				       const u8 *key,
				       unsigned int data_unit_size,
				       unsigned int crypto_alg_id)
{
	struct ufs_hba *hba = hba_p;
	int i = 0;
	u32 reg_base;
	union ufs_crypto_cfg_entry *cfg_arr = hba->crypto_cfgs;

	if (!ufshcd_is_crypto_enabled(hba) ||
	    !ufshcd_keyslot_valid(hba, slot)) {
		return -EINVAL;
	}

	memset(&cfg_arr[slot], 0, sizeof(cfg_arr[slot]));
	reg_base = hba->crypto_cfg_register +
			slot * sizeof(cfg_arr[0]);

	/**
	 * Clear the crypto cfg on the device. Clearing CFGE
	 * might not be sufficient, so just clear the entire cfg.
	 */
	for (i = 0; i < sizeof(cfg_arr[0]); i += sizeof(__le32))
		ufshcd_writel(hba, 0, reg_base + i);
	wmb();

	return 0;
}

static int ufshcd_crypto_alg_find(void *hba_p,
			   enum blk_crypt_mode_index crypt_mode,
			   unsigned int data_unit_size)
{
	struct ufs_hba *hba = hba_p;
	enum ufs_crypto_alg ufs_alg;
	u8 data_unit_mask;
	int cap_idx;
	enum ufs_crypto_key_size ufs_key_size;
	union ufs_crypto_cap_entry *ccap_array = hba->crypto_cap_array;

	if (!ufshcd_hba_is_crypto_supported(hba))
		return -EINVAL;

	switch (crypt_mode) {
	case BLK_ENCRYPTION_MODE_AES_256_XTS:
		ufs_alg = UFS_CRYPTO_ALG_AES_XTS;
		ufs_key_size = UFS_CRYPTO_KEY_SIZE_256;
		break;
	/**
	 * case BLK_CRYPTO_ALG_BITLOCKER_AES_CBC:
	 *	ufs_alg = UFS_CRYPTO_ALG_BITLOCKER_AES_CBC;
	 *	break;
	 * case INLINECRYPT_ALG_AES_ECB:
	 *	ufs_alg = UFS_CRYPTO_ALG_AES_ECB;
	 *	break;
	 * case INLINECRYPT_ALG_ESSIV_AES_CBC:
	 *	ufs_alg = UFS_CRYPTO_ALG_ESSIV_AES_CBC;
	 *	break;
	 */
	default: return -EINVAL;
	}

	data_unit_mask = get_data_unit_size_mask(data_unit_size);

	/**
	 * TODO: We can replace this for loop entirely by constructing
	 * a table on init that translates blk_crypt_mode_index to
	 * ufs crypt alg numbers. (By assuming that each alg/keysize combo
	 * appears only once in the ufs crypto caps array.)
	 */
	for (cap_idx = 0; cap_idx < hba->crypto_capabilities.num_crypto_cap;
	     cap_idx++) {
		if (ccap_array[cap_idx].algorithm_id == ufs_alg &&
		    (ccap_array[cap_idx].sdus_mask & data_unit_mask) &&
		    ccap_array[cap_idx].key_size == ufs_key_size) {
			return cap_idx;
		}
	}

	return -EINVAL;
}

int ufshcd_crypto_enable(struct ufs_hba *hba)
{
	union ufs_crypto_cfg_entry *cfg_arr = hba->crypto_cfgs;
	int slot;

	if (!ufshcd_hba_is_crypto_supported(hba))
		return -EINVAL;

	hba->caps |= UFSHCD_CAP_CRYPTO;
	/**
	 * Reset might clear all keys, so reprogram all the keys.
	 * Also serves to clear keys on driver init.
	 */
	for (slot = 0; slot <= hba->crypto_capabilities.config_count; slot++)
		program_key(hba, &cfg_arr[slot], slot);

	return 0;
}

int ufshcd_crypto_disable(struct ufs_hba *hba)
{
	if (!ufshcd_hba_is_crypto_supported(hba))
		return -EINVAL;

	hba->caps &= ~UFSHCD_CAP_CRYPTO;

	return 0;
}


/**
 * ufshcd_hba_init_crypto - Read crypto capabilities, init crypto fields in hba
 * @hba: Per adapter instance
 *
 * Returns 0 on success. Returns -ENODEV if such capabilties don't exist, and
 * -ENOMEM upon OOM.
 */
int ufshcd_hba_init_crypto(struct ufs_hba *hba)
{
	int cap_idx = 0;
	int err = 0;
	/* Default to disabling crypto */
	hba->caps &= ~UFSHCD_CAP_CRYPTO;

	if (!(hba->capabilities & MASK_CRYPTO_SUPPORT)) {
		err = -ENODEV;
		goto out;
	}

	/**
	 * Crypto Capabilities should never be 0, because the
	 * config_array_ptr > 04h. So we use a 0 value to indicate that
	 * crypto init failed, and can't be enabled.
	 */
	hba->crypto_capabilities.reg_val = ufshcd_readl(hba, REG_UFS_CCAP);
	hba->crypto_cfg_register =
		(u32)hba->crypto_capabilities.config_array_ptr * 0x100;
	hba->crypto_cap_array =
		devm_kcalloc(hba->dev,
			     hba->crypto_capabilities.num_crypto_cap,
			     sizeof(hba->crypto_cap_array[0]),
			     GFP_KERNEL);
	if (!hba->crypto_cap_array) {
		err = -ENOMEM;
		goto out;
	}

	hba->crypto_cfgs =
		devm_kcalloc(hba->dev,
			     hba->crypto_capabilities.config_count + 1,
			     sizeof(union ufs_crypto_cfg_entry),
			     GFP_KERNEL);
	if (!hba->crypto_cfgs) {
		err = -ENOMEM;
		goto out_cfg_mem;
	}

	/**
	 * Store all the capabilities now so that we don't need to repeatedly
	 * access the device each time we want to know its capabilities
	 */
	for (cap_idx = 0; cap_idx < hba->crypto_capabilities.num_crypto_cap;
	     cap_idx++) {
		hba->crypto_cap_array[cap_idx].reg_val =
			ufshcd_readl(hba,
				     REG_UFS_CRYPTOCAP +
				     cap_idx * sizeof(__le32));
	}

	return 0;
out_cfg_mem:
	devm_kfree(hba->dev, hba->crypto_cap_array);
out:
	// TODO: print error?
	/* Indicate that init failed by setting crypto_capabilities to 0 */
	hba->crypto_capabilities.reg_val = 0;
	return err;
}

const struct keyslot_mgmt_ll_ops ufshcd_ksm_ops = {
	.keyslot_program	= ufshcd_crypto_keyslot_program,
	.keyslot_evict		= ufshcd_crypto_keyslot_evict,
	.keyslot_find		= ufshcd_crypto_keyslot_find,
	.crypto_alg_find	= ufshcd_crypto_alg_find,
};

int ufshcd_crypto_setup_rq_keyslot_manager(struct ufs_hba *hba,
					   struct request_queue *q)
{
	int err = 0;

	if (!ufshcd_hba_is_crypto_supported(hba))
		return 0;

	if (!q) {
		err = -ENODEV;
		goto out_no_q;
	}

	q->ksm = keyslot_manager_create(
	    hba->crypto_capabilities.config_count+1,
	    &ufshcd_ksm_ops, hba);
	/*
	 * If we fail we make it look like
	 * crypto is not supported, which will avoid issues
	 * with reset
	 */
	if (!q->ksm) {
		err = -ENOMEM;
out_no_q:
		ufshcd_crypto_disable(hba);
		hba->crypto_capabilities.reg_val = 0;
		devm_kfree(hba->dev, hba->crypto_cap_array);
		devm_kfree(hba->dev, hba->crypto_cfgs);
		return err;
	}

	return 0;
}

int ufshcd_crypto_destroy_rq_keyslot_manager(struct request_queue *q)
{
	if (q && q->ksm)
		keyslot_manager_destroy(q->ksm);

	return 0;
}

