INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/CORDIC/CORD_FPGA_Viv/Dry_runs.sim/sim_1/synth/func/Testbench_FPU_Add_Subt_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_Subt
INFO: [VRFC 10-311] analyzing module Barrel_Shifter
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-311] analyzing module Exp_Operation
INFO: [VRFC 10-311] analyzing module FPU_Add_Subtract_Function
INFO: [VRFC 10-311] analyzing module FSM_Add_Subtract
INFO: [VRFC 10-311] analyzing module LZD
INFO: [VRFC 10-311] analyzing module Mux_Array
INFO: [VRFC 10-311] analyzing module Oper_Start_In
INFO: [VRFC 10-311] analyzing module RegisterAdd
INFO: [VRFC 10-311] analyzing module RegisterAdd_0
INFO: [VRFC 10-311] analyzing module RegisterAdd_1
INFO: [VRFC 10-311] analyzing module RegisterAdd_2
INFO: [VRFC 10-311] analyzing module RegisterAdd_3
INFO: [VRFC 10-311] analyzing module RegisterAdd_4
INFO: [VRFC 10-311] analyzing module RegisterAdd_5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized0
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized1
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized10
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized2
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized3
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized4
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized5
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized6
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized7
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized8
INFO: [VRFC 10-311] analyzing module RegisterAdd__parameterized9
INFO: [VRFC 10-311] analyzing module Tenth_Phase
INFO: [VRFC 10-311] analyzing module add_sub_carry_out
INFO: [VRFC 10-311] analyzing module add_sub_carry_out__parameterized0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karat/source/sim/Testbench_FPU_Add_Subt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench_FPU_Add_Subt
