ARM GAS  /tmp/ccipIOAq.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m7
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv5-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"main.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.SCB_EnableICache,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  25              	SCB_EnableICache:
  26              	.LFB120:
  27              		.file 1 "../../Drivers/CMSIS/Include/core_cm7.h"
   1:../../Drivers/CMSIS/Include/core_cm7.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/core_cm7.h ****  * @file     core_cm7.h
   3:../../Drivers/CMSIS/Include/core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:../../Drivers/CMSIS/Include/core_cm7.h ****  * @version  V4.30
   5:../../Drivers/CMSIS/Include/core_cm7.h ****  * @date     20. October 2015
   6:../../Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/core_cm7.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../Drivers/CMSIS/Include/core_cm7.h **** 
   9:../../Drivers/CMSIS/Include/core_cm7.h ****    All rights reserved.
  10:../../Drivers/CMSIS/Include/core_cm7.h ****    Redistribution and use in source and binary forms, with or without
  11:../../Drivers/CMSIS/Include/core_cm7.h ****    modification, are permitted provided that the following conditions are met:
  12:../../Drivers/CMSIS/Include/core_cm7.h ****    - Redistributions of source code must retain the above copyright
  13:../../Drivers/CMSIS/Include/core_cm7.h ****      notice, this list of conditions and the following disclaimer.
  14:../../Drivers/CMSIS/Include/core_cm7.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../Drivers/CMSIS/Include/core_cm7.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../Drivers/CMSIS/Include/core_cm7.h ****      documentation and/or other materials provided with the distribution.
  17:../../Drivers/CMSIS/Include/core_cm7.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../Drivers/CMSIS/Include/core_cm7.h ****      to endorse or promote products derived from this software without
  19:../../Drivers/CMSIS/Include/core_cm7.h ****      specific prior written permission.
  20:../../Drivers/CMSIS/Include/core_cm7.h ****    *
  21:../../Drivers/CMSIS/Include/core_cm7.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../Drivers/CMSIS/Include/core_cm7.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../Drivers/CMSIS/Include/core_cm7.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../Drivers/CMSIS/Include/core_cm7.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../Drivers/CMSIS/Include/core_cm7.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../Drivers/CMSIS/Include/core_cm7.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../Drivers/CMSIS/Include/core_cm7.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../Drivers/CMSIS/Include/core_cm7.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../Drivers/CMSIS/Include/core_cm7.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../Drivers/CMSIS/Include/core_cm7.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../Drivers/CMSIS/Include/core_cm7.h ****    POSSIBILITY OF SUCH DAMAGE.
ARM GAS  /tmp/ccipIOAq.s 			page 2


  32:../../Drivers/CMSIS/Include/core_cm7.h ****    ---------------------------------------------------------------------------*/
  33:../../Drivers/CMSIS/Include/core_cm7.h **** 
  34:../../Drivers/CMSIS/Include/core_cm7.h **** 
  35:../../Drivers/CMSIS/Include/core_cm7.h **** #if   defined ( __ICCARM__ )
  36:../../Drivers/CMSIS/Include/core_cm7.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:../../Drivers/CMSIS/Include/core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  39:../../Drivers/CMSIS/Include/core_cm7.h **** #endif
  40:../../Drivers/CMSIS/Include/core_cm7.h **** 
  41:../../Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  42:../../Drivers/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_GENERIC
  43:../../Drivers/CMSIS/Include/core_cm7.h **** 
  44:../../Drivers/CMSIS/Include/core_cm7.h **** #include <stdint.h>
  45:../../Drivers/CMSIS/Include/core_cm7.h **** 
  46:../../Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
  47:../../Drivers/CMSIS/Include/core_cm7.h ****  extern "C" {
  48:../../Drivers/CMSIS/Include/core_cm7.h **** #endif
  49:../../Drivers/CMSIS/Include/core_cm7.h **** 
  50:../../Drivers/CMSIS/Include/core_cm7.h **** /**
  51:../../Drivers/CMSIS/Include/core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:../../Drivers/CMSIS/Include/core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:../../Drivers/CMSIS/Include/core_cm7.h **** 
  54:../../Drivers/CMSIS/Include/core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:../../Drivers/CMSIS/Include/core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  56:../../Drivers/CMSIS/Include/core_cm7.h **** 
  57:../../Drivers/CMSIS/Include/core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:../../Drivers/CMSIS/Include/core_cm7.h ****      Unions are used for effective representation of core registers.
  59:../../Drivers/CMSIS/Include/core_cm7.h **** 
  60:../../Drivers/CMSIS/Include/core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:../../Drivers/CMSIS/Include/core_cm7.h ****      Function-like macros are used to allow more efficient code.
  62:../../Drivers/CMSIS/Include/core_cm7.h ****  */
  63:../../Drivers/CMSIS/Include/core_cm7.h **** 
  64:../../Drivers/CMSIS/Include/core_cm7.h **** 
  65:../../Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
  66:../../Drivers/CMSIS/Include/core_cm7.h ****  *                 CMSIS definitions
  67:../../Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
  68:../../Drivers/CMSIS/Include/core_cm7.h **** /**
  69:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup Cortex_M7
  70:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
  71:../../Drivers/CMSIS/Include/core_cm7.h ****  */
  72:../../Drivers/CMSIS/Include/core_cm7.h **** 
  73:../../Drivers/CMSIS/Include/core_cm7.h **** /*  CMSIS CM7 definitions */
  74:../../Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:../../Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:../../Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  77:../../Drivers/CMSIS/Include/core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:../../Drivers/CMSIS/Include/core_cm7.h **** 
  79:../../Drivers/CMSIS/Include/core_cm7.h **** #define __CORTEX_M                (0x07U)                                      /*!< Cortex-M Core *
  80:../../Drivers/CMSIS/Include/core_cm7.h **** 
  81:../../Drivers/CMSIS/Include/core_cm7.h **** 
  82:../../Drivers/CMSIS/Include/core_cm7.h **** #if   defined ( __CC_ARM )
  83:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __STATIC_INLINE  static __inline
  86:../../Drivers/CMSIS/Include/core_cm7.h **** 
  87:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
ARM GAS  /tmp/ccipIOAq.s 			page 3


  89:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __STATIC_INLINE  static __inline
  91:../../Drivers/CMSIS/Include/core_cm7.h **** 
  92:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __GNUC__ )
  93:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __STATIC_INLINE  static inline
  96:../../Drivers/CMSIS/Include/core_cm7.h **** 
  97:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
  98:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __STATIC_INLINE  static inline
 101:../../Drivers/CMSIS/Include/core_cm7.h **** 
 102:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __TMS470__ )
 103:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __STATIC_INLINE  static inline
 105:../../Drivers/CMSIS/Include/core_cm7.h **** 
 106:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 107:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __STATIC_INLINE  static inline
 110:../../Drivers/CMSIS/Include/core_cm7.h **** 
 111:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __CSMC__ )
 112:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __packed
 113:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:../../Drivers/CMSIS/Include/core_cm7.h ****   #define __STATIC_INLINE  static inline
 116:../../Drivers/CMSIS/Include/core_cm7.h **** 
 117:../../Drivers/CMSIS/Include/core_cm7.h **** #else
 118:../../Drivers/CMSIS/Include/core_cm7.h ****   #error Unknown compiler
 119:../../Drivers/CMSIS/Include/core_cm7.h **** #endif
 120:../../Drivers/CMSIS/Include/core_cm7.h **** 
 121:../../Drivers/CMSIS/Include/core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:../../Drivers/CMSIS/Include/core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:../../Drivers/CMSIS/Include/core_cm7.h **** */
 124:../../Drivers/CMSIS/Include/core_cm7.h **** #if defined ( __CC_ARM )
 125:../../Drivers/CMSIS/Include/core_cm7.h ****   #if defined __TARGET_FPU_VFP
 126:../../Drivers/CMSIS/Include/core_cm7.h ****     #if (__FPU_PRESENT == 1U)
 127:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 128:../../Drivers/CMSIS/Include/core_cm7.h ****     #else
 129:../../Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 131:../../Drivers/CMSIS/Include/core_cm7.h ****     #endif
 132:../../Drivers/CMSIS/Include/core_cm7.h ****   #else
 133:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 134:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 135:../../Drivers/CMSIS/Include/core_cm7.h **** 
 136:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:../../Drivers/CMSIS/Include/core_cm7.h ****   #if defined __ARM_PCS_VFP
 138:../../Drivers/CMSIS/Include/core_cm7.h ****     #if (__FPU_PRESENT == 1)
 139:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 140:../../Drivers/CMSIS/Include/core_cm7.h ****     #else
 141:../../Drivers/CMSIS/Include/core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 143:../../Drivers/CMSIS/Include/core_cm7.h ****     #endif
 144:../../Drivers/CMSIS/Include/core_cm7.h ****   #else
 145:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
ARM GAS  /tmp/ccipIOAq.s 			page 4


 146:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 147:../../Drivers/CMSIS/Include/core_cm7.h **** 
 148:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __GNUC__ )
 149:../../Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:../../Drivers/CMSIS/Include/core_cm7.h ****     #if (__FPU_PRESENT == 1U)
 151:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 152:../../Drivers/CMSIS/Include/core_cm7.h ****     #else
 153:../../Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 155:../../Drivers/CMSIS/Include/core_cm7.h ****     #endif
 156:../../Drivers/CMSIS/Include/core_cm7.h ****   #else
 157:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 158:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 159:../../Drivers/CMSIS/Include/core_cm7.h **** 
 160:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
 161:../../Drivers/CMSIS/Include/core_cm7.h ****   #if defined __ARMVFP__
 162:../../Drivers/CMSIS/Include/core_cm7.h ****     #if (__FPU_PRESENT == 1U)
 163:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 164:../../Drivers/CMSIS/Include/core_cm7.h ****     #else
 165:../../Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 167:../../Drivers/CMSIS/Include/core_cm7.h ****     #endif
 168:../../Drivers/CMSIS/Include/core_cm7.h ****   #else
 169:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 170:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 171:../../Drivers/CMSIS/Include/core_cm7.h **** 
 172:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __TMS470__ )
 173:../../Drivers/CMSIS/Include/core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 174:../../Drivers/CMSIS/Include/core_cm7.h ****     #if (__FPU_PRESENT == 1U)
 175:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 176:../../Drivers/CMSIS/Include/core_cm7.h ****     #else
 177:../../Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 179:../../Drivers/CMSIS/Include/core_cm7.h ****     #endif
 180:../../Drivers/CMSIS/Include/core_cm7.h ****   #else
 181:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 182:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 183:../../Drivers/CMSIS/Include/core_cm7.h **** 
 184:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 185:../../Drivers/CMSIS/Include/core_cm7.h ****   #if defined __FPU_VFP__
 186:../../Drivers/CMSIS/Include/core_cm7.h ****     #if (__FPU_PRESENT == 1U)
 187:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 188:../../Drivers/CMSIS/Include/core_cm7.h ****     #else
 189:../../Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 191:../../Drivers/CMSIS/Include/core_cm7.h ****     #endif
 192:../../Drivers/CMSIS/Include/core_cm7.h ****   #else
 193:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 194:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 195:../../Drivers/CMSIS/Include/core_cm7.h **** 
 196:../../Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __CSMC__ )
 197:../../Drivers/CMSIS/Include/core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 198:../../Drivers/CMSIS/Include/core_cm7.h ****     #if (__FPU_PRESENT == 1U)
 199:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 200:../../Drivers/CMSIS/Include/core_cm7.h ****     #else
 201:../../Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:../../Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
ARM GAS  /tmp/ccipIOAq.s 			page 5


 203:../../Drivers/CMSIS/Include/core_cm7.h ****     #endif
 204:../../Drivers/CMSIS/Include/core_cm7.h ****   #else
 205:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 206:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 207:../../Drivers/CMSIS/Include/core_cm7.h **** 
 208:../../Drivers/CMSIS/Include/core_cm7.h **** #endif
 209:../../Drivers/CMSIS/Include/core_cm7.h **** 
 210:../../Drivers/CMSIS/Include/core_cm7.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:../../Drivers/CMSIS/Include/core_cm7.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:../../Drivers/CMSIS/Include/core_cm7.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:../../Drivers/CMSIS/Include/core_cm7.h **** 
 214:../../Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 215:../../Drivers/CMSIS/Include/core_cm7.h **** }
 216:../../Drivers/CMSIS/Include/core_cm7.h **** #endif
 217:../../Drivers/CMSIS/Include/core_cm7.h **** 
 218:../../Drivers/CMSIS/Include/core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 219:../../Drivers/CMSIS/Include/core_cm7.h **** 
 220:../../Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CMSIS_GENERIC
 221:../../Drivers/CMSIS/Include/core_cm7.h **** 
 222:../../Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 223:../../Drivers/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 224:../../Drivers/CMSIS/Include/core_cm7.h **** 
 225:../../Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 226:../../Drivers/CMSIS/Include/core_cm7.h ****  extern "C" {
 227:../../Drivers/CMSIS/Include/core_cm7.h **** #endif
 228:../../Drivers/CMSIS/Include/core_cm7.h **** 
 229:../../Drivers/CMSIS/Include/core_cm7.h **** /* check device defines and use defaults */
 230:../../Drivers/CMSIS/Include/core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 231:../../Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __CM7_REV
 232:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __CM7_REV               0x0000U
 233:../../Drivers/CMSIS/Include/core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 234:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 235:../../Drivers/CMSIS/Include/core_cm7.h **** 
 236:../../Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __FPU_PRESENT
 237:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_PRESENT             0U
 238:../../Drivers/CMSIS/Include/core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 240:../../Drivers/CMSIS/Include/core_cm7.h **** 
 241:../../Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __MPU_PRESENT
 242:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __MPU_PRESENT             0U
 243:../../Drivers/CMSIS/Include/core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 245:../../Drivers/CMSIS/Include/core_cm7.h **** 
 246:../../Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __ICACHE_PRESENT
 247:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __ICACHE_PRESENT          0U
 248:../../Drivers/CMSIS/Include/core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 249:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 250:../../Drivers/CMSIS/Include/core_cm7.h **** 
 251:../../Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __DCACHE_PRESENT
 252:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __DCACHE_PRESENT          0U
 253:../../Drivers/CMSIS/Include/core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 254:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 255:../../Drivers/CMSIS/Include/core_cm7.h **** 
 256:../../Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __DTCM_PRESENT
 257:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __DTCM_PRESENT            0U
 258:../../Drivers/CMSIS/Include/core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 259:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
ARM GAS  /tmp/ccipIOAq.s 			page 6


 260:../../Drivers/CMSIS/Include/core_cm7.h **** 
 261:../../Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 262:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 263:../../Drivers/CMSIS/Include/core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 264:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 265:../../Drivers/CMSIS/Include/core_cm7.h **** 
 266:../../Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 267:../../Drivers/CMSIS/Include/core_cm7.h ****     #define __Vendor_SysTickConfig    0U
 268:../../Drivers/CMSIS/Include/core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 269:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
 270:../../Drivers/CMSIS/Include/core_cm7.h **** #endif
 271:../../Drivers/CMSIS/Include/core_cm7.h **** 
 272:../../Drivers/CMSIS/Include/core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 273:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 274:../../Drivers/CMSIS/Include/core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 275:../../Drivers/CMSIS/Include/core_cm7.h **** 
 276:../../Drivers/CMSIS/Include/core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 277:../../Drivers/CMSIS/Include/core_cm7.h ****     \li to specify the access to peripheral variables.
 278:../../Drivers/CMSIS/Include/core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 279:../../Drivers/CMSIS/Include/core_cm7.h **** */
 280:../../Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 281:../../Drivers/CMSIS/Include/core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 282:../../Drivers/CMSIS/Include/core_cm7.h **** #else
 283:../../Drivers/CMSIS/Include/core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 284:../../Drivers/CMSIS/Include/core_cm7.h **** #endif
 285:../../Drivers/CMSIS/Include/core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 286:../../Drivers/CMSIS/Include/core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 287:../../Drivers/CMSIS/Include/core_cm7.h **** 
 288:../../Drivers/CMSIS/Include/core_cm7.h **** /* following defines should be used for structure members */
 289:../../Drivers/CMSIS/Include/core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 290:../../Drivers/CMSIS/Include/core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 291:../../Drivers/CMSIS/Include/core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 292:../../Drivers/CMSIS/Include/core_cm7.h **** 
 293:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group Cortex_M7 */
 294:../../Drivers/CMSIS/Include/core_cm7.h **** 
 295:../../Drivers/CMSIS/Include/core_cm7.h **** 
 296:../../Drivers/CMSIS/Include/core_cm7.h **** 
 297:../../Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
 298:../../Drivers/CMSIS/Include/core_cm7.h ****  *                 Register Abstraction
 299:../../Drivers/CMSIS/Include/core_cm7.h ****   Core Register contain:
 300:../../Drivers/CMSIS/Include/core_cm7.h ****   - Core Register
 301:../../Drivers/CMSIS/Include/core_cm7.h ****   - Core NVIC Register
 302:../../Drivers/CMSIS/Include/core_cm7.h ****   - Core SCB Register
 303:../../Drivers/CMSIS/Include/core_cm7.h ****   - Core SysTick Register
 304:../../Drivers/CMSIS/Include/core_cm7.h ****   - Core Debug Register
 305:../../Drivers/CMSIS/Include/core_cm7.h ****   - Core MPU Register
 306:../../Drivers/CMSIS/Include/core_cm7.h ****   - Core FPU Register
 307:../../Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
 308:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 309:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 310:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 311:../../Drivers/CMSIS/Include/core_cm7.h **** */
 312:../../Drivers/CMSIS/Include/core_cm7.h **** 
 313:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 314:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 315:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 316:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief      Core Register type definitions.
ARM GAS  /tmp/ccipIOAq.s 			page 7


 317:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
 318:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 319:../../Drivers/CMSIS/Include/core_cm7.h **** 
 320:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 321:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 322:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 323:../../Drivers/CMSIS/Include/core_cm7.h **** typedef union
 324:../../Drivers/CMSIS/Include/core_cm7.h **** {
 325:../../Drivers/CMSIS/Include/core_cm7.h ****   struct
 326:../../Drivers/CMSIS/Include/core_cm7.h ****   {
 327:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 328:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 330:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 331:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 332:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 333:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 334:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 335:../../Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 336:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 337:../../Drivers/CMSIS/Include/core_cm7.h **** } APSR_Type;
 338:../../Drivers/CMSIS/Include/core_cm7.h **** 
 339:../../Drivers/CMSIS/Include/core_cm7.h **** /* APSR Register Definitions */
 340:../../Drivers/CMSIS/Include/core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 341:../../Drivers/CMSIS/Include/core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 342:../../Drivers/CMSIS/Include/core_cm7.h **** 
 343:../../Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 344:../../Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 345:../../Drivers/CMSIS/Include/core_cm7.h **** 
 346:../../Drivers/CMSIS/Include/core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 347:../../Drivers/CMSIS/Include/core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 348:../../Drivers/CMSIS/Include/core_cm7.h **** 
 349:../../Drivers/CMSIS/Include/core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 350:../../Drivers/CMSIS/Include/core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 351:../../Drivers/CMSIS/Include/core_cm7.h **** 
 352:../../Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 353:../../Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 354:../../Drivers/CMSIS/Include/core_cm7.h **** 
 355:../../Drivers/CMSIS/Include/core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 356:../../Drivers/CMSIS/Include/core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 357:../../Drivers/CMSIS/Include/core_cm7.h **** 
 358:../../Drivers/CMSIS/Include/core_cm7.h **** 
 359:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 360:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 361:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 362:../../Drivers/CMSIS/Include/core_cm7.h **** typedef union
 363:../../Drivers/CMSIS/Include/core_cm7.h **** {
 364:../../Drivers/CMSIS/Include/core_cm7.h ****   struct
 365:../../Drivers/CMSIS/Include/core_cm7.h ****   {
 366:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 367:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 368:../../Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 369:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 370:../../Drivers/CMSIS/Include/core_cm7.h **** } IPSR_Type;
 371:../../Drivers/CMSIS/Include/core_cm7.h **** 
 372:../../Drivers/CMSIS/Include/core_cm7.h **** /* IPSR Register Definitions */
 373:../../Drivers/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
ARM GAS  /tmp/ccipIOAq.s 			page 8


 374:../../Drivers/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 375:../../Drivers/CMSIS/Include/core_cm7.h **** 
 376:../../Drivers/CMSIS/Include/core_cm7.h **** 
 377:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 378:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 379:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 380:../../Drivers/CMSIS/Include/core_cm7.h **** typedef union
 381:../../Drivers/CMSIS/Include/core_cm7.h **** {
 382:../../Drivers/CMSIS/Include/core_cm7.h ****   struct
 383:../../Drivers/CMSIS/Include/core_cm7.h ****   {
 384:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 385:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 386:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 387:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 388:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 389:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 390:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 391:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 392:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 393:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 394:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 395:../../Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 396:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 397:../../Drivers/CMSIS/Include/core_cm7.h **** } xPSR_Type;
 398:../../Drivers/CMSIS/Include/core_cm7.h **** 
 399:../../Drivers/CMSIS/Include/core_cm7.h **** /* xPSR Register Definitions */
 400:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 401:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 402:../../Drivers/CMSIS/Include/core_cm7.h **** 
 403:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 404:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 405:../../Drivers/CMSIS/Include/core_cm7.h **** 
 406:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 407:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 408:../../Drivers/CMSIS/Include/core_cm7.h **** 
 409:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 410:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 411:../../Drivers/CMSIS/Include/core_cm7.h **** 
 412:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 413:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 414:../../Drivers/CMSIS/Include/core_cm7.h **** 
 415:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 416:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 417:../../Drivers/CMSIS/Include/core_cm7.h **** 
 418:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 419:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 420:../../Drivers/CMSIS/Include/core_cm7.h **** 
 421:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 422:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 423:../../Drivers/CMSIS/Include/core_cm7.h **** 
 424:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 425:../../Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 426:../../Drivers/CMSIS/Include/core_cm7.h **** 
 427:../../Drivers/CMSIS/Include/core_cm7.h **** 
 428:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 429:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 430:../../Drivers/CMSIS/Include/core_cm7.h ****  */
ARM GAS  /tmp/ccipIOAq.s 			page 9


 431:../../Drivers/CMSIS/Include/core_cm7.h **** typedef union
 432:../../Drivers/CMSIS/Include/core_cm7.h **** {
 433:../../Drivers/CMSIS/Include/core_cm7.h ****   struct
 434:../../Drivers/CMSIS/Include/core_cm7.h ****   {
 435:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 436:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 437:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 438:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 439:../../Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 440:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 441:../../Drivers/CMSIS/Include/core_cm7.h **** } CONTROL_Type;
 442:../../Drivers/CMSIS/Include/core_cm7.h **** 
 443:../../Drivers/CMSIS/Include/core_cm7.h **** /* CONTROL Register Definitions */
 444:../../Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 445:../../Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 446:../../Drivers/CMSIS/Include/core_cm7.h **** 
 447:../../Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 448:../../Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 449:../../Drivers/CMSIS/Include/core_cm7.h **** 
 450:../../Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 451:../../Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 452:../../Drivers/CMSIS/Include/core_cm7.h **** 
 453:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CORE */
 454:../../Drivers/CMSIS/Include/core_cm7.h **** 
 455:../../Drivers/CMSIS/Include/core_cm7.h **** 
 456:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 457:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 458:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 459:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 460:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
 461:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 462:../../Drivers/CMSIS/Include/core_cm7.h **** 
 463:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 464:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 465:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 466:../../Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 467:../../Drivers/CMSIS/Include/core_cm7.h **** {
 468:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 469:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[24U];
 470:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 471:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RSERVED1[24U];
 472:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 473:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[24U];
 474:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 475:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[24U];
 476:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 477:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[56U];
 478:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 479:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[644U];
 480:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 481:../../Drivers/CMSIS/Include/core_cm7.h **** }  NVIC_Type;
 482:../../Drivers/CMSIS/Include/core_cm7.h **** 
 483:../../Drivers/CMSIS/Include/core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 484:../../Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 485:../../Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 486:../../Drivers/CMSIS/Include/core_cm7.h **** 
 487:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_NVIC */
ARM GAS  /tmp/ccipIOAq.s 			page 10


 488:../../Drivers/CMSIS/Include/core_cm7.h **** 
 489:../../Drivers/CMSIS/Include/core_cm7.h **** 
 490:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 491:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 492:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 493:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 494:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
 495:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 496:../../Drivers/CMSIS/Include/core_cm7.h **** 
 497:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 498:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 499:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 500:../../Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 501:../../Drivers/CMSIS/Include/core_cm7.h **** {
 502:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 503:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 504:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 505:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 506:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 507:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 508:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 509:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 510:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 511:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 512:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 513:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 514:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 515:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 516:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 517:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 518:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 519:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 520:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 521:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 522:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 523:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 524:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 525:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 526:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 527:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[93U];
 528:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 529:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[15U];
 530:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 531:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 532:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 1
 533:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[1U];
 534:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 535:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED6[1U];
 536:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 537:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 538:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 539:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 540:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 541:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 542:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 543:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 544:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[6U];
ARM GAS  /tmp/ccipIOAq.s 			page 11


 545:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 546:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 547:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 548:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
 549:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 550:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED8[1U];
 551:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 552:../../Drivers/CMSIS/Include/core_cm7.h **** } SCB_Type;
 553:../../Drivers/CMSIS/Include/core_cm7.h **** 
 554:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB CPUID Register Definitions */
 555:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 556:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 557:../../Drivers/CMSIS/Include/core_cm7.h **** 
 558:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 559:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 560:../../Drivers/CMSIS/Include/core_cm7.h **** 
 561:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 562:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 563:../../Drivers/CMSIS/Include/core_cm7.h **** 
 564:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 565:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 566:../../Drivers/CMSIS/Include/core_cm7.h **** 
 567:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 568:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 569:../../Drivers/CMSIS/Include/core_cm7.h **** 
 570:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 571:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 572:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 573:../../Drivers/CMSIS/Include/core_cm7.h **** 
 574:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 575:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 576:../../Drivers/CMSIS/Include/core_cm7.h **** 
 577:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 578:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 579:../../Drivers/CMSIS/Include/core_cm7.h **** 
 580:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 581:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 582:../../Drivers/CMSIS/Include/core_cm7.h **** 
 583:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 584:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 585:../../Drivers/CMSIS/Include/core_cm7.h **** 
 586:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 587:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 588:../../Drivers/CMSIS/Include/core_cm7.h **** 
 589:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 590:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 591:../../Drivers/CMSIS/Include/core_cm7.h **** 
 592:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 593:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 594:../../Drivers/CMSIS/Include/core_cm7.h **** 
 595:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 596:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 597:../../Drivers/CMSIS/Include/core_cm7.h **** 
 598:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 599:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 600:../../Drivers/CMSIS/Include/core_cm7.h **** 
 601:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
ARM GAS  /tmp/ccipIOAq.s 			page 12


 602:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 603:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 604:../../Drivers/CMSIS/Include/core_cm7.h **** 
 605:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 606:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 607:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 608:../../Drivers/CMSIS/Include/core_cm7.h **** 
 609:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 610:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 611:../../Drivers/CMSIS/Include/core_cm7.h **** 
 612:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 613:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 614:../../Drivers/CMSIS/Include/core_cm7.h **** 
 615:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 616:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 617:../../Drivers/CMSIS/Include/core_cm7.h **** 
 618:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 619:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 620:../../Drivers/CMSIS/Include/core_cm7.h **** 
 621:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 622:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 623:../../Drivers/CMSIS/Include/core_cm7.h **** 
 624:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 625:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 626:../../Drivers/CMSIS/Include/core_cm7.h **** 
 627:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB System Control Register Definitions */
 628:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 629:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 630:../../Drivers/CMSIS/Include/core_cm7.h **** 
 631:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 632:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 633:../../Drivers/CMSIS/Include/core_cm7.h **** 
 634:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 635:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 636:../../Drivers/CMSIS/Include/core_cm7.h **** 
 637:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB Configuration Control Register Definitions */
 638:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 639:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 640:../../Drivers/CMSIS/Include/core_cm7.h **** 
 641:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 642:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 643:../../Drivers/CMSIS/Include/core_cm7.h **** 
 644:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 645:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 646:../../Drivers/CMSIS/Include/core_cm7.h **** 
 647:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 648:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 649:../../Drivers/CMSIS/Include/core_cm7.h **** 
 650:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 651:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 652:../../Drivers/CMSIS/Include/core_cm7.h **** 
 653:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 654:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 655:../../Drivers/CMSIS/Include/core_cm7.h **** 
 656:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 657:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 658:../../Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccipIOAq.s 			page 13


 659:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 660:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 661:../../Drivers/CMSIS/Include/core_cm7.h **** 
 662:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 663:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 664:../../Drivers/CMSIS/Include/core_cm7.h **** 
 665:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 666:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 667:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 668:../../Drivers/CMSIS/Include/core_cm7.h **** 
 669:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 670:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 671:../../Drivers/CMSIS/Include/core_cm7.h **** 
 672:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 673:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 674:../../Drivers/CMSIS/Include/core_cm7.h **** 
 675:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 676:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 677:../../Drivers/CMSIS/Include/core_cm7.h **** 
 678:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 679:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 680:../../Drivers/CMSIS/Include/core_cm7.h **** 
 681:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 682:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 683:../../Drivers/CMSIS/Include/core_cm7.h **** 
 684:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 685:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 686:../../Drivers/CMSIS/Include/core_cm7.h **** 
 687:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 688:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 689:../../Drivers/CMSIS/Include/core_cm7.h **** 
 690:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 691:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 692:../../Drivers/CMSIS/Include/core_cm7.h **** 
 693:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 694:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 695:../../Drivers/CMSIS/Include/core_cm7.h **** 
 696:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 697:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 698:../../Drivers/CMSIS/Include/core_cm7.h **** 
 699:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 700:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 701:../../Drivers/CMSIS/Include/core_cm7.h **** 
 702:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 703:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 704:../../Drivers/CMSIS/Include/core_cm7.h **** 
 705:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 706:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 707:../../Drivers/CMSIS/Include/core_cm7.h **** 
 708:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 709:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 710:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 711:../../Drivers/CMSIS/Include/core_cm7.h **** 
 712:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 713:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 714:../../Drivers/CMSIS/Include/core_cm7.h **** 
 715:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
ARM GAS  /tmp/ccipIOAq.s 			page 14


 716:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 717:../../Drivers/CMSIS/Include/core_cm7.h **** 
 718:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 719:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 720:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 721:../../Drivers/CMSIS/Include/core_cm7.h **** 
 722:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 723:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 724:../../Drivers/CMSIS/Include/core_cm7.h **** 
 725:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 726:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 727:../../Drivers/CMSIS/Include/core_cm7.h **** 
 728:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 729:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 730:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 731:../../Drivers/CMSIS/Include/core_cm7.h **** 
 732:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 733:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 734:../../Drivers/CMSIS/Include/core_cm7.h **** 
 735:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 736:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 737:../../Drivers/CMSIS/Include/core_cm7.h **** 
 738:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 739:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 740:../../Drivers/CMSIS/Include/core_cm7.h **** 
 741:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 742:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 743:../../Drivers/CMSIS/Include/core_cm7.h **** 
 744:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 745:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 746:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 747:../../Drivers/CMSIS/Include/core_cm7.h **** 
 748:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 749:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 750:../../Drivers/CMSIS/Include/core_cm7.h **** 
 751:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Type Register Definitions */
 752:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 753:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 754:../../Drivers/CMSIS/Include/core_cm7.h **** 
 755:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 756:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 757:../../Drivers/CMSIS/Include/core_cm7.h **** 
 758:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 759:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 760:../../Drivers/CMSIS/Include/core_cm7.h **** 
 761:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 762:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 763:../../Drivers/CMSIS/Include/core_cm7.h **** 
 764:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 765:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 766:../../Drivers/CMSIS/Include/core_cm7.h **** 
 767:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 768:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 769:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 770:../../Drivers/CMSIS/Include/core_cm7.h **** 
 771:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 772:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
ARM GAS  /tmp/ccipIOAq.s 			page 15


 773:../../Drivers/CMSIS/Include/core_cm7.h **** 
 774:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 775:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 776:../../Drivers/CMSIS/Include/core_cm7.h **** 
 777:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 778:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 779:../../Drivers/CMSIS/Include/core_cm7.h **** 
 780:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 781:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 782:../../Drivers/CMSIS/Include/core_cm7.h **** 
 783:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 784:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 785:../../Drivers/CMSIS/Include/core_cm7.h **** 
 786:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 787:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 788:../../Drivers/CMSIS/Include/core_cm7.h **** 
 789:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 790:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 791:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 792:../../Drivers/CMSIS/Include/core_cm7.h **** 
 793:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 794:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 795:../../Drivers/CMSIS/Include/core_cm7.h **** 
 796:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 797:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 798:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 799:../../Drivers/CMSIS/Include/core_cm7.h **** 
 800:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 801:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 802:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 803:../../Drivers/CMSIS/Include/core_cm7.h **** 
 804:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 805:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 806:../../Drivers/CMSIS/Include/core_cm7.h **** 
 807:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 808:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 809:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 810:../../Drivers/CMSIS/Include/core_cm7.h **** 
 811:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 812:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 813:../../Drivers/CMSIS/Include/core_cm7.h **** 
 814:../../Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 815:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 816:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 817:../../Drivers/CMSIS/Include/core_cm7.h **** 
 818:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 819:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 820:../../Drivers/CMSIS/Include/core_cm7.h **** 
 821:../../Drivers/CMSIS/Include/core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 822:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 823:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 824:../../Drivers/CMSIS/Include/core_cm7.h **** 
 825:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 826:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 827:../../Drivers/CMSIS/Include/core_cm7.h **** 
 828:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 829:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
ARM GAS  /tmp/ccipIOAq.s 			page 16


 830:../../Drivers/CMSIS/Include/core_cm7.h **** 
 831:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 832:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 833:../../Drivers/CMSIS/Include/core_cm7.h **** 
 834:../../Drivers/CMSIS/Include/core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 835:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 836:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 837:../../Drivers/CMSIS/Include/core_cm7.h **** 
 838:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 839:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 840:../../Drivers/CMSIS/Include/core_cm7.h **** 
 841:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 842:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 843:../../Drivers/CMSIS/Include/core_cm7.h **** 
 844:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 845:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 846:../../Drivers/CMSIS/Include/core_cm7.h **** 
 847:../../Drivers/CMSIS/Include/core_cm7.h **** /* AHBP Control Register Definitions */
 848:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 849:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 850:../../Drivers/CMSIS/Include/core_cm7.h **** 
 851:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 852:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 853:../../Drivers/CMSIS/Include/core_cm7.h **** 
 854:../../Drivers/CMSIS/Include/core_cm7.h **** /* L1 Cache Control Register Definitions */
 855:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 856:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 857:../../Drivers/CMSIS/Include/core_cm7.h **** 
 858:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB 
 859:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB 
 860:../../Drivers/CMSIS/Include/core_cm7.h **** 
 861:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 862:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 863:../../Drivers/CMSIS/Include/core_cm7.h **** 
 864:../../Drivers/CMSIS/Include/core_cm7.h **** /* AHBS Control Register Definitions */
 865:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 866:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB 
 867:../../Drivers/CMSIS/Include/core_cm7.h **** 
 868:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 869:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB 
 870:../../Drivers/CMSIS/Include/core_cm7.h **** 
 871:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
 872:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB 
 873:../../Drivers/CMSIS/Include/core_cm7.h **** 
 874:../../Drivers/CMSIS/Include/core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
 875:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 876:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 877:../../Drivers/CMSIS/Include/core_cm7.h **** 
 878:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 879:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 880:../../Drivers/CMSIS/Include/core_cm7.h **** 
 881:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 882:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 883:../../Drivers/CMSIS/Include/core_cm7.h **** 
 884:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 885:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 886:../../Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccipIOAq.s 			page 17


 887:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
 888:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 889:../../Drivers/CMSIS/Include/core_cm7.h **** 
 890:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
 891:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 892:../../Drivers/CMSIS/Include/core_cm7.h **** 
 893:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCB */
 894:../../Drivers/CMSIS/Include/core_cm7.h **** 
 895:../../Drivers/CMSIS/Include/core_cm7.h **** 
 896:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 897:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 898:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 899:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 900:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
 901:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 902:../../Drivers/CMSIS/Include/core_cm7.h **** 
 903:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 904:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 905:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 906:../../Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 907:../../Drivers/CMSIS/Include/core_cm7.h **** {
 908:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 909:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 910:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 911:../../Drivers/CMSIS/Include/core_cm7.h **** } SCnSCB_Type;
 912:../../Drivers/CMSIS/Include/core_cm7.h **** 
 913:../../Drivers/CMSIS/Include/core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 914:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 915:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 916:../../Drivers/CMSIS/Include/core_cm7.h **** 
 917:../../Drivers/CMSIS/Include/core_cm7.h **** /* Auxiliary Control Register Definitions */
 918:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 919:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 920:../../Drivers/CMSIS/Include/core_cm7.h **** 
 921:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
 922:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 923:../../Drivers/CMSIS/Include/core_cm7.h **** 
 924:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 925:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 926:../../Drivers/CMSIS/Include/core_cm7.h **** 
 927:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 928:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 929:../../Drivers/CMSIS/Include/core_cm7.h **** 
 930:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 931:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 932:../../Drivers/CMSIS/Include/core_cm7.h **** 
 933:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 934:../../Drivers/CMSIS/Include/core_cm7.h **** 
 935:../../Drivers/CMSIS/Include/core_cm7.h **** 
 936:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 937:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 938:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 939:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 940:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
 941:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 942:../../Drivers/CMSIS/Include/core_cm7.h **** 
 943:../../Drivers/CMSIS/Include/core_cm7.h **** /**
ARM GAS  /tmp/ccipIOAq.s 			page 18


 944:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 945:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 946:../../Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 947:../../Drivers/CMSIS/Include/core_cm7.h **** {
 948:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 949:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 950:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 951:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 952:../../Drivers/CMSIS/Include/core_cm7.h **** } SysTick_Type;
 953:../../Drivers/CMSIS/Include/core_cm7.h **** 
 954:../../Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Control / Status Register Definitions */
 955:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 956:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 957:../../Drivers/CMSIS/Include/core_cm7.h **** 
 958:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 959:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 960:../../Drivers/CMSIS/Include/core_cm7.h **** 
 961:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 962:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 963:../../Drivers/CMSIS/Include/core_cm7.h **** 
 964:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 965:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 966:../../Drivers/CMSIS/Include/core_cm7.h **** 
 967:../../Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Reload Register Definitions */
 968:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 969:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 970:../../Drivers/CMSIS/Include/core_cm7.h **** 
 971:../../Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Current Register Definitions */
 972:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 973:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 974:../../Drivers/CMSIS/Include/core_cm7.h **** 
 975:../../Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Calibration Register Definitions */
 976:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 977:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 978:../../Drivers/CMSIS/Include/core_cm7.h **** 
 979:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 980:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 981:../../Drivers/CMSIS/Include/core_cm7.h **** 
 982:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 983:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 984:../../Drivers/CMSIS/Include/core_cm7.h **** 
 985:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SysTick */
 986:../../Drivers/CMSIS/Include/core_cm7.h **** 
 987:../../Drivers/CMSIS/Include/core_cm7.h **** 
 988:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 989:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 990:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 991:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 992:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
 993:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 994:../../Drivers/CMSIS/Include/core_cm7.h **** 
 995:../../Drivers/CMSIS/Include/core_cm7.h **** /**
 996:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 997:../../Drivers/CMSIS/Include/core_cm7.h ****  */
 998:../../Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 999:../../Drivers/CMSIS/Include/core_cm7.h **** {
1000:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  union
ARM GAS  /tmp/ccipIOAq.s 			page 19


1001:../../Drivers/CMSIS/Include/core_cm7.h ****   {
1002:../../Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1003:../../Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1004:../../Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1005:../../Drivers/CMSIS/Include/core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1006:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[864U];
1007:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1008:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[15U];
1009:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1010:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[15U];
1011:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1012:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[29U];
1013:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
1014:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
1015:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
1016:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[43U];
1017:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1018:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1019:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[6U];
1020:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1021:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1022:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1023:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1024:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1025:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1026:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1027:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1028:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1029:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1030:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1031:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1032:../../Drivers/CMSIS/Include/core_cm7.h **** } ITM_Type;
1033:../../Drivers/CMSIS/Include/core_cm7.h **** 
1034:../../Drivers/CMSIS/Include/core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1035:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1036:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
1037:../../Drivers/CMSIS/Include/core_cm7.h **** 
1038:../../Drivers/CMSIS/Include/core_cm7.h **** /* ITM Trace Control Register Definitions */
1039:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1040:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1041:../../Drivers/CMSIS/Include/core_cm7.h **** 
1042:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1043:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
1044:../../Drivers/CMSIS/Include/core_cm7.h **** 
1045:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1046:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1047:../../Drivers/CMSIS/Include/core_cm7.h **** 
1048:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1049:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1050:../../Drivers/CMSIS/Include/core_cm7.h **** 
1051:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1052:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1053:../../Drivers/CMSIS/Include/core_cm7.h **** 
1054:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1055:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1056:../../Drivers/CMSIS/Include/core_cm7.h **** 
1057:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
ARM GAS  /tmp/ccipIOAq.s 			page 20


1058:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1059:../../Drivers/CMSIS/Include/core_cm7.h **** 
1060:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1061:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1062:../../Drivers/CMSIS/Include/core_cm7.h **** 
1063:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1064:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1065:../../Drivers/CMSIS/Include/core_cm7.h **** 
1066:../../Drivers/CMSIS/Include/core_cm7.h **** /* ITM Integration Write Register Definitions */
1067:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
1068:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
1069:../../Drivers/CMSIS/Include/core_cm7.h **** 
1070:../../Drivers/CMSIS/Include/core_cm7.h **** /* ITM Integration Read Register Definitions */
1071:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
1072:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
1073:../../Drivers/CMSIS/Include/core_cm7.h **** 
1074:../../Drivers/CMSIS/Include/core_cm7.h **** /* ITM Integration Mode Control Register Definitions */
1075:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
1076:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
1077:../../Drivers/CMSIS/Include/core_cm7.h **** 
1078:../../Drivers/CMSIS/Include/core_cm7.h **** /* ITM Lock Status Register Definitions */
1079:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1080:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1081:../../Drivers/CMSIS/Include/core_cm7.h **** 
1082:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1083:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1084:../../Drivers/CMSIS/Include/core_cm7.h **** 
1085:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1086:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1087:../../Drivers/CMSIS/Include/core_cm7.h **** 
1088:../../Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1089:../../Drivers/CMSIS/Include/core_cm7.h **** 
1090:../../Drivers/CMSIS/Include/core_cm7.h **** 
1091:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1092:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1093:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1094:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1095:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
1096:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1097:../../Drivers/CMSIS/Include/core_cm7.h **** 
1098:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1099:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1100:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1101:../../Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1102:../../Drivers/CMSIS/Include/core_cm7.h **** {
1103:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1104:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1105:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1106:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1107:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1108:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1109:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1110:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1111:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1112:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
1113:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1114:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
ARM GAS  /tmp/ccipIOAq.s 			page 21


1115:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1116:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1117:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1118:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[1U];
1119:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1120:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1121:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1122:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[1U];
1123:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1124:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1125:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1126:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[981U];
1127:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1128:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1129:../../Drivers/CMSIS/Include/core_cm7.h **** } DWT_Type;
1130:../../Drivers/CMSIS/Include/core_cm7.h **** 
1131:../../Drivers/CMSIS/Include/core_cm7.h **** /* DWT Control Register Definitions */
1132:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1133:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1134:../../Drivers/CMSIS/Include/core_cm7.h **** 
1135:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1136:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1137:../../Drivers/CMSIS/Include/core_cm7.h **** 
1138:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1139:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1140:../../Drivers/CMSIS/Include/core_cm7.h **** 
1141:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1142:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1143:../../Drivers/CMSIS/Include/core_cm7.h **** 
1144:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1145:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1146:../../Drivers/CMSIS/Include/core_cm7.h **** 
1147:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1148:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1149:../../Drivers/CMSIS/Include/core_cm7.h **** 
1150:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1151:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1152:../../Drivers/CMSIS/Include/core_cm7.h **** 
1153:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1154:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1155:../../Drivers/CMSIS/Include/core_cm7.h **** 
1156:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1157:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1158:../../Drivers/CMSIS/Include/core_cm7.h **** 
1159:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1160:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1161:../../Drivers/CMSIS/Include/core_cm7.h **** 
1162:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1163:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1164:../../Drivers/CMSIS/Include/core_cm7.h **** 
1165:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1166:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1167:../../Drivers/CMSIS/Include/core_cm7.h **** 
1168:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1169:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
1170:../../Drivers/CMSIS/Include/core_cm7.h **** 
1171:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
ARM GAS  /tmp/ccipIOAq.s 			page 22


1172:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1173:../../Drivers/CMSIS/Include/core_cm7.h **** 
1174:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1175:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1176:../../Drivers/CMSIS/Include/core_cm7.h **** 
1177:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1178:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1179:../../Drivers/CMSIS/Include/core_cm7.h **** 
1180:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1181:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1182:../../Drivers/CMSIS/Include/core_cm7.h **** 
1183:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1184:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1185:../../Drivers/CMSIS/Include/core_cm7.h **** 
1186:../../Drivers/CMSIS/Include/core_cm7.h **** /* DWT CPI Count Register Definitions */
1187:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1188:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1189:../../Drivers/CMSIS/Include/core_cm7.h **** 
1190:../../Drivers/CMSIS/Include/core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1191:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1192:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1193:../../Drivers/CMSIS/Include/core_cm7.h **** 
1194:../../Drivers/CMSIS/Include/core_cm7.h **** /* DWT Sleep Count Register Definitions */
1195:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1196:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1197:../../Drivers/CMSIS/Include/core_cm7.h **** 
1198:../../Drivers/CMSIS/Include/core_cm7.h **** /* DWT LSU Count Register Definitions */
1199:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1200:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1201:../../Drivers/CMSIS/Include/core_cm7.h **** 
1202:../../Drivers/CMSIS/Include/core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1203:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1204:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1205:../../Drivers/CMSIS/Include/core_cm7.h **** 
1206:../../Drivers/CMSIS/Include/core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1207:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1208:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1209:../../Drivers/CMSIS/Include/core_cm7.h **** 
1210:../../Drivers/CMSIS/Include/core_cm7.h **** /* DWT Comparator Function Register Definitions */
1211:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1212:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1213:../../Drivers/CMSIS/Include/core_cm7.h **** 
1214:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1215:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1216:../../Drivers/CMSIS/Include/core_cm7.h **** 
1217:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1218:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1219:../../Drivers/CMSIS/Include/core_cm7.h **** 
1220:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1221:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1222:../../Drivers/CMSIS/Include/core_cm7.h **** 
1223:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1224:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1225:../../Drivers/CMSIS/Include/core_cm7.h **** 
1226:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1227:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1228:../../Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccipIOAq.s 			page 23


1229:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1230:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1231:../../Drivers/CMSIS/Include/core_cm7.h **** 
1232:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1233:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1234:../../Drivers/CMSIS/Include/core_cm7.h **** 
1235:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1236:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1237:../../Drivers/CMSIS/Include/core_cm7.h **** 
1238:../../Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1239:../../Drivers/CMSIS/Include/core_cm7.h **** 
1240:../../Drivers/CMSIS/Include/core_cm7.h **** 
1241:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1242:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1243:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1244:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1245:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
1246:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1247:../../Drivers/CMSIS/Include/core_cm7.h **** 
1248:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1249:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1250:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1251:../../Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1252:../../Drivers/CMSIS/Include/core_cm7.h **** {
1253:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1254:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1255:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[2U];
1256:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1257:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[55U];
1258:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1259:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[131U];
1260:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1261:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1262:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1263:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[759U];
1264:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1265:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1266:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1267:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[1U];
1268:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1269:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1270:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1271:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[39U];
1272:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1273:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1274:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[8U];
1275:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1276:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1277:../../Drivers/CMSIS/Include/core_cm7.h **** } TPI_Type;
1278:../../Drivers/CMSIS/Include/core_cm7.h **** 
1279:../../Drivers/CMSIS/Include/core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1280:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1281:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1282:../../Drivers/CMSIS/Include/core_cm7.h **** 
1283:../../Drivers/CMSIS/Include/core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
1284:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1285:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
ARM GAS  /tmp/ccipIOAq.s 			page 24


1286:../../Drivers/CMSIS/Include/core_cm7.h **** 
1287:../../Drivers/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1288:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1289:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1290:../../Drivers/CMSIS/Include/core_cm7.h **** 
1291:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1292:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1293:../../Drivers/CMSIS/Include/core_cm7.h **** 
1294:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1295:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1296:../../Drivers/CMSIS/Include/core_cm7.h **** 
1297:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1298:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1299:../../Drivers/CMSIS/Include/core_cm7.h **** 
1300:../../Drivers/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1301:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1302:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1303:../../Drivers/CMSIS/Include/core_cm7.h **** 
1304:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1305:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1306:../../Drivers/CMSIS/Include/core_cm7.h **** 
1307:../../Drivers/CMSIS/Include/core_cm7.h **** /* TPI TRIGGER Register Definitions */
1308:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1309:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1310:../../Drivers/CMSIS/Include/core_cm7.h **** 
1311:../../Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1312:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1313:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1314:../../Drivers/CMSIS/Include/core_cm7.h **** 
1315:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1316:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1317:../../Drivers/CMSIS/Include/core_cm7.h **** 
1318:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1319:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1320:../../Drivers/CMSIS/Include/core_cm7.h **** 
1321:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1322:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1323:../../Drivers/CMSIS/Include/core_cm7.h **** 
1324:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1325:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1326:../../Drivers/CMSIS/Include/core_cm7.h **** 
1327:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1328:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1329:../../Drivers/CMSIS/Include/core_cm7.h **** 
1330:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1331:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1332:../../Drivers/CMSIS/Include/core_cm7.h **** 
1333:../../Drivers/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1334:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1335:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1336:../../Drivers/CMSIS/Include/core_cm7.h **** 
1337:../../Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1338:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1339:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1340:../../Drivers/CMSIS/Include/core_cm7.h **** 
1341:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1342:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
ARM GAS  /tmp/ccipIOAq.s 			page 25


1343:../../Drivers/CMSIS/Include/core_cm7.h **** 
1344:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1345:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1346:../../Drivers/CMSIS/Include/core_cm7.h **** 
1347:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1348:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1349:../../Drivers/CMSIS/Include/core_cm7.h **** 
1350:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1351:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1352:../../Drivers/CMSIS/Include/core_cm7.h **** 
1353:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1354:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1355:../../Drivers/CMSIS/Include/core_cm7.h **** 
1356:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1357:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1358:../../Drivers/CMSIS/Include/core_cm7.h **** 
1359:../../Drivers/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1360:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1361:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1362:../../Drivers/CMSIS/Include/core_cm7.h **** 
1363:../../Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1364:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1365:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1366:../../Drivers/CMSIS/Include/core_cm7.h **** 
1367:../../Drivers/CMSIS/Include/core_cm7.h **** /* TPI DEVID Register Definitions */
1368:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1369:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1370:../../Drivers/CMSIS/Include/core_cm7.h **** 
1371:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1372:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1373:../../Drivers/CMSIS/Include/core_cm7.h **** 
1374:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1375:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1376:../../Drivers/CMSIS/Include/core_cm7.h **** 
1377:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1378:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1379:../../Drivers/CMSIS/Include/core_cm7.h **** 
1380:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1381:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1382:../../Drivers/CMSIS/Include/core_cm7.h **** 
1383:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1384:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1385:../../Drivers/CMSIS/Include/core_cm7.h **** 
1386:../../Drivers/CMSIS/Include/core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1387:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1388:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1389:../../Drivers/CMSIS/Include/core_cm7.h **** 
1390:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1391:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1392:../../Drivers/CMSIS/Include/core_cm7.h **** 
1393:../../Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1394:../../Drivers/CMSIS/Include/core_cm7.h **** 
1395:../../Drivers/CMSIS/Include/core_cm7.h **** 
1396:../../Drivers/CMSIS/Include/core_cm7.h **** #if (__MPU_PRESENT == 1U)
1397:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1398:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1399:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
ARM GAS  /tmp/ccipIOAq.s 			page 26


1400:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1401:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
1402:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1403:../../Drivers/CMSIS/Include/core_cm7.h **** 
1404:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1405:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1406:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1407:../../Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1408:../../Drivers/CMSIS/Include/core_cm7.h **** {
1409:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1410:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1411:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1412:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1413:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1414:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1415:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1416:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1417:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1418:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1419:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1420:../../Drivers/CMSIS/Include/core_cm7.h **** } MPU_Type;
1421:../../Drivers/CMSIS/Include/core_cm7.h **** 
1422:../../Drivers/CMSIS/Include/core_cm7.h **** /* MPU Type Register Definitions */
1423:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1424:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1425:../../Drivers/CMSIS/Include/core_cm7.h **** 
1426:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1427:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1428:../../Drivers/CMSIS/Include/core_cm7.h **** 
1429:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1430:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1431:../../Drivers/CMSIS/Include/core_cm7.h **** 
1432:../../Drivers/CMSIS/Include/core_cm7.h **** /* MPU Control Register Definitions */
1433:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1434:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1435:../../Drivers/CMSIS/Include/core_cm7.h **** 
1436:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1437:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1438:../../Drivers/CMSIS/Include/core_cm7.h **** 
1439:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1440:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1441:../../Drivers/CMSIS/Include/core_cm7.h **** 
1442:../../Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Number Register Definitions */
1443:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1444:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1445:../../Drivers/CMSIS/Include/core_cm7.h **** 
1446:../../Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Base Address Register Definitions */
1447:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1448:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1449:../../Drivers/CMSIS/Include/core_cm7.h **** 
1450:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1451:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1452:../../Drivers/CMSIS/Include/core_cm7.h **** 
1453:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1454:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1455:../../Drivers/CMSIS/Include/core_cm7.h **** 
1456:../../Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
ARM GAS  /tmp/ccipIOAq.s 			page 27


1457:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1458:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1459:../../Drivers/CMSIS/Include/core_cm7.h **** 
1460:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1461:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1462:../../Drivers/CMSIS/Include/core_cm7.h **** 
1463:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1464:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1465:../../Drivers/CMSIS/Include/core_cm7.h **** 
1466:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1467:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1468:../../Drivers/CMSIS/Include/core_cm7.h **** 
1469:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1470:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1471:../../Drivers/CMSIS/Include/core_cm7.h **** 
1472:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1473:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1474:../../Drivers/CMSIS/Include/core_cm7.h **** 
1475:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1476:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1477:../../Drivers/CMSIS/Include/core_cm7.h **** 
1478:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1479:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1480:../../Drivers/CMSIS/Include/core_cm7.h **** 
1481:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1482:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1483:../../Drivers/CMSIS/Include/core_cm7.h **** 
1484:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1485:../../Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1486:../../Drivers/CMSIS/Include/core_cm7.h **** 
1487:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_MPU */
1488:../../Drivers/CMSIS/Include/core_cm7.h **** #endif
1489:../../Drivers/CMSIS/Include/core_cm7.h **** 
1490:../../Drivers/CMSIS/Include/core_cm7.h **** 
1491:../../Drivers/CMSIS/Include/core_cm7.h **** #if (__FPU_PRESENT == 1U)
1492:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1493:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1494:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1495:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1496:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
1497:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1498:../../Drivers/CMSIS/Include/core_cm7.h **** 
1499:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1500:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1501:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1502:../../Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1503:../../Drivers/CMSIS/Include/core_cm7.h **** {
1504:../../Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1505:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1506:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1507:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1508:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1509:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1510:../../Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1511:../../Drivers/CMSIS/Include/core_cm7.h **** } FPU_Type;
1512:../../Drivers/CMSIS/Include/core_cm7.h **** 
1513:../../Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Control Register Definitions */
ARM GAS  /tmp/ccipIOAq.s 			page 28


1514:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1515:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1516:../../Drivers/CMSIS/Include/core_cm7.h **** 
1517:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1518:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1519:../../Drivers/CMSIS/Include/core_cm7.h **** 
1520:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1521:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1522:../../Drivers/CMSIS/Include/core_cm7.h **** 
1523:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1524:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1525:../../Drivers/CMSIS/Include/core_cm7.h **** 
1526:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1527:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1528:../../Drivers/CMSIS/Include/core_cm7.h **** 
1529:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1530:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1531:../../Drivers/CMSIS/Include/core_cm7.h **** 
1532:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1533:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1534:../../Drivers/CMSIS/Include/core_cm7.h **** 
1535:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1536:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1537:../../Drivers/CMSIS/Include/core_cm7.h **** 
1538:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1539:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1540:../../Drivers/CMSIS/Include/core_cm7.h **** 
1541:../../Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1542:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1543:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1544:../../Drivers/CMSIS/Include/core_cm7.h **** 
1545:../../Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1546:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1547:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1548:../../Drivers/CMSIS/Include/core_cm7.h **** 
1549:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1550:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1551:../../Drivers/CMSIS/Include/core_cm7.h **** 
1552:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1553:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1554:../../Drivers/CMSIS/Include/core_cm7.h **** 
1555:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1556:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1557:../../Drivers/CMSIS/Include/core_cm7.h **** 
1558:../../Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1559:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1560:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1561:../../Drivers/CMSIS/Include/core_cm7.h **** 
1562:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1563:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1564:../../Drivers/CMSIS/Include/core_cm7.h **** 
1565:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1566:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1567:../../Drivers/CMSIS/Include/core_cm7.h **** 
1568:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1569:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1570:../../Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccipIOAq.s 			page 29


1571:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1572:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1573:../../Drivers/CMSIS/Include/core_cm7.h **** 
1574:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1575:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1576:../../Drivers/CMSIS/Include/core_cm7.h **** 
1577:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1578:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1579:../../Drivers/CMSIS/Include/core_cm7.h **** 
1580:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1581:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1582:../../Drivers/CMSIS/Include/core_cm7.h **** 
1583:../../Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1584:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1585:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1586:../../Drivers/CMSIS/Include/core_cm7.h **** 
1587:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1588:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1589:../../Drivers/CMSIS/Include/core_cm7.h **** 
1590:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1591:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1592:../../Drivers/CMSIS/Include/core_cm7.h **** 
1593:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1594:../../Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1595:../../Drivers/CMSIS/Include/core_cm7.h **** 
1596:../../Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1597:../../Drivers/CMSIS/Include/core_cm7.h **** 
1598:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_FPU */
1599:../../Drivers/CMSIS/Include/core_cm7.h **** #endif
1600:../../Drivers/CMSIS/Include/core_cm7.h **** 
1601:../../Drivers/CMSIS/Include/core_cm7.h **** 
1602:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1603:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1604:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1605:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1606:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
1607:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1608:../../Drivers/CMSIS/Include/core_cm7.h **** 
1609:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1610:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1611:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1612:../../Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1613:../../Drivers/CMSIS/Include/core_cm7.h **** {
1614:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1615:../../Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1616:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1617:../../Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1618:../../Drivers/CMSIS/Include/core_cm7.h **** } CoreDebug_Type;
1619:../../Drivers/CMSIS/Include/core_cm7.h **** 
1620:../../Drivers/CMSIS/Include/core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1621:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1622:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1623:../../Drivers/CMSIS/Include/core_cm7.h **** 
1624:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1625:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1626:../../Drivers/CMSIS/Include/core_cm7.h **** 
1627:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
ARM GAS  /tmp/ccipIOAq.s 			page 30


1628:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1629:../../Drivers/CMSIS/Include/core_cm7.h **** 
1630:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1631:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1632:../../Drivers/CMSIS/Include/core_cm7.h **** 
1633:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1634:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1635:../../Drivers/CMSIS/Include/core_cm7.h **** 
1636:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1637:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1638:../../Drivers/CMSIS/Include/core_cm7.h **** 
1639:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1640:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1641:../../Drivers/CMSIS/Include/core_cm7.h **** 
1642:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1643:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1644:../../Drivers/CMSIS/Include/core_cm7.h **** 
1645:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1646:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1647:../../Drivers/CMSIS/Include/core_cm7.h **** 
1648:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1649:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1650:../../Drivers/CMSIS/Include/core_cm7.h **** 
1651:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1652:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1653:../../Drivers/CMSIS/Include/core_cm7.h **** 
1654:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1655:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1656:../../Drivers/CMSIS/Include/core_cm7.h **** 
1657:../../Drivers/CMSIS/Include/core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1658:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1659:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1660:../../Drivers/CMSIS/Include/core_cm7.h **** 
1661:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1662:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1663:../../Drivers/CMSIS/Include/core_cm7.h **** 
1664:../../Drivers/CMSIS/Include/core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1665:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1666:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1667:../../Drivers/CMSIS/Include/core_cm7.h **** 
1668:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1669:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1670:../../Drivers/CMSIS/Include/core_cm7.h **** 
1671:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1672:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1673:../../Drivers/CMSIS/Include/core_cm7.h **** 
1674:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1675:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1676:../../Drivers/CMSIS/Include/core_cm7.h **** 
1677:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1678:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1679:../../Drivers/CMSIS/Include/core_cm7.h **** 
1680:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1681:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1682:../../Drivers/CMSIS/Include/core_cm7.h **** 
1683:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1684:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
ARM GAS  /tmp/ccipIOAq.s 			page 31


1685:../../Drivers/CMSIS/Include/core_cm7.h **** 
1686:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1687:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1688:../../Drivers/CMSIS/Include/core_cm7.h **** 
1689:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1690:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1691:../../Drivers/CMSIS/Include/core_cm7.h **** 
1692:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1693:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1694:../../Drivers/CMSIS/Include/core_cm7.h **** 
1695:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1696:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1697:../../Drivers/CMSIS/Include/core_cm7.h **** 
1698:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1699:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1700:../../Drivers/CMSIS/Include/core_cm7.h **** 
1701:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1702:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1703:../../Drivers/CMSIS/Include/core_cm7.h **** 
1704:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1705:../../Drivers/CMSIS/Include/core_cm7.h **** 
1706:../../Drivers/CMSIS/Include/core_cm7.h **** 
1707:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1708:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1709:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1710:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1711:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
1712:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1713:../../Drivers/CMSIS/Include/core_cm7.h **** 
1714:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1715:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1716:../../Drivers/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1717:../../Drivers/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of the bit field.
1718:../../Drivers/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted value.
1719:../../Drivers/CMSIS/Include/core_cm7.h **** */
1720:../../Drivers/CMSIS/Include/core_cm7.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1721:../../Drivers/CMSIS/Include/core_cm7.h **** 
1722:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1723:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1724:../../Drivers/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1725:../../Drivers/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of register.
1726:../../Drivers/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted bit field value.
1727:../../Drivers/CMSIS/Include/core_cm7.h **** */
1728:../../Drivers/CMSIS/Include/core_cm7.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1729:../../Drivers/CMSIS/Include/core_cm7.h **** 
1730:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
1731:../../Drivers/CMSIS/Include/core_cm7.h **** 
1732:../../Drivers/CMSIS/Include/core_cm7.h **** 
1733:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1734:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1735:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1736:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1737:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
1738:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1739:../../Drivers/CMSIS/Include/core_cm7.h **** 
1740:../../Drivers/CMSIS/Include/core_cm7.h **** /* Memory mapping of Cortex-M4 Hardware */
1741:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
ARM GAS  /tmp/ccipIOAq.s 			page 32


1742:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1743:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1744:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1745:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1746:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1747:../../Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1748:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1749:../../Drivers/CMSIS/Include/core_cm7.h **** 
1750:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1751:../../Drivers/CMSIS/Include/core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1752:../../Drivers/CMSIS/Include/core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1753:../../Drivers/CMSIS/Include/core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1754:../../Drivers/CMSIS/Include/core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1755:../../Drivers/CMSIS/Include/core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1756:../../Drivers/CMSIS/Include/core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1757:../../Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1758:../../Drivers/CMSIS/Include/core_cm7.h **** 
1759:../../Drivers/CMSIS/Include/core_cm7.h **** #if (__MPU_PRESENT == 1U)
1760:../../Drivers/CMSIS/Include/core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1761:../../Drivers/CMSIS/Include/core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1762:../../Drivers/CMSIS/Include/core_cm7.h **** #endif
1763:../../Drivers/CMSIS/Include/core_cm7.h **** 
1764:../../Drivers/CMSIS/Include/core_cm7.h **** #if (__FPU_PRESENT == 1U)
1765:../../Drivers/CMSIS/Include/core_cm7.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1766:../../Drivers/CMSIS/Include/core_cm7.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1767:../../Drivers/CMSIS/Include/core_cm7.h **** #endif
1768:../../Drivers/CMSIS/Include/core_cm7.h **** 
1769:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} */
1770:../../Drivers/CMSIS/Include/core_cm7.h **** 
1771:../../Drivers/CMSIS/Include/core_cm7.h **** 
1772:../../Drivers/CMSIS/Include/core_cm7.h **** 
1773:../../Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
1774:../../Drivers/CMSIS/Include/core_cm7.h ****  *                Hardware Abstraction Layer
1775:../../Drivers/CMSIS/Include/core_cm7.h ****   Core Function Interface contains:
1776:../../Drivers/CMSIS/Include/core_cm7.h ****   - Core NVIC Functions
1777:../../Drivers/CMSIS/Include/core_cm7.h ****   - Core SysTick Functions
1778:../../Drivers/CMSIS/Include/core_cm7.h ****   - Core Debug Functions
1779:../../Drivers/CMSIS/Include/core_cm7.h ****   - Core Register Access Functions
1780:../../Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
1781:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1782:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1783:../../Drivers/CMSIS/Include/core_cm7.h **** */
1784:../../Drivers/CMSIS/Include/core_cm7.h **** 
1785:../../Drivers/CMSIS/Include/core_cm7.h **** 
1786:../../Drivers/CMSIS/Include/core_cm7.h **** 
1787:../../Drivers/CMSIS/Include/core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1788:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1789:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
1790:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1791:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1792:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
1793:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1794:../../Drivers/CMSIS/Include/core_cm7.h **** 
1795:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1796:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Priority Grouping
1797:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
1798:../../Drivers/CMSIS/Include/core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
ARM GAS  /tmp/ccipIOAq.s 			page 33


1799:../../Drivers/CMSIS/Include/core_cm7.h ****            Only values from 0..7 are used.
1800:../../Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1801:../../Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1802:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1803:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1804:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1805:../../Drivers/CMSIS/Include/core_cm7.h **** {
1806:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t reg_value;
1807:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1808:../../Drivers/CMSIS/Include/core_cm7.h **** 
1809:../../Drivers/CMSIS/Include/core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1810:../../Drivers/CMSIS/Include/core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1811:../../Drivers/CMSIS/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
1812:../../Drivers/CMSIS/Include/core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1813:../../Drivers/CMSIS/Include/core_cm7.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1814:../../Drivers/CMSIS/Include/core_cm7.h ****   SCB->AIRCR =  reg_value;
1815:../../Drivers/CMSIS/Include/core_cm7.h **** }
1816:../../Drivers/CMSIS/Include/core_cm7.h **** 
1817:../../Drivers/CMSIS/Include/core_cm7.h **** 
1818:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1819:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Priority Grouping
1820:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1821:../../Drivers/CMSIS/Include/core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1822:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1823:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1824:../../Drivers/CMSIS/Include/core_cm7.h **** {
1825:../../Drivers/CMSIS/Include/core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1826:../../Drivers/CMSIS/Include/core_cm7.h **** }
1827:../../Drivers/CMSIS/Include/core_cm7.h **** 
1828:../../Drivers/CMSIS/Include/core_cm7.h **** 
1829:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1830:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable External Interrupt
1831:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1832:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1833:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1834:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1835:../../Drivers/CMSIS/Include/core_cm7.h **** {
1836:../../Drivers/CMSIS/Include/core_cm7.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1837:../../Drivers/CMSIS/Include/core_cm7.h **** }
1838:../../Drivers/CMSIS/Include/core_cm7.h **** 
1839:../../Drivers/CMSIS/Include/core_cm7.h **** 
1840:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1841:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Disable External Interrupt
1842:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1843:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1844:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1845:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1846:../../Drivers/CMSIS/Include/core_cm7.h **** {
1847:../../Drivers/CMSIS/Include/core_cm7.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1848:../../Drivers/CMSIS/Include/core_cm7.h **** }
1849:../../Drivers/CMSIS/Include/core_cm7.h **** 
1850:../../Drivers/CMSIS/Include/core_cm7.h **** 
1851:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1852:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Pending Interrupt
1853:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1854:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
1855:../../Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not pending.
ARM GAS  /tmp/ccipIOAq.s 			page 34


1856:../../Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is pending.
1857:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1858:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1859:../../Drivers/CMSIS/Include/core_cm7.h **** {
1860:../../Drivers/CMSIS/Include/core_cm7.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1861:../../Drivers/CMSIS/Include/core_cm7.h **** }
1862:../../Drivers/CMSIS/Include/core_cm7.h **** 
1863:../../Drivers/CMSIS/Include/core_cm7.h **** 
1864:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1865:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Pending Interrupt
1866:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the pending bit of an external interrupt.
1867:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1868:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1869:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1870:../../Drivers/CMSIS/Include/core_cm7.h **** {
1871:../../Drivers/CMSIS/Include/core_cm7.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1872:../../Drivers/CMSIS/Include/core_cm7.h **** }
1873:../../Drivers/CMSIS/Include/core_cm7.h **** 
1874:../../Drivers/CMSIS/Include/core_cm7.h **** 
1875:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1876:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Clear Pending Interrupt
1877:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Clears the pending bit of an external interrupt.
1878:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1879:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1880:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1881:../../Drivers/CMSIS/Include/core_cm7.h **** {
1882:../../Drivers/CMSIS/Include/core_cm7.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1883:../../Drivers/CMSIS/Include/core_cm7.h **** }
1884:../../Drivers/CMSIS/Include/core_cm7.h **** 
1885:../../Drivers/CMSIS/Include/core_cm7.h **** 
1886:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1887:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Active Interrupt
1888:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the active register in NVIC and returns the active bit.
1889:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
1890:../../Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not active.
1891:../../Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is active.
1892:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1893:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1894:../../Drivers/CMSIS/Include/core_cm7.h **** {
1895:../../Drivers/CMSIS/Include/core_cm7.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1896:../../Drivers/CMSIS/Include/core_cm7.h **** }
1897:../../Drivers/CMSIS/Include/core_cm7.h **** 
1898:../../Drivers/CMSIS/Include/core_cm7.h **** 
1899:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1900:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Priority
1901:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the priority of an interrupt.
1902:../../Drivers/CMSIS/Include/core_cm7.h ****   \note    The priority cannot be set for every core interrupt.
1903:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
1904:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]  priority  Priority to set.
1905:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1906:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1907:../../Drivers/CMSIS/Include/core_cm7.h **** {
1908:../../Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) < 0)
1909:../../Drivers/CMSIS/Include/core_cm7.h ****   {
1910:../../Drivers/CMSIS/Include/core_cm7.h ****     SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_B
1911:../../Drivers/CMSIS/Include/core_cm7.h ****   }
1912:../../Drivers/CMSIS/Include/core_cm7.h ****   else
ARM GAS  /tmp/ccipIOAq.s 			page 35


1913:../../Drivers/CMSIS/Include/core_cm7.h ****   {
1914:../../Drivers/CMSIS/Include/core_cm7.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_B
1915:../../Drivers/CMSIS/Include/core_cm7.h ****   }
1916:../../Drivers/CMSIS/Include/core_cm7.h **** }
1917:../../Drivers/CMSIS/Include/core_cm7.h **** 
1918:../../Drivers/CMSIS/Include/core_cm7.h **** 
1919:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1920:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Priority
1921:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the priority of an interrupt.
1922:../../Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1923:../../Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify an internal (core) interrupt.
1924:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn  Interrupt number.
1925:../../Drivers/CMSIS/Include/core_cm7.h ****   \return             Interrupt Priority.
1926:../../Drivers/CMSIS/Include/core_cm7.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1927:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1928:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1929:../../Drivers/CMSIS/Include/core_cm7.h **** {
1930:../../Drivers/CMSIS/Include/core_cm7.h **** 
1931:../../Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) < 0)
1932:../../Drivers/CMSIS/Include/core_cm7.h ****   {
1933:../../Drivers/CMSIS/Include/core_cm7.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)
1934:../../Drivers/CMSIS/Include/core_cm7.h ****   }
1935:../../Drivers/CMSIS/Include/core_cm7.h ****   else
1936:../../Drivers/CMSIS/Include/core_cm7.h ****   {
1937:../../Drivers/CMSIS/Include/core_cm7.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)
1938:../../Drivers/CMSIS/Include/core_cm7.h ****   }
1939:../../Drivers/CMSIS/Include/core_cm7.h **** }
1940:../../Drivers/CMSIS/Include/core_cm7.h **** 
1941:../../Drivers/CMSIS/Include/core_cm7.h **** 
1942:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1943:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Encode Priority
1944:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Encodes the priority for an interrupt with the given priority group,
1945:../../Drivers/CMSIS/Include/core_cm7.h ****            preemptive priority value, and subpriority value.
1946:../../Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1947:../../Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1948:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
1949:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1950:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1951:../../Drivers/CMSIS/Include/core_cm7.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1952:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1953:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1954:../../Drivers/CMSIS/Include/core_cm7.h **** {
1955:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1956:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
1957:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
1958:../../Drivers/CMSIS/Include/core_cm7.h **** 
1959:../../Drivers/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1960:../../Drivers/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1961:../../Drivers/CMSIS/Include/core_cm7.h **** 
1962:../../Drivers/CMSIS/Include/core_cm7.h ****   return (
1963:../../Drivers/CMSIS/Include/core_cm7.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1964:../../Drivers/CMSIS/Include/core_cm7.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1965:../../Drivers/CMSIS/Include/core_cm7.h ****          );
1966:../../Drivers/CMSIS/Include/core_cm7.h **** }
1967:../../Drivers/CMSIS/Include/core_cm7.h **** 
1968:../../Drivers/CMSIS/Include/core_cm7.h **** 
1969:../../Drivers/CMSIS/Include/core_cm7.h **** /**
ARM GAS  /tmp/ccipIOAq.s 			page 36


1970:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Decode Priority
1971:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Decodes an interrupt priority value with a given priority group to
1972:../../Drivers/CMSIS/Include/core_cm7.h ****            preemptive priority value and subpriority value.
1973:../../Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1974:../../Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1975:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1976:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
1977:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1978:../../Drivers/CMSIS/Include/core_cm7.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1979:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1980:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1981:../../Drivers/CMSIS/Include/core_cm7.h **** {
1982:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1983:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
1984:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
1985:../../Drivers/CMSIS/Include/core_cm7.h **** 
1986:../../Drivers/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1987:../../Drivers/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1988:../../Drivers/CMSIS/Include/core_cm7.h **** 
1989:../../Drivers/CMSIS/Include/core_cm7.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1990:../../Drivers/CMSIS/Include/core_cm7.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1991:../../Drivers/CMSIS/Include/core_cm7.h **** }
1992:../../Drivers/CMSIS/Include/core_cm7.h **** 
1993:../../Drivers/CMSIS/Include/core_cm7.h **** 
1994:../../Drivers/CMSIS/Include/core_cm7.h **** /**
1995:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   System Reset
1996:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Initiates a system reset request to reset the MCU.
1997:../../Drivers/CMSIS/Include/core_cm7.h ****  */
1998:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1999:../../Drivers/CMSIS/Include/core_cm7.h **** {
2000:../../Drivers/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure all outstanding memor
2001:../../Drivers/CMSIS/Include/core_cm7.h ****                                                                        buffered write are completed
2002:../../Drivers/CMSIS/Include/core_cm7.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
2003:../../Drivers/CMSIS/Include/core_cm7.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
2004:../../Drivers/CMSIS/Include/core_cm7.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
2005:../../Drivers/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure completion of memory 
2006:../../Drivers/CMSIS/Include/core_cm7.h **** 
2007:../../Drivers/CMSIS/Include/core_cm7.h ****   for(;;)                                                           /* wait until reset */
2008:../../Drivers/CMSIS/Include/core_cm7.h ****   {
2009:../../Drivers/CMSIS/Include/core_cm7.h ****     __NOP();
2010:../../Drivers/CMSIS/Include/core_cm7.h ****   }
2011:../../Drivers/CMSIS/Include/core_cm7.h **** }
2012:../../Drivers/CMSIS/Include/core_cm7.h **** 
2013:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_NVICFunctions */
2014:../../Drivers/CMSIS/Include/core_cm7.h **** 
2015:../../Drivers/CMSIS/Include/core_cm7.h **** 
2016:../../Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  FPU functions  #################################### */
2017:../../Drivers/CMSIS/Include/core_cm7.h **** /**
2018:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2019:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
2020:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief    Function that provides FPU type.
2021:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
2022:../../Drivers/CMSIS/Include/core_cm7.h ****  */
2023:../../Drivers/CMSIS/Include/core_cm7.h **** 
2024:../../Drivers/CMSIS/Include/core_cm7.h **** /**
2025:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   get FPU type
2026:../../Drivers/CMSIS/Include/core_cm7.h ****   \details returns the FPU type
ARM GAS  /tmp/ccipIOAq.s 			page 37


2027:../../Drivers/CMSIS/Include/core_cm7.h ****   \returns
2028:../../Drivers/CMSIS/Include/core_cm7.h ****    - \b  0: No FPU
2029:../../Drivers/CMSIS/Include/core_cm7.h ****    - \b  1: Single precision FPU
2030:../../Drivers/CMSIS/Include/core_cm7.h ****    - \b  2: Double + Single precision FPU
2031:../../Drivers/CMSIS/Include/core_cm7.h ****  */
2032:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
2033:../../Drivers/CMSIS/Include/core_cm7.h **** {
2034:../../Drivers/CMSIS/Include/core_cm7.h ****   uint32_t mvfr0;
2035:../../Drivers/CMSIS/Include/core_cm7.h **** 
2036:../../Drivers/CMSIS/Include/core_cm7.h ****   mvfr0 = SCB->MVFR0;
2037:../../Drivers/CMSIS/Include/core_cm7.h ****   if        ((mvfr0 & 0x00000FF0UL) == 0x220UL)
2038:../../Drivers/CMSIS/Include/core_cm7.h ****   {
2039:../../Drivers/CMSIS/Include/core_cm7.h ****     return 2UL;           /* Double + Single precision FPU */
2040:../../Drivers/CMSIS/Include/core_cm7.h ****   }
2041:../../Drivers/CMSIS/Include/core_cm7.h ****   else if ((mvfr0 & 0x00000FF0UL) == 0x020UL)
2042:../../Drivers/CMSIS/Include/core_cm7.h ****   {
2043:../../Drivers/CMSIS/Include/core_cm7.h ****     return 1UL;           /* Single precision FPU */
2044:../../Drivers/CMSIS/Include/core_cm7.h ****   }
2045:../../Drivers/CMSIS/Include/core_cm7.h ****   else
2046:../../Drivers/CMSIS/Include/core_cm7.h ****   {
2047:../../Drivers/CMSIS/Include/core_cm7.h ****     return 0UL;           /* No FPU */
2048:../../Drivers/CMSIS/Include/core_cm7.h ****   }
2049:../../Drivers/CMSIS/Include/core_cm7.h **** }
2050:../../Drivers/CMSIS/Include/core_cm7.h **** 
2051:../../Drivers/CMSIS/Include/core_cm7.h **** 
2052:../../Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_FpuFunctions */
2053:../../Drivers/CMSIS/Include/core_cm7.h **** 
2054:../../Drivers/CMSIS/Include/core_cm7.h **** 
2055:../../Drivers/CMSIS/Include/core_cm7.h **** 
2056:../../Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  Cache functions  #################################### */
2057:../../Drivers/CMSIS/Include/core_cm7.h **** /**
2058:../../Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2059:../../Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
2060:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that configure Instruction and Data cache.
2061:../../Drivers/CMSIS/Include/core_cm7.h ****   @{
2062:../../Drivers/CMSIS/Include/core_cm7.h ****  */
2063:../../Drivers/CMSIS/Include/core_cm7.h **** 
2064:../../Drivers/CMSIS/Include/core_cm7.h **** /* Cache Size ID Register Macros */
2065:../../Drivers/CMSIS/Include/core_cm7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
2066:../../Drivers/CMSIS/Include/core_cm7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
2067:../../Drivers/CMSIS/Include/core_cm7.h **** 
2068:../../Drivers/CMSIS/Include/core_cm7.h **** 
2069:../../Drivers/CMSIS/Include/core_cm7.h **** /**
2070:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable I-Cache
2071:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Turns on I-Cache
2072:../../Drivers/CMSIS/Include/core_cm7.h ****   */
2073:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_EnableICache (void)
2074:../../Drivers/CMSIS/Include/core_cm7.h **** {
  28              		.loc 1 2074 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
ARM GAS  /tmp/ccipIOAq.s 			page 38


  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
  40              	.LBB18:
  41              	.LBB19:
  42              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccipIOAq.s 			page 39


  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccipIOAq.s 			page 40


 109:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccipIOAq.s 			page 41


 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
ARM GAS  /tmp/ccipIOAq.s 			page 42


 223:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccipIOAq.s 			page 43


 280:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:../../Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccipIOAq.s 			page 44


 337:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:../../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccipIOAq.s 			page 45


 394:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  43              		.loc 2 429 0
  44              	@ 429 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
  45 0004 BFF34F8F 		dsb 0xF
  46              	@ 0 "" 2
  47              		.thumb
  48              	.LBE19:
  49              	.LBE18:
  50              	.LBB20:
  51              	.LBB21:
 418:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  52              		.loc 2 418 0
  53              	@ 418 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
  54 0008 BFF36F8F 		isb 0xF
  55              	@ 0 "" 2
  56              		.thumb
  57              	.LBE21:
  58              	.LBE20:
2075:../../Drivers/CMSIS/Include/core_cm7.h ****   #if (__ICACHE_PRESENT == 1U)
2076:../../Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2077:../../Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2078:../../Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
ARM GAS  /tmp/ccipIOAq.s 			page 46


  59              		.loc 1 2078 0
  60 000c 084B     		ldr	r3, .L2
  61 000e 0022     		movs	r2, #0
  62 0010 C3F85022 		str	r2, [r3, #592]
2079:../../Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  63              		.loc 1 2079 0
  64 0014 064A     		ldr	r2, .L2
  65 0016 064B     		ldr	r3, .L2
  66 0018 5B69     		ldr	r3, [r3, #20]
  67 001a 43F40033 		orr	r3, r3, #131072
  68 001e 5361     		str	r3, [r2, #20]
  69              	.LBB22:
  70              	.LBB23:
  71              		.loc 2 429 0
  72              	@ 429 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
  73 0020 BFF34F8F 		dsb 0xF
  74              	@ 0 "" 2
  75              		.thumb
  76              	.LBE23:
  77              	.LBE22:
  78              	.LBB24:
  79              	.LBB25:
 418:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
  80              		.loc 2 418 0
  81              	@ 418 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
  82 0024 BFF36F8F 		isb 0xF
  83              	@ 0 "" 2
  84              		.thumb
  85              	.LBE25:
  86              	.LBE24:
2080:../../Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2081:../../Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2082:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
2083:../../Drivers/CMSIS/Include/core_cm7.h **** }
  87              		.loc 1 2083 0
  88 0028 BD46     		mov	sp, r7
  89              	.LCFI2:
  90              		.cfi_def_cfa_register 13
  91              		@ sp needed
  92 002a 5DF8047B 		ldr	r7, [sp], #4
  93              	.LCFI3:
  94              		.cfi_restore 7
  95              		.cfi_def_cfa_offset 0
  96 002e 7047     		bx	lr
  97              	.L3:
  98              		.align	2
  99              	.L2:
 100 0030 00ED00E0 		.word	-536810240
 101              		.cfi_endproc
 102              	.LFE120:
 104              		.section	.text.SCB_EnableDCache,"ax",%progbits
 105              		.align	2
 106              		.thumb
 107              		.thumb_func
 109              	SCB_EnableDCache:
 110              	.LFB123:
2084:../../Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccipIOAq.s 			page 47


2085:../../Drivers/CMSIS/Include/core_cm7.h **** 
2086:../../Drivers/CMSIS/Include/core_cm7.h **** /**
2087:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Disable I-Cache
2088:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Turns off I-Cache
2089:../../Drivers/CMSIS/Include/core_cm7.h ****   */
2090:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_DisableICache (void)
2091:../../Drivers/CMSIS/Include/core_cm7.h **** {
2092:../../Drivers/CMSIS/Include/core_cm7.h ****   #if (__ICACHE_PRESENT == 1U)
2093:../../Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2094:../../Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2095:../../Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
2096:../../Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
2097:../../Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2098:../../Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2099:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
2100:../../Drivers/CMSIS/Include/core_cm7.h **** }
2101:../../Drivers/CMSIS/Include/core_cm7.h **** 
2102:../../Drivers/CMSIS/Include/core_cm7.h **** 
2103:../../Drivers/CMSIS/Include/core_cm7.h **** /**
2104:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Invalidate I-Cache
2105:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Invalidates I-Cache
2106:../../Drivers/CMSIS/Include/core_cm7.h ****   */
2107:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_InvalidateICache (void)
2108:../../Drivers/CMSIS/Include/core_cm7.h **** {
2109:../../Drivers/CMSIS/Include/core_cm7.h ****   #if (__ICACHE_PRESENT == 1U)
2110:../../Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2111:../../Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2112:../../Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;
2113:../../Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2114:../../Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2115:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
2116:../../Drivers/CMSIS/Include/core_cm7.h **** }
2117:../../Drivers/CMSIS/Include/core_cm7.h **** 
2118:../../Drivers/CMSIS/Include/core_cm7.h **** 
2119:../../Drivers/CMSIS/Include/core_cm7.h **** /**
2120:../../Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable D-Cache
2121:../../Drivers/CMSIS/Include/core_cm7.h ****   \details Turns on D-Cache
2122:../../Drivers/CMSIS/Include/core_cm7.h ****   */
2123:../../Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void SCB_EnableDCache (void)
2124:../../Drivers/CMSIS/Include/core_cm7.h **** {
 111              		.loc 1 2124 0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 16
 114              		@ frame_needed = 1, uses_anonymous_args = 0
 115              		@ link register save eliminated.
 116 0000 80B4     		push	{r7}
 117              	.LCFI4:
 118              		.cfi_def_cfa_offset 4
 119              		.cfi_offset 7, -4
 120 0002 85B0     		sub	sp, sp, #20
 121              	.LCFI5:
 122              		.cfi_def_cfa_offset 24
 123 0004 00AF     		add	r7, sp, #0
 124              	.LCFI6:
 125              		.cfi_def_cfa_register 7
2125:../../Drivers/CMSIS/Include/core_cm7.h ****   #if (__DCACHE_PRESENT == 1U)
2126:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
ARM GAS  /tmp/ccipIOAq.s 			page 48


2127:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2128:../../Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2129:../../Drivers/CMSIS/Include/core_cm7.h **** 
2130:../../Drivers/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = (0U << 1U) | 0U;          /* Level 1 data cache */
 126              		.loc 1 2130 0
 127 0006 1D4B     		ldr	r3, .L7
 128 0008 0022     		movs	r2, #0
 129 000a C3F88420 		str	r2, [r3, #132]
 130              	.LBB26:
 131              	.LBB27:
 132              		.loc 2 429 0
 133              	@ 429 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 134 000e BFF34F8F 		dsb 0xF
 135              	@ 0 "" 2
 136              		.thumb
 137              	.LBE27:
 138              	.LBE26:
2131:../../Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2132:../../Drivers/CMSIS/Include/core_cm7.h **** 
2133:../../Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
 139              		.loc 1 2133 0
 140 0012 1A4B     		ldr	r3, .L7
 141 0014 D3F88030 		ldr	r3, [r3, #128]
 142 0018 7B60     		str	r3, [r7, #4]
2134:../../Drivers/CMSIS/Include/core_cm7.h **** 
2135:../../Drivers/CMSIS/Include/core_cm7.h ****                                             /* invalidate D-Cache */
2136:../../Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 143              		.loc 1 2136 0
 144 001a 7A68     		ldr	r2, [r7, #4]
 145 001c 184B     		ldr	r3, .L7+4
 146 001e 1340     		ands	r3, r3, r2
 147 0020 5B0B     		lsrs	r3, r3, #13
 148 0022 FB60     		str	r3, [r7, #12]
 149              	.L6:
2137:../../Drivers/CMSIS/Include/core_cm7.h ****     do {
2138:../../Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 150              		.loc 1 2138 0
 151 0024 7A68     		ldr	r2, [r7, #4]
 152 0026 41F6F873 		movw	r3, #8184
 153 002a 1340     		ands	r3, r3, r2
 154 002c DB08     		lsrs	r3, r3, #3
 155 002e BB60     		str	r3, [r7, #8]
 156              	.L5:
2139:../../Drivers/CMSIS/Include/core_cm7.h ****       do {
2140:../../Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 157              		.loc 1 2140 0 discriminator 1
 158 0030 1249     		ldr	r1, .L7
 159 0032 FB68     		ldr	r3, [r7, #12]
 160 0034 5A01     		lsls	r2, r3, #5
 161 0036 43F6E073 		movw	r3, #16352
 162 003a 1340     		ands	r3, r3, r2
2141:../../Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 163              		.loc 1 2141 0 discriminator 1
 164 003c BA68     		ldr	r2, [r7, #8]
 165 003e 9207     		lsls	r2, r2, #30
2140:../../Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 166              		.loc 1 2140 0 discriminator 1
ARM GAS  /tmp/ccipIOAq.s 			page 49


 167 0040 1343     		orrs	r3, r3, r2
 168 0042 C1F86032 		str	r3, [r1, #608]
2142:../../Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2143:../../Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2144:../../Drivers/CMSIS/Include/core_cm7.h ****         #endif
2145:../../Drivers/CMSIS/Include/core_cm7.h ****       } while (ways--);
 169              		.loc 1 2145 0 discriminator 1
 170 0046 BB68     		ldr	r3, [r7, #8]
 171 0048 5A1E     		subs	r2, r3, #1
 172 004a BA60     		str	r2, [r7, #8]
 173 004c 002B     		cmp	r3, #0
 174 004e EFD1     		bne	.L5
2146:../../Drivers/CMSIS/Include/core_cm7.h ****     } while(sets--);
 175              		.loc 1 2146 0
 176 0050 FB68     		ldr	r3, [r7, #12]
 177 0052 5A1E     		subs	r2, r3, #1
 178 0054 FA60     		str	r2, [r7, #12]
 179 0056 002B     		cmp	r3, #0
 180 0058 E4D1     		bne	.L6
 181              	.LBB28:
 182              	.LBB29:
 183              		.loc 2 429 0
 184              	@ 429 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 185 005a BFF34F8F 		dsb 0xF
 186              	@ 0 "" 2
 187              		.thumb
 188              	.LBE29:
 189              	.LBE28:
2147:../../Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2148:../../Drivers/CMSIS/Include/core_cm7.h **** 
2149:../../Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 190              		.loc 1 2149 0
 191 005e 074A     		ldr	r2, .L7
 192 0060 064B     		ldr	r3, .L7
 193 0062 5B69     		ldr	r3, [r3, #20]
 194 0064 43F48033 		orr	r3, r3, #65536
 195 0068 5361     		str	r3, [r2, #20]
 196              	.LBB30:
 197              	.LBB31:
 198              		.loc 2 429 0
 199              	@ 429 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 200 006a BFF34F8F 		dsb 0xF
 201              	@ 0 "" 2
 202              		.thumb
 203              	.LBE31:
 204              	.LBE30:
 205              	.LBB32:
 206              	.LBB33:
 418:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 207              		.loc 2 418 0
 208              	@ 418 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 209 006e BFF36F8F 		isb 0xF
 210              	@ 0 "" 2
 211              		.thumb
 212              	.LBE33:
 213              	.LBE32:
2150:../../Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  /tmp/ccipIOAq.s 			page 50


2151:../../Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2152:../../Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2153:../../Drivers/CMSIS/Include/core_cm7.h ****   #endif
2154:../../Drivers/CMSIS/Include/core_cm7.h **** }
 214              		.loc 1 2154 0
 215 0072 1437     		adds	r7, r7, #20
 216              	.LCFI7:
 217              		.cfi_def_cfa_offset 4
 218 0074 BD46     		mov	sp, r7
 219              	.LCFI8:
 220              		.cfi_def_cfa_register 13
 221              		@ sp needed
 222 0076 5DF8047B 		ldr	r7, [sp], #4
 223              	.LCFI9:
 224              		.cfi_restore 7
 225              		.cfi_def_cfa_offset 0
 226 007a 7047     		bx	lr
 227              	.L8:
 228              		.align	2
 229              	.L7:
 230 007c 00ED00E0 		.word	-536810240
 231 0080 00E0FF0F 		.word	268427264
 232              		.cfi_endproc
 233              	.LFE123:
 235              		.comm	hrtc,32,4
 236              		.comm	hsdram1,52,4
 237              		.section	.text.blink_task,"ax",%progbits
 238              		.align	2
 239              		.thumb
 240              		.thumb_func
 242              	blink_task:
 243              	.LFB140:
 244              		.file 3 "Src/main.c"
   1:Src/main.c    **** /**
   2:Src/main.c    ****   ******************************************************************************
   3:Src/main.c    ****   * @file    main.c
   4:Src/main.c    ****   * @author  Nick
   5:Src/main.c    ****   * @version V1
   6:Src/main.c    ****   * @date    4-June-2017
   7:Src/main.c    ****   * @brief   This sample code flashes an LED using FreeRTOS 9.0.0
   8:Src/main.c    ****   *
   9:Src/main.c    ****   ******************************************************************************
  10:Src/main.c    ****   */
  11:Src/main.c    **** 
  12:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  13:Src/main.c    **** #include "main.h"
  14:Src/main.c    **** #include "stm32f7xx_hal.h"
  15:Src/main.c    **** #include "lcd_log.h"
  16:Src/main.c    **** #include "FreeRTOS.h"
  17:Src/main.c    **** #include "task.h"
  18:Src/main.c    **** #include "stm32f769i_discovery.h"
  19:Src/main.c    **** #include "stm32f769i_discovery_lcd.h"
  20:Src/main.c    **** 
  21:Src/main.c    **** 
  22:Src/main.c    **** /* Private typedef -----------------------------------------------------------*/
  23:Src/main.c    **** /* Private define ------------------------------------------------------------*/
  24:Src/main.c    **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /tmp/ccipIOAq.s 			page 51


  25:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  26:Src/main.c    **** RTC_HandleTypeDef hrtc;
  27:Src/main.c    **** SDRAM_HandleTypeDef hsdram1;
  28:Src/main.c    **** 
  29:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  30:Src/main.c    **** static void SystemClock_Config(void);
  31:Src/main.c    **** static void BSP_Config_task(void *pvParameters);
  32:Src/main.c    **** static void CPU_CACHE_Enable(void);
  33:Src/main.c    **** static void blink_task( void *pvParameters);
  34:Src/main.c    **** static void MX_GPIO_Init(void);
  35:Src/main.c    **** static void MX_RTC_Init(void);
  36:Src/main.c    **** static void MX_FMC_Init(void);
  37:Src/main.c    **** void Error_Handler(void);
  38:Src/main.c    **** 
  39:Src/main.c    **** /* Private functions ---------------------------------------------------------*/
  40:Src/main.c    **** 
  41:Src/main.c    **** void blink_task(void *pvParameters)
  42:Src/main.c    **** {
 245              		.loc 3 42 0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 8
 248              		@ frame_needed = 1, uses_anonymous_args = 0
 249 0000 80B5     		push	{r7, lr}
 250              	.LCFI10:
 251              		.cfi_def_cfa_offset 8
 252              		.cfi_offset 7, -8
 253              		.cfi_offset 14, -4
 254 0002 82B0     		sub	sp, sp, #8
 255              	.LCFI11:
 256              		.cfi_def_cfa_offset 16
 257 0004 00AF     		add	r7, sp, #0
 258              	.LCFI12:
 259              		.cfi_def_cfa_register 7
 260 0006 7860     		str	r0, [r7, #4]
 261              	.L10:
  43:Src/main.c    **** 	/*just to remove compiler warning*/
  44:Src/main.c    **** 	(void) pvParameters;
  45:Src/main.c    **** 	while(1){
  46:Src/main.c    **** 		BSP_LED_Toggle(LED2);	// Debugging, watch Calculation Time
 262              		.loc 3 46 0 discriminator 1
 263 0008 0120     		movs	r0, #1
 264 000a FFF7FEFF 		bl	BSP_LED_Toggle
  47:Src/main.c    **** 		vTaskDelay(100);
 265              		.loc 3 47 0 discriminator 1
 266 000e 6420     		movs	r0, #100
 267 0010 FFF7FEFF 		bl	vTaskDelay
  48:Src/main.c    **** 	}
 268              		.loc 3 48 0 discriminator 1
 269 0014 F8E7     		b	.L10
 270              		.cfi_endproc
 271              	.LFE140:
 273 0016 00BF     		.section	.rodata
 274              		.align	2
 275              	.LC0:
 276 0000 426C696E 		.ascii	"Blink_task\000"
 276      6B5F7461 
 276      736B00
ARM GAS  /tmp/ccipIOAq.s 			page 52


 277 000b 00       		.align	2
 278              	.LC1:
 279 000c 4253505F 		.ascii	"BSP_Config\000"
 279      436F6E66 
 279      696700
 280              		.section	.text.main,"ax",%progbits
 281              		.align	2
 282              		.global	main
 283              		.thumb
 284              		.thumb_func
 286              	main:
 287              	.LFB141:
  49:Src/main.c    **** }
  50:Src/main.c    **** 
  51:Src/main.c    **** 
  52:Src/main.c    **** 
  53:Src/main.c    **** /**
  54:Src/main.c    ****   * @brief  Main program
  55:Src/main.c    ****   * @param  None
  56:Src/main.c    ****   * @retval None
  57:Src/main.c    ****   */
  58:Src/main.c    **** int main(void)
  59:Src/main.c    **** {
 288              		.loc 3 59 0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 0
 291              		@ frame_needed = 1, uses_anonymous_args = 0
 292 0000 80B5     		push	{r7, lr}
 293              	.LCFI13:
 294              		.cfi_def_cfa_offset 8
 295              		.cfi_offset 7, -8
 296              		.cfi_offset 14, -4
 297 0002 82B0     		sub	sp, sp, #8
 298              	.LCFI14:
 299              		.cfi_def_cfa_offset 16
 300 0004 02AF     		add	r7, sp, #8
 301              	.LCFI15:
 302              		.cfi_def_cfa 7, 8
  60:Src/main.c    ****   /* Enable the CPU Cache */
  61:Src/main.c    ****   CPU_CACHE_Enable();
 303              		.loc 3 61 0
 304 0006 FFF7FEFF 		bl	CPU_CACHE_Enable
  62:Src/main.c    ****   
  63:Src/main.c    ****   /* STM32F7xx HAL library initialization:
  64:Src/main.c    ****        - Configure the Flash ART accelerator on ITCM interface
  65:Src/main.c    ****        - Configure the Systick to generate an interrupt each 1 msec
  66:Src/main.c    ****        - Set NVIC Group Priority to 4
  67:Src/main.c    ****        - Global MSP (MCU Support Package) initialization
  68:Src/main.c    ****      */
  69:Src/main.c    ****   HAL_Init();
 305              		.loc 3 69 0
 306 000a FFF7FEFF 		bl	HAL_Init
  70:Src/main.c    **** 
  71:Src/main.c    ****     /* Configure the system clock to 200 MHz */
  72:Src/main.c    ****   SystemClock_Config(); 
 307              		.loc 3 72 0
 308 000e FFF7FEFF 		bl	SystemClock_Config
ARM GAS  /tmp/ccipIOAq.s 			page 53


  73:Src/main.c    ****   
  74:Src/main.c    ****   /* Initialize all configured peripherals */
  75:Src/main.c    ****   MX_GPIO_Init();
 309              		.loc 3 75 0
 310 0012 FFF7FEFF 		bl	MX_GPIO_Init
  76:Src/main.c    ****   MX_RTC_Init();  
 311              		.loc 3 76 0
 312 0016 FFF7FEFF 		bl	MX_RTC_Init
  77:Src/main.c    ****   MX_FMC_Init();
 313              		.loc 3 77 0
 314 001a FFF7FEFF 		bl	MX_FMC_Init
  78:Src/main.c    ****   
  79:Src/main.c    ****   xTaskCreate(blink_task, "Blink_task", configMINIMAL_STACK_SIZE*2, NULL, 1, ( TaskHandle_t * )NULL
 315              		.loc 3 79 0
 316 001e 0123     		movs	r3, #1
 317 0020 0093     		str	r3, [sp]
 318 0022 0023     		movs	r3, #0
 319 0024 0193     		str	r3, [sp, #4]
 320 0026 0A48     		ldr	r0, .L13
 321 0028 0A49     		ldr	r1, .L13+4
 322 002a 4FF48072 		mov	r2, #256
 323 002e 0023     		movs	r3, #0
 324 0030 FFF7FEFF 		bl	xTaskCreate
  80:Src/main.c    ****   xTaskCreate(BSP_Config_task, "BSP_Config", configMINIMAL_STACK_SIZE*2, NULL, 1, ( TaskHandle_t * 
 325              		.loc 3 80 0
 326 0034 0123     		movs	r3, #1
 327 0036 0093     		str	r3, [sp]
 328 0038 0023     		movs	r3, #0
 329 003a 0193     		str	r3, [sp, #4]
 330 003c 0648     		ldr	r0, .L13+8
 331 003e 0749     		ldr	r1, .L13+12
 332 0040 4FF48072 		mov	r2, #256
 333 0044 0023     		movs	r3, #0
 334 0046 FFF7FEFF 		bl	xTaskCreate
  81:Src/main.c    **** 
  82:Src/main.c    ****   //BSP_Config();
  83:Src/main.c    ****   vTaskStartScheduler();
 335              		.loc 3 83 0
 336 004a FFF7FEFF 		bl	vTaskStartScheduler
 337              	.L12:
  84:Src/main.c    **** 
  85:Src/main.c    ****   
  86:Src/main.c    ****   /* We should never get here as control is now taken by the scheduler */
  87:Src/main.c    ****   for( ;; );
 338              		.loc 3 87 0 discriminator 1
 339 004e FEE7     		b	.L12
 340              	.L14:
 341              		.align	2
 342              	.L13:
 343 0050 00000000 		.word	blink_task
 344 0054 00000000 		.word	.LC0
 345 0058 00000000 		.word	BSP_Config_task
 346 005c 0C000000 		.word	.LC1
 347              		.cfi_endproc
 348              	.LFE141:
 350              		.section	.rodata
 351 0017 00       		.align	2
ARM GAS  /tmp/ccipIOAq.s 			page 54


 352              	.LC2:
 353 0018 46726565 		.ascii	"FreeRTOS Blinky\000"
 353      52544F53 
 353      20426C69 
 353      6E6B7900 
 354              		.align	2
 355              	.LC3:
 356 0028 53544D33 		.ascii	"STM32F769I-DISOVERY board\000"
 356      32463736 
 356      39492D44 
 356      49534F56 
 356      45525920 
 357 0042 0000     		.align	2
 358              	.LC4:
 359 0044 2020426C 		.ascii	"  Blink LED BLINK!!!...\000"
 359      696E6B20 
 359      4C454420 
 359      424C494E 
 359      4B212121 
 360              		.section	.text.BSP_Config_task,"ax",%progbits
 361              		.align	2
 362              		.thumb
 363              		.thumb_func
 365              	BSP_Config_task:
 366              	.LFB142:
  88:Src/main.c    **** }
  89:Src/main.c    **** 
  90:Src/main.c    **** 
  91:Src/main.c    **** /**
  92:Src/main.c    ****   * @brief  Initializes the STM32F769I-DISOVERY's LCD and LEDs resources.
  93:Src/main.c    ****   * @param  None
  94:Src/main.c    ****   * @retval None
  95:Src/main.c    ****   */
  96:Src/main.c    **** static void BSP_Config_task(void *pvParameters)
  97:Src/main.c    **** {
 367              		.loc 3 97 0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 8
 370              		@ frame_needed = 1, uses_anonymous_args = 0
 371 0000 80B5     		push	{r7, lr}
 372              	.LCFI16:
 373              		.cfi_def_cfa_offset 8
 374              		.cfi_offset 7, -8
 375              		.cfi_offset 14, -4
 376 0002 82B0     		sub	sp, sp, #8
 377              	.LCFI17:
 378              		.cfi_def_cfa_offset 16
 379 0004 00AF     		add	r7, sp, #0
 380              	.LCFI18:
 381              		.cfi_def_cfa_register 7
 382 0006 7860     		str	r0, [r7, #4]
  98:Src/main.c    ****   (void) pvParameters;
  99:Src/main.c    ****   /* Configure LED1 and LED2 */
 100:Src/main.c    ****   BSP_LED_Init(LED1);
 383              		.loc 3 100 0
 384 0008 0020     		movs	r0, #0
 385 000a FFF7FEFF 		bl	BSP_LED_Init
ARM GAS  /tmp/ccipIOAq.s 			page 55


 101:Src/main.c    ****   BSP_LED_Init(LED2);
 386              		.loc 3 101 0
 387 000e 0120     		movs	r0, #1
 388 0010 FFF7FEFF 		bl	BSP_LED_Init
 102:Src/main.c    **** 
 103:Src/main.c    ****   /* Initialize the LCD */
 104:Src/main.c    ****   BSP_LCD_Init();
 389              		.loc 3 104 0
 390 0014 FFF7FEFF 		bl	BSP_LCD_Init
 105:Src/main.c    ****   
 106:Src/main.c    ****   /* Initialize the LCD Layers */
 107:Src/main.c    ****   BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS);
 391              		.loc 3 107 0
 392 0018 0120     		movs	r0, #1
 393 001a 4FF04041 		mov	r1, #-1073741824
 394 001e FFF7FEFF 		bl	BSP_LCD_LayerDefaultInit
 108:Src/main.c    ****   
 109:Src/main.c    ****   /* Set LCD Foreground Layer  */
 110:Src/main.c    ****   BSP_LCD_SelectLayer(1);
 395              		.loc 3 110 0
 396 0022 0120     		movs	r0, #1
 397 0024 FFF7FEFF 		bl	BSP_LCD_SelectLayer
 111:Src/main.c    ****   
 112:Src/main.c    ****   BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 398              		.loc 3 112 0
 399 0028 0A48     		ldr	r0, .L17
 400 002a FFF7FEFF 		bl	BSP_LCD_SetFont
 113:Src/main.c    ****   
 114:Src/main.c    ****   /* Initialize LCD Log module */
 115:Src/main.c    ****   LCD_LOG_Init();
 401              		.loc 3 115 0
 402 002e FFF7FEFF 		bl	LCD_LOG_Init
 116:Src/main.c    ****   
 117:Src/main.c    ****   /* Show Header and Footer texts */
 118:Src/main.c    ****   LCD_LOG_SetHeader((uint8_t *)"FreeRTOS Blinky");
 403              		.loc 3 118 0
 404 0032 0948     		ldr	r0, .L17+4
 405 0034 FFF7FEFF 		bl	LCD_LOG_SetHeader
 119:Src/main.c    ****   LCD_LOG_SetFooter((uint8_t *)"STM32F769I-DISOVERY board");
 406              		.loc 3 119 0
 407 0038 0848     		ldr	r0, .L17+8
 408 003a FFF7FEFF 		bl	LCD_LOG_SetFooter
 120:Src/main.c    ****   
 121:Src/main.c    ****   LCD_UsrLog ("  Blink LED BLINK!!!...\n");
 409              		.loc 3 121 0
 410 003e 084B     		ldr	r3, .L17+12
 411 0040 084A     		ldr	r2, .L17+16
 412 0042 1A60     		str	r2, [r3]
 413 0044 0848     		ldr	r0, .L17+20
 414 0046 FFF7FEFF 		bl	puts
 415              	.L16:
 122:Src/main.c    **** 
 123:Src/main.c    ****   while(1){
 124:Src/main.c    **** 	//vTaskDelay(1000);
 125:Src/main.c    **** 	  HAL_Delay(100);
 416              		.loc 3 125 0 discriminator 1
 417 004a 6420     		movs	r0, #100
ARM GAS  /tmp/ccipIOAq.s 			page 56


 418 004c FFF7FEFF 		bl	HAL_Delay
 126:Src/main.c    ****   }
 419              		.loc 3 126 0 discriminator 1
 420 0050 FBE7     		b	.L16
 421              	.L18:
 422 0052 00BF     		.align	2
 423              	.L17:
 424 0054 00000000 		.word	Font24
 425 0058 18000000 		.word	.LC2
 426 005c 28000000 		.word	.LC3
 427 0060 00000000 		.word	LCD_LineColor
 428 0064 800000FF 		.word	-16777088
 429 0068 44000000 		.word	.LC4
 430              		.cfi_endproc
 431              	.LFE142:
 433              		.section	.text.SystemClock_Config,"ax",%progbits
 434              		.align	2
 435              		.thumb
 436              		.thumb_func
 438              	SystemClock_Config:
 439              	.LFB143:
 127:Src/main.c    **** }
 128:Src/main.c    **** 
 129:Src/main.c    **** 
 130:Src/main.c    **** /** System Clock Configuration
 131:Src/main.c    **** */
 132:Src/main.c    **** void SystemClock_Config(void)
 133:Src/main.c    **** {
 440              		.loc 3 133 0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 224
 443              		@ frame_needed = 1, uses_anonymous_args = 0
 444 0000 80B5     		push	{r7, lr}
 445              	.LCFI19:
 446              		.cfi_def_cfa_offset 8
 447              		.cfi_offset 7, -8
 448              		.cfi_offset 14, -4
 449 0002 B8B0     		sub	sp, sp, #224
 450              	.LCFI20:
 451              		.cfi_def_cfa_offset 232
 452 0004 00AF     		add	r7, sp, #0
 453              	.LCFI21:
 454              		.cfi_def_cfa_register 7
 455              	.LBB34:
 134:Src/main.c    **** 
 135:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct;
 136:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
 137:Src/main.c    ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;
 138:Src/main.c    **** 
 139:Src/main.c    ****     /**Configure the main internal regulator output voltage 
 140:Src/main.c    ****     */
 141:Src/main.c    ****   __HAL_RCC_PWR_CLK_ENABLE();
 456              		.loc 3 141 0
 457 0006 474A     		ldr	r2, .L24
 458 0008 464B     		ldr	r3, .L24
 459 000a 1B6C     		ldr	r3, [r3, #64]
 460 000c 43F08053 		orr	r3, r3, #268435456
ARM GAS  /tmp/ccipIOAq.s 			page 57


 461 0010 1364     		str	r3, [r2, #64]
 462 0012 444B     		ldr	r3, .L24
 463 0014 1B6C     		ldr	r3, [r3, #64]
 464 0016 03F08053 		and	r3, r3, #268435456
 465 001a 7B60     		str	r3, [r7, #4]
 466 001c 7B68     		ldr	r3, [r7, #4]
 467              	.LBE34:
 468              	.LBB35:
 142:Src/main.c    **** 
 143:Src/main.c    ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 469              		.loc 3 143 0
 470 001e 424A     		ldr	r2, .L24+4
 471 0020 414B     		ldr	r3, .L24+4
 472 0022 1B68     		ldr	r3, [r3]
 473 0024 43F44043 		orr	r3, r3, #49152
 474 0028 1360     		str	r3, [r2]
 475 002a 3F4B     		ldr	r3, .L24+4
 476 002c 1B68     		ldr	r3, [r3]
 477 002e 03F44043 		and	r3, r3, #49152
 478 0032 3B60     		str	r3, [r7]
 479 0034 3B68     		ldr	r3, [r7]
 480              	.LBE35:
 144:Src/main.c    **** 
 145:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks 
 146:Src/main.c    ****     */
 147:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 481              		.loc 3 147 0
 482 0036 0523     		movs	r3, #5
 483 0038 C7F8AC30 		str	r3, [r7, #172]
 148:Src/main.c    ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 484              		.loc 3 148 0
 485 003c 4FF48033 		mov	r3, #65536
 486 0040 C7F8B030 		str	r3, [r7, #176]
 149:Src/main.c    ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 487              		.loc 3 149 0
 488 0044 0123     		movs	r3, #1
 489 0046 C7F8B430 		str	r3, [r7, #180]
 150:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 490              		.loc 3 150 0
 491 004a 0223     		movs	r3, #2
 492 004c C7F8C430 		str	r3, [r7, #196]
 151:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 493              		.loc 3 151 0
 494 0050 4FF48003 		mov	r3, #4194304
 495 0054 C7F8C830 		str	r3, [r7, #200]
 152:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLM = 25;
 496              		.loc 3 152 0
 497 0058 1923     		movs	r3, #25
 498 005a C7F8CC30 		str	r3, [r7, #204]
 153:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLN = 400;
 499              		.loc 3 153 0
 500 005e 4FF4C873 		mov	r3, #400
 501 0062 C7F8D030 		str	r3, [r7, #208]
 154:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 502              		.loc 3 154 0
 503 0066 0223     		movs	r3, #2
 504 0068 C7F8D430 		str	r3, [r7, #212]
ARM GAS  /tmp/ccipIOAq.s 			page 58


 155:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 505              		.loc 3 155 0
 506 006c 0423     		movs	r3, #4
 507 006e C7F8D830 		str	r3, [r7, #216]
 156:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 508              		.loc 3 156 0
 509 0072 07F1AC03 		add	r3, r7, #172
 510 0076 1846     		mov	r0, r3
 511 0078 FFF7FEFF 		bl	HAL_RCC_OscConfig
 512 007c 0346     		mov	r3, r0
 513 007e 002B     		cmp	r3, #0
 514 0080 01D0     		beq	.L20
 157:Src/main.c    ****   {
 158:Src/main.c    ****     Error_Handler();
 515              		.loc 3 158 0
 516 0082 FFF7FEFF 		bl	Error_Handler
 517              	.L20:
 159:Src/main.c    ****   }
 160:Src/main.c    **** 
 161:Src/main.c    ****     /**Activate the Over-Drive mode 
 162:Src/main.c    ****     */
 163:Src/main.c    ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 518              		.loc 3 163 0
 519 0086 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 520 008a 0346     		mov	r3, r0
 521 008c 002B     		cmp	r3, #0
 522 008e 01D0     		beq	.L21
 164:Src/main.c    ****   {
 165:Src/main.c    ****     Error_Handler();
 523              		.loc 3 165 0
 524 0090 FFF7FEFF 		bl	Error_Handler
 525              	.L21:
 166:Src/main.c    ****   }
 167:Src/main.c    **** 
 168:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks 
 169:Src/main.c    ****     */
 170:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 526              		.loc 3 170 0
 527 0094 0F23     		movs	r3, #15
 528 0096 C7F89830 		str	r3, [r7, #152]
 171:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 172:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 529              		.loc 3 172 0
 530 009a 0223     		movs	r3, #2
 531 009c C7F89C30 		str	r3, [r7, #156]
 173:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 532              		.loc 3 173 0
 533 00a0 0023     		movs	r3, #0
 534 00a2 C7F8A030 		str	r3, [r7, #160]
 174:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 535              		.loc 3 174 0
 536 00a6 4FF4A053 		mov	r3, #5120
 537 00aa C7F8A430 		str	r3, [r7, #164]
 175:Src/main.c    ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 538              		.loc 3 175 0
 539 00ae 4FF48053 		mov	r3, #4096
 540 00b2 C7F8A830 		str	r3, [r7, #168]
ARM GAS  /tmp/ccipIOAq.s 			page 59


 176:Src/main.c    **** 
 177:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 541              		.loc 3 177 0
 542 00b6 07F19803 		add	r3, r7, #152
 543 00ba 1846     		mov	r0, r3
 544 00bc 0621     		movs	r1, #6
 545 00be FFF7FEFF 		bl	HAL_RCC_ClockConfig
 546 00c2 0346     		mov	r3, r0
 547 00c4 002B     		cmp	r3, #0
 548 00c6 01D0     		beq	.L22
 178:Src/main.c    ****   {
 179:Src/main.c    ****     Error_Handler();
 549              		.loc 3 179 0
 550 00c8 FFF7FEFF 		bl	Error_Handler
 551              	.L22:
 180:Src/main.c    ****   }
 181:Src/main.c    **** 
 182:Src/main.c    ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 552              		.loc 3 182 0
 553 00cc 2023     		movs	r3, #32
 554 00ce BB60     		str	r3, [r7, #8]
 183:Src/main.c    ****   PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 555              		.loc 3 183 0
 556 00d0 4FF48073 		mov	r3, #256
 557 00d4 BB63     		str	r3, [r7, #56]
 184:Src/main.c    ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 558              		.loc 3 184 0
 559 00d6 07F10803 		add	r3, r7, #8
 560 00da 1846     		mov	r0, r3
 561 00dc FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 562 00e0 0346     		mov	r3, r0
 563 00e2 002B     		cmp	r3, #0
 564 00e4 01D0     		beq	.L23
 185:Src/main.c    ****   {
 186:Src/main.c    ****     Error_Handler();
 565              		.loc 3 186 0
 566 00e6 FFF7FEFF 		bl	Error_Handler
 567              	.L23:
 187:Src/main.c    ****   }
 188:Src/main.c    **** 
 189:Src/main.c    ****     /**Configure LSE Drive Capability 
 190:Src/main.c    ****     */
 191:Src/main.c    ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 568              		.loc 3 191 0
 569 00ea 0E4A     		ldr	r2, .L24
 570 00ec 0D4B     		ldr	r3, .L24
 571 00ee 1B6F     		ldr	r3, [r3, #112]
 572 00f0 23F01803 		bic	r3, r3, #24
 573 00f4 1367     		str	r3, [r2, #112]
 192:Src/main.c    **** 
 193:Src/main.c    ****     /**Configure the Systick interrupt time 
 194:Src/main.c    ****     */
 195:Src/main.c    ****   HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 574              		.loc 3 195 0
 575 00f6 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 576 00fa 0246     		mov	r2, r0
 577 00fc 0B4B     		ldr	r3, .L24+8
ARM GAS  /tmp/ccipIOAq.s 			page 60


 578 00fe A3FB0223 		umull	r2, r3, r3, r2
 579 0102 9B09     		lsrs	r3, r3, #6
 580 0104 1846     		mov	r0, r3
 581 0106 FFF7FEFF 		bl	HAL_SYSTICK_Config
 196:Src/main.c    **** 
 197:Src/main.c    ****     /**Configure the Systick 
 198:Src/main.c    ****     */
 199:Src/main.c    ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 582              		.loc 3 199 0
 583 010a 0420     		movs	r0, #4
 584 010c FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 200:Src/main.c    **** 
 201:Src/main.c    ****   /* SysTick_IRQn interrupt configuration */
 202:Src/main.c    ****   HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 585              		.loc 3 202 0
 586 0110 4FF0FF30 		mov	r0, #-1
 587 0114 0F21     		movs	r1, #15
 588 0116 0022     		movs	r2, #0
 589 0118 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 203:Src/main.c    **** }
 590              		.loc 3 203 0
 591 011c E037     		adds	r7, r7, #224
 592              	.LCFI22:
 593              		.cfi_def_cfa_offset 8
 594 011e BD46     		mov	sp, r7
 595              	.LCFI23:
 596              		.cfi_def_cfa_register 13
 597              		@ sp needed
 598 0120 80BD     		pop	{r7, pc}
 599              	.L25:
 600 0122 00BF     		.align	2
 601              	.L24:
 602 0124 00380240 		.word	1073887232
 603 0128 00700040 		.word	1073770496
 604 012c D34D6210 		.word	274877907
 605              		.cfi_endproc
 606              	.LFE143:
 608              		.section	.text.MX_RTC_Init,"ax",%progbits
 609              		.align	2
 610              		.thumb
 611              		.thumb_func
 613              	MX_RTC_Init:
 614              	.LFB144:
 204:Src/main.c    **** 
 205:Src/main.c    **** /* RTC init function */
 206:Src/main.c    **** static void MX_RTC_Init(void)
 207:Src/main.c    **** {
 615              		.loc 3 207 0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 1, uses_anonymous_args = 0
 619 0000 80B5     		push	{r7, lr}
 620              	.LCFI24:
 621              		.cfi_def_cfa_offset 8
 622              		.cfi_offset 7, -8
 623              		.cfi_offset 14, -4
 624 0002 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccipIOAq.s 			page 61


 625              	.LCFI25:
 626              		.cfi_def_cfa_register 7
 208:Src/main.c    **** 
 209:Src/main.c    ****     /**Initialize RTC Only 
 210:Src/main.c    ****     */
 211:Src/main.c    ****   hrtc.Instance = RTC;
 627              		.loc 3 211 0
 628 0004 0E4B     		ldr	r3, .L28
 629 0006 0F4A     		ldr	r2, .L28+4
 630 0008 1A60     		str	r2, [r3]
 212:Src/main.c    ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 631              		.loc 3 212 0
 632 000a 0D4B     		ldr	r3, .L28
 633 000c 0022     		movs	r2, #0
 634 000e 5A60     		str	r2, [r3, #4]
 213:Src/main.c    ****   hrtc.Init.AsynchPrediv = 127;
 635              		.loc 3 213 0
 636 0010 0B4B     		ldr	r3, .L28
 637 0012 7F22     		movs	r2, #127
 638 0014 9A60     		str	r2, [r3, #8]
 214:Src/main.c    ****   hrtc.Init.SynchPrediv = 255;
 639              		.loc 3 214 0
 640 0016 0A4B     		ldr	r3, .L28
 641 0018 FF22     		movs	r2, #255
 642 001a DA60     		str	r2, [r3, #12]
 215:Src/main.c    ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 643              		.loc 3 215 0
 644 001c 084B     		ldr	r3, .L28
 645 001e 0022     		movs	r2, #0
 646 0020 1A61     		str	r2, [r3, #16]
 216:Src/main.c    ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 647              		.loc 3 216 0
 648 0022 074B     		ldr	r3, .L28
 649 0024 0022     		movs	r2, #0
 650 0026 5A61     		str	r2, [r3, #20]
 217:Src/main.c    ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 651              		.loc 3 217 0
 652 0028 054B     		ldr	r3, .L28
 653 002a 0022     		movs	r2, #0
 654 002c 9A61     		str	r2, [r3, #24]
 218:Src/main.c    **** 
 219:Src/main.c    ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 655              		.loc 3 219 0
 656 002e 0448     		ldr	r0, .L28
 657 0030 FFF7FEFF 		bl	HAL_RTC_Init
 658 0034 0346     		mov	r3, r0
 659 0036 002B     		cmp	r3, #0
 660 0038 01D0     		beq	.L26
 220:Src/main.c    ****   {
 221:Src/main.c    ****     Error_Handler();
 661              		.loc 3 221 0
 662 003a FFF7FEFF 		bl	Error_Handler
 663              	.L26:
 222:Src/main.c    ****   }
 223:Src/main.c    **** 
 224:Src/main.c    **** 
 225:Src/main.c    **** }
ARM GAS  /tmp/ccipIOAq.s 			page 62


 664              		.loc 3 225 0
 665 003e 80BD     		pop	{r7, pc}
 666              	.L29:
 667              		.align	2
 668              	.L28:
 669 0040 00000000 		.word	hrtc
 670 0044 00280040 		.word	1073752064
 671              		.cfi_endproc
 672              	.LFE144:
 674              		.section	.text.MX_FMC_Init,"ax",%progbits
 675              		.align	2
 676              		.thumb
 677              		.thumb_func
 679              	MX_FMC_Init:
 680              	.LFB145:
 226:Src/main.c    **** 
 227:Src/main.c    **** /* FMC initialization function */
 228:Src/main.c    **** static void MX_FMC_Init(void)
 229:Src/main.c    **** {
 681              		.loc 3 229 0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 32
 684              		@ frame_needed = 1, uses_anonymous_args = 0
 685 0000 80B5     		push	{r7, lr}
 686              	.LCFI26:
 687              		.cfi_def_cfa_offset 8
 688              		.cfi_offset 7, -8
 689              		.cfi_offset 14, -4
 690 0002 88B0     		sub	sp, sp, #32
 691              	.LCFI27:
 692              		.cfi_def_cfa_offset 40
 693 0004 00AF     		add	r7, sp, #0
 694              	.LCFI28:
 695              		.cfi_def_cfa_register 7
 230:Src/main.c    ****   FMC_SDRAM_TimingTypeDef SdramTiming;
 231:Src/main.c    **** 
 232:Src/main.c    ****   /** Perform the SDRAM1 memory initialization sequence
 233:Src/main.c    ****   */
 234:Src/main.c    ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
 696              		.loc 3 234 0
 697 0006 1E4B     		ldr	r3, .L32
 698 0008 1E4A     		ldr	r2, .L32+4
 699 000a 1A60     		str	r2, [r3]
 235:Src/main.c    ****   /* hsdram1.Init */
 236:Src/main.c    ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 700              		.loc 3 236 0
 701 000c 1C4B     		ldr	r3, .L32
 702 000e 0022     		movs	r2, #0
 703 0010 5A60     		str	r2, [r3, #4]
 237:Src/main.c    ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 704              		.loc 3 237 0
 705 0012 1B4B     		ldr	r3, .L32
 706 0014 0022     		movs	r2, #0
 707 0016 9A60     		str	r2, [r3, #8]
 238:Src/main.c    ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 708              		.loc 3 238 0
 709 0018 194B     		ldr	r3, .L32
ARM GAS  /tmp/ccipIOAq.s 			page 63


 710 001a 0822     		movs	r2, #8
 711 001c DA60     		str	r2, [r3, #12]
 239:Src/main.c    ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 712              		.loc 3 239 0
 713 001e 184B     		ldr	r3, .L32
 714 0020 2022     		movs	r2, #32
 715 0022 1A61     		str	r2, [r3, #16]
 240:Src/main.c    ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 716              		.loc 3 240 0
 717 0024 164B     		ldr	r3, .L32
 718 0026 4022     		movs	r2, #64
 719 0028 5A61     		str	r2, [r3, #20]
 241:Src/main.c    ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 720              		.loc 3 241 0
 721 002a 154B     		ldr	r3, .L32
 722 002c 8022     		movs	r2, #128
 723 002e 9A61     		str	r2, [r3, #24]
 242:Src/main.c    ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 724              		.loc 3 242 0
 725 0030 134B     		ldr	r3, .L32
 726 0032 0022     		movs	r2, #0
 727 0034 DA61     		str	r2, [r3, #28]
 243:Src/main.c    ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 728              		.loc 3 243 0
 729 0036 124B     		ldr	r3, .L32
 730 0038 0022     		movs	r2, #0
 731 003a 1A62     		str	r2, [r3, #32]
 244:Src/main.c    ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 732              		.loc 3 244 0
 733 003c 104B     		ldr	r3, .L32
 734 003e 0022     		movs	r2, #0
 735 0040 5A62     		str	r2, [r3, #36]
 245:Src/main.c    ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 736              		.loc 3 245 0
 737 0042 0F4B     		ldr	r3, .L32
 738 0044 0022     		movs	r2, #0
 739 0046 9A62     		str	r2, [r3, #40]
 246:Src/main.c    ****   /* SdramTiming */
 247:Src/main.c    ****   SdramTiming.LoadToActiveDelay = 16;
 740              		.loc 3 247 0
 741 0048 1023     		movs	r3, #16
 742 004a 7B60     		str	r3, [r7, #4]
 248:Src/main.c    ****   SdramTiming.ExitSelfRefreshDelay = 16;
 743              		.loc 3 248 0
 744 004c 1023     		movs	r3, #16
 745 004e BB60     		str	r3, [r7, #8]
 249:Src/main.c    ****   SdramTiming.SelfRefreshTime = 16;
 746              		.loc 3 249 0
 747 0050 1023     		movs	r3, #16
 748 0052 FB60     		str	r3, [r7, #12]
 250:Src/main.c    ****   SdramTiming.RowCycleDelay = 16;
 749              		.loc 3 250 0
 750 0054 1023     		movs	r3, #16
 751 0056 3B61     		str	r3, [r7, #16]
 251:Src/main.c    ****   SdramTiming.WriteRecoveryTime = 16;
 752              		.loc 3 251 0
 753 0058 1023     		movs	r3, #16
ARM GAS  /tmp/ccipIOAq.s 			page 64


 754 005a 7B61     		str	r3, [r7, #20]
 252:Src/main.c    ****   SdramTiming.RPDelay = 16;
 755              		.loc 3 252 0
 756 005c 1023     		movs	r3, #16
 757 005e BB61     		str	r3, [r7, #24]
 253:Src/main.c    ****   SdramTiming.RCDDelay = 16;
 758              		.loc 3 253 0
 759 0060 1023     		movs	r3, #16
 760 0062 FB61     		str	r3, [r7, #28]
 254:Src/main.c    **** 
 255:Src/main.c    ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 761              		.loc 3 255 0
 762 0064 3B1D     		adds	r3, r7, #4
 763 0066 0648     		ldr	r0, .L32
 764 0068 1946     		mov	r1, r3
 765 006a FFF7FEFF 		bl	HAL_SDRAM_Init
 766 006e 0346     		mov	r3, r0
 767 0070 002B     		cmp	r3, #0
 768 0072 01D0     		beq	.L30
 256:Src/main.c    ****   {
 257:Src/main.c    ****     Error_Handler();
 769              		.loc 3 257 0
 770 0074 FFF7FEFF 		bl	Error_Handler
 771              	.L30:
 258:Src/main.c    ****   }
 259:Src/main.c    **** 
 260:Src/main.c    **** }
 772              		.loc 3 260 0
 773 0078 2037     		adds	r7, r7, #32
 774              	.LCFI29:
 775              		.cfi_def_cfa_offset 8
 776 007a BD46     		mov	sp, r7
 777              	.LCFI30:
 778              		.cfi_def_cfa_register 13
 779              		@ sp needed
 780 007c 80BD     		pop	{r7, pc}
 781              	.L33:
 782 007e 00BF     		.align	2
 783              	.L32:
 784 0080 00000000 		.word	hsdram1
 785 0084 400100A0 		.word	-1610612416
 786              		.cfi_endproc
 787              	.LFE145:
 789              		.section	.text.MX_GPIO_Init,"ax",%progbits
 790              		.align	2
 791              		.thumb
 792              		.thumb_func
 794              	MX_GPIO_Init:
 795              	.LFB146:
 261:Src/main.c    **** 
 262:Src/main.c    **** 
 263:Src/main.c    **** 
 264:Src/main.c    **** /** Configure pins
 265:Src/main.c    ****      PE4   ------> SAI1_FS_A
 266:Src/main.c    ****      PE3   ------> SAI1_SD_B
 267:Src/main.c    ****      PE2   ------> QUADSPI_BK1_IO2
 268:Src/main.c    ****      PG14   ------> ETH_TXD1
ARM GAS  /tmp/ccipIOAq.s 			page 65


 269:Src/main.c    ****      PB8   ------> I2C1_SCL
 270:Src/main.c    ****      PB5   ------> USB_OTG_HS_ULPI_D7
 271:Src/main.c    ****      PB4   ------> SDMMC2_D3
 272:Src/main.c    ****      PB3   ------> SDMMC2_D2
 273:Src/main.c    ****      PD7   ------> SDMMC2_CMD
 274:Src/main.c    ****      PC12   ------> UART5_TX
 275:Src/main.c    ****      PA15   ------> CEC
 276:Src/main.c    ****      PE5   ------> SAI1_SCK_A
 277:Src/main.c    ****      PE6   ------> SAI1_SD_A
 278:Src/main.c    ****      PG13   ------> ETH_TXD0
 279:Src/main.c    ****      PB9   ------> I2C1_SDA
 280:Src/main.c    ****      PB7   ------> I2C4_SDA
 281:Src/main.c    ****      PB6   ------> QUADSPI_BK1_NCS
 282:Src/main.c    ****      PG11   ------> ETH_TX_EN
 283:Src/main.c    ****      PD6   ------> SDMMC2_CK
 284:Src/main.c    ****      PC11   ------> S_DATAIN5DFSDM1
 285:Src/main.c    ****      PC10   ------> QUADSPI_BK1_IO1
 286:Src/main.c    ****      PA12   ------> SPI2_SCK
 287:Src/main.c    ****      PG12   ------> SPDIFRX_IN1
 288:Src/main.c    ****      PG10   ------> SDMMC2_D1
 289:Src/main.c    ****      PD3   ------> S_CKOUTDFSDM1
 290:Src/main.c    ****      PA11   ------> SPI2_NSS
 291:Src/main.c    ****      PG9   ------> SDMMC2_D0
 292:Src/main.c    ****      PD2   ------> UART5_RX
 293:Src/main.c    ****      PA10   ------> USART1_RX
 294:Src/main.c    ****      PA9   ------> USART1_TX
 295:Src/main.c    ****      PI11   ------> USB_OTG_HS_ULPI_DIR
 296:Src/main.c    ****      PC9   ------> QUADSPI_BK1_IO0
 297:Src/main.c    ****      PA8   ------> RCC_MCO_1
 298:Src/main.c    ****      PC8   ------> S_TIM3_CH3
 299:Src/main.c    ****      PC7   ------> USART6_RX
 300:Src/main.c    ****      PH4   ------> USB_OTG_HS_ULPI_NXT
 301:Src/main.c    ****      PC6   ------> USART6_TX
 302:Src/main.c    ****      PG7   ------> SAI1_MCLK_A
 303:Src/main.c    ****      PF7   ------> S_TIM11_CH1
 304:Src/main.c    ****      PF6   ------> S_TIM10_CH1
 305:Src/main.c    ****      PB13   ------> USB_OTG_HS_ULPI_D6
 306:Src/main.c    ****      PF10   ------> ADC3_IN8
 307:Src/main.c    ****      PF9   ------> ADC3_IN7
 308:Src/main.c    ****      PF8   ------> ADC3_IN6
 309:Src/main.c    ****      PC3   ------> S_DATAIN1DFSDM1
 310:Src/main.c    ****      PB12   ------> USB_OTG_HS_ULPI_D5
 311:Src/main.c    ****      PC0   ------> USB_OTG_HS_ULPI_STP
 312:Src/main.c    ****      PC1   ------> ETH_MDC
 313:Src/main.c    ****      PC2   ------> ADCx_IN12
 314:Src/main.c    ****      PB2   ------> QUADSPI_CLK
 315:Src/main.c    ****      PD12   ------> I2C4_SCL
 316:Src/main.c    ****      PD13   ------> QUADSPI_BK1_IO3
 317:Src/main.c    ****      PA1   ------> ETH_REF_CLK
 318:Src/main.c    ****      PA4   ------> ADCx_IN4
 319:Src/main.c    ****      PC4   ------> ETH_RXD0
 320:Src/main.c    ****      PD11   ------> SAI2_SD_A
 321:Src/main.c    ****      PA2   ------> ETH_MDIO
 322:Src/main.c    ****      PA6   ------> ADCx_IN6
 323:Src/main.c    ****      PA5   ------> USB_OTG_HS_ULPI_CK
 324:Src/main.c    ****      PC5   ------> ETH_RXD1
 325:Src/main.c    ****      PJ2   ------> DSIHOST_TE
ARM GAS  /tmp/ccipIOAq.s 			page 66


 326:Src/main.c    ****      PB10   ------> USB_OTG_HS_ULPI_D3
 327:Src/main.c    ****      PH6   ------> S_TIM12_CH1
 328:Src/main.c    ****      PA3   ------> USB_OTG_HS_ULPI_D0
 329:Src/main.c    ****      PA7   ------> ETH_CRS_DV
 330:Src/main.c    ****      PB1   ------> USB_OTG_HS_ULPI_D2
 331:Src/main.c    ****      PB0   ------> USB_OTG_HS_ULPI_D1
 332:Src/main.c    ****      PB11   ------> USB_OTG_HS_ULPI_D4
 333:Src/main.c    ****      PB14   ------> SPI2_MISO
 334:Src/main.c    ****      PB15   ------> SPI2_MOSI
 335:Src/main.c    **** */
 336:Src/main.c    **** static void MX_GPIO_Init(void)
 337:Src/main.c    **** {
 796              		.loc 3 337 0
 797              		.cfi_startproc
 798              		@ args = 0, pretend = 0, frame = 64
 799              		@ frame_needed = 1, uses_anonymous_args = 0
 800 0000 80B5     		push	{r7, lr}
 801              	.LCFI31:
 802              		.cfi_def_cfa_offset 8
 803              		.cfi_offset 7, -8
 804              		.cfi_offset 14, -4
 805 0002 90B0     		sub	sp, sp, #64
 806              	.LCFI32:
 807              		.cfi_def_cfa_offset 72
 808 0004 00AF     		add	r7, sp, #0
 809              	.LCFI33:
 810              		.cfi_def_cfa_register 7
 811              	.LBB36:
 338:Src/main.c    **** 
 339:Src/main.c    ****   GPIO_InitTypeDef GPIO_InitStruct;
 340:Src/main.c    **** 
 341:Src/main.c    ****   /* GPIO Ports Clock Enable */
 342:Src/main.c    ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 812              		.loc 3 342 0
 813 0006 AC4A     		ldr	r2, .L35
 814 0008 AB4B     		ldr	r3, .L35
 815 000a 1B6B     		ldr	r3, [r3, #48]
 816 000c 43F01003 		orr	r3, r3, #16
 817 0010 1363     		str	r3, [r2, #48]
 818 0012 A94B     		ldr	r3, .L35
 819 0014 1B6B     		ldr	r3, [r3, #48]
 820 0016 03F01003 		and	r3, r3, #16
 821 001a BB62     		str	r3, [r7, #40]
 822 001c BB6A     		ldr	r3, [r7, #40]
 823              	.LBE36:
 824              	.LBB37:
 343:Src/main.c    ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 825              		.loc 3 343 0
 826 001e A64A     		ldr	r2, .L35
 827 0020 A54B     		ldr	r3, .L35
 828 0022 1B6B     		ldr	r3, [r3, #48]
 829 0024 43F04003 		orr	r3, r3, #64
 830 0028 1363     		str	r3, [r2, #48]
 831 002a A34B     		ldr	r3, .L35
 832 002c 1B6B     		ldr	r3, [r3, #48]
 833 002e 03F04003 		and	r3, r3, #64
 834 0032 7B62     		str	r3, [r7, #36]
ARM GAS  /tmp/ccipIOAq.s 			page 67


 835 0034 7B6A     		ldr	r3, [r7, #36]
 836              	.LBE37:
 837              	.LBB38:
 344:Src/main.c    ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 838              		.loc 3 344 0
 839 0036 A04A     		ldr	r2, .L35
 840 0038 9F4B     		ldr	r3, .L35
 841 003a 1B6B     		ldr	r3, [r3, #48]
 842 003c 43F00203 		orr	r3, r3, #2
 843 0040 1363     		str	r3, [r2, #48]
 844 0042 9D4B     		ldr	r3, .L35
 845 0044 1B6B     		ldr	r3, [r3, #48]
 846 0046 03F00203 		and	r3, r3, #2
 847 004a 3B62     		str	r3, [r7, #32]
 848 004c 3B6A     		ldr	r3, [r7, #32]
 849              	.LBE38:
 850              	.LBB39:
 345:Src/main.c    ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 851              		.loc 3 345 0
 852 004e 9A4A     		ldr	r2, .L35
 853 0050 994B     		ldr	r3, .L35
 854 0052 1B6B     		ldr	r3, [r3, #48]
 855 0054 43F00803 		orr	r3, r3, #8
 856 0058 1363     		str	r3, [r2, #48]
 857 005a 974B     		ldr	r3, .L35
 858 005c 1B6B     		ldr	r3, [r3, #48]
 859 005e 03F00803 		and	r3, r3, #8
 860 0062 FB61     		str	r3, [r7, #28]
 861 0064 FB69     		ldr	r3, [r7, #28]
 862              	.LBE39:
 863              	.LBB40:
 346:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 864              		.loc 3 346 0
 865 0066 944A     		ldr	r2, .L35
 866 0068 934B     		ldr	r3, .L35
 867 006a 1B6B     		ldr	r3, [r3, #48]
 868 006c 43F00403 		orr	r3, r3, #4
 869 0070 1363     		str	r3, [r2, #48]
 870 0072 914B     		ldr	r3, .L35
 871 0074 1B6B     		ldr	r3, [r3, #48]
 872 0076 03F00403 		and	r3, r3, #4
 873 007a BB61     		str	r3, [r7, #24]
 874 007c BB69     		ldr	r3, [r7, #24]
 875              	.LBE40:
 876              	.LBB41:
 347:Src/main.c    ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 877              		.loc 3 347 0
 878 007e 8E4A     		ldr	r2, .L35
 879 0080 8D4B     		ldr	r3, .L35
 880 0082 1B6B     		ldr	r3, [r3, #48]
 881 0084 43F00103 		orr	r3, r3, #1
 882 0088 1363     		str	r3, [r2, #48]
 883 008a 8B4B     		ldr	r3, .L35
 884 008c 1B6B     		ldr	r3, [r3, #48]
 885 008e 03F00103 		and	r3, r3, #1
 886 0092 7B61     		str	r3, [r7, #20]
 887 0094 7B69     		ldr	r3, [r7, #20]
ARM GAS  /tmp/ccipIOAq.s 			page 68


 888              	.LBE41:
 889              	.LBB42:
 348:Src/main.c    ****   __HAL_RCC_GPIOJ_CLK_ENABLE();
 890              		.loc 3 348 0
 891 0096 884A     		ldr	r2, .L35
 892 0098 874B     		ldr	r3, .L35
 893 009a 1B6B     		ldr	r3, [r3, #48]
 894 009c 43F40073 		orr	r3, r3, #512
 895 00a0 1363     		str	r3, [r2, #48]
 896 00a2 854B     		ldr	r3, .L35
 897 00a4 1B6B     		ldr	r3, [r3, #48]
 898 00a6 03F40073 		and	r3, r3, #512
 899 00aa 3B61     		str	r3, [r7, #16]
 900 00ac 3B69     		ldr	r3, [r7, #16]
 901              	.LBE42:
 902              	.LBB43:
 349:Src/main.c    ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 903              		.loc 3 349 0
 904 00ae 824A     		ldr	r2, .L35
 905 00b0 814B     		ldr	r3, .L35
 906 00b2 1B6B     		ldr	r3, [r3, #48]
 907 00b4 43F48073 		orr	r3, r3, #256
 908 00b8 1363     		str	r3, [r2, #48]
 909 00ba 7F4B     		ldr	r3, .L35
 910 00bc 1B6B     		ldr	r3, [r3, #48]
 911 00be 03F48073 		and	r3, r3, #256
 912 00c2 FB60     		str	r3, [r7, #12]
 913 00c4 FB68     		ldr	r3, [r7, #12]
 914              	.LBE43:
 915              	.LBB44:
 350:Src/main.c    ****   __HAL_RCC_GPIOK_CLK_ENABLE();
 916              		.loc 3 350 0
 917 00c6 7C4A     		ldr	r2, .L35
 918 00c8 7B4B     		ldr	r3, .L35
 919 00ca 1B6B     		ldr	r3, [r3, #48]
 920 00cc 43F48063 		orr	r3, r3, #1024
 921 00d0 1363     		str	r3, [r2, #48]
 922 00d2 794B     		ldr	r3, .L35
 923 00d4 1B6B     		ldr	r3, [r3, #48]
 924 00d6 03F48063 		and	r3, r3, #1024
 925 00da BB60     		str	r3, [r7, #8]
 926 00dc BB68     		ldr	r3, [r7, #8]
 927              	.LBE44:
 928              	.LBB45:
 351:Src/main.c    ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 929              		.loc 3 351 0
 930 00de 764A     		ldr	r2, .L35
 931 00e0 754B     		ldr	r3, .L35
 932 00e2 1B6B     		ldr	r3, [r3, #48]
 933 00e4 43F02003 		orr	r3, r3, #32
 934 00e8 1363     		str	r3, [r2, #48]
 935 00ea 734B     		ldr	r3, .L35
 936 00ec 1B6B     		ldr	r3, [r3, #48]
 937 00ee 03F02003 		and	r3, r3, #32
 938 00f2 7B60     		str	r3, [r7, #4]
 939 00f4 7B68     		ldr	r3, [r7, #4]
 940              	.LBE45:
ARM GAS  /tmp/ccipIOAq.s 			page 69


 941              	.LBB46:
 352:Src/main.c    ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 942              		.loc 3 352 0
 943 00f6 704A     		ldr	r2, .L35
 944 00f8 6F4B     		ldr	r3, .L35
 945 00fa 1B6B     		ldr	r3, [r3, #48]
 946 00fc 43F08003 		orr	r3, r3, #128
 947 0100 1363     		str	r3, [r2, #48]
 948 0102 6D4B     		ldr	r3, .L35
 949 0104 1B6B     		ldr	r3, [r3, #48]
 950 0106 03F08003 		and	r3, r3, #128
 951 010a 3B60     		str	r3, [r7]
 952 010c 3B68     		ldr	r3, [r7]
 953              	.LBE46:
 353:Src/main.c    **** 
 354:Src/main.c    ****   /*Configure GPIO pins : SAI1_FSA_Pin SAI1_SDB_Pin SAI1_SCKA_Pin SAI1_SDA_Pin */
 355:Src/main.c    ****   GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_SDB_Pin|SAI1_SCKA_Pin|SAI1_SDA_Pin;
 954              		.loc 3 355 0
 955 010e 7823     		movs	r3, #120
 956 0110 FB62     		str	r3, [r7, #44]
 356:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 957              		.loc 3 356 0
 958 0112 0223     		movs	r3, #2
 959 0114 3B63     		str	r3, [r7, #48]
 357:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 960              		.loc 3 357 0
 961 0116 0023     		movs	r3, #0
 962 0118 7B63     		str	r3, [r7, #52]
 358:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 963              		.loc 3 358 0
 964 011a 0023     		movs	r3, #0
 965 011c BB63     		str	r3, [r7, #56]
 359:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 966              		.loc 3 359 0
 967 011e 0623     		movs	r3, #6
 968 0120 FB63     		str	r3, [r7, #60]
 360:Src/main.c    ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 969              		.loc 3 360 0
 970 0122 07F12C03 		add	r3, r7, #44
 971 0126 6548     		ldr	r0, .L35+4
 972 0128 1946     		mov	r1, r3
 973 012a FFF7FEFF 		bl	HAL_GPIO_Init
 361:Src/main.c    **** 
 362:Src/main.c    ****   /*Configure GPIO pin : QSPI_D2_Pin */
 363:Src/main.c    ****   GPIO_InitStruct.Pin = QSPI_D2_Pin;
 974              		.loc 3 363 0
 975 012e 0423     		movs	r3, #4
 976 0130 FB62     		str	r3, [r7, #44]
 364:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 977              		.loc 3 364 0
 978 0132 0223     		movs	r3, #2
 979 0134 3B63     		str	r3, [r7, #48]
 365:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 980              		.loc 3 365 0
 981 0136 0023     		movs	r3, #0
 982 0138 7B63     		str	r3, [r7, #52]
 366:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccipIOAq.s 			page 70


 983              		.loc 3 366 0
 984 013a 0323     		movs	r3, #3
 985 013c BB63     		str	r3, [r7, #56]
 367:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 986              		.loc 3 367 0
 987 013e 0923     		movs	r3, #9
 988 0140 FB63     		str	r3, [r7, #60]
 368:Src/main.c    ****   HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 989              		.loc 3 368 0
 990 0142 07F12C03 		add	r3, r7, #44
 991 0146 5D48     		ldr	r0, .L35+4
 992 0148 1946     		mov	r1, r3
 993 014a FFF7FEFF 		bl	HAL_GPIO_Init
 369:Src/main.c    **** 
 370:Src/main.c    ****   /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
 371:Src/main.c    ****   GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 994              		.loc 3 371 0
 995 014e 4FF4D043 		mov	r3, #26624
 996 0152 FB62     		str	r3, [r7, #44]
 372:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 997              		.loc 3 372 0
 998 0154 0223     		movs	r3, #2
 999 0156 3B63     		str	r3, [r7, #48]
 373:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1000              		.loc 3 373 0
 1001 0158 0023     		movs	r3, #0
 1002 015a 7B63     		str	r3, [r7, #52]
 374:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1003              		.loc 3 374 0
 1004 015c 0323     		movs	r3, #3
 1005 015e BB63     		str	r3, [r7, #56]
 375:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1006              		.loc 3 375 0
 1007 0160 0B23     		movs	r3, #11
 1008 0162 FB63     		str	r3, [r7, #60]
 376:Src/main.c    ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1009              		.loc 3 376 0
 1010 0164 07F12C03 		add	r3, r7, #44
 1011 0168 5548     		ldr	r0, .L35+8
 1012 016a 1946     		mov	r1, r3
 1013 016c FFF7FEFF 		bl	HAL_GPIO_Init
 377:Src/main.c    **** 
 378:Src/main.c    ****   /*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
 379:Src/main.c    ****   GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 1014              		.loc 3 379 0
 1015 0170 4FF44073 		mov	r3, #768
 1016 0174 FB62     		str	r3, [r7, #44]
 380:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1017              		.loc 3 380 0
 1018 0176 1223     		movs	r3, #18
 1019 0178 3B63     		str	r3, [r7, #48]
 381:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 1020              		.loc 3 381 0
 1021 017a 0123     		movs	r3, #1
 1022 017c 7B63     		str	r3, [r7, #52]
 382:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1023              		.loc 3 382 0
ARM GAS  /tmp/ccipIOAq.s 			page 71


 1024 017e 0023     		movs	r3, #0
 1025 0180 BB63     		str	r3, [r7, #56]
 383:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 1026              		.loc 3 383 0
 1027 0182 0423     		movs	r3, #4
 1028 0184 FB63     		str	r3, [r7, #60]
 384:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1029              		.loc 3 384 0
 1030 0186 07F12C03 		add	r3, r7, #44
 1031 018a 4E48     		ldr	r0, .L35+12
 1032 018c 1946     		mov	r1, r3
 1033 018e FFF7FEFF 		bl	HAL_GPIO_Init
 385:Src/main.c    **** 
 386:Src/main.c    ****   /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin 
 387:Src/main.c    ****                            ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
 388:Src/main.c    ****   GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin 
 1034              		.loc 3 388 0
 1035 0192 43F62343 		movw	r3, #15395
 1036 0196 FB62     		str	r3, [r7, #44]
 389:Src/main.c    ****                           |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
 390:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1037              		.loc 3 390 0
 1038 0198 0223     		movs	r3, #2
 1039 019a 3B63     		str	r3, [r7, #48]
 391:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1040              		.loc 3 391 0
 1041 019c 0023     		movs	r3, #0
 1042 019e 7B63     		str	r3, [r7, #52]
 392:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1043              		.loc 3 392 0
 1044 01a0 0323     		movs	r3, #3
 1045 01a2 BB63     		str	r3, [r7, #56]
 393:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1046              		.loc 3 393 0
 1047 01a4 0A23     		movs	r3, #10
 1048 01a6 FB63     		str	r3, [r7, #60]
 394:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1049              		.loc 3 394 0
 1050 01a8 07F12C03 		add	r3, r7, #44
 1051 01ac 4548     		ldr	r0, .L35+12
 1052 01ae 1946     		mov	r1, r3
 1053 01b0 FFF7FEFF 		bl	HAL_GPIO_Init
 395:Src/main.c    **** 
 396:Src/main.c    ****   /*Configure GPIO pins : uSD_D3_Pin uSD_D2_Pin */
 397:Src/main.c    ****   GPIO_InitStruct.Pin = uSD_D3_Pin|uSD_D2_Pin;
 1054              		.loc 3 397 0
 1055 01b4 1823     		movs	r3, #24
 1056 01b6 FB62     		str	r3, [r7, #44]
 398:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1057              		.loc 3 398 0
 1058 01b8 0223     		movs	r3, #2
 1059 01ba 3B63     		str	r3, [r7, #48]
 399:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1060              		.loc 3 399 0
 1061 01bc 0023     		movs	r3, #0
 1062 01be 7B63     		str	r3, [r7, #52]
 400:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccipIOAq.s 			page 72


 1063              		.loc 3 400 0
 1064 01c0 0323     		movs	r3, #3
 1065 01c2 BB63     		str	r3, [r7, #56]
 401:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 1066              		.loc 3 401 0
 1067 01c4 0A23     		movs	r3, #10
 1068 01c6 FB63     		str	r3, [r7, #60]
 402:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1069              		.loc 3 402 0
 1070 01c8 07F12C03 		add	r3, r7, #44
 1071 01cc 3D48     		ldr	r0, .L35+12
 1072 01ce 1946     		mov	r1, r3
 1073 01d0 FFF7FEFF 		bl	HAL_GPIO_Init
 403:Src/main.c    **** 
 404:Src/main.c    ****   /*Configure GPIO pins : uSD_CMD_Pin uSD_CLK_Pin */
 405:Src/main.c    ****   GPIO_InitStruct.Pin = uSD_CMD_Pin|uSD_CLK_Pin;
 1074              		.loc 3 405 0
 1075 01d4 C023     		movs	r3, #192
 1076 01d6 FB62     		str	r3, [r7, #44]
 406:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1077              		.loc 3 406 0
 1078 01d8 0223     		movs	r3, #2
 1079 01da 3B63     		str	r3, [r7, #48]
 407:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1080              		.loc 3 407 0
 1081 01dc 0023     		movs	r3, #0
 1082 01de 7B63     		str	r3, [r7, #52]
 408:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1083              		.loc 3 408 0
 1084 01e0 0323     		movs	r3, #3
 1085 01e2 BB63     		str	r3, [r7, #56]
 409:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 1086              		.loc 3 409 0
 1087 01e4 0B23     		movs	r3, #11
 1088 01e6 FB63     		str	r3, [r7, #60]
 410:Src/main.c    ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1089              		.loc 3 410 0
 1090 01e8 07F12C03 		add	r3, r7, #44
 1091 01ec 3648     		ldr	r0, .L35+16
 1092 01ee 1946     		mov	r1, r3
 1093 01f0 FFF7FEFF 		bl	HAL_GPIO_Init
 411:Src/main.c    **** 
 412:Src/main.c    ****   /*Configure GPIO pin : WIFI_RX_Pin */
 413:Src/main.c    ****   GPIO_InitStruct.Pin = WIFI_RX_Pin;
 1094              		.loc 3 413 0
 1095 01f4 4FF48053 		mov	r3, #4096
 1096 01f8 FB62     		str	r3, [r7, #44]
 414:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1097              		.loc 3 414 0
 1098 01fa 0223     		movs	r3, #2
 1099 01fc 3B63     		str	r3, [r7, #48]
 415:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1100              		.loc 3 415 0
 1101 01fe 0023     		movs	r3, #0
 1102 0200 7B63     		str	r3, [r7, #52]
 416:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1103              		.loc 3 416 0
ARM GAS  /tmp/ccipIOAq.s 			page 73


 1104 0202 0323     		movs	r3, #3
 1105 0204 BB63     		str	r3, [r7, #56]
 417:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 1106              		.loc 3 417 0
 1107 0206 0823     		movs	r3, #8
 1108 0208 FB63     		str	r3, [r7, #60]
 418:Src/main.c    ****   HAL_GPIO_Init(WIFI_RX_GPIO_Port, &GPIO_InitStruct);
 1109              		.loc 3 418 0
 1110 020a 07F12C03 		add	r3, r7, #44
 1111 020e 2F48     		ldr	r0, .L35+20
 1112 0210 1946     		mov	r1, r3
 1113 0212 FFF7FEFF 		bl	HAL_GPIO_Init
 419:Src/main.c    **** 
 420:Src/main.c    ****   /*Configure GPIO pin : CEC_Pin */
 421:Src/main.c    ****   GPIO_InitStruct.Pin = CEC_Pin;
 1114              		.loc 3 421 0
 1115 0216 4FF40043 		mov	r3, #32768
 1116 021a FB62     		str	r3, [r7, #44]
 422:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1117              		.loc 3 422 0
 1118 021c 1223     		movs	r3, #18
 1119 021e 3B63     		str	r3, [r7, #48]
 423:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1120              		.loc 3 423 0
 1121 0220 0023     		movs	r3, #0
 1122 0222 7B63     		str	r3, [r7, #52]
 424:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1123              		.loc 3 424 0
 1124 0224 0023     		movs	r3, #0
 1125 0226 BB63     		str	r3, [r7, #56]
 425:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF4_CEC;
 1126              		.loc 3 425 0
 1127 0228 0423     		movs	r3, #4
 1128 022a FB63     		str	r3, [r7, #60]
 426:Src/main.c    ****   HAL_GPIO_Init(CEC_GPIO_Port, &GPIO_InitStruct);
 1129              		.loc 3 426 0
 1130 022c 07F12C03 		add	r3, r7, #44
 1131 0230 2748     		ldr	r0, .L35+24
 1132 0232 1946     		mov	r1, r3
 1133 0234 FFF7FEFF 		bl	HAL_GPIO_Init
 427:Src/main.c    **** 
 428:Src/main.c    ****   /*Configure GPIO pin : AUDIO_SDA_Pin */
 429:Src/main.c    ****   GPIO_InitStruct.Pin = AUDIO_SDA_Pin;
 1134              		.loc 3 429 0
 1135 0238 8023     		movs	r3, #128
 1136 023a FB62     		str	r3, [r7, #44]
 430:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1137              		.loc 3 430 0
 1138 023c 1223     		movs	r3, #18
 1139 023e 3B63     		str	r3, [r7, #48]
 431:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 1140              		.loc 3 431 0
 1141 0240 0123     		movs	r3, #1
 1142 0242 7B63     		str	r3, [r7, #52]
 432:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1143              		.loc 3 432 0
 1144 0244 0323     		movs	r3, #3
ARM GAS  /tmp/ccipIOAq.s 			page 74


 1145 0246 BB63     		str	r3, [r7, #56]
 433:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF11_I2C4;
 1146              		.loc 3 433 0
 1147 0248 0B23     		movs	r3, #11
 1148 024a FB63     		str	r3, [r7, #60]
 434:Src/main.c    ****   HAL_GPIO_Init(AUDIO_SDA_GPIO_Port, &GPIO_InitStruct);
 1149              		.loc 3 434 0
 1150 024c 07F12C03 		add	r3, r7, #44
 1151 0250 1C48     		ldr	r0, .L35+12
 1152 0252 1946     		mov	r1, r3
 1153 0254 FFF7FEFF 		bl	HAL_GPIO_Init
 435:Src/main.c    **** 
 436:Src/main.c    ****   /*Configure GPIO pin : QSPI_NCS_Pin */
 437:Src/main.c    ****   GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 1154              		.loc 3 437 0
 1155 0258 4023     		movs	r3, #64
 1156 025a FB62     		str	r3, [r7, #44]
 438:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1157              		.loc 3 438 0
 1158 025c 0223     		movs	r3, #2
 1159 025e 3B63     		str	r3, [r7, #48]
 439:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1160              		.loc 3 439 0
 1161 0260 0023     		movs	r3, #0
 1162 0262 7B63     		str	r3, [r7, #52]
 440:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1163              		.loc 3 440 0
 1164 0264 0323     		movs	r3, #3
 1165 0266 BB63     		str	r3, [r7, #56]
 441:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 1166              		.loc 3 441 0
 1167 0268 0A23     		movs	r3, #10
 1168 026a FB63     		str	r3, [r7, #60]
 442:Src/main.c    ****   HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 1169              		.loc 3 442 0
 1170 026c 07F12C03 		add	r3, r7, #44
 1171 0270 1448     		ldr	r0, .L35+12
 1172 0272 1946     		mov	r1, r3
 1173 0274 FFF7FEFF 		bl	HAL_GPIO_Init
 443:Src/main.c    **** 
 444:Src/main.c    ****   /*Configure GPIO pins : LD_USER1_Pin Audio_INT_Pin WIFI_RST_Pin DSI_RESET_Pin 
 445:Src/main.c    ****                            ARD_D8_Pin LD_USER2_Pin ARD_D7_Pin ARD_D4_Pin 
 446:Src/main.c    ****                            ARD_D2_Pin */
 447:Src/main.c    ****   GPIO_InitStruct.Pin = LD_USER1_Pin|Audio_INT_Pin|WIFI_RST_Pin|DSI_RESET_Pin 
 1174              		.loc 3 447 0
 1175 0278 4FF23B03 		movw	r3, #61499
 1176 027c FB62     		str	r3, [r7, #44]
 448:Src/main.c    ****                           |ARD_D8_Pin|LD_USER2_Pin|ARD_D7_Pin|ARD_D4_Pin 
 449:Src/main.c    ****                           |ARD_D2_Pin;
 450:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1177              		.loc 3 450 0
 1178 027e 0023     		movs	r3, #0
 1179 0280 3B63     		str	r3, [r7, #48]
 451:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1180              		.loc 3 451 0
 1181 0282 0023     		movs	r3, #0
 1182 0284 7B63     		str	r3, [r7, #52]
ARM GAS  /tmp/ccipIOAq.s 			page 75


 452:Src/main.c    ****   HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 1183              		.loc 3 452 0
 1184 0286 07F12C03 		add	r3, r7, #44
 1185 028a 1248     		ldr	r0, .L35+28
 1186 028c 1946     		mov	r1, r3
 1187 028e FFF7FEFF 		bl	HAL_GPIO_Init
 453:Src/main.c    **** 
 454:Src/main.c    ****   /*Configure GPIO pins : DFSDM_DATIN5_Pin DFSDM_DATIN1_Pin */
 455:Src/main.c    ****   GPIO_InitStruct.Pin = DFSDM_DATIN5_Pin|DFSDM_DATIN1_Pin;
 1188              		.loc 3 455 0
 1189 0292 40F60803 		movw	r3, #2056
 1190 0296 FB62     		str	r3, [r7, #44]
 456:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1191              		.loc 3 456 0
 1192 0298 0223     		movs	r3, #2
 1193 029a 3B63     		str	r3, [r7, #48]
 457:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1194              		.loc 3 457 0
 1195 029c 0023     		movs	r3, #0
 1196 029e 7B63     		str	r3, [r7, #52]
 458:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1197              		.loc 3 458 0
 1198 02a0 0023     		movs	r3, #0
 1199 02a2 BB63     		str	r3, [r7, #56]
 459:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 1200              		.loc 3 459 0
 1201 02a4 0323     		movs	r3, #3
 1202 02a6 FB63     		str	r3, [r7, #60]
 460:Src/main.c    ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1203              		.loc 3 460 0
 1204 02a8 07F12C03 		add	r3, r7, #44
 1205 02ac 0748     		ldr	r0, .L35+20
 1206 02ae 1946     		mov	r1, r3
 1207 02b0 FFF7FEFF 		bl	HAL_GPIO_Init
 1208 02b4 10E0     		b	.L36
 1209              	.L37:
 1210 02b6 00BF     		.align	2
 1211              	.L35:
 1212 02b8 00380240 		.word	1073887232
 1213 02bc 00100240 		.word	1073876992
 1214 02c0 00180240 		.word	1073879040
 1215 02c4 00040240 		.word	1073873920
 1216 02c8 000C0240 		.word	1073875968
 1217 02cc 00080240 		.word	1073874944
 1218 02d0 00000240 		.word	1073872896
 1219 02d4 00240240 		.word	1073882112
 1220              	.L36:
 461:Src/main.c    **** 
 462:Src/main.c    ****   /*Configure GPIO pins : QSPI_D1_Pin QSPI_D0_Pin */
 463:Src/main.c    ****   GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D0_Pin;
 1221              		.loc 3 463 0
 1222 02d8 4FF4C063 		mov	r3, #1536
 1223 02dc FB62     		str	r3, [r7, #44]
 464:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1224              		.loc 3 464 0
 1225 02de 0223     		movs	r3, #2
 1226 02e0 3B63     		str	r3, [r7, #48]
ARM GAS  /tmp/ccipIOAq.s 			page 76


 465:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1227              		.loc 3 465 0
 1228 02e2 0023     		movs	r3, #0
 1229 02e4 7B63     		str	r3, [r7, #52]
 466:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1230              		.loc 3 466 0
 1231 02e6 0323     		movs	r3, #3
 1232 02e8 BB63     		str	r3, [r7, #56]
 467:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1233              		.loc 3 467 0
 1234 02ea 0923     		movs	r3, #9
 1235 02ec FB63     		str	r3, [r7, #60]
 468:Src/main.c    ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1236              		.loc 3 468 0
 1237 02ee 07F12C03 		add	r3, r7, #44
 1238 02f2 BA48     		ldr	r0, .L38
 1239 02f4 1946     		mov	r1, r3
 1240 02f6 FFF7FEFF 		bl	HAL_GPIO_Init
 469:Src/main.c    **** 
 470:Src/main.c    ****   /*Configure GPIO pin : ARD_D13_SCK_Pin */
 471:Src/main.c    ****   GPIO_InitStruct.Pin = ARD_D13_SCK_Pin;
 1241              		.loc 3 471 0
 1242 02fa 4FF48053 		mov	r3, #4096
 1243 02fe FB62     		str	r3, [r7, #44]
 472:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1244              		.loc 3 472 0
 1245 0300 0223     		movs	r3, #2
 1246 0302 3B63     		str	r3, [r7, #48]
 473:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1247              		.loc 3 473 0
 1248 0304 0023     		movs	r3, #0
 1249 0306 7B63     		str	r3, [r7, #52]
 474:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1250              		.loc 3 474 0
 1251 0308 0023     		movs	r3, #0
 1252 030a BB63     		str	r3, [r7, #56]
 475:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1253              		.loc 3 475 0
 1254 030c 0523     		movs	r3, #5
 1255 030e FB63     		str	r3, [r7, #60]
 476:Src/main.c    ****   HAL_GPIO_Init(ARD_D13_SCK_GPIO_Port, &GPIO_InitStruct);
 1256              		.loc 3 476 0
 1257 0310 07F12C03 		add	r3, r7, #44
 1258 0314 B248     		ldr	r0, .L38+4
 1259 0316 1946     		mov	r1, r3
 1260 0318 FFF7FEFF 		bl	HAL_GPIO_Init
 477:Src/main.c    **** 
 478:Src/main.c    ****   /*Configure GPIO pins : NC4_Pin NC5_Pin uSD_Detect_Pin LCD_BL_CTRL_Pin */
 479:Src/main.c    ****   GPIO_InitStruct.Pin = NC4_Pin|NC5_Pin|uSD_Detect_Pin|LCD_BL_CTRL_Pin;
 1261              		.loc 3 479 0
 1262 031c 4FF45143 		mov	r3, #53504
 1263 0320 FB62     		str	r3, [r7, #44]
 480:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1264              		.loc 3 480 0
 1265 0322 0023     		movs	r3, #0
 1266 0324 3B63     		str	r3, [r7, #48]
 481:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccipIOAq.s 			page 77


 1267              		.loc 3 481 0
 1268 0326 0023     		movs	r3, #0
 1269 0328 7B63     		str	r3, [r7, #52]
 482:Src/main.c    ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 1270              		.loc 3 482 0
 1271 032a 07F12C03 		add	r3, r7, #44
 1272 032e AD48     		ldr	r0, .L38+8
 1273 0330 1946     		mov	r1, r3
 1274 0332 FFF7FEFF 		bl	HAL_GPIO_Init
 483:Src/main.c    **** 
 484:Src/main.c    ****   /*Configure GPIO pins : NC3_Pin NC2_Pin NC1_Pin NC8_Pin 
 485:Src/main.c    ****                            NC7_Pin */
 486:Src/main.c    ****   GPIO_InitStruct.Pin = NC3_Pin|NC2_Pin|NC1_Pin|NC8_Pin 
 1275              		.loc 3 486 0
 1276 0336 F823     		movs	r3, #248
 1277 0338 FB62     		str	r3, [r7, #44]
 487:Src/main.c    ****                           |NC7_Pin;
 488:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1278              		.loc 3 488 0
 1279 033a 0023     		movs	r3, #0
 1280 033c 3B63     		str	r3, [r7, #48]
 489:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1281              		.loc 3 489 0
 1282 033e 0023     		movs	r3, #0
 1283 0340 7B63     		str	r3, [r7, #52]
 490:Src/main.c    ****   HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 1284              		.loc 3 490 0
 1285 0342 07F12C03 		add	r3, r7, #44
 1286 0346 A848     		ldr	r0, .L38+12
 1287 0348 1946     		mov	r1, r3
 1288 034a FFF7FEFF 		bl	HAL_GPIO_Init
 491:Src/main.c    **** 
 492:Src/main.c    ****   /*Configure GPIO pin : SPDIF_RX_Pin */
 493:Src/main.c    ****   GPIO_InitStruct.Pin = SPDIF_RX_Pin;
 1289              		.loc 3 493 0
 1290 034e 4FF48053 		mov	r3, #4096
 1291 0352 FB62     		str	r3, [r7, #44]
 494:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1292              		.loc 3 494 0
 1293 0354 0223     		movs	r3, #2
 1294 0356 3B63     		str	r3, [r7, #48]
 495:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1295              		.loc 3 495 0
 1296 0358 0023     		movs	r3, #0
 1297 035a 7B63     		str	r3, [r7, #52]
 496:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1298              		.loc 3 496 0
 1299 035c 0023     		movs	r3, #0
 1300 035e BB63     		str	r3, [r7, #56]
 497:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF7_SPDIFRX;
 1301              		.loc 3 497 0
 1302 0360 0723     		movs	r3, #7
 1303 0362 FB63     		str	r3, [r7, #60]
 498:Src/main.c    ****   HAL_GPIO_Init(SPDIF_RX_GPIO_Port, &GPIO_InitStruct);
 1304              		.loc 3 498 0
 1305 0364 07F12C03 		add	r3, r7, #44
 1306 0368 A048     		ldr	r0, .L38+16
ARM GAS  /tmp/ccipIOAq.s 			page 78


 1307 036a 1946     		mov	r1, r3
 1308 036c FFF7FEFF 		bl	HAL_GPIO_Init
 499:Src/main.c    **** 
 500:Src/main.c    ****   /*Configure GPIO pins : uSD_D1_Pin uSD_D0_Pin */
 501:Src/main.c    ****   GPIO_InitStruct.Pin = uSD_D1_Pin|uSD_D0_Pin;
 1309              		.loc 3 501 0
 1310 0370 4FF4C063 		mov	r3, #1536
 1311 0374 FB62     		str	r3, [r7, #44]
 502:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1312              		.loc 3 502 0
 1313 0376 0223     		movs	r3, #2
 1314 0378 3B63     		str	r3, [r7, #48]
 503:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1315              		.loc 3 503 0
 1316 037a 0023     		movs	r3, #0
 1317 037c 7B63     		str	r3, [r7, #52]
 504:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1318              		.loc 3 504 0
 1319 037e 0323     		movs	r3, #3
 1320 0380 BB63     		str	r3, [r7, #56]
 505:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 1321              		.loc 3 505 0
 1322 0382 0B23     		movs	r3, #11
 1323 0384 FB63     		str	r3, [r7, #60]
 506:Src/main.c    ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1324              		.loc 3 506 0
 1325 0386 07F12C03 		add	r3, r7, #44
 1326 038a 9848     		ldr	r0, .L38+16
 1327 038c 1946     		mov	r1, r3
 1328 038e FFF7FEFF 		bl	HAL_GPIO_Init
 507:Src/main.c    **** 
 508:Src/main.c    ****   /*Configure GPIO pins : RMII_RXER_Pin OTG_FS_OverCurrent_Pin */
 509:Src/main.c    ****   GPIO_InitStruct.Pin = RMII_RXER_Pin|OTG_FS_OverCurrent_Pin;
 1329              		.loc 3 509 0
 1330 0392 3023     		movs	r3, #48
 1331 0394 FB62     		str	r3, [r7, #44]
 510:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1332              		.loc 3 510 0
 1333 0396 0023     		movs	r3, #0
 1334 0398 3B63     		str	r3, [r7, #48]
 511:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1335              		.loc 3 511 0
 1336 039a 0023     		movs	r3, #0
 1337 039c 7B63     		str	r3, [r7, #52]
 512:Src/main.c    ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1338              		.loc 3 512 0
 1339 039e 07F12C03 		add	r3, r7, #44
 1340 03a2 9348     		ldr	r0, .L38+20
 1341 03a4 1946     		mov	r1, r3
 1342 03a6 FFF7FEFF 		bl	HAL_GPIO_Init
 513:Src/main.c    **** 
 514:Src/main.c    ****   /*Configure GPIO pin : DFSDM_CKOUT_Pin */
 515:Src/main.c    ****   GPIO_InitStruct.Pin = DFSDM_CKOUT_Pin;
 1343              		.loc 3 515 0
 1344 03aa 0823     		movs	r3, #8
 1345 03ac FB62     		str	r3, [r7, #44]
 516:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccipIOAq.s 			page 79


 1346              		.loc 3 516 0
 1347 03ae 0223     		movs	r3, #2
 1348 03b0 3B63     		str	r3, [r7, #48]
 517:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1349              		.loc 3 517 0
 1350 03b2 0023     		movs	r3, #0
 1351 03b4 7B63     		str	r3, [r7, #52]
 518:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1352              		.loc 3 518 0
 1353 03b6 0023     		movs	r3, #0
 1354 03b8 BB63     		str	r3, [r7, #56]
 519:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 1355              		.loc 3 519 0
 1356 03ba 0323     		movs	r3, #3
 1357 03bc FB63     		str	r3, [r7, #60]
 520:Src/main.c    ****   HAL_GPIO_Init(DFSDM_CKOUT_GPIO_Port, &GPIO_InitStruct);
 1358              		.loc 3 520 0
 1359 03be 07F12C03 		add	r3, r7, #44
 1360 03c2 8B48     		ldr	r0, .L38+20
 1361 03c4 1946     		mov	r1, r3
 1362 03c6 FFF7FEFF 		bl	HAL_GPIO_Init
 521:Src/main.c    **** 
 522:Src/main.c    ****   /*Configure GPIO pin : SPI2_NSS_Pin */
 523:Src/main.c    ****   GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 1363              		.loc 3 523 0
 1364 03ca 4FF40063 		mov	r3, #2048
 1365 03ce FB62     		str	r3, [r7, #44]
 524:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1366              		.loc 3 524 0
 1367 03d0 0223     		movs	r3, #2
 1368 03d2 3B63     		str	r3, [r7, #48]
 525:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1369              		.loc 3 525 0
 1370 03d4 0023     		movs	r3, #0
 1371 03d6 7B63     		str	r3, [r7, #52]
 526:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1372              		.loc 3 526 0
 1373 03d8 0323     		movs	r3, #3
 1374 03da BB63     		str	r3, [r7, #56]
 527:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1375              		.loc 3 527 0
 1376 03dc 0523     		movs	r3, #5
 1377 03de FB63     		str	r3, [r7, #60]
 528:Src/main.c    ****   HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 1378              		.loc 3 528 0
 1379 03e0 07F12C03 		add	r3, r7, #44
 1380 03e4 7E48     		ldr	r0, .L38+4
 1381 03e6 1946     		mov	r1, r3
 1382 03e8 FFF7FEFF 		bl	HAL_GPIO_Init
 529:Src/main.c    **** 
 530:Src/main.c    ****   /*Configure GPIO pin : WIFI_TX_Pin */
 531:Src/main.c    ****   GPIO_InitStruct.Pin = WIFI_TX_Pin;
 1383              		.loc 3 531 0
 1384 03ec 0423     		movs	r3, #4
 1385 03ee FB62     		str	r3, [r7, #44]
 532:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1386              		.loc 3 532 0
ARM GAS  /tmp/ccipIOAq.s 			page 80


 1387 03f0 0223     		movs	r3, #2
 1388 03f2 3B63     		str	r3, [r7, #48]
 533:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1389              		.loc 3 533 0
 1390 03f4 0023     		movs	r3, #0
 1391 03f6 7B63     		str	r3, [r7, #52]
 534:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1392              		.loc 3 534 0
 1393 03f8 0323     		movs	r3, #3
 1394 03fa BB63     		str	r3, [r7, #56]
 535:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 1395              		.loc 3 535 0
 1396 03fc 0823     		movs	r3, #8
 1397 03fe FB63     		str	r3, [r7, #60]
 536:Src/main.c    ****   HAL_GPIO_Init(WIFI_TX_GPIO_Port, &GPIO_InitStruct);
 1398              		.loc 3 536 0
 1399 0400 07F12C03 		add	r3, r7, #44
 1400 0404 7A48     		ldr	r0, .L38+20
 1401 0406 1946     		mov	r1, r3
 1402 0408 FFF7FEFF 		bl	HAL_GPIO_Init
 537:Src/main.c    **** 
 538:Src/main.c    ****   /*Configure GPIO pin : VCP_RX_Pin */
 539:Src/main.c    ****   GPIO_InitStruct.Pin = VCP_RX_Pin;
 1403              		.loc 3 539 0
 1404 040c 4FF48063 		mov	r3, #1024
 1405 0410 FB62     		str	r3, [r7, #44]
 540:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1406              		.loc 3 540 0
 1407 0412 0223     		movs	r3, #2
 1408 0414 3B63     		str	r3, [r7, #48]
 541:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1409              		.loc 3 541 0
 1410 0416 0023     		movs	r3, #0
 1411 0418 7B63     		str	r3, [r7, #52]
 542:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1412              		.loc 3 542 0
 1413 041a 0323     		movs	r3, #3
 1414 041c BB63     		str	r3, [r7, #56]
 543:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1415              		.loc 3 543 0
 1416 041e 0723     		movs	r3, #7
 1417 0420 FB63     		str	r3, [r7, #60]
 544:Src/main.c    ****   HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 1418              		.loc 3 544 0
 1419 0422 07F12C03 		add	r3, r7, #44
 1420 0426 6E48     		ldr	r0, .L38+4
 1421 0428 1946     		mov	r1, r3
 1422 042a FFF7FEFF 		bl	HAL_GPIO_Init
 545:Src/main.c    **** 
 546:Src/main.c    ****   /*Configure GPIO pin : VCP_TX_Pin */
 547:Src/main.c    ****   GPIO_InitStruct.Pin = VCP_TX_Pin;
 1423              		.loc 3 547 0
 1424 042e 4FF40073 		mov	r3, #512
 1425 0432 FB62     		str	r3, [r7, #44]
 548:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1426              		.loc 3 548 0
 1427 0434 0223     		movs	r3, #2
ARM GAS  /tmp/ccipIOAq.s 			page 81


 1428 0436 3B63     		str	r3, [r7, #48]
 549:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1429              		.loc 3 549 0
 1430 0438 0023     		movs	r3, #0
 1431 043a 7B63     		str	r3, [r7, #52]
 550:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1432              		.loc 3 550 0
 1433 043c 0023     		movs	r3, #0
 1434 043e BB63     		str	r3, [r7, #56]
 551:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1435              		.loc 3 551 0
 1436 0440 0723     		movs	r3, #7
 1437 0442 FB63     		str	r3, [r7, #60]
 552:Src/main.c    ****   HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 1438              		.loc 3 552 0
 1439 0444 07F12C03 		add	r3, r7, #44
 1440 0448 6548     		ldr	r0, .L38+4
 1441 044a 1946     		mov	r1, r3
 1442 044c FFF7FEFF 		bl	HAL_GPIO_Init
 553:Src/main.c    **** 
 554:Src/main.c    ****   /*Configure GPIO pin : ULPI_DIR_Pin */
 555:Src/main.c    ****   GPIO_InitStruct.Pin = ULPI_DIR_Pin;
 1443              		.loc 3 555 0
 1444 0450 4FF40063 		mov	r3, #2048
 1445 0454 FB62     		str	r3, [r7, #44]
 556:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1446              		.loc 3 556 0
 1447 0456 0223     		movs	r3, #2
 1448 0458 3B63     		str	r3, [r7, #48]
 557:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1449              		.loc 3 557 0
 1450 045a 0023     		movs	r3, #0
 1451 045c 7B63     		str	r3, [r7, #52]
 558:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1452              		.loc 3 558 0
 1453 045e 0323     		movs	r3, #3
 1454 0460 BB63     		str	r3, [r7, #56]
 559:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1455              		.loc 3 559 0
 1456 0462 0A23     		movs	r3, #10
 1457 0464 FB63     		str	r3, [r7, #60]
 560:Src/main.c    ****   HAL_GPIO_Init(ULPI_DIR_GPIO_Port, &GPIO_InitStruct);
 1458              		.loc 3 560 0
 1459 0466 07F12C03 		add	r3, r7, #44
 1460 046a 5E48     		ldr	r0, .L38+8
 1461 046c 1946     		mov	r1, r3
 1462 046e FFF7FEFF 		bl	HAL_GPIO_Init
 561:Src/main.c    **** 
 562:Src/main.c    ****   /*Configure GPIO pin : CEC_CLK_Pin */
 563:Src/main.c    ****   GPIO_InitStruct.Pin = CEC_CLK_Pin;
 1463              		.loc 3 563 0
 1464 0472 4FF48073 		mov	r3, #256
 1465 0476 FB62     		str	r3, [r7, #44]
 564:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1466              		.loc 3 564 0
 1467 0478 0223     		movs	r3, #2
 1468 047a 3B63     		str	r3, [r7, #48]
ARM GAS  /tmp/ccipIOAq.s 			page 82


 565:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1469              		.loc 3 565 0
 1470 047c 0023     		movs	r3, #0
 1471 047e 7B63     		str	r3, [r7, #52]
 566:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1472              		.loc 3 566 0
 1473 0480 0023     		movs	r3, #0
 1474 0482 BB63     		str	r3, [r7, #56]
 567:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1475              		.loc 3 567 0
 1476 0484 0023     		movs	r3, #0
 1477 0486 FB63     		str	r3, [r7, #60]
 568:Src/main.c    ****   HAL_GPIO_Init(CEC_CLK_GPIO_Port, &GPIO_InitStruct);
 1478              		.loc 3 568 0
 1479 0488 07F12C03 		add	r3, r7, #44
 1480 048c 5448     		ldr	r0, .L38+4
 1481 048e 1946     		mov	r1, r3
 1482 0490 FFF7FEFF 		bl	HAL_GPIO_Init
 569:Src/main.c    **** 
 570:Src/main.c    ****   /*Configure GPIO pin : LCD_INT_Pin */
 571:Src/main.c    ****   GPIO_InitStruct.Pin = LCD_INT_Pin;
 1483              		.loc 3 571 0
 1484 0494 4FF40053 		mov	r3, #8192
 1485 0498 FB62     		str	r3, [r7, #44]
 572:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 1486              		.loc 3 572 0
 1487 049a 564B     		ldr	r3, .L38+24
 1488 049c 3B63     		str	r3, [r7, #48]
 573:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1489              		.loc 3 573 0
 1490 049e 0023     		movs	r3, #0
 1491 04a0 7B63     		str	r3, [r7, #52]
 574:Src/main.c    ****   HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 1492              		.loc 3 574 0
 1493 04a2 07F12C03 		add	r3, r7, #44
 1494 04a6 4F48     		ldr	r0, .L38+8
 1495 04a8 1946     		mov	r1, r3
 1496 04aa FFF7FEFF 		bl	HAL_GPIO_Init
 575:Src/main.c    **** 
 576:Src/main.c    ****   /*Configure GPIO pin : ARD_D5_PWM_Pin */
 577:Src/main.c    ****   GPIO_InitStruct.Pin = ARD_D5_PWM_Pin;
 1497              		.loc 3 577 0
 1498 04ae 4FF48073 		mov	r3, #256
 1499 04b2 FB62     		str	r3, [r7, #44]
 578:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1500              		.loc 3 578 0
 1501 04b4 0223     		movs	r3, #2
 1502 04b6 3B63     		str	r3, [r7, #48]
 579:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1503              		.loc 3 579 0
 1504 04b8 0023     		movs	r3, #0
 1505 04ba 7B63     		str	r3, [r7, #52]
 580:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1506              		.loc 3 580 0
 1507 04bc 0023     		movs	r3, #0
 1508 04be BB63     		str	r3, [r7, #56]
 581:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
ARM GAS  /tmp/ccipIOAq.s 			page 83


 1509              		.loc 3 581 0
 1510 04c0 0223     		movs	r3, #2
 1511 04c2 FB63     		str	r3, [r7, #60]
 582:Src/main.c    ****   HAL_GPIO_Init(ARD_D5_PWM_GPIO_Port, &GPIO_InitStruct);
 1512              		.loc 3 582 0
 1513 04c4 07F12C03 		add	r3, r7, #44
 1514 04c8 4448     		ldr	r0, .L38
 1515 04ca 1946     		mov	r1, r3
 1516 04cc FFF7FEFF 		bl	HAL_GPIO_Init
 583:Src/main.c    **** 
 584:Src/main.c    ****   /*Configure GPIO pins : ARD_D0_RX_Pin ARDUINO_TX_D1_Pin */
 585:Src/main.c    ****   GPIO_InitStruct.Pin = ARD_D0_RX_Pin|ARDUINO_TX_D1_Pin;
 1517              		.loc 3 585 0
 1518 04d0 C023     		movs	r3, #192
 1519 04d2 FB62     		str	r3, [r7, #44]
 586:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1520              		.loc 3 586 0
 1521 04d4 0223     		movs	r3, #2
 1522 04d6 3B63     		str	r3, [r7, #48]
 587:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1523              		.loc 3 587 0
 1524 04d8 0023     		movs	r3, #0
 1525 04da 7B63     		str	r3, [r7, #52]
 588:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1526              		.loc 3 588 0
 1527 04dc 0323     		movs	r3, #3
 1528 04de BB63     		str	r3, [r7, #56]
 589:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 1529              		.loc 3 589 0
 1530 04e0 0823     		movs	r3, #8
 1531 04e2 FB63     		str	r3, [r7, #60]
 590:Src/main.c    ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1532              		.loc 3 590 0
 1533 04e4 07F12C03 		add	r3, r7, #44
 1534 04e8 3C48     		ldr	r0, .L38
 1535 04ea 1946     		mov	r1, r3
 1536 04ec FFF7FEFF 		bl	HAL_GPIO_Init
 591:Src/main.c    **** 
 592:Src/main.c    ****   /*Configure GPIO pin : ULPI_NXT_Pin */
 593:Src/main.c    ****   GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 1537              		.loc 3 593 0
 1538 04f0 1023     		movs	r3, #16
 1539 04f2 FB62     		str	r3, [r7, #44]
 594:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1540              		.loc 3 594 0
 1541 04f4 0223     		movs	r3, #2
 1542 04f6 3B63     		str	r3, [r7, #48]
 595:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1543              		.loc 3 595 0
 1544 04f8 0023     		movs	r3, #0
 1545 04fa 7B63     		str	r3, [r7, #52]
 596:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1546              		.loc 3 596 0
 1547 04fc 0323     		movs	r3, #3
 1548 04fe BB63     		str	r3, [r7, #56]
 597:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1549              		.loc 3 597 0
ARM GAS  /tmp/ccipIOAq.s 			page 84


 1550 0500 0A23     		movs	r3, #10
 1551 0502 FB63     		str	r3, [r7, #60]
 598:Src/main.c    ****   HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 1552              		.loc 3 598 0
 1553 0504 07F12C03 		add	r3, r7, #44
 1554 0508 3B48     		ldr	r0, .L38+28
 1555 050a 1946     		mov	r1, r3
 1556 050c FFF7FEFF 		bl	HAL_GPIO_Init
 599:Src/main.c    **** 
 600:Src/main.c    ****   /*Configure GPIO pin : SAI1_MCLKA_Pin */
 601:Src/main.c    ****   GPIO_InitStruct.Pin = SAI1_MCLKA_Pin;
 1557              		.loc 3 601 0
 1558 0510 8023     		movs	r3, #128
 1559 0512 FB62     		str	r3, [r7, #44]
 602:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1560              		.loc 3 602 0
 1561 0514 0223     		movs	r3, #2
 1562 0516 3B63     		str	r3, [r7, #48]
 603:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1563              		.loc 3 603 0
 1564 0518 0023     		movs	r3, #0
 1565 051a 7B63     		str	r3, [r7, #52]
 604:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1566              		.loc 3 604 0
 1567 051c 0023     		movs	r3, #0
 1568 051e BB63     		str	r3, [r7, #56]
 605:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 1569              		.loc 3 605 0
 1570 0520 0623     		movs	r3, #6
 1571 0522 FB63     		str	r3, [r7, #60]
 606:Src/main.c    ****   HAL_GPIO_Init(SAI1_MCLKA_GPIO_Port, &GPIO_InitStruct);
 1572              		.loc 3 606 0
 1573 0524 07F12C03 		add	r3, r7, #44
 1574 0528 3048     		ldr	r0, .L38+16
 1575 052a 1946     		mov	r1, r3
 1576 052c FFF7FEFF 		bl	HAL_GPIO_Init
 607:Src/main.c    **** 
 608:Src/main.c    ****   /*Configure GPIO pins : EXT_SDA_Pin EXT_SCL_Pin */
 609:Src/main.c    ****   GPIO_InitStruct.Pin = EXT_SDA_Pin|EXT_SCL_Pin;
 1577              		.loc 3 609 0
 1578 0530 4823     		movs	r3, #72
 1579 0532 FB62     		str	r3, [r7, #44]
 610:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1580              		.loc 3 610 0
 1581 0534 0023     		movs	r3, #0
 1582 0536 3B63     		str	r3, [r7, #48]
 611:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1583              		.loc 3 611 0
 1584 0538 0023     		movs	r3, #0
 1585 053a 7B63     		str	r3, [r7, #52]
 612:Src/main.c    ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1586              		.loc 3 612 0
 1587 053c 07F12C03 		add	r3, r7, #44
 1588 0540 2A48     		ldr	r0, .L38+16
 1589 0542 1946     		mov	r1, r3
 1590 0544 FFF7FEFF 		bl	HAL_GPIO_Init
 613:Src/main.c    **** 
ARM GAS  /tmp/ccipIOAq.s 			page 85


 614:Src/main.c    ****   /*Configure GPIO pin : ARD_D6_PWM_Pin */
 615:Src/main.c    ****   GPIO_InitStruct.Pin = ARD_D6_PWM_Pin;
 1591              		.loc 3 615 0
 1592 0548 8023     		movs	r3, #128
 1593 054a FB62     		str	r3, [r7, #44]
 616:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1594              		.loc 3 616 0
 1595 054c 0223     		movs	r3, #2
 1596 054e 3B63     		str	r3, [r7, #48]
 617:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1597              		.loc 3 617 0
 1598 0550 0023     		movs	r3, #0
 1599 0552 7B63     		str	r3, [r7, #52]
 618:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1600              		.loc 3 618 0
 1601 0554 0023     		movs	r3, #0
 1602 0556 BB63     		str	r3, [r7, #56]
 619:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 1603              		.loc 3 619 0
 1604 0558 0323     		movs	r3, #3
 1605 055a FB63     		str	r3, [r7, #60]
 620:Src/main.c    ****   HAL_GPIO_Init(ARD_D6_PWM_GPIO_Port, &GPIO_InitStruct);
 1606              		.loc 3 620 0
 1607 055c 07F12C03 		add	r3, r7, #44
 1608 0560 2648     		ldr	r0, .L38+32
 1609 0562 1946     		mov	r1, r3
 1610 0564 FFF7FEFF 		bl	HAL_GPIO_Init
 621:Src/main.c    **** 
 622:Src/main.c    ****   /*Configure GPIO pin : ARD_D3_PWM_Pin */
 623:Src/main.c    ****   GPIO_InitStruct.Pin = ARD_D3_PWM_Pin;
 1611              		.loc 3 623 0
 1612 0568 4023     		movs	r3, #64
 1613 056a FB62     		str	r3, [r7, #44]
 624:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1614              		.loc 3 624 0
 1615 056c 0223     		movs	r3, #2
 1616 056e 3B63     		str	r3, [r7, #48]
 625:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1617              		.loc 3 625 0
 1618 0570 0023     		movs	r3, #0
 1619 0572 7B63     		str	r3, [r7, #52]
 626:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1620              		.loc 3 626 0
 1621 0574 0023     		movs	r3, #0
 1622 0576 BB63     		str	r3, [r7, #56]
 627:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 1623              		.loc 3 627 0
 1624 0578 0323     		movs	r3, #3
 1625 057a FB63     		str	r3, [r7, #60]
 628:Src/main.c    ****   HAL_GPIO_Init(ARD_D3_PWM_GPIO_Port, &GPIO_InitStruct);
 1626              		.loc 3 628 0
 1627 057c 07F12C03 		add	r3, r7, #44
 1628 0580 1E48     		ldr	r0, .L38+32
 1629 0582 1946     		mov	r1, r3
 1630 0584 FFF7FEFF 		bl	HAL_GPIO_Init
 629:Src/main.c    **** 
 630:Src/main.c    ****   /*Configure GPIO pins : ARDUINO_A1_Pin ARDUINO_A2_Pin ARDUINO_A3_Pin */
ARM GAS  /tmp/ccipIOAq.s 			page 86


 631:Src/main.c    ****   GPIO_InitStruct.Pin = ARDUINO_A1_Pin|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 1631              		.loc 3 631 0
 1632 0588 4FF4E063 		mov	r3, #1792
 1633 058c FB62     		str	r3, [r7, #44]
 632:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1634              		.loc 3 632 0
 1635 058e 0323     		movs	r3, #3
 1636 0590 3B63     		str	r3, [r7, #48]
 633:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1637              		.loc 3 633 0
 1638 0592 0023     		movs	r3, #0
 1639 0594 7B63     		str	r3, [r7, #52]
 634:Src/main.c    ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 1640              		.loc 3 634 0
 1641 0596 07F12C03 		add	r3, r7, #44
 1642 059a 1848     		ldr	r0, .L38+32
 1643 059c 1946     		mov	r1, r3
 1644 059e FFF7FEFF 		bl	HAL_GPIO_Init
 635:Src/main.c    **** 
 636:Src/main.c    ****   /*Configure GPIO pin : ULPI_STP_Pin */
 637:Src/main.c    ****   GPIO_InitStruct.Pin = ULPI_STP_Pin;
 1645              		.loc 3 637 0
 1646 05a2 0123     		movs	r3, #1
 1647 05a4 FB62     		str	r3, [r7, #44]
 638:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1648              		.loc 3 638 0
 1649 05a6 0223     		movs	r3, #2
 1650 05a8 3B63     		str	r3, [r7, #48]
 639:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1651              		.loc 3 639 0
 1652 05aa 0023     		movs	r3, #0
 1653 05ac 7B63     		str	r3, [r7, #52]
 640:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1654              		.loc 3 640 0
 1655 05ae 0323     		movs	r3, #3
 1656 05b0 BB63     		str	r3, [r7, #56]
 641:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1657              		.loc 3 641 0
 1658 05b2 0A23     		movs	r3, #10
 1659 05b4 FB63     		str	r3, [r7, #60]
 642:Src/main.c    ****   HAL_GPIO_Init(ULPI_STP_GPIO_Port, &GPIO_InitStruct);
 1660              		.loc 3 642 0
 1661 05b6 07F12C03 		add	r3, r7, #44
 1662 05ba 0848     		ldr	r0, .L38
 1663 05bc 1946     		mov	r1, r3
 1664 05be FFF7FEFF 		bl	HAL_GPIO_Init
 643:Src/main.c    **** 
 644:Src/main.c    ****   /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
 645:Src/main.c    ****   GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 1665              		.loc 3 645 0
 1666 05c2 3223     		movs	r3, #50
 1667 05c4 FB62     		str	r3, [r7, #44]
 646:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1668              		.loc 3 646 0
 1669 05c6 0223     		movs	r3, #2
 1670 05c8 3B63     		str	r3, [r7, #48]
 647:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccipIOAq.s 			page 87


 1671              		.loc 3 647 0
 1672 05ca 0023     		movs	r3, #0
 1673 05cc 7B63     		str	r3, [r7, #52]
 648:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1674              		.loc 3 648 0
 1675 05ce 0323     		movs	r3, #3
 1676 05d0 BB63     		str	r3, [r7, #56]
 649:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1677              		.loc 3 649 0
 1678 05d2 0B23     		movs	r3, #11
 1679 05d4 FB63     		str	r3, [r7, #60]
 650:Src/main.c    ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1680              		.loc 3 650 0
 1681 05d6 07F12C03 		add	r3, r7, #44
 1682 05da 11E0     		b	.L39
 1683              	.L40:
 1684              		.align	2
 1685              	.L38:
 1686 05dc 00080240 		.word	1073874944
 1687 05e0 00000240 		.word	1073872896
 1688 05e4 00200240 		.word	1073881088
 1689 05e8 00280240 		.word	1073883136
 1690 05ec 00180240 		.word	1073879040
 1691 05f0 000C0240 		.word	1073875968
 1692 05f4 00001210 		.word	269615104
 1693 05f8 001C0240 		.word	1073880064
 1694 05fc 00140240 		.word	1073878016
 1695              	.L39:
 1696 0600 6548     		ldr	r0, .L41
 1697 0602 1946     		mov	r1, r3
 1698 0604 FFF7FEFF 		bl	HAL_GPIO_Init
 651:Src/main.c    **** 
 652:Src/main.c    ****   /*Configure GPIO pin : ARD_A2_Pin */
 653:Src/main.c    ****   GPIO_InitStruct.Pin = ARD_A2_Pin;
 1699              		.loc 3 653 0
 1700 0608 0423     		movs	r3, #4
 1701 060a FB62     		str	r3, [r7, #44]
 654:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1702              		.loc 3 654 0
 1703 060c 0323     		movs	r3, #3
 1704 060e 3B63     		str	r3, [r7, #48]
 655:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1705              		.loc 3 655 0
 1706 0610 0023     		movs	r3, #0
 1707 0612 7B63     		str	r3, [r7, #52]
 656:Src/main.c    ****   HAL_GPIO_Init(ARD_A2_GPIO_Port, &GPIO_InitStruct);
 1708              		.loc 3 656 0
 1709 0614 07F12C03 		add	r3, r7, #44
 1710 0618 5F48     		ldr	r0, .L41
 1711 061a 1946     		mov	r1, r3
 1712 061c FFF7FEFF 		bl	HAL_GPIO_Init
 657:Src/main.c    **** 
 658:Src/main.c    ****   /*Configure GPIO pin : PB2 */
 659:Src/main.c    ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 1713              		.loc 3 659 0
 1714 0620 0423     		movs	r3, #4
 1715 0622 FB62     		str	r3, [r7, #44]
ARM GAS  /tmp/ccipIOAq.s 			page 88


 660:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1716              		.loc 3 660 0
 1717 0624 0223     		movs	r3, #2
 1718 0626 3B63     		str	r3, [r7, #48]
 661:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1719              		.loc 3 661 0
 1720 0628 0023     		movs	r3, #0
 1721 062a 7B63     		str	r3, [r7, #52]
 662:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1722              		.loc 3 662 0
 1723 062c 0323     		movs	r3, #3
 1724 062e BB63     		str	r3, [r7, #56]
 663:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1725              		.loc 3 663 0
 1726 0630 0923     		movs	r3, #9
 1727 0632 FB63     		str	r3, [r7, #60]
 664:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1728              		.loc 3 664 0
 1729 0634 07F12C03 		add	r3, r7, #44
 1730 0638 5848     		ldr	r0, .L41+4
 1731 063a 1946     		mov	r1, r3
 1732 063c FFF7FEFF 		bl	HAL_GPIO_Init
 665:Src/main.c    **** 
 666:Src/main.c    ****   /*Configure GPIO pin : AUDIO_SCL_Pin */
 667:Src/main.c    ****   GPIO_InitStruct.Pin = AUDIO_SCL_Pin;
 1733              		.loc 3 667 0
 1734 0640 4FF48053 		mov	r3, #4096
 1735 0644 FB62     		str	r3, [r7, #44]
 668:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1736              		.loc 3 668 0
 1737 0646 1223     		movs	r3, #18
 1738 0648 3B63     		str	r3, [r7, #48]
 669:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 1739              		.loc 3 669 0
 1740 064a 0123     		movs	r3, #1
 1741 064c 7B63     		str	r3, [r7, #52]
 670:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1742              		.loc 3 670 0
 1743 064e 0323     		movs	r3, #3
 1744 0650 BB63     		str	r3, [r7, #56]
 671:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 1745              		.loc 3 671 0
 1746 0652 0423     		movs	r3, #4
 1747 0654 FB63     		str	r3, [r7, #60]
 672:Src/main.c    ****   HAL_GPIO_Init(AUDIO_SCL_GPIO_Port, &GPIO_InitStruct);
 1748              		.loc 3 672 0
 1749 0656 07F12C03 		add	r3, r7, #44
 1750 065a 5148     		ldr	r0, .L41+8
 1751 065c 1946     		mov	r1, r3
 1752 065e FFF7FEFF 		bl	HAL_GPIO_Init
 673:Src/main.c    **** 
 674:Src/main.c    ****   /*Configure GPIO pin : QSPI_D3_Pin */
 675:Src/main.c    ****   GPIO_InitStruct.Pin = QSPI_D3_Pin;
 1753              		.loc 3 675 0
 1754 0662 4FF40053 		mov	r3, #8192
 1755 0666 FB62     		str	r3, [r7, #44]
 676:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccipIOAq.s 			page 89


 1756              		.loc 3 676 0
 1757 0668 0223     		movs	r3, #2
 1758 066a 3B63     		str	r3, [r7, #48]
 677:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1759              		.loc 3 677 0
 1760 066c 0023     		movs	r3, #0
 1761 066e 7B63     		str	r3, [r7, #52]
 678:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1762              		.loc 3 678 0
 1763 0670 0323     		movs	r3, #3
 1764 0672 BB63     		str	r3, [r7, #56]
 679:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1765              		.loc 3 679 0
 1766 0674 0923     		movs	r3, #9
 1767 0676 FB63     		str	r3, [r7, #60]
 680:Src/main.c    ****   HAL_GPIO_Init(QSPI_D3_GPIO_Port, &GPIO_InitStruct);
 1768              		.loc 3 680 0
 1769 0678 07F12C03 		add	r3, r7, #44
 1770 067c 4848     		ldr	r0, .L41+8
 1771 067e 1946     		mov	r1, r3
 1772 0680 FFF7FEFF 		bl	HAL_GPIO_Init
 681:Src/main.c    **** 
 682:Src/main.c    ****   /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
 683:Src/main.c    ****   GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 1773              		.loc 3 683 0
 1774 0684 8623     		movs	r3, #134
 1775 0686 FB62     		str	r3, [r7, #44]
 684:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1776              		.loc 3 684 0
 1777 0688 0223     		movs	r3, #2
 1778 068a 3B63     		str	r3, [r7, #48]
 685:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1779              		.loc 3 685 0
 1780 068c 0023     		movs	r3, #0
 1781 068e 7B63     		str	r3, [r7, #52]
 686:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1782              		.loc 3 686 0
 1783 0690 0323     		movs	r3, #3
 1784 0692 BB63     		str	r3, [r7, #56]
 687:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1785              		.loc 3 687 0
 1786 0694 0B23     		movs	r3, #11
 1787 0696 FB63     		str	r3, [r7, #60]
 688:Src/main.c    ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1788              		.loc 3 688 0
 1789 0698 07F12C03 		add	r3, r7, #44
 1790 069c 4148     		ldr	r0, .L41+12
 1791 069e 1946     		mov	r1, r3
 1792 06a0 FFF7FEFF 		bl	HAL_GPIO_Init
 689:Src/main.c    **** 
 690:Src/main.c    ****   /*Configure GPIO pin : B_USER_Pin */
 691:Src/main.c    ****   GPIO_InitStruct.Pin = B_USER_Pin;
 1793              		.loc 3 691 0
 1794 06a4 0123     		movs	r3, #1
 1795 06a6 FB62     		str	r3, [r7, #44]
 692:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 1796              		.loc 3 692 0
ARM GAS  /tmp/ccipIOAq.s 			page 90


 1797 06a8 3F4B     		ldr	r3, .L41+16
 1798 06aa 3B63     		str	r3, [r7, #48]
 693:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1799              		.loc 3 693 0
 1800 06ac 0023     		movs	r3, #0
 1801 06ae 7B63     		str	r3, [r7, #52]
 694:Src/main.c    ****   HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 1802              		.loc 3 694 0
 1803 06b0 07F12C03 		add	r3, r7, #44
 1804 06b4 3B48     		ldr	r0, .L41+12
 1805 06b6 1946     		mov	r1, r3
 1806 06b8 FFF7FEFF 		bl	HAL_GPIO_Init
 695:Src/main.c    **** 
 696:Src/main.c    ****   /*Configure GPIO pins : ARD_A1_Pin ARD_A0_Pin */
 697:Src/main.c    ****   GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A0_Pin;
 1807              		.loc 3 697 0
 1808 06bc 5023     		movs	r3, #80
 1809 06be FB62     		str	r3, [r7, #44]
 698:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1810              		.loc 3 698 0
 1811 06c0 0323     		movs	r3, #3
 1812 06c2 3B63     		str	r3, [r7, #48]
 699:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1813              		.loc 3 699 0
 1814 06c4 0023     		movs	r3, #0
 1815 06c6 7B63     		str	r3, [r7, #52]
 700:Src/main.c    ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1816              		.loc 3 700 0
 1817 06c8 07F12C03 		add	r3, r7, #44
 1818 06cc 3548     		ldr	r0, .L41+12
 1819 06ce 1946     		mov	r1, r3
 1820 06d0 FFF7FEFF 		bl	HAL_GPIO_Init
 701:Src/main.c    **** 
 702:Src/main.c    ****   /*Configure GPIO pin : SPDIF_TX_Pin */
 703:Src/main.c    ****   GPIO_InitStruct.Pin = SPDIF_TX_Pin;
 1821              		.loc 3 703 0
 1822 06d4 4FF40063 		mov	r3, #2048
 1823 06d8 FB62     		str	r3, [r7, #44]
 704:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1824              		.loc 3 704 0
 1825 06da 0223     		movs	r3, #2
 1826 06dc 3B63     		str	r3, [r7, #48]
 705:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1827              		.loc 3 705 0
 1828 06de 0023     		movs	r3, #0
 1829 06e0 7B63     		str	r3, [r7, #52]
 706:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1830              		.loc 3 706 0
 1831 06e2 0023     		movs	r3, #0
 1832 06e4 BB63     		str	r3, [r7, #56]
 707:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 1833              		.loc 3 707 0
 1834 06e6 0A23     		movs	r3, #10
 1835 06e8 FB63     		str	r3, [r7, #60]
 708:Src/main.c    ****   HAL_GPIO_Init(SPDIF_TX_GPIO_Port, &GPIO_InitStruct);
 1836              		.loc 3 708 0
 1837 06ea 07F12C03 		add	r3, r7, #44
ARM GAS  /tmp/ccipIOAq.s 			page 91


 1838 06ee 2C48     		ldr	r0, .L41+8
 1839 06f0 1946     		mov	r1, r3
 1840 06f2 FFF7FEFF 		bl	HAL_GPIO_Init
 709:Src/main.c    **** 
 710:Src/main.c    ****   /*Configure GPIO pin : EXT_RST_Pin */
 711:Src/main.c    ****   GPIO_InitStruct.Pin = EXT_RST_Pin;
 1841              		.loc 3 711 0
 1842 06f6 8023     		movs	r3, #128
 1843 06f8 FB62     		str	r3, [r7, #44]
 712:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1844              		.loc 3 712 0
 1845 06fa 0023     		movs	r3, #0
 1846 06fc 3B63     		str	r3, [r7, #48]
 713:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1847              		.loc 3 713 0
 1848 06fe 0023     		movs	r3, #0
 1849 0700 7B63     		str	r3, [r7, #52]
 714:Src/main.c    ****   HAL_GPIO_Init(EXT_RST_GPIO_Port, &GPIO_InitStruct);
 1850              		.loc 3 714 0
 1851 0702 07F12C03 		add	r3, r7, #44
 1852 0706 2948     		ldr	r0, .L41+20
 1853 0708 1946     		mov	r1, r3
 1854 070a FFF7FEFF 		bl	HAL_GPIO_Init
 715:Src/main.c    **** 
 716:Src/main.c    ****   /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
 717:Src/main.c    ****   GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 1855              		.loc 3 717 0
 1856 070e 2823     		movs	r3, #40
 1857 0710 FB62     		str	r3, [r7, #44]
 718:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1858              		.loc 3 718 0
 1859 0712 0223     		movs	r3, #2
 1860 0714 3B63     		str	r3, [r7, #48]
 719:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1861              		.loc 3 719 0
 1862 0716 0023     		movs	r3, #0
 1863 0718 7B63     		str	r3, [r7, #52]
 720:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1864              		.loc 3 720 0
 1865 071a 0323     		movs	r3, #3
 1866 071c BB63     		str	r3, [r7, #56]
 721:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 1867              		.loc 3 721 0
 1868 071e 0A23     		movs	r3, #10
 1869 0720 FB63     		str	r3, [r7, #60]
 722:Src/main.c    ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1870              		.loc 3 722 0
 1871 0722 07F12C03 		add	r3, r7, #44
 1872 0726 1F48     		ldr	r0, .L41+12
 1873 0728 1946     		mov	r1, r3
 1874 072a FFF7FEFF 		bl	HAL_GPIO_Init
 723:Src/main.c    **** 
 724:Src/main.c    ****   /*Configure GPIO pin : DSIHOST_TE_Pin */
 725:Src/main.c    ****   GPIO_InitStruct.Pin = DSIHOST_TE_Pin;
 1875              		.loc 3 725 0
 1876 072e 0423     		movs	r3, #4
 1877 0730 FB62     		str	r3, [r7, #44]
ARM GAS  /tmp/ccipIOAq.s 			page 92


 726:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1878              		.loc 3 726 0
 1879 0732 0223     		movs	r3, #2
 1880 0734 3B63     		str	r3, [r7, #48]
 727:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1881              		.loc 3 727 0
 1882 0736 0023     		movs	r3, #0
 1883 0738 7B63     		str	r3, [r7, #52]
 728:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1884              		.loc 3 728 0
 1885 073a 0323     		movs	r3, #3
 1886 073c BB63     		str	r3, [r7, #56]
 729:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF13_DSI;
 1887              		.loc 3 729 0
 1888 073e 0D23     		movs	r3, #13
 1889 0740 FB63     		str	r3, [r7, #60]
 730:Src/main.c    ****   HAL_GPIO_Init(DSIHOST_TE_GPIO_Port, &GPIO_InitStruct);
 1890              		.loc 3 730 0
 1891 0742 07F12C03 		add	r3, r7, #44
 1892 0746 1A48     		ldr	r0, .L41+24
 1893 0748 1946     		mov	r1, r3
 1894 074a FFF7FEFF 		bl	HAL_GPIO_Init
 731:Src/main.c    **** 
 732:Src/main.c    ****   /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
 733:Src/main.c    ****   GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 1895              		.loc 3 733 0
 1896 074e 4023     		movs	r3, #64
 1897 0750 FB62     		str	r3, [r7, #44]
 734:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1898              		.loc 3 734 0
 1899 0752 0223     		movs	r3, #2
 1900 0754 3B63     		str	r3, [r7, #48]
 735:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1901              		.loc 3 735 0
 1902 0756 0023     		movs	r3, #0
 1903 0758 7B63     		str	r3, [r7, #52]
 736:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1904              		.loc 3 736 0
 1905 075a 0023     		movs	r3, #0
 1906 075c BB63     		str	r3, [r7, #56]
 737:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 1907              		.loc 3 737 0
 1908 075e 0923     		movs	r3, #9
 1909 0760 FB63     		str	r3, [r7, #60]
 738:Src/main.c    ****   HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 1910              		.loc 3 738 0
 1911 0762 07F12C03 		add	r3, r7, #44
 1912 0766 1148     		ldr	r0, .L41+20
 1913 0768 1946     		mov	r1, r3
 1914 076a FFF7FEFF 		bl	HAL_GPIO_Init
 739:Src/main.c    **** 
 740:Src/main.c    ****   /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
 741:Src/main.c    ****   GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 1915              		.loc 3 741 0
 1916 076e 4FF44043 		mov	r3, #49152
 1917 0772 FB62     		str	r3, [r7, #44]
 742:Src/main.c    ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccipIOAq.s 			page 93


 1918              		.loc 3 742 0
 1919 0774 0223     		movs	r3, #2
 1920 0776 3B63     		str	r3, [r7, #48]
 743:Src/main.c    ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1921              		.loc 3 743 0
 1922 0778 0023     		movs	r3, #0
 1923 077a 7B63     		str	r3, [r7, #52]
 744:Src/main.c    ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1924              		.loc 3 744 0
 1925 077c 0023     		movs	r3, #0
 1926 077e BB63     		str	r3, [r7, #56]
 745:Src/main.c    ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1927              		.loc 3 745 0
 1928 0780 0523     		movs	r3, #5
 1929 0782 FB63     		str	r3, [r7, #60]
 746:Src/main.c    ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1930              		.loc 3 746 0
 1931 0784 07F12C03 		add	r3, r7, #44
 1932 0788 0448     		ldr	r0, .L41+4
 1933 078a 1946     		mov	r1, r3
 1934 078c FFF7FEFF 		bl	HAL_GPIO_Init
 747:Src/main.c    **** 
 748:Src/main.c    **** }
 1935              		.loc 3 748 0
 1936 0790 4037     		adds	r7, r7, #64
 1937              	.LCFI34:
 1938              		.cfi_def_cfa_offset 8
 1939 0792 BD46     		mov	sp, r7
 1940              	.LCFI35:
 1941              		.cfi_def_cfa_register 13
 1942              		@ sp needed
 1943 0794 80BD     		pop	{r7, pc}
 1944              	.L42:
 1945 0796 00BF     		.align	2
 1946              	.L41:
 1947 0798 00080240 		.word	1073874944
 1948 079c 00040240 		.word	1073873920
 1949 07a0 000C0240 		.word	1073875968
 1950 07a4 00000240 		.word	1073872896
 1951 07a8 00001110 		.word	269549568
 1952 07ac 001C0240 		.word	1073880064
 1953 07b0 00240240 		.word	1073882112
 1954              		.cfi_endproc
 1955              	.LFE146:
 1957              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1958              		.align	2
 1959              		.global	HAL_TIM_PeriodElapsedCallback
 1960              		.thumb
 1961              		.thumb_func
 1963              	HAL_TIM_PeriodElapsedCallback:
 1964              	.LFB147:
 749:Src/main.c    **** 
 750:Src/main.c    **** /**
 751:Src/main.c    ****   * @brief  Period elapsed callback in non blocking mode
 752:Src/main.c    ****   * @note   This function is called  when TIM13 interrupt took place, inside
 753:Src/main.c    ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 754:Src/main.c    ****   * a global variable "uwTick" used as application time base.
ARM GAS  /tmp/ccipIOAq.s 			page 94


 755:Src/main.c    ****   * @param  htim : TIM handle
 756:Src/main.c    ****   * @retval None
 757:Src/main.c    ****   */
 758:Src/main.c    **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 759:Src/main.c    **** {
 1965              		.loc 3 759 0
 1966              		.cfi_startproc
 1967              		@ args = 0, pretend = 0, frame = 8
 1968              		@ frame_needed = 1, uses_anonymous_args = 0
 1969 0000 80B5     		push	{r7, lr}
 1970              	.LCFI36:
 1971              		.cfi_def_cfa_offset 8
 1972              		.cfi_offset 7, -8
 1973              		.cfi_offset 14, -4
 1974 0002 82B0     		sub	sp, sp, #8
 1975              	.LCFI37:
 1976              		.cfi_def_cfa_offset 16
 1977 0004 00AF     		add	r7, sp, #0
 1978              	.LCFI38:
 1979              		.cfi_def_cfa_register 7
 1980 0006 7860     		str	r0, [r7, #4]
 760:Src/main.c    **** 
 761:Src/main.c    ****   if (htim->Instance == TIM13) {
 1981              		.loc 3 761 0
 1982 0008 7B68     		ldr	r3, [r7, #4]
 1983 000a 1B68     		ldr	r3, [r3]
 1984 000c 034A     		ldr	r2, .L45
 1985 000e 9342     		cmp	r3, r2
 1986 0010 01D1     		bne	.L43
 762:Src/main.c    ****     HAL_IncTick();
 1987              		.loc 3 762 0
 1988 0012 FFF7FEFF 		bl	HAL_IncTick
 1989              	.L43:
 763:Src/main.c    ****   }
 764:Src/main.c    **** 
 765:Src/main.c    **** }
 1990              		.loc 3 765 0
 1991 0016 0837     		adds	r7, r7, #8
 1992              	.LCFI39:
 1993              		.cfi_def_cfa_offset 8
 1994 0018 BD46     		mov	sp, r7
 1995              	.LCFI40:
 1996              		.cfi_def_cfa_register 13
 1997              		@ sp needed
 1998 001a 80BD     		pop	{r7, pc}
 1999              	.L46:
 2000              		.align	2
 2001              	.L45:
 2002 001c 001C0040 		.word	1073748992
 2003              		.cfi_endproc
 2004              	.LFE147:
 2006              		.section	.text.Error_Handler,"ax",%progbits
 2007              		.align	2
 2008              		.global	Error_Handler
 2009              		.thumb
 2010              		.thumb_func
 2012              	Error_Handler:
ARM GAS  /tmp/ccipIOAq.s 			page 95


 2013              	.LFB148:
 766:Src/main.c    **** 
 767:Src/main.c    **** /**
 768:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 769:Src/main.c    ****   * @param  None
 770:Src/main.c    ****   * @retval None
 771:Src/main.c    ****   */
 772:Src/main.c    **** void Error_Handler(void)
 773:Src/main.c    **** {
 2014              		.loc 3 773 0
 2015              		.cfi_startproc
 2016              		@ args = 0, pretend = 0, frame = 0
 2017              		@ frame_needed = 1, uses_anonymous_args = 0
 2018              		@ link register save eliminated.
 2019 0000 80B4     		push	{r7}
 2020              	.LCFI41:
 2021              		.cfi_def_cfa_offset 4
 2022              		.cfi_offset 7, -4
 2023 0002 00AF     		add	r7, sp, #0
 2024              	.LCFI42:
 2025              		.cfi_def_cfa_register 7
 2026              	.L48:
 774:Src/main.c    ****   /* USER CODE BEGIN Error_Handler */
 775:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 776:Src/main.c    ****   while(1) 
 777:Src/main.c    ****   {
 778:Src/main.c    ****   }
 2027              		.loc 3 778 0 discriminator 1
 2028 0004 FEE7     		b	.L48
 2029              		.cfi_endproc
 2030              	.LFE148:
 2032 0006 00BF     		.section	.text.CPU_CACHE_Enable,"ax",%progbits
 2033              		.align	2
 2034              		.thumb
 2035              		.thumb_func
 2037              	CPU_CACHE_Enable:
 2038              	.LFB149:
 779:Src/main.c    ****   /* USER CODE END Error_Handler */ 
 780:Src/main.c    **** }
 781:Src/main.c    **** 
 782:Src/main.c    **** 
 783:Src/main.c    **** /**
 784:Src/main.c    ****   * @brief  CPU L1-Cache enable.
 785:Src/main.c    ****   * @param  None
 786:Src/main.c    ****   * @retval None
 787:Src/main.c    ****   */
 788:Src/main.c    **** static void CPU_CACHE_Enable(void)
 789:Src/main.c    **** {
 2039              		.loc 3 789 0
 2040              		.cfi_startproc
 2041              		@ args = 0, pretend = 0, frame = 0
 2042              		@ frame_needed = 1, uses_anonymous_args = 0
 2043 0000 80B5     		push	{r7, lr}
 2044              	.LCFI43:
 2045              		.cfi_def_cfa_offset 8
 2046              		.cfi_offset 7, -8
 2047              		.cfi_offset 14, -4
ARM GAS  /tmp/ccipIOAq.s 			page 96


 2048 0002 00AF     		add	r7, sp, #0
 2049              	.LCFI44:
 2050              		.cfi_def_cfa_register 7
 790:Src/main.c    ****   /* Enable I-Cache */
 791:Src/main.c    ****   SCB_EnableICache();
 2051              		.loc 3 791 0
 2052 0004 FFF7FEFF 		bl	SCB_EnableICache
 792:Src/main.c    **** 
 793:Src/main.c    ****   /* Enable D-Cache */
 794:Src/main.c    ****   SCB_EnableDCache();
 2053              		.loc 3 794 0
 2054 0008 FFF7FEFF 		bl	SCB_EnableDCache
 795:Src/main.c    **** }
 2055              		.loc 3 795 0
 2056 000c 80BD     		pop	{r7, pc}
 2057              		.cfi_endproc
 2058              	.LFE149:
 2060 000e 00BF     		.text
 2061              	.Letext0:
 2062              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2063              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2064              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f769xx.h"
 2065              		.file 7 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 2066              		.file 8 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 2067              		.file 9 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 2068              		.file 10 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 2069              		.file 11 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 2070              		.file 12 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 2071              		.file 13 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 2072              		.file 14 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rtc.h"
 2073              		.file 15 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 2074              		.file 16 "../../Drivers/BSP/STM32F769I-Discovery/stm32f769i_discovery.h"
 2075              		.file 17 "../../Drivers/BSP/STM32F769I-Discovery/../../../Utilities/Fonts/fonts.h"
 2076              		.file 18 "../../../FreeRTOS_9_0/Source/include/task.h"
 2077              		.file 19 "../../Utilities/Log/lcd_log.h"
ARM GAS  /tmp/ccipIOAq.s 			page 97


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccipIOAq.s:21     .text.SCB_EnableICache:0000000000000000 $t
     /tmp/ccipIOAq.s:25     .text.SCB_EnableICache:0000000000000000 SCB_EnableICache
     /tmp/ccipIOAq.s:100    .text.SCB_EnableICache:0000000000000030 $d
     /tmp/ccipIOAq.s:105    .text.SCB_EnableDCache:0000000000000000 $t
     /tmp/ccipIOAq.s:109    .text.SCB_EnableDCache:0000000000000000 SCB_EnableDCache
     /tmp/ccipIOAq.s:230    .text.SCB_EnableDCache:000000000000007c $d
                            *COM*:0000000000000020 hrtc
                            *COM*:0000000000000034 hsdram1
     /tmp/ccipIOAq.s:238    .text.blink_task:0000000000000000 $t
     /tmp/ccipIOAq.s:242    .text.blink_task:0000000000000000 blink_task
     /tmp/ccipIOAq.s:274    .rodata:0000000000000000 $d
     /tmp/ccipIOAq.s:281    .text.main:0000000000000000 $t
     /tmp/ccipIOAq.s:286    .text.main:0000000000000000 main
     /tmp/ccipIOAq.s:2037   .text.CPU_CACHE_Enable:0000000000000000 CPU_CACHE_Enable
     /tmp/ccipIOAq.s:438    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccipIOAq.s:794    .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccipIOAq.s:613    .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
     /tmp/ccipIOAq.s:679    .text.MX_FMC_Init:0000000000000000 MX_FMC_Init
     /tmp/ccipIOAq.s:343    .text.main:0000000000000050 $d
     /tmp/ccipIOAq.s:365    .text.BSP_Config_task:0000000000000000 BSP_Config_task
     /tmp/ccipIOAq.s:361    .text.BSP_Config_task:0000000000000000 $t
     /tmp/ccipIOAq.s:424    .text.BSP_Config_task:0000000000000054 $d
     /tmp/ccipIOAq.s:434    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccipIOAq.s:2012   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccipIOAq.s:602    .text.SystemClock_Config:0000000000000124 $d
     /tmp/ccipIOAq.s:609    .text.MX_RTC_Init:0000000000000000 $t
     /tmp/ccipIOAq.s:669    .text.MX_RTC_Init:0000000000000040 $d
     /tmp/ccipIOAq.s:675    .text.MX_FMC_Init:0000000000000000 $t
     /tmp/ccipIOAq.s:784    .text.MX_FMC_Init:0000000000000080 $d
     /tmp/ccipIOAq.s:790    .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccipIOAq.s:1212   .text.MX_GPIO_Init:00000000000002b8 $d
     /tmp/ccipIOAq.s:1222   .text.MX_GPIO_Init:00000000000002d8 $t
     /tmp/ccipIOAq.s:1686   .text.MX_GPIO_Init:00000000000005dc $d
     /tmp/ccipIOAq.s:1696   .text.MX_GPIO_Init:0000000000000600 $t
     /tmp/ccipIOAq.s:1947   .text.MX_GPIO_Init:0000000000000798 $d
     /tmp/ccipIOAq.s:1958   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccipIOAq.s:1963   .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccipIOAq.s:2002   .text.HAL_TIM_PeriodElapsedCallback:000000000000001c $d
     /tmp/ccipIOAq.s:2007   .text.Error_Handler:0000000000000000 $t
     /tmp/ccipIOAq.s:2033   .text.CPU_CACHE_Enable:0000000000000000 $t
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
BSP_LED_Toggle
vTaskDelay
HAL_Init
xTaskCreate
vTaskStartScheduler
BSP_LED_Init
BSP_LCD_Init
BSP_LCD_LayerDefaultInit
BSP_LCD_SelectLayer
BSP_LCD_SetFont
LCD_LOG_Init
LCD_LOG_SetHeader
ARM GAS  /tmp/ccipIOAq.s 			page 98


LCD_LOG_SetFooter
puts
HAL_Delay
Font24
LCD_LineColor
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_RCC_GetHCLKFreq
HAL_SYSTICK_Config
HAL_SYSTICK_CLKSourceConfig
HAL_NVIC_SetPriority
HAL_RTC_Init
HAL_SDRAM_Init
HAL_GPIO_Init
HAL_IncTick
