// Seed: 224948485
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    input logic id_6,
    output id_7,
    input id_8,
    output logic id_9,
    input id_10,
    output id_11,
    input id_12
    , id_13
);
  assign id_4 = id_2;
  genvar id_14;
  assign id_7[1] = id_3;
  logic id_15;
  assign id_9 = 1;
  type_0 id_16 (
      .id_0(1 + id_1 - id_6),
      .id_1(id_6 * id_0)
  );
  logic id_17, id_18, id_19, id_20 = 1'b0, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28;
  assign id_18 = id_17;
endmodule
