#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug 14 10:23:56 2018
# Process ID: 7524
# Current directory: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_synchronizer_0_0_synth_1
# Command line: vivado -log pwm_synchronizer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm_synchronizer_0_0.tcl
# Log file: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_synchronizer_0_0_synth_1/pwm_synchronizer_0_0.vds
# Journal file: /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_synchronizer_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source pwm_synchronizer_0_0.tcl -notrace
Command: synth_design -top pwm_synchronizer_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7577 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1261.055 ; gain = 80.996 ; free physical = 602 ; free virtual = 8733
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_synchronizer_0_0' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_synchronizer_0_0/synth/pwm_synchronizer_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'shiftreg' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/b1e5/src/shiftreg.v:48]
	Parameter C_DEPTH bound to: 100 - type: integer 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register' [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/b1e5/src/register.v:43]
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (1#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/b1e5/src/register.v:43]
INFO: [Synth 8-256] done synthesizing module 'shiftreg' (2#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ipshared/b1e5/src/shiftreg.v:48]
INFO: [Synth 8-256] done synthesizing module 'pwm_synchronizer_0_0' (3#1) [/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_synchronizer_0_0/synth/pwm_synchronizer_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1302.586 ; gain = 122.527 ; free physical = 485 ; free virtual = 8618
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1302.586 ; gain = 122.527 ; free physical = 514 ; free virtual = 8650
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:01 . Memory (MB): peak = 1639.602 ; gain = 0.000 ; free physical = 136 ; free virtual = 7675
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 396 ; free virtual = 8000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 401 ; free virtual = 8000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:42 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 405 ; free virtual = 8005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:43 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 386 ; free virtual = 7992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 100   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 339 ; free virtual = 7951
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:02:06 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 138 ; free virtual = 7633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:02:06 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 136 ; free virtual = 7621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:02:07 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 149 ; free virtual = 7626
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:02:09 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 159 ; free virtual = 7636
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:02:09 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 154 ; free virtual = 7632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:02:10 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 148 ; free virtual = 7626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:02:10 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 148 ; free virtual = 7626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:02:10 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 147 ; free virtual = 7626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:02:10 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 147 ; free virtual = 7626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |   600|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------------+------------+------+
|      |Instance                              |Module      |Cells |
+------+--------------------------------------+------------+------+
|1     |top                                   |            |   600|
|2     |  inst                                |shiftreg    |   600|
|3     |    \gen_sr_registers[100].reg_inst_  |register    |     6|
|4     |    \gen_sr_registers[10].reg_inst_   |register_0  |     6|
|5     |    \gen_sr_registers[11].reg_inst_   |register_1  |     6|
|6     |    \gen_sr_registers[12].reg_inst_   |register_2  |     6|
|7     |    \gen_sr_registers[13].reg_inst_   |register_3  |     6|
|8     |    \gen_sr_registers[14].reg_inst_   |register_4  |     6|
|9     |    \gen_sr_registers[15].reg_inst_   |register_5  |     6|
|10    |    \gen_sr_registers[16].reg_inst_   |register_6  |     6|
|11    |    \gen_sr_registers[17].reg_inst_   |register_7  |     6|
|12    |    \gen_sr_registers[18].reg_inst_   |register_8  |     6|
|13    |    \gen_sr_registers[19].reg_inst_   |register_9  |     6|
|14    |    \gen_sr_registers[1].reg_inst_    |register_10 |     6|
|15    |    \gen_sr_registers[20].reg_inst_   |register_11 |     6|
|16    |    \gen_sr_registers[21].reg_inst_   |register_12 |     6|
|17    |    \gen_sr_registers[22].reg_inst_   |register_13 |     6|
|18    |    \gen_sr_registers[23].reg_inst_   |register_14 |     6|
|19    |    \gen_sr_registers[24].reg_inst_   |register_15 |     6|
|20    |    \gen_sr_registers[25].reg_inst_   |register_16 |     6|
|21    |    \gen_sr_registers[26].reg_inst_   |register_17 |     6|
|22    |    \gen_sr_registers[27].reg_inst_   |register_18 |     6|
|23    |    \gen_sr_registers[28].reg_inst_   |register_19 |     6|
|24    |    \gen_sr_registers[29].reg_inst_   |register_20 |     6|
|25    |    \gen_sr_registers[2].reg_inst_    |register_21 |     6|
|26    |    \gen_sr_registers[30].reg_inst_   |register_22 |     6|
|27    |    \gen_sr_registers[31].reg_inst_   |register_23 |     6|
|28    |    \gen_sr_registers[32].reg_inst_   |register_24 |     6|
|29    |    \gen_sr_registers[33].reg_inst_   |register_25 |     6|
|30    |    \gen_sr_registers[34].reg_inst_   |register_26 |     6|
|31    |    \gen_sr_registers[35].reg_inst_   |register_27 |     6|
|32    |    \gen_sr_registers[36].reg_inst_   |register_28 |     6|
|33    |    \gen_sr_registers[37].reg_inst_   |register_29 |     6|
|34    |    \gen_sr_registers[38].reg_inst_   |register_30 |     6|
|35    |    \gen_sr_registers[39].reg_inst_   |register_31 |     6|
|36    |    \gen_sr_registers[3].reg_inst_    |register_32 |     6|
|37    |    \gen_sr_registers[40].reg_inst_   |register_33 |     6|
|38    |    \gen_sr_registers[41].reg_inst_   |register_34 |     6|
|39    |    \gen_sr_registers[42].reg_inst_   |register_35 |     6|
|40    |    \gen_sr_registers[43].reg_inst_   |register_36 |     6|
|41    |    \gen_sr_registers[44].reg_inst_   |register_37 |     6|
|42    |    \gen_sr_registers[45].reg_inst_   |register_38 |     6|
|43    |    \gen_sr_registers[46].reg_inst_   |register_39 |     6|
|44    |    \gen_sr_registers[47].reg_inst_   |register_40 |     6|
|45    |    \gen_sr_registers[48].reg_inst_   |register_41 |     6|
|46    |    \gen_sr_registers[49].reg_inst_   |register_42 |     6|
|47    |    \gen_sr_registers[4].reg_inst_    |register_43 |     6|
|48    |    \gen_sr_registers[50].reg_inst_   |register_44 |     6|
|49    |    \gen_sr_registers[51].reg_inst_   |register_45 |     6|
|50    |    \gen_sr_registers[52].reg_inst_   |register_46 |     6|
|51    |    \gen_sr_registers[53].reg_inst_   |register_47 |     6|
|52    |    \gen_sr_registers[54].reg_inst_   |register_48 |     6|
|53    |    \gen_sr_registers[55].reg_inst_   |register_49 |     6|
|54    |    \gen_sr_registers[56].reg_inst_   |register_50 |     6|
|55    |    \gen_sr_registers[57].reg_inst_   |register_51 |     6|
|56    |    \gen_sr_registers[58].reg_inst_   |register_52 |     6|
|57    |    \gen_sr_registers[59].reg_inst_   |register_53 |     6|
|58    |    \gen_sr_registers[5].reg_inst_    |register_54 |     6|
|59    |    \gen_sr_registers[60].reg_inst_   |register_55 |     6|
|60    |    \gen_sr_registers[61].reg_inst_   |register_56 |     6|
|61    |    \gen_sr_registers[62].reg_inst_   |register_57 |     6|
|62    |    \gen_sr_registers[63].reg_inst_   |register_58 |     6|
|63    |    \gen_sr_registers[64].reg_inst_   |register_59 |     6|
|64    |    \gen_sr_registers[65].reg_inst_   |register_60 |     6|
|65    |    \gen_sr_registers[66].reg_inst_   |register_61 |     6|
|66    |    \gen_sr_registers[67].reg_inst_   |register_62 |     6|
|67    |    \gen_sr_registers[68].reg_inst_   |register_63 |     6|
|68    |    \gen_sr_registers[69].reg_inst_   |register_64 |     6|
|69    |    \gen_sr_registers[6].reg_inst_    |register_65 |     6|
|70    |    \gen_sr_registers[70].reg_inst_   |register_66 |     6|
|71    |    \gen_sr_registers[71].reg_inst_   |register_67 |     6|
|72    |    \gen_sr_registers[72].reg_inst_   |register_68 |     6|
|73    |    \gen_sr_registers[73].reg_inst_   |register_69 |     6|
|74    |    \gen_sr_registers[74].reg_inst_   |register_70 |     6|
|75    |    \gen_sr_registers[75].reg_inst_   |register_71 |     6|
|76    |    \gen_sr_registers[76].reg_inst_   |register_72 |     6|
|77    |    \gen_sr_registers[77].reg_inst_   |register_73 |     6|
|78    |    \gen_sr_registers[78].reg_inst_   |register_74 |     6|
|79    |    \gen_sr_registers[79].reg_inst_   |register_75 |     6|
|80    |    \gen_sr_registers[7].reg_inst_    |register_76 |     6|
|81    |    \gen_sr_registers[80].reg_inst_   |register_77 |     6|
|82    |    \gen_sr_registers[81].reg_inst_   |register_78 |     6|
|83    |    \gen_sr_registers[82].reg_inst_   |register_79 |     6|
|84    |    \gen_sr_registers[83].reg_inst_   |register_80 |     6|
|85    |    \gen_sr_registers[84].reg_inst_   |register_81 |     6|
|86    |    \gen_sr_registers[85].reg_inst_   |register_82 |     6|
|87    |    \gen_sr_registers[86].reg_inst_   |register_83 |     6|
|88    |    \gen_sr_registers[87].reg_inst_   |register_84 |     6|
|89    |    \gen_sr_registers[88].reg_inst_   |register_85 |     6|
|90    |    \gen_sr_registers[89].reg_inst_   |register_86 |     6|
|91    |    \gen_sr_registers[8].reg_inst_    |register_87 |     6|
|92    |    \gen_sr_registers[90].reg_inst_   |register_88 |     6|
|93    |    \gen_sr_registers[91].reg_inst_   |register_89 |     6|
|94    |    \gen_sr_registers[92].reg_inst_   |register_90 |     6|
|95    |    \gen_sr_registers[93].reg_inst_   |register_91 |     6|
|96    |    \gen_sr_registers[94].reg_inst_   |register_92 |     6|
|97    |    \gen_sr_registers[95].reg_inst_   |register_93 |     6|
|98    |    \gen_sr_registers[96].reg_inst_   |register_94 |     6|
|99    |    \gen_sr_registers[97].reg_inst_   |register_95 |     6|
|100   |    \gen_sr_registers[98].reg_inst_   |register_96 |     6|
|101   |    \gen_sr_registers[99].reg_inst_   |register_97 |     6|
|102   |    \gen_sr_registers[9].reg_inst_    |register_98 |     6|
+------+--------------------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:02:10 . Memory (MB): peak = 1639.602 ; gain = 459.543 ; free physical = 147 ; free virtual = 7625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1639.602 ; gain = 122.527 ; free physical = 203 ; free virtual = 7681
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:02:10 . Memory (MB): peak = 1639.609 ; gain = 459.543 ; free physical = 199 ; free virtual = 7679
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:02:32 . Memory (MB): peak = 1639.609 ; gain = 478.652 ; free physical = 150 ; free virtual = 7272
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_synchronizer_0_0_synth_1/pwm_synchronizer_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:23 . Memory (MB): peak = 1639.609 ; gain = 0.000 ; free physical = 237 ; free virtual = 7370
write_verilog: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:10 . Memory (MB): peak = 1639.609 ; gain = 0.000 ; free physical = 132 ; free virtual = 7138
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_synchronizer_0_0/pwm_synchronizer_0_0.xci
INFO: [Coretcl 2-1174] Renamed 101 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.runs/pwm_synchronizer_0_0_synth_1/pwm_synchronizer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pwm_synchronizer_0_0_utilization_synth.rpt -pb pwm_synchronizer_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:02 . Memory (MB): peak = 1639.609 ; gain = 0.000 ; free physical = 344 ; free virtual = 7384
INFO: [Common 17-206] Exiting Vivado at Tue Aug 14 10:28:34 2018...
