
*** Running vivado
    with args -log NPU_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NPU_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source NPU_top.tcl -notrace
Command: synth_design -top NPU_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 823.262 ; gain = 176.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NPU_top' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/NPU_top.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter INST_LEN bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter PC_WIDTH bound to: 8 - type: integer 
	Parameter ACTUAL_ADDR bound to: 8 - type: integer 
	Parameter VMAX bound to: 8 - type: integer 
	Parameter VMAX_WIDTH bound to: 3 - type: integer 
	Parameter SCALAR_BASE bound to: 16'b0000000100000000 
	Parameter VECTOR_BASE bound to: 16'b0000001000000000 
	Parameter OPCODE_LEN bound to: 3 - type: integer 
	Parameter REG_LEN bound to: 4 - type: integer 
	Parameter SIMM_LEN bound to: 5 - type: integer 
	Parameter LIMM_LEN bound to: 8 - type: integer 
	Parameter OPCODE_LOAD bound to: 3'b000 
	Parameter OPCODE_STORE bound to: 3'b001 
	Parameter OPCODE_MOV bound to: 3'b010 
	Parameter OPCODE_VLOAD bound to: 3'b100 
	Parameter OPCODE_VSTORE bound to: 3'b101 
	Parameter OPCODE_VMAC bound to: 3'b110 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/NPU_top.v:86]
INFO: [Synth 8-6157] synthesizing module 'CU' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/CU.v:23]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PC_WIDTH bound to: 8 - type: integer 
	Parameter SCALAR_BASE bound to: 16'b0000000100000000 
	Parameter VECTOR_BASE bound to: 16'b0000001000000000 
	Parameter VECTOR_UPPER bound to: 16'b0000001100000000 
	Parameter VMAX bound to: 8 - type: integer 
	Parameter VMAX_WIDTH bound to: 3 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter INIT bound to: 3'b001 
	Parameter COMP bound to: 3'b010 
	Parameter DONE bound to: 3'b011 
	Parameter TRAN bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'CU' (1#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/CU.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_launcher' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/inst_launcher.v:23]
	Parameter INST_LEN bound to: 16 - type: integer 
	Parameter PC_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'inst_launcher' (2#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/inst_launcher.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mem' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/Mem.v:23]
	Parameter MEM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 16 - type: integer 
	Parameter MEM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mem' (3#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (4#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized0' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized0' (4#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/decoder.v:23]
	Parameter INST_LEN bound to: 16 - type: integer 
	Parameter OPCODE_LEN bound to: 3 - type: integer 
	Parameter REG_LEN bound to: 4 - type: integer 
	Parameter SIMM_LEN bound to: 5 - type: integer 
	Parameter LIMM_LEN bound to: 8 - type: integer 
	Parameter OPCODE_LOAD bound to: 3'b000 
	Parameter OPCODE_STORE bound to: 3'b001 
	Parameter OPCODE_MOV bound to: 3'b010 
	Parameter OPCODE_VLOAD bound to: 3'b100 
	Parameter OPCODE_VSTORE bound to: 3'b101 
	Parameter OPCODE_VMAC bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (5#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Scalar_RF' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/Scalar_RF.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Scalar_RF' (6#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/Scalar_RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'Vector_RF' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/Vector_RF.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter REG_WIDTH bound to: 4 - type: integer 
	Parameter VMAX bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Vector_RF' (7#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/Vector_RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized1' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized1' (7#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized2' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized2' (7#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized3' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized3' (7#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized4' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized4' (7#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized5' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized5' (7#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6157] synthesizing module 'Vector_Mem' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/Vector_Mem.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter VMAX bound to: 8 - type: integer 
	Parameter VMAX_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Vector_Mem' (8#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/Vector_Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'MAC' [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ACC_WIDTH bound to: 36 - type: integer 
	Parameter VMAX bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MAC' (9#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NPU_top' (10#1) [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/NPU_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1032.703 ; gain = 386.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1032.703 ; gain = 386.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1032.703 ; gain = 386.398
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1206.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 1206.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.086 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.086 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1206.086 ; gain = 559.781
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    INIT |                            10000 |                              001
                    COMP |                            01000 |                              010
                    DONE |                            00100 |                              011
                    TRAN |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1206.086 ; gain = 559.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Mem             |           2|     15080|
|2     |Vector_Mem__GB0 |           1|     34464|
|3     |Vector_Mem__GB1 |           1|      8826|
|4     |Vector_Mem__GB2 |           1|     11735|
|5     |Vector_Mem__GB3 |           1|     13900|
|6     |Vector_Mem__GB4 |           1|     18620|
|7     |NPU_top__GC0    |           1|     13263|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 20    
	               36 Bit    Registers := 8     
	               16 Bit    Registers := 797   
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	  17 Input    128 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 601   
	   8 Input     16 Bit        Muxes := 186   
	   4 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 20    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 186   
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1312  
	   8 Input      1 Bit        Muxes := 249   
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NPU_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
Module Mem 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 256   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 256   
Module Vector_Mem 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 256   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 512   
	   8 Input     16 Bit        Muxes := 186   
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 186   
	   2 Input      1 Bit        Muxes := 762   
	   8 Input      1 Bit        Muxes := 249   
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module CU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module inst_launcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dff__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dff__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module decoder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
Module Scalar_RF 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 80    
	  17 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 16    
Module Vector_RF 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 16    
+---Muxes : 
	  17 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module dff__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dff__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dff__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dff__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module dff__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dff__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module dff__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dff__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module MAC__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module MAC__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module MAC__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module MAC__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module MAC__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module MAC__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module MAC__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module MAC 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module dff__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module dff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module dff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module dff__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dff__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dff__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP vrd_data_int0, operation Mode is: C+A*B.
DSP Report: operator vrd_data_int0 is absorbed into DSP vrd_data_int0.
DSP Report: operator prod_data is absorbed into DSP vrd_data_int0.
DSP Report: Generating DSP vrd_data_int0, operation Mode is: C+A*B.
DSP Report: operator vrd_data_int0 is absorbed into DSP vrd_data_int0.
DSP Report: operator prod_data is absorbed into DSP vrd_data_int0.
DSP Report: Generating DSP vrd_data_int0, operation Mode is: C+A*B.
DSP Report: operator vrd_data_int0 is absorbed into DSP vrd_data_int0.
DSP Report: operator prod_data is absorbed into DSP vrd_data_int0.
DSP Report: Generating DSP vrd_data_int0, operation Mode is: C+A*B.
DSP Report: operator vrd_data_int0 is absorbed into DSP vrd_data_int0.
DSP Report: operator prod_data is absorbed into DSP vrd_data_int0.
DSP Report: Generating DSP vrd_data_int0, operation Mode is: C+A*B.
DSP Report: operator vrd_data_int0 is absorbed into DSP vrd_data_int0.
DSP Report: operator prod_data is absorbed into DSP vrd_data_int0.
DSP Report: Generating DSP vrd_data_int0, operation Mode is: C+A*B.
DSP Report: operator vrd_data_int0 is absorbed into DSP vrd_data_int0.
DSP Report: operator prod_data is absorbed into DSP vrd_data_int0.
DSP Report: Generating DSP vrd_data_int0, operation Mode is: C+A*B.
DSP Report: operator vrd_data_int0 is absorbed into DSP vrd_data_int0.
DSP Report: operator prod_data is absorbed into DSP vrd_data_int0.
DSP Report: Generating DSP vrd_data_int0, operation Mode is: C+A*B.
DSP Report: operator vrd_data_int0 is absorbed into DSP vrd_data_int0.
DSP Report: operator prod_data is absorbed into DSP vrd_data_int0.
INFO: [Synth 8-3886] merging instance 'dff_between_stage2_3_5/q_o_reg[0]' (FDCE) to 'dff_between_stage2_3_6/q_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'dff_between_stage2_3_5/q_o_reg[1]' (FDCE) to 'dff_between_stage2_3_6/q_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'dff_between_stage2_3_5/q_o_reg[2]' (FDCE) to 'dff_between_stage2_3_6/q_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'dff_between_stage2_3_5/q_o_reg[3]' (FDCE) to 'dff_between_stage2_3_6/q_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'dff_between_stage2_3_7/q_o_reg[0]' (FDCE) to 'dff_between_stage2_3_6/q_o_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:39 . Memory (MB): peak = 1206.086 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MAC         | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|MAC         | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|MAC         | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|MAC         | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|MAC         | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|MAC         | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|MAC         | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|MAC         | C+A*B       | 16     | 16     | 36     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Mem             |           2|      8515|
|2     |Vector_Mem__GB0 |           1|     17313|
|3     |Vector_Mem__GB1 |           1|      4391|
|4     |Vector_Mem__GB2 |           1|      5894|
|5     |Vector_Mem__GB3 |           1|      6352|
|6     |Vector_Mem__GB4 |           1|      8746|
|7     |NPU_top__GC0    |           1|      8178|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1206.086 ; gain = 559.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:58 . Memory (MB): peak = 1206.086 ; gain = 559.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Mem             |           2|      8515|
|2     |Vector_Mem__GB0 |           1|     17313|
|3     |Vector_Mem__GB1 |           1|      4391|
|4     |Vector_Mem__GB2 |           1|      5894|
|5     |Vector_Mem__GB3 |           1|      6352|
|6     |Vector_Mem__GB4 |           1|      8746|
|7     |NPU_top__GC0    |           1|      8178|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:02:11 . Memory (MB): peak = 1208.539 ; gain = 562.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Mem             |           1|      6257|
|2     |Vector_Mem__GB0 |           1|      8545|
|3     |Vector_Mem__GB1 |           1|      2167|
|4     |Vector_Mem__GB2 |           1|      2976|
|5     |Vector_Mem__GB3 |           1|      3580|
|6     |Vector_Mem__GB4 |           1|      4709|
|7     |NPU_top__GC0    |           1|      5259|
|8     |Mem__1          |           1|      6257|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.srcs/sources_1/new/MAC.v:42]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:02:19 . Memory (MB): peak = 1211.824 ; gain = 565.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:02:19 . Memory (MB): peak = 1211.824 ; gain = 565.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:02:23 . Memory (MB): peak = 1211.824 ; gain = 565.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:02:23 . Memory (MB): peak = 1211.824 ; gain = 565.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:02:25 . Memory (MB): peak = 1211.824 ; gain = 565.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:02:25 . Memory (MB): peak = 1211.824 ; gain = 565.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    12|
|3     |DSP48E1 |     8|
|4     |LUT1    |     1|
|5     |LUT2    |   336|
|6     |LUT3    |   641|
|7     |LUT4    |   262|
|8     |LUT5    |  5329|
|9     |LUT6    | 13308|
|10    |MUXF7   |  3760|
|11    |MUXF8   |   992|
|12    |FDCE    | 15484|
|13    |FDPE    |     1|
|14    |IBUF    |    38|
|15    |OBUF    |     5|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------+-----------------------+------+
|      |Instance                  |Module                 |Cells |
+------+--------------------------+-----------------------+------+
|1     |top                       |                       | 40178|
|2     |  ICM                     |Mem                    |  5989|
|3     |  dff_between_stage1_2    |dff                    |    31|
|4     |  dff_between_stage1_3    |dff__parameterized0    |     1|
|5     |  dff_between_stage2_3_1  |dff__parameterized1    |    65|
|6     |  dff_between_stage2_3_10 |dff__parameterized1_0  |  8530|
|7     |  dff_between_stage2_3_2  |dff_1                  |    16|
|8     |  dff_between_stage2_3_3  |dff_2                  |    16|
|9     |  dff_between_stage2_3_4  |dff__parameterized2    |   128|
|10    |  dff_between_stage2_3_5  |dff__parameterized3    |     4|
|11    |  dff_between_stage2_3_6  |dff__parameterized4    |     8|
|12    |  dff_between_stage2_3_8  |dff__parameterized0_3  |     1|
|13    |  dff_between_stage2_3_9  |dff__parameterized5    |     4|
|14    |  dff_between_stage3_4_1  |dff_4                  |    16|
|15    |  dff_between_stage3_4_2  |dff__parameterized2_5  |   128|
|16    |  dff_between_stage3_4_3  |dff__parameterized2_6  |   128|
|17    |  dff_between_stage3_4_4  |dff__parameterized1_7  |   149|
|18    |  dff_between_stage3_4_5  |dff__parameterized3_8  |    48|
|19    |  dff_between_stage3_4_6  |dff__parameterized0_9  |     1|
|20    |  dff_between_stage3_4_8  |dff__parameterized5_10 |    49|
|21    |  mac_0                   |MAC                    |    73|
|22    |  mac_1                   |MAC_11                 |    73|
|23    |  mac_2                   |MAC_12                 |    73|
|24    |  mac_3                   |MAC_13                 |    73|
|25    |  mac_4                   |MAC_14                 |    73|
|26    |  mac_5                   |MAC_15                 |    73|
|27    |  mac_6                   |MAC_16                 |    73|
|28    |  mac_7                   |MAC_17                 |    73|
|29    |  scalar_mem              |Mem_18                 |  5989|
|30    |  u_CU                    |CU                     |  2918|
|31    |  u_Scalar_RF             |Scalar_RF              |   464|
|32    |  u_decoder               |decoder                |     8|
|33    |  u_inst_launcher         |inst_launcher          |    70|
|34    |  u_vector_RF             |Vector_RF              |  2816|
|35    |  vector_mem              |Vector_Mem             | 11777|
+------+--------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:02:25 . Memory (MB): peak = 1211.824 ; gain = 565.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:02:19 . Memory (MB): peak = 1211.824 ; gain = 392.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:02:26 . Memory (MB): peak = 1211.824 ; gain = 565.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4772 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1238.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:02:39 . Memory (MB): peak = 1238.320 ; gain = 884.359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1238.320 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_Vivado_SDK_2019.1_0524_1430/NPU/NPU.runs/synth_1/NPU_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file NPU_top_utilization_synth.rpt -pb NPU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 19 13:20:37 2025...
