;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT #270, 0
	JMP @32, #5
	SUB #0, -40
	CMP 62, <10
	SPL 300, -201
	DJN 321, 50
	MOV -1, <-20
	DJN -301, @-20
	SUB #32, @5
	SUB #32, @5
	ADD 39, 9
	SUB 12, @-10
	SPL 9, <402
	DJN 0, #2
	SUB #172, @200
	JMP 12, <10
	JMP 12, <10
	SUB -17, <-20
	SUB 6, <1
	SPL 100
	SPL 100
	JMP 0, <20
	SUB @127, @100
	SUB @127, @100
	DJN 321, 50
	SLT 226, 0
	SLT 226, 0
	JMN @32, #5
	JMN <121, 106
	JMP @172, #200
	CMP 12, 10
	JMP @172, #200
	SUB 300, -201
	SLT 100, -0
	SLT 100, -0
	SUB @30, 200
	DJN 0, #2
	JMP 12, <-10
	DJN 0, #2
	SLT 20, @12
	MOV 226, 0
	SLT 20, @12
	SUB #1, <-793
	SUB #1, <-3
	DAT #210, #63
	SUB 300, -201
	MOV -1, <-20
	CMP -607, <120
	SUB @0, @902
	MOV -4, <-60
	MOV -4, <-60
