design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/designer-25/CUP/openlane/stopwatch,stopwatch,23_08_08_19_50,flow completed,0h3m1s0ms,0h2m33s0ms,83436.31931519066,0.025019080625,33374.52772607627,41.69,-1,558.02,681,0,0,0,0,0,0,0,1,1,0,-1,-1,23291,6195,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,13908558.0,0.0,27.66,28.65,4.23,2.93,0.0,1086,1432,81,427,0,0,0,1256,110,95,48,50,130,72,28,237,125,149,14,1000,270,1,336,835,2442,20039.219199999996,-1,-1,-1,0.000144,0.000129,5.69e-09,-1,-1,-1,5.1,100.0,10.0,100,1,40,35.360,35.415,0.3,20,20,0.5,0,sky130_fd_sc_hd,AREA 0
