Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2.1 (lin64) Build 1957588 Wed Aug  9 16:32:10 MDT 2017
| Date             : Fri Dec 28 16:19:07 2018
| Host             : trungnguyen running 64-bit unknown
| Command          : report_power -file orx_test_bd_wrapper_power_routed.rpt -pb orx_test_bd_wrapper_power_summary_routed.pb -rpx orx_test_bd_wrapper_power_routed.rpx
| Design           : orx_test_bd_wrapper
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.645 |
| Dynamic (W)              | 0.023 |
| Device Static (W)        | 0.622 |
| Effective TJA (C/W)      | 1.0   |
| Max Ambient (C)          | 99.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| CLB Logic                |    <0.001 |     9111 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     2667 |    274080 |            0.97 |
|   LUT as Shift Register  |    <0.001 |      333 |    144000 |            0.23 |
|   Register               |    <0.001 |     4261 |    548160 |            0.78 |
|   LUT as Distributed RAM |    <0.001 |       32 |    144000 |            0.02 |
|   CARRY8                 |    <0.001 |       80 |     34260 |            0.23 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      971 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      216 |    274080 |            0.08 |
| Signals                  |     0.002 |     7640 |       --- |             --- |
| Block RAM                |    <0.001 |      161 |       912 |           17.65 |
| I/O                      |     0.019 |       57 |       328 |           17.38 |
| Static Power             |     0.622 |          |           |                 |
| Total                    |     0.645 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.185 |       0.005 |      0.180 |
| Vccint_io       |       0.850 |     0.034 |       0.000 |      0.034 |
| Vccint_xiphy    |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccbram         |       0.850 |     0.003 |       0.000 |      0.003 |
| Vccaux          |       1.800 |     0.195 |       0.000 |      0.195 |
| Vccaux_io       |       1.800 |     0.043 |       0.010 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| orx_test_bd_wrapper                                                                |     0.023 |
|   dbg_hub                                                                          |    <0.001 |
|     inst                                                                           |    <0.001 |
|       BSCANID.u_xsdbm_id                                                           |    <0.001 |
|         CORE_XSDB.UUT_MASTER                                                       |    <0.001 |
|           U_ICON_INTERFACE                                                         |    <0.001 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |     0.000 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |     0.000 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   ext_reset_in_IBUF_inst                                                           |    <0.001 |
|   m_axis_srx_tready_IBUF_inst                                                      |    <0.001 |
|   orx_test_bd_i                                                                    |     0.006 |
|     dpd_cmd_simulation_0                                                           |    <0.001 |
|       U0                                                                           |    <0.001 |
|     proc_sys_reset_0                                                               |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|     system_ila_0                                                                   |     0.001 |
|       U0                                                                           |     0.001 |
|         g_inst                                                                     |     0.000 |
|         ila_lib                                                                    |     0.001 |
|           U0                                                                       |     0.001 |
|             ila_core_inst                                                          |     0.001 |
|               ila_trace_memory_inst                                                |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                           |    <0.001 |
|                   inst_blk_mem_gen                                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                       valid.cstr                                                   |    <0.001 |
|                         bindec_a.bindec_inst_a                                     |    <0.001 |
|                         has_mux_b.B                                                |     0.000 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[10].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[11].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[12].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[13].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[14].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[15].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[16].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[17].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[18].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[19].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[1].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[20].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[21].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[22].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[23].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[24].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[25].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[26].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[27].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[28].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[29].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[2].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[30].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[31].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[32].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[33].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[34].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[35].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[36].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[37].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[38].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[39].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[3].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[40].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[41].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[42].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[43].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[44].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[45].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[46].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[47].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[48].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[49].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[4].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[50].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[51].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[52].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[53].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[54].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[55].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[56].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[57].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[58].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[59].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[5].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[60].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[61].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[62].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[63].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[64].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[65].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[66].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[67].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[68].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[69].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[6].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[70].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[71].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[72].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[73].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[74].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[75].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[76].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[77].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[78].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[79].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[7].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[80].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[8].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[9].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|               u_ila_cap_ctrl                                                       |    <0.001 |
|                 U_CDONE                                                            |    <0.001 |
|                 U_NS0                                                              |    <0.001 |
|                 U_NS1                                                              |    <0.001 |
|                 u_cap_addrgen                                                      |    <0.001 |
|                   U_CMPRESET                                                       |    <0.001 |
|                   u_cap_sample_counter                                             |    <0.001 |
|                     U_SCE                                                          |    <0.001 |
|                     U_SCMPCE                                                       |    <0.001 |
|                     U_SCRST                                                        |    <0.001 |
|                     u_scnt_cmp                                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                   u_cap_window_counter                                             |    <0.001 |
|                     U_WCE                                                          |    <0.001 |
|                     U_WHCMPCE                                                      |    <0.001 |
|                     U_WLCMPCE                                                      |    <0.001 |
|                     u_wcnt_hcmp                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     u_wcnt_lcmp                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|               u_ila_regs                                                           |    <0.001 |
|                 MU_SRL[0].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                              |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                              |    <0.001 |
|                 MU_SRL[12].mu_srl_reg                                              |    <0.001 |
|                 MU_SRL[13].mu_srl_reg                                              |    <0.001 |
|                 MU_SRL[14].mu_srl_reg                                              |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                               |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                               |    <0.001 |
|                 U_XSDB_SLAVE                                                       |    <0.001 |
|                 reg_15                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_16                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_17                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_18                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_19                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_1a                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_6                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_7                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_8                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_80                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_81                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_82                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_83                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_84                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_85                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_887                                                            |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                             |     0.000 |
|                 reg_88d                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_890                                                            |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                             |     0.000 |
|                 reg_9                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_srl_fff                                                        |    <0.001 |
|                 reg_stream_ffd                                                     |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_stream_ffe                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|               u_ila_reset_ctrl                                                     |    <0.001 |
|                 arm_detection_inst                                                 |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                         |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                        |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                        |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                       |    <0.001 |
|                 halt_detection_inst                                                |    <0.001 |
|               u_trig                                                               |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 U_TM                                                               |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[11].U_M                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[12].U_M                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[13].U_M                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[14].U_M                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|               xsdb_memory_read_inst                                                |    <0.001 |
|     system_ila_1                                                                   |     0.002 |
|       U0                                                                           |     0.002 |
|         g_inst                                                                     |     0.000 |
|         ila_lib                                                                    |     0.002 |
|           U0                                                                       |     0.002 |
|             ila_core_inst                                                          |     0.002 |
|               ila_trace_memory_inst                                                |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                           |    <0.001 |
|                   inst_blk_mem_gen                                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                       valid.cstr                                                   |    <0.001 |
|                         bindec_a.bindec_inst_a                                     |    <0.001 |
|                         has_mux_b.B                                                |     0.000 |
|                         ramloop[0].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[10].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[11].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[12].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[13].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[14].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[15].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[16].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[17].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[18].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[19].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[1].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[20].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[21].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[22].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[23].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[24].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[25].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[26].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[27].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[28].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[29].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[2].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[30].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[31].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[32].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[33].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[34].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[35].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[36].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[37].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[38].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[39].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[3].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[40].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[41].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[42].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[43].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[44].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[45].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[46].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[47].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[48].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[49].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[4].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[50].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[51].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[52].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[53].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[54].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[55].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[56].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[57].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[58].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[59].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[5].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[60].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[61].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[62].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[63].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[64].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[65].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[66].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[67].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[68].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[69].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[6].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[70].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[71].ram.r                                          |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[7].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[8].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|                         ramloop[9].ram.r                                           |    <0.001 |
|                           prim_noinit.ram                                          |    <0.001 |
|               u_ila_cap_ctrl                                                       |    <0.001 |
|                 U_CDONE                                                            |    <0.001 |
|                 U_NS0                                                              |    <0.001 |
|                 U_NS1                                                              |    <0.001 |
|                 u_cap_addrgen                                                      |    <0.001 |
|                   U_CMPRESET                                                       |    <0.001 |
|                   u_cap_sample_counter                                             |    <0.001 |
|                     U_SCE                                                          |    <0.001 |
|                     U_SCMPCE                                                       |    <0.001 |
|                     U_SCRST                                                        |    <0.001 |
|                     u_scnt_cmp                                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                   u_cap_window_counter                                             |    <0.001 |
|                     U_WCE                                                          |    <0.001 |
|                     U_WHCMPCE                                                      |    <0.001 |
|                     U_WLCMPCE                                                      |    <0.001 |
|                     u_wcnt_hcmp                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                     u_wcnt_lcmp                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                         DUT                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                             u_srlA                                                 |    <0.001 |
|                             u_srlB                                                 |    <0.001 |
|                             u_srlC                                                 |    <0.001 |
|                             u_srlD                                                 |    <0.001 |
|               u_ila_regs                                                           |    <0.001 |
|                 MU_SRL[0].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                               |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                               |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                               |    <0.001 |
|                 U_XSDB_SLAVE                                                       |    <0.001 |
|                 reg_15                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_16                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_17                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_18                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_19                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_1a                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_6                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_7                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_8                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_80                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_81                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_82                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_83                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_84                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_85                                                             |     0.000 |
|                   I_EN_CTL_EQ1.U_CTL                                               |     0.000 |
|                 reg_887                                                            |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                             |     0.000 |
|                 reg_88d                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_890                                                            |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                             |     0.000 |
|                 reg_9                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                             |    <0.001 |
|                 reg_srl_fff                                                        |    <0.001 |
|                 reg_stream_ffd                                                     |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                               |    <0.001 |
|                 reg_stream_ffe                                                     |     0.000 |
|                   I_EN_STAT_EQ1.U_STAT                                             |     0.000 |
|               u_ila_reset_ctrl                                                     |    <0.001 |
|                 arm_detection_inst                                                 |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                         |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                        |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                        |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                       |    <0.001 |
|                 halt_detection_inst                                                |    <0.001 |
|               u_trig                                                               |    <0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                     DUT                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                         u_srlA                                                     |    <0.001 |
|                         u_srlB                                                     |    <0.001 |
|                         u_srlC                                                     |    <0.001 |
|                         u_srlD                                                     |    <0.001 |
|                 U_TM                                                               |    <0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                       DUT                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                           u_srlA                                                   |    <0.001 |
|                           u_srlB                                                   |    <0.001 |
|                           u_srlC                                                   |    <0.001 |
|                           u_srlD                                                   |    <0.001 |
|               xsdb_memory_read_inst                                                |    <0.001 |
|     tdd_simulation_1                                                               |    <0.001 |
|       U0                                                                           |    <0.001 |
|     util_ds_buf_0                                                                  |     0.003 |
|       U0                                                                           |     0.003 |
|         USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I                                          |     0.003 |
|     vt_orx_switch_1                                                                |    <0.001 |
|       U0                                                                           |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


