

================================================================
== Vitis HLS Report for 'hdv_engine_Pipeline_VITIS_LOOP_924_8'
================================================================
* Date:           Fri Jun 21 11:37:01 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        _hdc_hls_xilinx
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.275 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_924_8  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      93|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      69|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      69|     143|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_32_1_1_U11  |mux_3_2_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_81_p2          |         +|   0|  0|   9|           2|           1|
    |ap_condition_148      |       and|   0|  0|   2|           1|           1|
    |icmp_ln924_fu_75_p2   |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln928_fu_103_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  93|          70|          70|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_36                  |   9|          2|    2|          4|
    |similarity_max_fu_40     |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_36                  |   2|   0|    2|          0|
    |similarity_max_fu_40     |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  69|   0|   69|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|                                    RTL Ports                                   | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+--------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk                                                                          |   in|    1|  ap_ctrl_hs|                                            hdv_engine_Pipeline_VITIS_LOOP_924_8|  return value|
|ap_rst                                                                          |   in|    1|  ap_ctrl_hs|                                            hdv_engine_Pipeline_VITIS_LOOP_924_8|  return value|
|ap_start                                                                        |   in|    1|  ap_ctrl_hs|                                            hdv_engine_Pipeline_VITIS_LOOP_924_8|  return value|
|ap_done                                                                         |  out|    1|  ap_ctrl_hs|                                            hdv_engine_Pipeline_VITIS_LOOP_924_8|  return value|
|ap_idle                                                                         |  out|    1|  ap_ctrl_hs|                                            hdv_engine_Pipeline_VITIS_LOOP_924_8|  return value|
|ap_ready                                                                        |  out|    1|  ap_ctrl_hs|                                            hdv_engine_Pipeline_VITIS_LOOP_924_8|  return value|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_68  |   in|   32|     ap_none|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_68|        scalar|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_69  |   in|   32|     ap_none|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_69|        scalar|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_70  |   in|   32|     ap_none|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_70|        scalar|
|p_pred_class_o                                                                  |  out|    2|      ap_vld|                                                                  p_pred_class_o|       pointer|
|p_pred_class_o_ap_vld                                                           |  out|    1|      ap_vld|                                                                  p_pred_class_o|       pointer|
+--------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

