
 add_fsm_encoding \
       {pcie_core_gtp_pipe_reset.fsm} \
       { }  \
       {{00000 0001} {00001 0000} {00010 0010} {00011 0011} {00100 0100} {00101 0101} {00110 0110} {00111 0111} {01000 1000} {01001 1001} {01010 1010} {01011 1011} {01100 1100} {01101 1101} {01110 1110} }

 add_fsm_encoding \
       {pcie_core_qpll_reset.fsm} \
       { }  \
       {{0001 0001} {0010 0000} {0011 0010} {0100 0011} {0101 0100} {0110 0101} {0111 0111} {1000 1000} {1001 1001} {1010 1010} {1011 0110} {1100 1011} }

 add_fsm_encoding \
       {pcie_core_gtp_pipe_rate.fsm} \
       { }  \
       {{0000 0000} {0001 0001} {0010 0010} {0011 0011} {0100 0100} {0101 0101} {0110 0110} {0111 0111} {1000 1000} {1001 1001} {1010 1010} {1011 1011} {1100 1100} }

 add_fsm_encoding \
       {pcie_core_rxeq_scan.fsm} \
       { }  \
       {{0000 000001} {0001 000010} {0010 001000} {0100 010000} {1000 100000} }

 add_fsm_encoding \
       {pcie_core_pipe_eq.fsm_tx} \
       { }  \
       {{000000 00000001} {000001 00000010} {000010 00001000} {000100 00010000} {001000 10000000} {010000 00100000} {100000 01000000} }

 add_fsm_encoding \
       {pcie_core_pipe_eq.fsm_rx} \
       { }  \
       {{000000 000} {000001 001} {000010 010} {000100 011} {001000 101} {010000 110} {100000 100} }

 add_fsm_encoding \
       {RxIn_Delay.FSM_TLP_Cnt} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} }

 add_fsm_encoding \
       {rx_MWr_Transact.RxMWrTrn_State} \
       { }  \
       {{0000 0000000010} {0001 0000000100} {0010 0000001000} {0011 0000010000} {0100 0001000000} {0101 0000100000} {0110 0010000000} {0111 0100000000} {1000 1000000000} }

 add_fsm_encoding \
       {rx_CplD_Transact.RxCplDTrn_State} \
       { }  \
       {{0000 000000000000010} {0001 000000000000100} {0010 000000000010000} {0011 000000000001000} {0100 000000000100000} {0101 000010000000000} {0110 000000001000000} {0111 000000100000000} {1000 000000010000000} {1001 000001000000000} {1010 001000000000000} {1011 010000000000000} {1100 100000000000000} {1101 000100000000000} }

 add_fsm_encoding \
       {DMA_FSM.BusyDone_State} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} }

 add_fsm_encoding \
       {usDMA_Transact.FSM_REQ_us} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} }

 add_fsm_encoding \
       {Interrupts.Gen_Cfg_Irpt.edge_Intrpt_State} \
       { }  \
       {{000 001} {001 000} {010 010} {011 011} {100 100} }

 add_fsm_encoding \
       {tx_Mem_Reader.TxMReader_State} \
       { }  \
       {{000 000} {001 010} {010 110} {011 011} {100 001} {101 100} {110 101} }

 add_fsm_encoding \
       {tx_Transact.TxTrn_State} \
       { }  \
       {{0000 000000000000010} {0001 000000000000100} {0010 000000010000000} {0011 000000100000000} {0100 000001000000000} {0101 000010000000000} {0110 010000000000000} {0111 001000000000000} {1000 100000000000000} {1001 000100000000000} {1010 000000000001000} {1011 000000000010000} {1100 000000000100000} {1101 000000001000000} }

 add_fsm_encoding \
       {wb_transact.wb_state} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 101} {101 100} }

 add_fsm_encoding \
       {mig_7series_v2_3_ddr_phy_ocd_cntlr.sm_r} \
       { }  \
       {{000 000} {001 001} {010 010} {011 011} {100 100} {101 101} {110 110} {111 111} }

 add_fsm_encoding \
       {mig_7series_v2_3_ddr_phy_dqs_found_cal_hr.fine_adj_state_r} \
       { }  \
       {{0000 0000} {0001 0100} {0010 0101} {0011 0001} {0100 0110} {0101 0111} {0110 1000} {0111 1001} {1000 1010} {1001 1011} {1010 1101} {1011 1100} {1100 1110} {1101 0010} {1110 1111} {1111 0011} }

 add_fsm_encoding \
       {mig_7series_v2_3_ddr_phy_rdlvl.cal1_state_r} \
       { }  \
       {{000000 000000} {000001 000010} {000010 000101} {000011 010001} {000100 010100} {000101 010110} {000110 010111} {000111 011000} {001000 010011} {001001 011010} {001010 011011} {001011 011001} {001100 000100} {001101 011100} {001110 011101} {001111 011111} {010000 000110} {010001 000111} {010010 001001} {010011 001011} {010100 001000} {010101 001100} {010110 001101} {010111 001110} {011000 001111} {011001 001010} {011010 010000} {011011 100000} {011100 010101} {011101 000001} {011110 010010} {011111 000011} {100000 011110} {111111 100001} }
