 
****************************************
Report : area
Design : four_bit_select_adder
Version: Q-2019.12-SP3
Date   : Sat Nov 18 15:02:11 2023
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    osu05_stdcells (File: /home/amaso/common/Documents/ECE527/527_Project2/DCandPT/syn/work/osu05_stdcells.db)

Number of ports:                           70
Number of nets:                           123
Number of cells:                           67
Number of combinational cells:             30
Number of sequential cells:                13
Number of macros/black boxes:               0
Number of buf/inv:                          9
Number of references:                       6

Combinational area:              10800.000000
Buf/Inv area:                     1296.000000
Noncombinational area:           20592.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 31392.000000
Total area:                 undefined
1
