<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf -ucf
timing.ucf -ucf atlys.ucf

</twCmdLine><twDesign>VmodCAM_Ref.ncd</twDesign><twDesignPath>VmodCAM_Ref.ncd</twDesignPath><twPCF>VmodCAM_Ref.pcf</twPCF><twPcfPath>VmodCAM_Ref.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sck = PERIOD &quot;sck&quot; 30 MHz HIGH 50%;" ScopeName="">TS_sck = PERIOD TIMEGRP &quot;sck&quot; 30 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.394</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP &quot;sck&quot; 30 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tcp" slack="32.939" period="33.333" constraintValue="33.333" deviceLimit="0.394" freqLimit="2538.071" physResource="hijacker1/SPI_S1/presck/CLK" logResource="hijacker1/SPI_S1/presck/CK" locationPin="SLICE_X3Y3.CLK" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twConstName><twItemCnt>348</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>137</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.196</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/bitCount_3 (SLICE_X34Y24.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.805</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_3</twDest><twTotPathDel>5.345</twTotPathDel><twClkSkew dest = "1.248" src = "3.064">1.816</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>DCM_X0Y1.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y1.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_3</twBEL></twPathDel><twLogDel>2.466</twLogDel><twRouteDel>2.879</twRouteDel><twTotDel>5.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.504</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_3</twDest><twTotPathDel>3.358</twTotPathDel><twClkSkew dest = "1.248" src = "1.352">0.104</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_3</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>1.984</twRouteDel><twTotDel>3.358</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.649</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_2</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_3</twDest><twTotPathDel>3.213</twTotPathDel><twClkSkew dest = "1.248" src = "1.352">0.104</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_2</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X33Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_3</twBEL></twPathDel><twLogDel>1.357</twLogDel><twRouteDel>1.856</twRouteDel><twTotDel>3.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/bitCount_1 (SLICE_X34Y24.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.811</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_1</twDest><twTotPathDel>5.339</twTotPathDel><twClkSkew dest = "1.248" src = "3.064">1.816</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>DCM_X0Y1.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y1.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_1</twBEL></twPathDel><twLogDel>2.460</twLogDel><twRouteDel>2.879</twRouteDel><twTotDel>5.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.510</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_1</twDest><twTotPathDel>3.352</twTotPathDel><twClkSkew dest = "1.248" src = "1.352">0.104</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_1</twBEL></twPathDel><twLogDel>1.368</twLogDel><twRouteDel>1.984</twRouteDel><twTotDel>3.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.655</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_2</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_1</twDest><twTotPathDel>3.207</twTotPathDel><twClkSkew dest = "1.248" src = "1.352">0.104</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_2</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X33Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_1</twBEL></twPathDel><twLogDel>1.351</twLogDel><twRouteDel>1.856</twRouteDel><twTotDel>3.207</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/bitCount_2 (SLICE_X34Y24.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.822</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_2</twDest><twTotPathDel>5.328</twTotPathDel><twClkSkew dest = "1.248" src = "3.064">1.816</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>DCM_X0Y1.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y1.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.902</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_2</twBEL></twPathDel><twLogDel>2.449</twLogDel><twRouteDel>2.879</twRouteDel><twTotDel>5.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.521</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_2</twDest><twTotPathDel>3.341</twTotPathDel><twClkSkew dest = "1.248" src = "1.352">0.104</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_2</twBEL></twPathDel><twLogDel>1.357</twLogDel><twRouteDel>1.984</twRouteDel><twTotDel>3.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.666</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_2</twSrc><twDest BELType="FF">Inst_SysCon/bitCount_2</twDest><twTotPathDel>3.196</twTotPathDel><twClkSkew dest = "1.248" src = "1.352">0.104</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_2</twSrc><twDest BELType='FF'>Inst_SysCon/bitCount_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X33Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.879</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y24.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y24.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y24.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_2</twBEL></twPathDel><twLogDel>1.340</twLogDel><twRouteDel>1.856</twRouteDel><twTotDel>3.196</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_3 (SLICE_X33Y24.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">Inst_SysCon/bitCount_2</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_3</twDest><twTotPathDel>0.651</twTotPathDel><twClkSkew dest = "1.257" src = "0.781">-0.476</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/bitCount_2</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X34Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;3&gt;</twBEL><twBEL>Inst_SysCon/DcmProgReg_3</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/state_FSM_FFd2 (SLICE_X32Y25.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.184</twSlack><twSrc BELType="FF">Inst_SysCon/bitCount_3</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd2</twDest><twTotPathDel>0.627</twTotPathDel><twClkSkew dest = "1.224" src = "0.781">-0.443</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/bitCount_3</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X34Y24.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.171</twDelInfo><twComp>Inst_SysCon/bitCount&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd2-In1</twBEL><twBEL>Inst_SysCon/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.456</twLogDel><twRouteDel>0.171</twRouteDel><twTotDel>0.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>72.7</twPctLog><twPctRoute>27.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/state_FSM_FFd3 (SLICE_X32Y25.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.282</twSlack><twSrc BELType="FF">Inst_SysCon/bitCount_1</twSrc><twDest BELType="FF">Inst_SysCon/state_FSM_FFd3</twDest><twTotPathDel>0.725</twTotPathDel><twClkSkew dest = "1.224" src = "0.781">-0.443</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/bitCount_1</twSrc><twDest BELType='FF'>Inst_SysCon/state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X34Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_SysCon/bitCount&lt;2&gt;</twComp><twBEL>Inst_SysCon/bitCount_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y25.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.301</twDelInfo><twComp>Inst_SysCon/bitCount&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd3-In1</twBEL><twBEL>Inst_SysCon/state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.424</twLogDel><twRouteDel>0.301</twRouteDel><twTotDel>0.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="34" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="Inst_SysCon/ddr2clk_2x"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="Inst_SysCon/ddr2clk_2x_180"/><twPinLimit anchorID="36" type="MINPERIOD" name="Tdcmper_PSCLK" slack="4.011" period="10.001" constraintValue="10.001" deviceLimit="5.990" freqLimit="166.945" physResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" logResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" locationPin="DCM_X0Y1.PSCLK" clockNet="Inst_SysCon/SysConCLK"/></twPinLimitRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CAMA_PCLK_I = PERIOD &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>3408</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>666</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.043</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA28), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.457</twSlack><twSrc BELType="FF">Inst_camctlA/D_O_12</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>11.998</twTotPathDel><twClkSkew dest = "0.504" src = "0.514">0.010</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/D_O_12</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X47Y0.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/D_O_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">8.497</twDelInfo><twComp>Inst_camctlA/D_O&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_15</twComp><twBEL>hijacker1/Mmux_DO141</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA28</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.340</twDelInfo><twComp>CamAD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>10.837</twRouteDel><twTotDel>11.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA29), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.869</twSlack><twSrc BELType="FF">Inst_camctlA/D_O_13</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>11.586</twTotPathDel><twClkSkew dest = "0.504" src = "0.514">0.010</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/D_O_13</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X47Y0.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/D_O_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">8.524</twDelInfo><twComp>Inst_camctlA/D_O&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_15</twComp><twBEL>hijacker1/Mmux_DO151</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA29</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>CamAD&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>10.425</twRouteDel><twTotDel>11.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>10.0</twPctLog><twPctRoute>90.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA16), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.143</twSlack><twSrc BELType="FF">Inst_camctlA/D_O_0</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>11.314</twTotPathDel><twClkSkew dest = "0.504" src = "0.512">0.008</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/D_O_0</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X49Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlA/D_O_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">8.302</twDelInfo><twComp>Inst_camctlA/D_O&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_3</twComp><twBEL>hijacker1/Mmux_DO111</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>CamAD&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.161</twLogDel><twRouteDel>10.153</twRouteDel><twTotDel>11.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X12Y57.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">Inst_FBCtl/Inst_LocalRstA1/RstQ_3</twSrc><twDest BELType="FF">Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/Inst_LocalRstA1/RstQ_3</twSrc><twDest BELType='FF'>Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X12Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA1/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y57.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA1/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA1/RstQ_4</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1CMDRA1), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.429</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_8</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.432</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_8</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;11&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_8</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1CMDRA1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P1CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.263</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X2Y67.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twSrc><twDest BELType="FF">Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twDest><twTotPathDel>0.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twSrc><twDest BELType='FF'>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y67.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA2/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstA2/RstQ_4</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="50"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="51" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_camctlA/BUFG_inst/I0" logResource="Inst_camctlA/BUFG_inst/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="int_CAMA_PCLK_I"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tmcbcper_POCMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" locationPin="MCB_X0Y1.P0CMDCLK" clockNet="CamAPClk"/><twPinLimit anchorID="53" type="MINPERIOD" name="Tmcbcper_P1CMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" locationPin="MCB_X0Y1.P1CMDCLK" clockNet="CamAPClk"/></twPinLimitRpt></twConst><twConst anchorID="54" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CAMB_PCLK_I = PERIOD &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>448871</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5277</twEndPtCnt><twPathErrCnt>29588</twPathErrCnt><twMinPer>15.528</twMinPer></twConstHead><twPathRptBanner iPaths="10767" iCriticalPaths="10225" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA28), 10767 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.028</twSlack><twSrc BELType="FF">hijacker1/LSGMInfoAggreReg_76</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>15.494</twTotPathDel><twClkSkew dest = "0.507" src = "0.506">-0.001</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfoAggreReg_76</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X2Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;76&gt;</twComp><twBEL>hijacker1/LSGMInfoAggreReg_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;76&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/GMI2/GMI1/min1&lt;4&gt;</twComp><twBEL>hijacker1/gMI/GMI2/GMI1/GMI1/Mmux_MinData_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>hijacker1/gMI/GMI2/GMI1/min1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N699</twComp><twBEL>hijacker1/gMI/GMI2/GMI1/min2[7]_min1[7]_LessThan_3_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>hijacker1/N699</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N699</twComp><twBEL>hijacker1/gMI/GMI2/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>hijacker1/gMI/GMI2/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N967</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>hijacker1/N388</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>hijacker1/gMI/minIdx2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o14_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>hijacker1/N939</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/spiRet&lt;5&gt;</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/Mmux_DO281_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.906</twDelInfo><twComp>hijacker1/N997</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_13</twComp><twBEL>hijacker1/Mmux_DO241</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA28</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>CamBD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.386</twLogDel><twRouteDel>12.108</twRouteDel><twTotDel>15.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.922</twSlack><twSrc BELType="FF">hijacker1/LSGMInfoAggreReg_101</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>15.375</twTotPathDel><twClkSkew dest = "0.244" src = "0.256">0.012</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfoAggreReg_101</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;101&gt;</twComp><twBEL>hijacker1/LSGMInfoAggreReg_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;101&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N750</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/GMI1/min2[7]_min1[7]_LessThan_7_o1_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>hijacker1/N750</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N396</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/GMI1/Mmux_MinData_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>hijacker1/gMI/GMI2/GMI2/min1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N396</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/min2[7]_min1[7]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>hijacker1/N396</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/min2&lt;4&gt;</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/min2[7]_min1[7]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>hijacker1/gMI/GMI2/GMI2/min2[7]_min1[7]_LessThan_3_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/min2&lt;4&gt;</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/Mmux_MinData_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>hijacker1/gMI/GMI2/min2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>hijacker1/gMI/minIdx2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o14_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>hijacker1/N939</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/spiRet&lt;5&gt;</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/Mmux_DO281_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.906</twDelInfo><twComp>hijacker1/N997</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_13</twComp><twBEL>hijacker1/Mmux_DO241</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA28</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>CamBD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.807</twLogDel><twRouteDel>11.568</twRouteDel><twTotDel>15.375</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.918</twSlack><twSrc BELType="FF">hijacker1/LSGMInfoAggreReg_38</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>15.378</twTotPathDel><twClkSkew dest = "0.244" src = "0.249">0.005</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfoAggreReg_38</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X10Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X10Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;44&gt;</twComp><twBEL>hijacker1/LSGMInfoAggreReg_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N392</twComp><twBEL>hijacker1/gMI/GMI1/GMI2/GMI1/min2[7]_min1[7]_LessThan_7_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>hijacker1/N724</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N392</twComp><twBEL>hijacker1/gMI/GMI1/GMI2/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>hijacker1/gMI/GMI1/GMI2/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/GMI1/min2&lt;2&gt;</twComp><twBEL>hijacker1/gMI/GMI1/GMI2/Mmux_MinData_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>hijacker1/gMI/GMI1/min2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/GMI1/min2&lt;2&gt;</twComp><twBEL>hijacker1/gMI/GMI1/min2[7]_min1[7]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>hijacker1/N386</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/GMI1/min2[7]_min1[7]_LessThan_3_o2</twComp><twBEL>hijacker1/gMI/GMI1/min2[7]_min1[7]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>hijacker1/gMI/GMI1/min2[7]_min1[7]_LessThan_3_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/min1&lt;4&gt;</twComp><twBEL>hijacker1/gMI/GMI1/Mmux_MinData_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>hijacker1/gMI/min1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o14_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>hijacker1/N939</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/spiRet&lt;5&gt;</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/Mmux_DO281_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.906</twDelInfo><twComp>hijacker1/N997</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_13</twComp><twBEL>hijacker1/Mmux_DO241</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA28</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>CamBD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.440</twLogDel><twRouteDel>11.938</twRouteDel><twTotDel>15.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10767" iCriticalPaths="8931" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA17), 10767 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.160</twSlack><twSrc BELType="FF">hijacker1/LSGMInfoAggreReg_76</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>14.626</twTotPathDel><twClkSkew dest = "0.507" src = "0.506">-0.001</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfoAggreReg_76</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X2Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;76&gt;</twComp><twBEL>hijacker1/LSGMInfoAggreReg_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;76&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/GMI2/GMI1/min1&lt;4&gt;</twComp><twBEL>hijacker1/gMI/GMI2/GMI1/GMI1/Mmux_MinData_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>hijacker1/gMI/GMI2/GMI1/min1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N699</twComp><twBEL>hijacker1/gMI/GMI2/GMI1/min2[7]_min1[7]_LessThan_3_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>hijacker1/N699</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N699</twComp><twBEL>hijacker1/gMI/GMI2/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>hijacker1/gMI/GMI2/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N967</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>hijacker1/N388</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>hijacker1/gMI/minIdx2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o14_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>hijacker1/N939</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/spiRet&lt;5&gt;</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/Mmux_DO281_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.406</twDelInfo><twComp>hijacker1/N997</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_1</twComp><twBEL>hijacker1/Mmux_DO281</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>CamBD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.386</twLogDel><twRouteDel>11.240</twRouteDel><twTotDel>14.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.054</twSlack><twSrc BELType="FF">hijacker1/LSGMInfoAggreReg_101</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>14.507</twTotPathDel><twClkSkew dest = "0.244" src = "0.256">0.012</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfoAggreReg_101</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;101&gt;</twComp><twBEL>hijacker1/LSGMInfoAggreReg_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;101&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N750</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/GMI1/min2[7]_min1[7]_LessThan_7_o1_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>hijacker1/N750</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N396</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/GMI1/Mmux_MinData_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>hijacker1/gMI/GMI2/GMI2/min1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N396</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/min2[7]_min1[7]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>hijacker1/N396</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/min2&lt;4&gt;</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/min2[7]_min1[7]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>hijacker1/gMI/GMI2/GMI2/min2[7]_min1[7]_LessThan_3_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/min2&lt;4&gt;</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/Mmux_MinData_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>hijacker1/gMI/GMI2/min2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>hijacker1/gMI/minIdx2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o14_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>hijacker1/N939</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/spiRet&lt;5&gt;</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/Mmux_DO281_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.406</twDelInfo><twComp>hijacker1/N997</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_1</twComp><twBEL>hijacker1/Mmux_DO281</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>CamBD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.807</twLogDel><twRouteDel>10.700</twRouteDel><twTotDel>14.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.050</twSlack><twSrc BELType="FF">hijacker1/LSGMInfoAggreReg_38</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>14.510</twTotPathDel><twClkSkew dest = "0.244" src = "0.249">0.005</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfoAggreReg_38</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X10Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X10Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;44&gt;</twComp><twBEL>hijacker1/LSGMInfoAggreReg_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N392</twComp><twBEL>hijacker1/gMI/GMI1/GMI2/GMI1/min2[7]_min1[7]_LessThan_7_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>hijacker1/N724</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N392</twComp><twBEL>hijacker1/gMI/GMI1/GMI2/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>hijacker1/gMI/GMI1/GMI2/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/GMI1/min2&lt;2&gt;</twComp><twBEL>hijacker1/gMI/GMI1/GMI2/Mmux_MinData_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>hijacker1/gMI/GMI1/min2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/GMI1/min2&lt;2&gt;</twComp><twBEL>hijacker1/gMI/GMI1/min2[7]_min1[7]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>hijacker1/N386</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/GMI1/min2[7]_min1[7]_LessThan_3_o2</twComp><twBEL>hijacker1/gMI/GMI1/min2[7]_min1[7]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>hijacker1/gMI/GMI1/min2[7]_min1[7]_LessThan_3_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/min1&lt;4&gt;</twComp><twBEL>hijacker1/gMI/GMI1/Mmux_MinData_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>hijacker1/gMI/min1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o14_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>hijacker1/N939</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/spiRet&lt;5&gt;</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/Mmux_DO281_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y52.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.406</twDelInfo><twComp>hijacker1/N997</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_1</twComp><twBEL>hijacker1/Mmux_DO281</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA17</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>CamBD&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>3.440</twLogDel><twRouteDel>11.070</twRouteDel><twTotDel>14.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10703" iCriticalPaths="6586" sType="EndPoint">Paths for end point Inst_FBCtl/p2_wr_data_12 (SLICE_X0Y60.A2), 10703 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.572</twSlack><twSrc BELType="FF">hijacker1/LSGMInfoAggreReg_76</twSrc><twDest BELType="FF">Inst_FBCtl/p2_wr_data_12</twDest><twTotPathDel>14.036</twTotPathDel><twClkSkew dest = "0.505" src = "0.506">0.001</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfoAggreReg_76</twSrc><twDest BELType='FF'>Inst_FBCtl/p2_wr_data_12</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X2Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y46.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;76&gt;</twComp><twBEL>hijacker1/LSGMInfoAggreReg_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;76&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/GMI2/GMI1/min1&lt;4&gt;</twComp><twBEL>hijacker1/gMI/GMI2/GMI1/GMI1/Mmux_MinData_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.087</twDelInfo><twComp>hijacker1/gMI/GMI2/GMI1/min1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N699</twComp><twBEL>hijacker1/gMI/GMI2/GMI1/min2[7]_min1[7]_LessThan_3_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>hijacker1/N699</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N699</twComp><twBEL>hijacker1/gMI/GMI2/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>hijacker1/gMI/GMI2/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N967</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>hijacker1/N388</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>hijacker1/gMI/minIdx2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o14_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>hijacker1/N939</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/spiRet&lt;5&gt;</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/Mmux_DO281_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.906</twDelInfo><twComp>hijacker1/N997</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_13</twComp><twBEL>hijacker1/Mmux_DO241</twBEL><twBEL>Inst_FBCtl/p2_wr_data_12</twBEL></twPathDel><twLogDel>3.011</twLogDel><twRouteDel>11.025</twRouteDel><twTotDel>14.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.466</twSlack><twSrc BELType="FF">hijacker1/LSGMInfoAggreReg_101</twSrc><twDest BELType="FF">Inst_FBCtl/p2_wr_data_12</twDest><twTotPathDel>13.917</twTotPathDel><twClkSkew dest = "0.242" src = "0.256">0.014</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfoAggreReg_101</twSrc><twDest BELType='FF'>Inst_FBCtl/p2_wr_data_12</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X2Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;101&gt;</twComp><twBEL>hijacker1/LSGMInfoAggreReg_101</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;101&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N750</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/GMI1/min2[7]_min1[7]_LessThan_7_o1_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>hijacker1/N750</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N396</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/GMI1/Mmux_MinData_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>hijacker1/gMI/GMI2/GMI2/min1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N396</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/min2[7]_min1[7]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>hijacker1/N396</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/min2&lt;4&gt;</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/min2[7]_min1[7]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>hijacker1/gMI/GMI2/GMI2/min2[7]_min1[7]_LessThan_3_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/min2&lt;4&gt;</twComp><twBEL>hijacker1/gMI/GMI2/GMI2/Mmux_MinData_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>hijacker1/gMI/GMI2/min2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/GMI2/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>hijacker1/gMI/minIdx2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o14_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>hijacker1/N939</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/spiRet&lt;5&gt;</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/Mmux_DO281_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.906</twDelInfo><twComp>hijacker1/N997</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_13</twComp><twBEL>hijacker1/Mmux_DO241</twBEL><twBEL>Inst_FBCtl/p2_wr_data_12</twBEL></twPathDel><twLogDel>3.432</twLogDel><twRouteDel>10.485</twRouteDel><twTotDel>13.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.462</twSlack><twSrc BELType="FF">hijacker1/LSGMInfoAggreReg_38</twSrc><twDest BELType="FF">Inst_FBCtl/p2_wr_data_12</twDest><twTotPathDel>13.920</twTotPathDel><twClkSkew dest = "0.242" src = "0.249">0.007</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfoAggreReg_38</twSrc><twDest BELType='FF'>Inst_FBCtl/p2_wr_data_12</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X10Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X10Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;44&gt;</twComp><twBEL>hijacker1/LSGMInfoAggreReg_38</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>hijacker1/LSGMInfoAggreReg&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N392</twComp><twBEL>hijacker1/gMI/GMI1/GMI2/GMI1/min2[7]_min1[7]_LessThan_7_o1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>hijacker1/N724</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/N392</twComp><twBEL>hijacker1/gMI/GMI1/GMI2/GMI1/Mmux_MinData_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>hijacker1/gMI/GMI1/GMI2/min1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/GMI1/min2&lt;2&gt;</twComp><twBEL>hijacker1/gMI/GMI1/GMI2/Mmux_MinData_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y55.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>hijacker1/gMI/GMI1/min2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/GMI1/min2&lt;2&gt;</twComp><twBEL>hijacker1/gMI/GMI1/min2[7]_min1[7]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>hijacker1/N386</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/GMI1/min2[7]_min1[7]_LessThan_3_o2</twComp><twBEL>hijacker1/gMI/GMI1/min2[7]_min1[7]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>hijacker1/gMI/GMI1/min2[7]_min1[7]_LessThan_3_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/gMI/min1&lt;4&gt;</twComp><twBEL>hijacker1/gMI/GMI1/Mmux_MinData_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y54.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>hijacker1/gMI/min1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N940</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o14_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>hijacker1/N939</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/spiRet&lt;5&gt;</twComp><twBEL>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y22.D3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.601</twDelInfo><twComp>hijacker1/gMI/min2[7]_min1[7]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y22.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/Mmux_DO281_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.906</twDelInfo><twComp>hijacker1/N997</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_13</twComp><twBEL>hijacker1/Mmux_DO241</twBEL><twBEL>Inst_FBCtl/p2_wr_data_12</twBEL></twPathDel><twLogDel>3.065</twLogDel><twRouteDel>10.855</twRouteDel><twTotDel>13.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X3Y18.DIADI3), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.358</twSlack><twSrc BELType="FF">hijacker1/win1/Window_661</twSrc><twDest BELType="RAM">hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.359</twTotPathDel><twClkSkew dest = "0.069" src = "0.068">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/win1/Window_661</twSrc><twDest BELType='RAM'>hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X52Y36.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>hijacker1/win1/Window&lt;658&gt;</twComp><twBEL>hijacker1/win1/Window_661</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y18.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>hijacker1/win1/Window&lt;661&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X3Y18.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>hijacker1/win1/RAMFEED[2].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/win1/Mshreg_Window_787 (SLICE_X52Y38.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.367</twSlack><twSrc BELType="FF">hijacker1/win1/Window_691</twSrc><twDest BELType="FF">hijacker1/win1/Mshreg_Window_787</twDest><twTotPathDel>0.372</twTotPathDel><twClkSkew dest = "0.034" src = "0.029">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/win1/Window_691</twSrc><twDest BELType='FF'>hijacker1/win1/Mshreg_Window_787</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X52Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>hijacker1/win1/Window&lt;691&gt;</twComp><twBEL>hijacker1/win1/Window_691</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y38.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.218</twDelInfo><twComp>hijacker1/win1/Window&lt;691&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y38.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.080</twDelInfo><twComp>hijacker1/win1/Window&lt;786&gt;</twComp><twBEL>hijacker1/win1/Mshreg_Window_787</twBEL></twPathDel><twLogDel>0.154</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/win1/Mshreg_Window_1332 (SLICE_X52Y47.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.372</twSlack><twSrc BELType="FF">hijacker1/win1/Window_1140</twSrc><twDest BELType="FF">hijacker1/win1/Mshreg_Window_1332</twDest><twTotPathDel>0.354</twTotPathDel><twClkSkew dest = "0.195" src = "0.213">0.018</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/win1/Window_1140</twSrc><twDest BELType='FF'>hijacker1/win1/Mshreg_Window_1332</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X53Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hijacker1/win1/Window&lt;1143&gt;</twComp><twBEL>hijacker1/win1/Window_1140</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>hijacker1/win1/Window&lt;1140&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y47.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.070</twDelInfo><twComp>hijacker1/win1/Window&lt;1330&gt;</twComp><twBEL>hijacker1/win1/Mshreg_Window_1332</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.226</twRouteDel><twTotDel>0.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="79"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y13.CLKAWRCLK" clockNet="CamBPClk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y13.CLKBRDCLK" clockNet="CamBPClk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X3Y16.CLKAWRCLK" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="84"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="85" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.001" period="0.926" constraintValue="0.926" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="Inst_SysCon/pllout_xs"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.131" period="4.630" constraintValue="4.630" deviceLimit="2.499" freqLimit="400.160" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y2.CLKOUT3" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="87" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.926" period="9.260" constraintValue="4.630" deviceLimit="1.667" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="Inst_SysCon/Pclk"/></twPinLimitRpt></twConst><twConst anchorID="88" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twConstName><twItemCnt>6214</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1464</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.865</twMinPer></twConstHead><twPathRptBanner iPaths="44" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/RST_O (SLICE_X37Y22.A5), 44 paths
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.805</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_11</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>5.301</twTotPathDel><twClkSkew dest = "0.234" src = "0.246">0.012</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_11</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X38Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;11&gt;</twComp><twBEL>Inst_camctlB/rstCnt_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N8</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N8</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N8</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/PWR_200_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>Inst_camctlB/PWR_200_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_rstpot</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.323</twLogDel><twRouteDel>2.978</twRouteDel><twTotDel>5.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.979</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_16</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>5.125</twTotPathDel><twClkSkew dest = "0.234" src = "0.248">0.014</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_16</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X38Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;19&gt;</twComp><twBEL>Inst_camctlB/rstCnt_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N8</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N8</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N8</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/PWR_200_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>Inst_camctlB/PWR_200_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_rstpot</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.323</twLogDel><twRouteDel>2.802</twRouteDel><twTotDel>5.125</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.075</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_3</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>5.026</twTotPathDel><twClkSkew dest = "0.234" src = "0.251">0.017</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_3</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X38Y21.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;3&gt;</twComp><twBEL>Inst_camctlB/rstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N8</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N8</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N8</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/PWR_200_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>Inst_camctlB/PWR_200_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_rstpot</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.323</twLogDel><twRouteDel>2.703</twRouteDel><twTotDel>5.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd3 (SLICE_X20Y13.A5), 28 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.996</twSlack><twSrc BELType="FF">Inst_camctlB/initA_4</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twDest><twTotPathDel>5.127</twTotPathDel><twClkSkew dest = "0.512" src = "0.507">-0.005</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_4</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X13Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X13Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlB/initA&lt;4&gt;</twComp><twBEL>Inst_camctlB/initA_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_camctlB/initA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM33</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y14.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In5</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In5</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.345</twLogDel><twRouteDel>3.782</twRouteDel><twTotDel>5.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.054</twSlack><twSrc BELType="FF">Inst_camctlB/initA_3</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twDest><twTotPathDel>5.069</twTotPathDel><twClkSkew dest = "0.512" src = "0.507">-0.005</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_3</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X12Y17.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_camctlB/initA&lt;2&gt;</twComp><twBEL>Inst_camctlB/initA_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>Inst_camctlB/initA&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM33</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y14.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In5</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In5</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.409</twLogDel><twRouteDel>3.660</twRouteDel><twTotDel>5.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.313</twSlack><twSrc BELType="FF">Inst_camctlB/initA_1</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twDest><twTotPathDel>4.810</twTotPathDel><twClkSkew dest = "0.512" src = "0.507">-0.005</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_1</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X12Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/initA&lt;2&gt;</twComp><twBEL>Inst_camctlB/initA_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>Inst_camctlB/initA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM33</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y14.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.435</twDelInfo><twComp>Inst_camctlB/_n0130&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In5</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In6</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd4</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In5</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.362</twLogDel><twRouteDel>3.448</twRouteDel><twTotDel>4.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Inst_TWICtl/dataByte_5 (SLICE_X55Y17.A4), 26 paths
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.046</twSlack><twSrc BELType="FF">Inst_camctlA/initA_1</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_5</twDest><twTotPathDel>5.070</twTotPathDel><twClkSkew dest = "0.154" src = "0.156">0.002</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_1</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X55Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y18.C2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.075</twDelInfo><twComp>Inst_camctlA/initA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM30</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>Inst_camctlA/_n0130&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N42</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux114</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_5</twBEL></twPathDel><twLogDel>1.176</twLogDel><twRouteDel>3.894</twRouteDel><twTotDel>5.070</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.378</twSlack><twSrc BELType="FF">Inst_camctlA/initA_1</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_5</twDest><twTotPathDel>4.738</twTotPathDel><twClkSkew dest = "0.154" src = "0.156">0.002</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_1</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X55Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y18.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.975</twDelInfo><twComp>Inst_camctlA/initA&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y18.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM22</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y18.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>Inst_camctlA/_n0130&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N42</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux114</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_5</twBEL></twPathDel><twLogDel>1.233</twLogDel><twRouteDel>3.505</twRouteDel><twTotDel>4.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.075</twSlack><twSrc BELType="FF">Inst_camctlA/initA_0</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/dataByte_5</twDest><twTotPathDel>4.041</twTotPathDel><twClkSkew dest = "0.154" src = "0.156">0.002</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/initA_0</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/dataByte_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X55Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/initA&lt;2&gt;</twComp><twBEL>Inst_camctlA/initA_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y18.C1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>Inst_camctlA/initA&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM30</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y18.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>Inst_camctlA/_n0130&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N42</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux114_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>N38</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y17.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/initFb&lt;0&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/mux114</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/dataByte_5</twBEL></twPathDel><twLogDel>1.176</twLogDel><twRouteDel>2.865</twRouteDel><twTotDel>4.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Mram_CamInitRAM2 (SLICE_X14Y15.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.312</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/dataByte_1</twSrc><twDest BELType="RAM">Inst_camctlB/Mram_CamInitRAM2</twDest><twTotPathDel>0.349</twTotPathDel><twClkSkew dest = "0.247" src = "0.210">-0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/dataByte_1</twSrc><twDest BELType='RAM'>Inst_camctlB/Mram_CamInitRAM2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X14Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_camctlB/initFb&lt;4&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/dataByte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.AI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>Inst_camctlB/initFb&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y15.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.004</twDelInfo><twComp>Inst_camctlB/_n0130&lt;8&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM2</twBEL></twPathDel><twLogDel>0.230</twLogDel><twRouteDel>0.119</twRouteDel><twTotDel>0.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM16 (SLICE_X52Y18.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">Inst_camctlA/regData1_7</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM16</twDest><twTotPathDel>0.317</twTotPathDel><twClkSkew dest = "0.074" src = "0.071">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/regData1_7</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X55Y18.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initFb&lt;15&gt;</twComp><twBEL>Inst_camctlA/regData1_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y18.AI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Inst_camctlA/initFb&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y18.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.004</twDelInfo><twComp>Inst_camctlA/_n0130&lt;31&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM16</twBEL></twPathDel><twLogDel>0.194</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Mram_CamInitRAM10 (SLICE_X14Y17.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">Inst_camctlB/initA_1</twSrc><twDest BELType="RAM">Inst_camctlB/Mram_CamInitRAM10</twDest><twTotPathDel>0.322</twTotPathDel><twClkSkew dest = "0.077" src = "0.072">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlB/initA_1</twSrc><twDest BELType='RAM'>Inst_camctlB/Mram_CamInitRAM10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X12Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_camctlB/initA&lt;2&gt;</twComp><twBEL>Inst_camctlB/initA_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y17.D2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twFalling">0.417</twDelInfo><twComp>Inst_camctlB/initA&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>Inst_camctlB/_n0130&lt;21&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM10</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>0.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>-29.5</twPctLog><twPctRoute>129.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="113"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="114" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx"/><twPinLimit anchorID="115" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMA_MCLK_O_OBUF/CLK0" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X19Y0.CLK0" clockNet="CamClk"/><twPinLimit anchorID="116" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMB_MCLK_O_OBUF/CLK0" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X12Y2.CLK0" clockNet="CamClk"/></twPinLimitRpt></twConst><twConst anchorID="117" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="119" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx180"/><twPinLimit anchorID="120" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMA_MCLK_O_OBUF/CLK1" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X19Y0.CLK1" clockNet="CamClk_180"/><twPinLimit anchorID="121" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMB_MCLK_O_OBUF/CLK1" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X12Y2.CLK1" clockNet="CamClk_180"/></twPinLimitRpt></twConst><twConst anchorID="122" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="-0.249" period="1.000" constraintValue="1.000" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="ddr2clk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="125" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="126"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *
        10 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="127" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="-0.249" period="1.000" constraintValue="1.000" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="ddr2clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="128" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 1.25 HIGH 50%;</twConstName><twItemCnt>12737</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1310</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.907</twMinPer></twConstHead><twPathRptBanner iPaths="289" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (SLICE_X0Y96.A3), 289 paths
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.093</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twTotPathDel>6.765</twTotPathDel><twClkSkew dest = "0.468" src = "0.508">0.040</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_292_o_AND_122_o</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_292_o_AND_122_o</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In7</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twBEL></twPathDel><twLogDel>2.485</twLogDel><twRouteDel>4.280</twRouteDel><twTotDel>6.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.171</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twTotPathDel>6.693</twTotPathDel><twClkSkew dest = "0.468" src = "0.502">0.034</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X3Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y91.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y93.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;4&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y92.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In7</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twBEL></twPathDel><twLogDel>2.037</twLogDel><twRouteDel>4.656</twRouteDel><twTotDel>6.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.192</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twTotPathDel>6.670</twTotPathDel><twClkSkew dest = "0.468" src = "0.504">0.036</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X1Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y95.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_292_o_AND_122_o</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_292_o_AND_122_o</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1-In3</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y96.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In7</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3</twBEL></twPathDel><twLogDel>2.429</twLogDel><twRouteDel>4.241</twRouteDel><twTotDel>6.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="268" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (SLICE_X0Y94.CE), 268 paths
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.117</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twTotPathDel>6.769</twTotPathDel><twClkSkew dest = "0.244" src = "0.256">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X2Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y90.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;0&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N35</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02211</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0221</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y94.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.294</twLogDel><twRouteDel>4.475</twRouteDel><twTotDel>6.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.168</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twTotPathDel>6.718</twTotPathDel><twClkSkew dest = "0.244" src = "0.256">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X2Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y90.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;0&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y91.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y89.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N35</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02211</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0221</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y94.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.294</twLogDel><twRouteDel>4.424</twRouteDel><twTotDel>6.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.238</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twTotPathDel>6.648</twTotPathDel><twClkSkew dest = "0.244" src = "0.256">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X2Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y90.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;0&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y89.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N35</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02211_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N35</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02211</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0221</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y94.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;4&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4</twBEL></twPathDel><twLogDel>2.209</twLogDel><twRouteDel>4.439</twRouteDel><twTotDel>6.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="268" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (SLICE_X1Y92.CE), 268 paths
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.136</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twDest><twTotPathDel>6.748</twTotPathDel><twClkSkew dest = "0.242" src = "0.256">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X2Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y90.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;0&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y91.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N35</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02211</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0221</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twBEL></twPathDel><twLogDel>2.342</twLogDel><twRouteDel>4.406</twRouteDel><twTotDel>6.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.187</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twDest><twTotPathDel>6.697</twTotPathDel><twClkSkew dest = "0.242" src = "0.256">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X2Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y90.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;0&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y91.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y89.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N35</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02211</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0221</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twBEL></twPathDel><twLogDel>2.342</twLogDel><twRouteDel>4.355</twRouteDel><twTotDel>6.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.257</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twDest><twTotPathDel>6.627</twTotPathDel><twClkSkew dest = "0.242" src = "0.256">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X2Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X2Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y90.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y90.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_lut&lt;0&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Up_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y89.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Up&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N35</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02211_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N35</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N35</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n02211</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0221</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y92.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1429_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y92.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6</twBEL></twPathDel><twLogDel>2.257</twLogDel><twRouteDel>4.370</twRouteDel><twTotDel>6.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3 (SLICE_X10Y94.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.362</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3</twDest><twTotPathDel>0.367</twTotPathDel><twClkSkew dest = "0.077" src = "0.072">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y94.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3</twBEL></twPathDel><twLogDel>0.092</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.367</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2 (SLICE_X10Y94.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2</twDest><twTotPathDel>0.371</twTotPathDel><twClkSkew dest = "0.077" src = "0.072">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y94.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1 (SLICE_X10Y94.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1</twDest><twTotPathDel>0.373</twTotPathDel><twClkSkew dest = "0.077" src = "0.072">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y94.CE</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y94.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="153"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="154" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst3/I0" logResource="Inst_SysCon/BUFG_inst3/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="Inst_SysCon/mcb_drp_clk_bfg"/><twPinLimit anchorID="155" type="MINPERIOD" name="Tcp" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X10Y81.CLK" clockNet="mcb_drp_clk"/><twPinLimit anchorID="156" type="MINPERIOD" name="Tcp" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_PLL_LOCK_R2/CLK" locationPin="SLICE_X14Y79.CLK" clockNet="mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="157" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twConstName><twItemCnt>83</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.514</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.116</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s</twDest><twTotPathDel>3.421</twTotPathDel><twClkSkew dest = "0.495" src = "0.506">0.011</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X22Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.007</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.414</twLogDel><twRouteDel>3.007</twRouteDel><twTotDel>3.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.134</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s</twDest><twTotPathDel>3.403</twTotPathDel><twClkSkew dest = "0.495" src = "0.506">0.011</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X22Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.007</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.051</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>3.007</twRouteDel><twTotDel>3.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m (OLOGIC_X4Y117.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.254</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m</twDest><twTotPathDel>3.283</twTotPathDel><twClkSkew dest = "0.495" src = "0.506">0.011</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X22Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.860</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y117.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m</twComp><twBEL>Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m</twBEL></twPathDel><twLogDel>0.423</twLogDel><twRouteDel>2.860</twRouteDel><twTotDel>3.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3 (SLICE_X23Y103.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.244</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3</twDest><twTotPathDel>0.501</twTotPathDel><twClkSkew dest = "0.967" src = "0.922">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X22Y103.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y103.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.020</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41</twBEL><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3</twBEL></twPathDel><twLogDel>0.481</twLogDel><twRouteDel>0.020</twRouteDel><twTotDel>0.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>96.0</twPctLog><twPctRoute>4.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0 (SLICE_X23Y101.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.308</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_5</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0</twDest><twTotPathDel>0.562</twTotPathDel><twClkSkew dest = "0.972" src = "0.930">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_5</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X22Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11</twBEL><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>79.9</twPctLog><twPctRoute>20.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3 (SLICE_X23Y101.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.308</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_8</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3</twDest><twTotPathDel>0.562</twTotPathDel><twClkSkew dest = "0.972" src = "0.930">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_8</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X22Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y101.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41</twBEL><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_3</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>79.9</twPctLog><twPctRoute>20.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="170"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="171" type="MINPERIOD" name="Tbcper_I" slack="2.900" period="4.630" constraintValue="4.630" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst2/I0" logResource="Inst_SysCon/BUFG_inst2/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="172" type="MINPERIOD" name="Tcp" slack="4.225" period="4.630" constraintValue="4.630" deviceLimit="0.405" freqLimit="2469.136" physResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;4&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK" locationPin="SLICE_X10Y95.CLK" clockNet="PClkX2"/><twPinLimit anchorID="173" type="MINPERIOD" name="Tcp" slack="4.225" period="4.630" constraintValue="4.630" deviceLimit="0.405" freqLimit="2469.136" physResource="Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4/CK" locationPin="SLICE_X22Y95.CLK" clockNet="PClkX2"/></twPinLimitRpt></twConst><twConst anchorID="174" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="175"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="176" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twConstName><twItemCnt>3899</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>724</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.741</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2 (SLICE_X8Y60.C6), 3 paths
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.519</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twTotPathDel>6.648</twTotPathDel><twClkSkew dest = "0.503" src = "0.504">0.001</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P3CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P3RDDATA0</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.178</twDelInfo><twComp>Inst_FBCtl/p3_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d&lt;7&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>FbRdData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twLogDel>3.354</twLogDel><twRouteDel>3.294</twRouteDel><twTotDel>6.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.088</twSlack><twSrc BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twTotPathDel>6.079</twTotPathDel><twClkSkew dest = "0.503" src = "0.504">0.001</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>MCB_X0Y1.P3CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>MCB_X0Y1.P3RDDATA16</twSite><twDelType>Tmcbcko_RDDATA</twDelType><twDelInfo twEdge="twRising">2.700</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.609</twDelInfo><twComp>Inst_FBCtl/p3_rd_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d&lt;7&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>FbRdData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twLogDel>3.354</twLogDel><twRouteDel>2.725</twRouteDel><twTotDel>6.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.257</twSlack><twSrc BELType="FF">Inst_FBCtl/rd_data_sel</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twTotPathDel>2.903</twTotPathDel><twClkSkew dest = "0.240" src = "0.248">0.008</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/rd_data_sel</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X2Y57.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/p3_rd_en</twComp><twBEL>Inst_FBCtl/rd_data_sel</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>Inst_FBCtl/rd_data_sel</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d&lt;7&gt;</twComp><twBEL>Inst_FBCtl/Mmux_DOC11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>FbRdData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/ADDERTREE_INTERNAL_Madd2_xor&lt;2&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twLogDel>1.142</twLogDel><twRouteDel>1.761</twRouteDel><twTotDel>2.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="96" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (SLICE_X20Y72.D1), 96 paths
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.576</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>6.560</twTotPathDel><twClkSkew dest = "0.588" src = "0.620">0.032</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X9Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/dc_bias&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>N135</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_F</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.724</twLogDel><twRouteDel>4.836</twRouteDel><twTotDel>6.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.293</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>5.859</twTotPathDel><twClkSkew dest = "0.233" src = "0.249">0.016</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X15Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/dc_bias&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>N135</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_F</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.724</twLogDel><twRouteDel>4.135</twRouteDel><twTotDel>5.859</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.389</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>5.747</twTotPathDel><twClkSkew dest = "0.588" src = "0.620">0.032</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X9Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y71.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;_cy&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_F</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.834</twLogDel><twRouteDel>3.913</twRouteDel><twTotDel>5.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="96" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4 (SLICE_X20Y72.C4), 96 paths
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.668</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>6.468</twTotPathDel><twClkSkew dest = "0.588" src = "0.620">0.032</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X9Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/dc_bias&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>N135</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_G</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.729</twLogDel><twRouteDel>4.739</twRouteDel><twTotDel>6.468</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.385</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>5.767</twTotPathDel><twClkSkew dest = "0.233" src = "0.249">0.016</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X15Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X15Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d&lt;5&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y71.A5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/dc_bias&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>N135</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_G</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.729</twLogDel><twRouteDel>4.038</twRouteDel><twTotDel>5.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.481</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twTotPathDel>5.655</twTotPathDel><twClkSkew dest = "0.588" src = "0.620">0.032</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X9Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.163</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y71.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_dc_bias_lut&lt;2&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;_cy&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y72.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11_G</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_red/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>3.816</twRouteDel><twTotDel>5.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P3CMDRA9), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.080</twSlack><twSrc BELType="FF">Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>1.560</twTotPathDel><twClkSkew dest = "2.027" src = "0.639">-1.388</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">Inst_SysCon/pllout_x1</twSrcClk><twPathDel><twSite>SLICE_X13Y80.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.434</twDelInfo><twComp>Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/sreg&lt;1&gt;</twComp><twBEL>Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P3CMDRA9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.097</twDelInfo><twComp>Inst_SysCon/MODE_SYNC/gen_bits[6].gen_bit/D_O</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P3CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>1.097</twRouteDel><twTotDel>1.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X24Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twSrc><twDest BELType="FF">Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twSrc><twDest BELType='FF'>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X24Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twComp><twBEL>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twComp><twBEL>Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_VideoTimingCtl/vs (SLICE_X25Y69.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">Inst_VideoTimingCtl/vs</twSrc><twDest BELType="FF">Inst_VideoTimingCtl/vs</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_VideoTimingCtl/vs</twSrc><twDest BELType='FF'>Inst_VideoTimingCtl/vs</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.260">PClk</twSrcClk><twPathDel><twSite>SLICE_X25Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_VideoTimingCtl/vs</twComp><twBEL>Inst_VideoTimingCtl/vs</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y69.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>Inst_VideoTimingCtl/vs</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y69.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_VideoTimingCtl/vs</twComp><twBEL>Inst_VideoTimingCtl/vs_rstpot</twBEL><twBEL>Inst_VideoTimingCtl/vs</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="201"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="202" type="MINPERIOD" name="Tbcper_I" slack="7.530" period="9.260" constraintValue="9.260" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst1/I0" logResource="Inst_SysCon/BUFG_inst1/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="Inst_SysCon/pllout_x1"/><twPinLimit anchorID="203" type="MINPERIOD" name="Tmcbcper_P3CMDCLK" slack="7.760" period="9.260" constraintValue="9.260" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" locationPin="MCB_X0Y1.P3CMDCLK" clockNet="PClk"/><twPinLimit anchorID="204" type="MINPERIOD" name="Tcp" slack="8.260" period="9.260" constraintValue="9.260" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK" logResource="Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK" locationPin="SLICE_X26Y80.CLK" clockNet="PClk"/></twPinLimitRpt></twConst><twConst anchorID="205" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.648</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X29Y3.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathFromToDelay"><twSlack>7.852</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>4.648</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y3.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>1.795</twLogDel><twRouteDel>2.853</twRouteDel><twTotDel>4.648</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathFromToDelay"><twSlack>8.159</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>4.341</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y3.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>0.893</twLogDel><twRouteDel>3.448</twRouteDel><twTotDel>4.341</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X29Y3.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathFromToDelay"><twSlack>8.808</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>3.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>2.131</twRouteDel><twTotDel>3.692</twTotDel><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathFromToDelay"><twSlack>9.115</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>3.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.229</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.726</twRouteDel><twTotDel>3.385</twTotDel><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X29Y3.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="214"><twSlack>2.659</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y3.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>2.162</twRouteDel><twTotDel>2.659</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="215"><twSlack>2.915</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y3.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>1.855</twRouteDel><twTotDel>2.915</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X29Y3.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="216"><twSlack>2.016</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y17.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.337</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.383</twLogDel><twRouteDel>1.633</twRouteDel><twTotDel>2.016</twTotDel><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="217"><twSlack>2.272</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y3.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y3.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>1.326</twRouteDel><twTotDel>2.272</twTotDel><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="218" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.123</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X22Y2.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathFromToDelay"><twSlack>8.377</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>4.123</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>1.728</twLogDel><twRouteDel>2.395</twRouteDel><twTotDel>4.123</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathFromToDelay"><twSlack>9.166</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>3.334</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.002</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>0.865</twLogDel><twRouteDel>2.469</twRouteDel><twTotDel>3.334</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X22Y2.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathFromToDelay"><twSlack>8.505</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>3.995</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>2.424</twRouteDel><twTotDel>3.995</twTotDel><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathFromToDelay"><twSlack>9.294</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>3.206</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.002</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>2.498</twRouteDel><twTotDel>3.206</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X22Y2.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="227"><twSlack>1.966</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>1.491</twRouteDel><twTotDel>1.966</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="228"><twSlack>2.459</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y2.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>1.004</twLogDel><twRouteDel>1.455</twRouteDel><twTotDel>2.459</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X22Y2.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="229"><twSlack>1.927</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.425</twLogDel><twRouteDel>1.502</twRouteDel><twTotDel>1.927</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="230"><twSlack>2.420</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>1.466</twRouteDel><twTotDel>2.420</twTotDel><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="231" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.239</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X23Y4.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathFromToDelay"><twSlack>8.261</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>4.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>2.390</twRouteDel><twTotDel>4.239</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathFromToDelay"><twSlack>9.036</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>3.464</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>2.478</twRouteDel><twTotDel>3.464</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X23Y4.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathFromToDelay"><twSlack>8.423</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>4.077</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.928</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.454</twRouteDel><twTotDel>4.077</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathFromToDelay"><twSlack>9.198</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>3.302</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.016</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>2.542</twRouteDel><twTotDel>3.302</twTotDel><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X23Y4.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="240"><twSlack>2.015</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>1.470</twRouteDel><twTotDel>2.015</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="241"><twSlack>2.501</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.427</twRouteDel><twTotDel>2.501</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X23Y4.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="242"><twSlack>1.919</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.265</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>1.482</twRouteDel><twTotDel>1.919</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="243"><twSlack>2.405</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.174</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.265</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.439</twRouteDel><twTotDel>2.405</twTotDel><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="244" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.065</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X24Y5.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathFromToDelay"><twSlack>8.435</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>4.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y5.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>2.266</twRouteDel><twTotDel>4.065</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathFromToDelay"><twSlack>8.610</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>3.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y5.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>0.880</twLogDel><twRouteDel>3.010</twRouteDel><twTotDel>3.890</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X24Y5.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathFromToDelay"><twSlack>8.606</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>3.894</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.769</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.271</twRouteDel><twTotDel>3.894</twTotDel><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathFromToDelay"><twSlack>8.781</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>3.719</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>3.015</twRouteDel><twTotDel>3.719</twTotDel><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X24Y5.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="253"><twSlack>2.259</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y5.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>0.461</twLogDel><twRouteDel>1.798</twRouteDel><twTotDel>2.259</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="254"><twSlack>2.419</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y5.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.393</twRouteDel><twTotDel>2.419</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X24Y5.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="255"><twSlack>2.206</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.522</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.401</twLogDel><twRouteDel>1.805</twRouteDel><twTotDel>2.206</twTotDel><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="256"><twSlack>2.366</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.400</twRouteDel><twTotDel>2.366</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="257" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.758</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X21Y9.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathFromToDelay"><twSlack>7.742</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>4.758</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.416</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y9.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>2.909</twRouteDel><twTotDel>4.758</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathFromToDelay"><twSlack>9.628</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>2.872</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y9.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>1.886</twRouteDel><twTotDel>2.872</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X21Y9.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathFromToDelay"><twSlack>7.965</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>4.535</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.416</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y9.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.912</twRouteDel><twTotDel>4.535</twTotDel><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathFromToDelay"><twSlack>9.851</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>2.649</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y9.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>1.889</twRouteDel><twTotDel>2.649</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X21Y9.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="266"><twSlack>1.630</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y9.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>1.085</twRouteDel><twTotDel>1.630</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="267"><twSlack>2.858</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y9.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y9.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.784</twRouteDel><twTotDel>2.858</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X21Y9.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="268"><twSlack>1.527</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X6Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y9.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>1.090</twRouteDel><twTotDel>1.527</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="269"><twSlack>2.755</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y9.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y9.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.789</twRouteDel><twTotDel>2.755</twTotDel><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="270" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.035</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X25Y4.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathFromToDelay"><twSlack>8.465</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>4.035</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y2.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.689</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>2.186</twRouteDel><twTotDel>4.035</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathFromToDelay"><twSlack>8.546</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>3.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y2.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.527</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>0.930</twLogDel><twRouteDel>3.024</twRouteDel><twTotDel>3.954</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X25Y4.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathFromToDelay"><twSlack>8.502</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>3.998</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y2.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.689</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y2.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.375</twRouteDel><twTotDel>3.998</twTotDel><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathFromToDelay"><twSlack>8.583</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>3.917</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y2.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.527</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y2.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>3.213</twRouteDel><twTotDel>3.917</twTotDel><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X25Y4.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="279"><twSlack>2.316</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y2.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>0.509</twLogDel><twRouteDel>1.807</twRouteDel><twTotDel>2.316</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="280"><twSlack>2.416</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y2.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.342</twRouteDel><twTotDel>2.416</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X25Y4.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="281"><twSlack>2.293</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X7Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y2.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y2.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.401</twLogDel><twRouteDel>1.892</twRouteDel><twTotDel>2.293</twTotDel><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="282"><twSlack>2.393</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y2.D4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y2.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.427</twRouteDel><twTotDel>2.393</twTotDel><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="283" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.024</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X26Y4.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathFromToDelay"><twSlack>8.476</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>4.024</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>1.730</twLogDel><twRouteDel>2.294</twRouteDel><twTotDel>4.024</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathFromToDelay"><twSlack>9.079</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>3.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.101</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>0.828</twLogDel><twRouteDel>2.593</twRouteDel><twTotDel>3.421</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X26Y4.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathFromToDelay"><twSlack>8.616</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>3.884</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.884</twTotDel><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathFromToDelay"><twSlack>9.219</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>3.281</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.101</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.622</twRouteDel><twTotDel>3.281</twTotDel><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X26Y4.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="292"><twSlack>1.969</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>0.427</twLogDel><twRouteDel>1.542</twRouteDel><twTotDel>1.969</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="293"><twSlack>2.402</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>1.412</twRouteDel><twTotDel>2.402</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X26Y4.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="294"><twSlack>1.936</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X4Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.279</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.383</twLogDel><twRouteDel>1.553</twRouteDel><twTotDel>1.936</twTotDel><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="295"><twSlack>2.369</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp645.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.279</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>1.423</twRouteDel><twTotDel>2.369</twTotDel><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="296" twConstType="OFFSETINDELAY" ><twConstHead uID="21"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMA_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>50</twItemCnt><twErrCntSetup>20</twErrCntSetup><twErrCntEndPt>20</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>50</twEndPtCnt><twPathErrCnt>20</twPathErrCnt><twMinOff>3.571</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA20), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twConstOffIn anchorID="298" twDataPathType="twDataPathMaxDelay"><twSlack>-2.321</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp645.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y72.A5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.599</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_7</twComp><twBEL>hijacker1/Mmux_DO1111</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.108</twDelInfo><twComp>CamAD&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>4.707</twRouteDel><twTotDel>6.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA28), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twConstOffIn anchorID="300" twDataPathType="twDataPathMaxDelay"><twSlack>-2.321</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp645.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y77.A5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.367</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y77.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_15</twComp><twBEL>hijacker1/Mmux_DO141</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA28</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.340</twDelInfo><twComp>CamAD&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>4.707</twRouteDel><twTotDel>6.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA22), 1 path
</twPathRptBanner><twPathRpt anchorID="301"><twConstOffIn anchorID="302" twDataPathType="twDataPathMaxDelay"><twSlack>-2.053</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp645.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y72.C5</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.576</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_7</twComp><twBEL>hijacker1/Mmux_DO1131</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA22</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.863</twDelInfo><twComp>CamAD&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>4.439</twRouteDel><twTotDel>6.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X39Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="303"><twConstOffIn anchorID="304" twDataPathType="twDataPathMinDelay"><twSlack>5.242</twSlack><twSrc BELType="PAD">CAMA_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVA/sreg_0</twDest><twClkDel>3.544</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVA/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_FV_I</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_FV_I</twComp><twBEL>CAMA_FV_I</twBEL><twBEL>CAMA_FV_I_IBUF</twBEL><twBEL>ProtoComp645.IMUX.24</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>Inst_InputSync_FVA/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>Inst_InputSync_FVA/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVA/sreg_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.387</twRouteDel><twTotDel>2.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>3.544</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_6 (SLICE_X47Y0.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="305"><twConstOffIn anchorID="306" twDataPathType="twDataPathMinDelay"><twSlack>5.546</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;6&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_6</twDest><twClkDel>3.544</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;6&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;6&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>M11.PAD</twSrcSite><twPathDel><twSite>M11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;6&gt;</twComp><twBEL>CAMA_D_I&lt;6&gt;</twBEL><twBEL>CAMA_D_I_6_IBUF</twBEL><twBEL>ProtoComp645.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y0.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.537</twDelInfo><twComp>CAMA_D_I_6_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y0.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT131</twBEL><twBEL>Inst_camctlA/D_O_6</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>1.537</twRouteDel><twTotDel>2.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y0.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>3.544</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_5 (SLICE_X47Y0.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="307"><twConstOffIn anchorID="308" twDataPathType="twDataPathMinDelay"><twSlack>5.594</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;5&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_5</twDest><twClkDel>3.544</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;5&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>U13.PAD</twSrcSite><twPathDel><twSite>U13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;5&gt;</twComp><twBEL>CAMA_D_I&lt;5&gt;</twBEL><twBEL>CAMA_D_I_5_IBUF</twBEL><twBEL>ProtoComp645.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y0.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>CAMA_D_I_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y0.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT121</twBEL><twBEL>Inst_camctlA/D_O_5</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>1.585</twRouteDel><twTotDel>2.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDataPath><twClkPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y0.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>3.544</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="309" twConstType="OFFSETINDELAY" ><twConstHead uID="22"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMB_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>205</twItemCnt><twErrCntSetup>147</twErrCntSetup><twErrCntEndPt>147</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>191</twEndPtCnt><twPathErrCnt>161</twPathErrCnt><twMinOff>4.337</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA20), 2 paths
</twPathRptBanner><twPathRpt anchorID="310"><twConstOffIn anchorID="311" twDataPathType="twDataPathMaxDelay"><twSlack>-3.087</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.216</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp645.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">3.782</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/N795</twComp><twBEL>hijacker1/spiRet&lt;1&gt;_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>hijacker1/N796</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_5</twComp><twBEL>hijacker1/Mmux_DO2111</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.933</twDelInfo><twComp>CamBD&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.339</twLogDel><twRouteDel>5.189</twRouteDel><twTotDel>7.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>net</twDelType><twFanCnt>389</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.893</twRouteDel><twTotDel>3.216</twTotDel><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="312"><twConstOffIn anchorID="313" twDataPathType="twDataPathMaxDelay"><twSlack>-2.908</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.216</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp645.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y57.A2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">3.782</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N795</twComp><twBEL>hijacker1/spiRet&lt;1&gt;_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>hijacker1/N795</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_5</twComp><twBEL>hijacker1/Mmux_DO2111</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.933</twDelInfo><twComp>CamBD&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.285</twLogDel><twRouteDel>5.064</twRouteDel><twTotDel>7.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>net</twDelType><twFanCnt>389</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.893</twRouteDel><twTotDel>3.216</twTotDel><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA22), 1 path
</twPathRptBanner><twPathRpt anchorID="314"><twConstOffIn anchorID="315" twDataPathType="twDataPathMaxDelay"><twSlack>-2.547</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.216</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp645.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">3.800</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_8</twComp><twBEL>hijacker1/Mmux_DO2131</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA22</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.108</twDelInfo><twComp>CamBD&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>4.908</twRouteDel><twTotDel>6.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>net</twDelType><twFanCnt>389</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.893</twRouteDel><twTotDel>3.216</twTotDel><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="2" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA31), 2 paths
</twPathRptBanner><twPathRpt anchorID="316"><twConstOffIn anchorID="317" twDataPathType="twDataPathMaxDelay"><twSlack>-2.523</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.216</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp645.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.C1</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">3.353</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y64.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_15</twComp><twBEL>hijacker1/Mmux_DO271_G</twBEL><twBEL>hijacker1/Mmux_DO271</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA31</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.447</twDelInfo><twComp>CamBD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.164</twLogDel><twRouteDel>4.800</twRouteDel><twTotDel>6.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>net</twDelType><twFanCnt>389</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.893</twRouteDel><twTotDel>3.216</twTotDel><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="318"><twConstOffIn anchorID="319" twDataPathType="twDataPathMaxDelay"><twSlack>-2.354</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.216</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp645.IMUX.9</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y64.D3</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">3.189</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y64.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>Inst_FBCtl/p2_wr_data_15</twComp><twBEL>hijacker1/Mmux_DO271_F</twBEL><twBEL>hijacker1/Mmux_DO271</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2WRDATA31</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.447</twDelInfo><twComp>CamBD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.159</twLogDel><twRouteDel>4.636</twRouteDel><twTotDel>6.795</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P2CLK</twSite><twDelType>net</twDelType><twFanCnt>389</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.893</twRouteDel><twTotDel>3.216</twTotDel><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X19Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="320"><twConstOffIn anchorID="321" twDataPathType="twDataPathMinDelay"><twSlack>5.203</twSlack><twSrc BELType="PAD">CAMB_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVB/sreg_0</twDest><twClkDel>3.538</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVB/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMB_FV_I</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVB/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_FV_I</twComp><twBEL>CAMB_FV_I</twBEL><twBEL>CAMB_FV_I_IBUF</twBEL><twBEL>ProtoComp645.IMUX.25</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>Inst_InputSync_FVB/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>Inst_InputSync_FVB/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVB/sreg_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>1.342</twRouteDel><twTotDel>2.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVB/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>389</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>3.538</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/D_O_4 (SLICE_X25Y1.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="322"><twConstOffIn anchorID="323" twDataPathType="twDataPathMinDelay"><twSlack>5.354</twSlack><twSrc BELType="PAD">CAMB_D_I&lt;4&gt;</twSrc><twDest BELType="FF">Inst_camctlB/D_O_4</twDest><twClkDel>3.541</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMB_D_I&lt;4&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_D_I&lt;4&gt;</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>U8.PAD</twSrcSite><twPathDel><twSite>U8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_D_I&lt;4&gt;</twComp><twBEL>CAMB_D_I&lt;4&gt;</twBEL><twBEL>CAMB_D_I_4_IBUF</twBEL><twBEL>ProtoComp645.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y1.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.342</twDelInfo><twComp>CAMB_D_I_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y1.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>Inst_camctlB/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT111</twBEL><twBEL>Inst_camctlB/D_O_4</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>1.342</twRouteDel><twTotDel>2.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>389</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.022</twRouteDel><twTotDel>3.541</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/D_O_5 (SLICE_X25Y1.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="324"><twConstOffIn anchorID="325" twDataPathType="twDataPathMinDelay"><twSlack>5.358</twSlack><twSrc BELType="PAD">CAMB_D_I&lt;5&gt;</twSrc><twDest BELType="FF">Inst_camctlB/D_O_5</twDest><twClkDel>3.541</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>Inst_camctlB/D_O&lt;15&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMB_D_I&lt;5&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_D_I&lt;5&gt;</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>U7.PAD</twSrcSite><twPathDel><twSite>U7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_D_I&lt;5&gt;</twComp><twBEL>CAMB_D_I&lt;5&gt;</twBEL><twBEL>CAMB_D_I_5_IBUF</twBEL><twBEL>ProtoComp645.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y1.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.346</twDelInfo><twComp>CAMB_D_I_5_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y1.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>Inst_camctlB/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT121</twBEL><twBEL>Inst_camctlB/D_O_5</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>1.346</twRouteDel><twTotDel>2.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlB/D_O_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp646.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>389</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.022</twRouteDel><twTotDel>3.541</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="326"><twConstRollup name="TS_CLK_I" fullName="TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;" type="origin" depth="0" requirement="10.001" prefType="period" actual="7.196" actualRollup="12.490" errors="0" errorRollup="2" items="348" itemsRollup="22933"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_recfg_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;" type="child" depth="1" requirement="9.260" prefType="period" actual="3.334" actualRollup="7.028" errors="0" errorRollup="0" items="0" itemsRollup="3982"/><twConstRollup name="TS_Inst_SysCon_pllout_x2" fullName="TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;" type="child" depth="2" requirement="4.630" prefType="period" actual="3.514" actualRollup="N/A" errors="0" errorRollup="0" items="83" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_xs" fullName="TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;" type="child" depth="2" requirement="0.926" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_x1" fullName="TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;" type="child" depth="2" requirement="9.260" prefType="period" actual="6.741" actualRollup="N/A" errors="0" errorRollup="0" items="3899" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="5.865" actualRollup="N/A" errors="0" errorRollup="0" items="6214" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x_180" fullName="TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="1.249" actualRollup="N/A" errors="1" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x" fullName="TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         10 HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="1.249" actualRollup="N/A" errors="1" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_mcb_drp_clk_bfg" fullName="TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.001" prefType="period" actual="6.907" actualRollup="N/A" errors="0" errorRollup="0" items="12737" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="327"><twConstRollup name="TS_CAMB_PCLK_I" fullName="TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;" type="origin" depth="0" requirement="12.500" prefType="period" actual="15.528" actualRollup="4.758" errors="4" errorRollup="0" items="448871" itemsRollup="28"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_6_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.648" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_0_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.123" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_1_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.239" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_2_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.065" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_3_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.758" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_4_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.035" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_5_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.024" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="328">5</twUnmetConstCnt><twDataSheet anchorID="329" twNameLen="15"><twSUH2ClkList anchorID="330" twDestWidth="11" twPhaseWidth="8"><twDest>CAMA_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.907</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.916</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.105</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.647</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.437</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.943</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.017</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.762</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.284</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.656</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.472</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.704</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.555</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.548</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_FV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.175</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.008</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_LV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.731</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.252</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.051</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="331" twDestWidth="11" twPhaseWidth="8"><twDest>CAMB_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.310</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.848</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.179</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.516</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.702</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.404</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.300</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.896</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.295</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.892</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.683</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.367</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.551</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.554</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_FV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.150</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.047</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_LV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.979</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.167</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.337</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.949</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mosi</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.495</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.882</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sck</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.333</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.806</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="332" twDestWidth="11"><twDest>CAMA_PCLK_I</twDest><twClk2SU><twSrc>CAMA_PCLK_I</twSrc><twRiseRise>12.043</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="333" twDestWidth="11"><twDest>CAMB_PCLK_I</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseRise>15.528</twRiseRise></twClk2SU><twClk2SU><twSrc>css</twSrc><twRiseRise>3.207</twRiseRise><twFallRise>3.207</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="334" twDestWidth="5"><twDest>CLK_I</twDest><twClk2SU><twSrc>CLK_I</twSrc><twRiseRise>7.196</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="335" twDestWidth="11"><twDest>css</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseFall>4.341</twRiseFall></twClk2SU><twClk2SU><twSrc>css</twSrc><twRiseFall>1.274</twRiseFall><twFallFall>1.274</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="336" twDestWidth="11" twWorstWindow="4.579" twWorstSetup="3.571" twWorstHold="1.008" twWorstSetupSlack="-2.321" twWorstHoldSlack="5.242" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.343" twHoldSlack = "6.202" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.907</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.048</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.334" twHoldSlack = "6.145" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.916</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.105</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.603" twHoldSlack = "5.813" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.647</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.437</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.307" twHoldSlack = "6.267" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.943</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.017</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.488" twHoldSlack = "5.966" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.762</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.284</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.727" twHoldSlack = "5.594" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.656</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.778" twHoldSlack = "5.546" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.472</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.704</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.695" twHoldSlack = "5.702" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.555</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.548</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_FV_I</twSrc><twSUHSlackTime twSetupSlack = "1.075" twHoldSlack = "5.242" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.175</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.008</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_LV_I</twSrc><twSUHSlackTime twSetupSlack = "0.519" twHoldSlack = "5.998" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.731</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.252</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-2.321" twHoldSlack = "6.301" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.571</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.051</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="337" twDestWidth="11" twWorstWindow="5.384" twWorstSetup="4.337" twWorstHold="1.047" twWorstSetupSlack="-3.087" twWorstHoldSlack="5.203" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.474" twHoldSlack = "5.940" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.310</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.402" twHoldSlack = "6.071" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.848</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.179</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.734" twHoldSlack = "5.548" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.516</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.702</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.846" twHoldSlack = "5.430" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.404</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.820</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.950" twHoldSlack = "5.354" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.300</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.896</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.955" twHoldSlack = "5.358" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.295</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.892</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.567" twHoldSlack = "5.883" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.683</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.367</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.699" twHoldSlack = "5.696" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.551</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.554</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_FV_I</twSrc><twSUHSlackTime twSetupSlack = "1.100" twHoldSlack = "5.203" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.150</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.047</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_LV_I</twSrc><twSUHSlackTime twSetupSlack = "0.271" twHoldSlack = "6.417" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.979</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.167</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-3.087" twHoldSlack = "7.199" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.337</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.949</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>css</twSrc><twSUHSlackTime twSetupSlack = "-1.957" twHoldSlack = "5.368" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.207</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.882</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>mosi</twSrc><twSUHSlackTime twSetupSlack = "-2.245" twHoldSlack = "5.368" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.495</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.882</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>sck</twSrc><twSUHSlackTime twSetupSlack = "0.917" twHoldSlack = "5.444" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.333</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.806</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="338"><twErrCnt>173</twErrCnt><twScore>237891</twScore><twSetupScore>237393</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>498</twPinLimitScore><twConstCov><twPathCnt>475843</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>16627</twConnCnt></twConstCov><twStats anchorID="339"><twMinPer>15.528</twMinPer><twFootnote number="1" /><twMaxFreq>64.400</twMaxFreq><twMaxFromToDel>4.758</twMaxFromToDel><twMinInBeforeClk>4.337</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Mar 15 22:25:03 2015 </twTimestamp></twFoot><twClientInfo anchorID="340"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 353 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
