Execute     source -notrace -encoding utf-8 /work/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /work/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls opened at Sat Feb 01 13:07:15 IST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg 
Execute     send_msg_by_id WARNING @200-2001@%s%s /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h see [hls] from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(14) 
WARNING: [HLS 200-2001] file not found '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h' see [hls] from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(14)
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(8)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.cpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(9)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(10)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.cpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(11)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_fullyconnected.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_fullyconnected.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(12)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_fullyconnected.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_fullyconnected.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(13)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.cpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(14)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h 
WARNING: [HLS 200-40] Cannot find design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h'
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/classify_lib.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/classify_lib.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(15)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/classify_lib.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/classify_lib.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/common.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/common.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(16)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/common.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/common.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.hpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.hpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(17)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.hpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Lenet.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Lenet.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(18)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet.cpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=lenet5.hpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=lenet5.hpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(19)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/lenet5.hpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/lenet5.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Weights_Conv1.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Weights_Conv1.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(20)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Conv1.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Conv1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Weights_Pool1.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Weights_Pool1.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(21)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Pool1.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Pool1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Weights_Pool2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Weights_Pool2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(22)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Pool2.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Pool2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Wfc2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Wfc2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(23)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Wfc2.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Wfc2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Wconv2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Wconv2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(24)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Wconv2.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Wconv2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=lenet5' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=lenet5' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(7)
Execute     set_top lenet5 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu7ev-ffvc1156-2-e' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-ffvc1156-2-e' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(1)
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /work/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /work/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 2.65 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.21 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.93 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 3.1 sec.
Execute   apply_ini /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file ../lenet5/hw_layers/image_pool.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 7.3 seconds. CPU system time: 0.93 seconds. Elapsed time: 7.89 seconds; current allocated memory: 326.859 MB.
Execute       set_directive_top lenet5 -name=lenet5 
Execute       source /work/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'Lenet.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Lenet.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang Lenet.cpp -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.cpp.clang.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/clang.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/.systemc_flag -fix-errors /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/all.directive.json -fix-errors /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.21 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /work/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.71 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp.clang.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.pp.0.cpp.clang.err.log
WARNING: [HLS 207-1017] unknown pragma ignored (./../lenet5/hw_layers/image_convolution.h:10:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../lenet5/hw_layers/image_convolution.h:11:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../lenet5/hw_layers/image_convolution.h:12:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../lenet5/hw_layers/image_convolution.h:18:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../lenet5/hw_layers/image_convolution.h:19:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../lenet5/hw_layers/image_convolution.h:20:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../lenet5/hw_layers/image_convolution.h:27:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../lenet5/hw_layers/image_convolution.h:28:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./../lenet5/hw_layers/image_convolution.h:29:9)
INFO: [HLS 200-10] Analyzing design file '../lenet5/hw_layers/image_pool.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../lenet5/hw_layers/image_pool.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../lenet5/hw_layers/image_pool.cpp -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.cpp.clang.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/clang.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/.systemc_flag -fix-errors /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.14 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/all.directive.json -fix-errors /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.14 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp.clang.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file '../lenet5/hw_layers/image_convolution.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../lenet5/hw_layers/image_convolution.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../lenet5/hw_layers/image_convolution.cpp -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.cpp.clang.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/clang.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/.systemc_flag -fix-errors /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.98 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/all.directive.json -fix-errors /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.97 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.9 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp.clang.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.pp.0.cpp.clang.err.log
WARNING: [HLS 207-1017] unknown pragma ignored (../lenet5/hw_layers/image_convolution.h:10:9)
WARNING: [HLS 207-1017] unknown pragma ignored (../lenet5/hw_layers/image_convolution.h:11:9)
WARNING: [HLS 207-1017] unknown pragma ignored (../lenet5/hw_layers/image_convolution.h:12:9)
WARNING: [HLS 207-1017] unknown pragma ignored (../lenet5/hw_layers/image_convolution.h:18:9)
WARNING: [HLS 207-1017] unknown pragma ignored (../lenet5/hw_layers/image_convolution.h:19:9)
WARNING: [HLS 207-1017] unknown pragma ignored (../lenet5/hw_layers/image_convolution.h:20:9)
WARNING: [HLS 207-1017] unknown pragma ignored (../lenet5/hw_layers/image_convolution.h:27:9)
WARNING: [HLS 207-1017] unknown pragma ignored (../lenet5/hw_layers/image_convolution.h:28:9)
WARNING: [HLS 207-1017] unknown pragma ignored (../lenet5/hw_layers/image_convolution.h:29:9)
INFO: [HLS 200-10] Analyzing design file '../lenet5/hw_layers/activation.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../lenet5/hw_layers/activation.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../lenet5/hw_layers/activation.cpp -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.cpp.clang.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/clang.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/.systemc_flag -fix-errors /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.13 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/all.directive.json -fix-errors /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.13 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.16 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp.clang.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18 seconds. CPU system time: 4.8 seconds. Elapsed time: 23.11 seconds; current allocated memory: 329.578 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.0.bc -args  "/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.g.bc" "/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.g.bc" "/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.g.bc" "/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.g.bc"  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/Lenet.g.bc /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_pool.g.bc /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/image_convolution.g.bc /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/activation.g.bc -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.0.bc > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.1.lower.bc -args /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.1.lower.bc > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.24 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.2.m1.bc -args /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.2.m1.bc > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 3.63 sec.
Execute       run_link_or_opt -opt -out /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet5 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lenet5 -reflow-float-conversion -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.3.fpc.bc > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.65 sec.
Execute       run_link_or_opt -out /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.4.m2.bc -args /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.4.m2.bc > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.23 sec.
Execute       run_link_or_opt -opt -out /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lenet5 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lenet5 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.5.gdce.bc > /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.24 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lenet5 -mllvm -hls-db-dir -mllvm /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e 2> /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 29,844 Compile/Link /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 29,844 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,364 Unroll/Inline (step 1) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,364 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,476 Unroll/Inline (step 2) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,476 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,321 Unroll/Inline (step 3) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,321 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 800 Unroll/Inline (step 4) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 800 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,813 Array/Struct (step 1) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,813 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 983 Array/Struct (step 2) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 983 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 983 Array/Struct (step 3) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 983 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 983 Array/Struct (step 4) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 983 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 983 Array/Struct (step 5) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 983 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 983 Performance (step 1) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 983 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 983 Performance (step 2) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 983 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,537 Performance (step 3) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,537 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,343 Performance (step 4) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,343 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,432 HW Transforms (step 1) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,432 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,018 HW Transforms (step 2) /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,018 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'D_IN' is marked as complete unroll implied by the pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:305:6)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_309_5' is marked as complete unroll implied by the pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:309:24)
INFO: [HLS 214-291] Loop 'DEPTH_IN' is marked as complete unroll implied by the pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:201:8)
INFO: [HLS 214-291] Loop 'D_OUT' is marked as complete unroll implied by the pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:85:7)
INFO: [HLS 214-186] Unrolling loop 'D_IN' (../lenet5/hw_layers/image_convolution.cpp:305:6) in function 'CONVOLUTION_LAYER_3' completely with a factor of 16 (../lenet5/hw_layers/image_convolution.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_309_5' (../lenet5/hw_layers/image_convolution.cpp:309:24) in function 'CONVOLUTION_LAYER_3' completely with a factor of 4 (../lenet5/hw_layers/image_convolution.cpp:244:0)
INFO: [HLS 214-188] Unrolling loop 'DEPTH_OUT' (../lenet5/hw_layers/image_convolution.cpp:192:7) in function 'CONVOLUTION_LAYER_2' partially with a factor of 2 (../lenet5/hw_layers/image_convolution.cpp:116:0)
INFO: [HLS 214-186] Unrolling loop 'DEPTH_IN' (../lenet5/hw_layers/image_convolution.cpp:201:8) in function 'CONVOLUTION_LAYER_2' completely with a factor of 6 (../lenet5/hw_layers/image_convolution.cpp:116:0)
INFO: [HLS 214-186] Unrolling loop 'D_OUT' (../lenet5/hw_layers/image_convolution.cpp:85:7) in function 'CONVOLUTION_LAYER_1' completely with a factor of 6 (../lenet5/hw_layers/image_convolution.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_tanh(float)' into 'CONVOLUTION_LAYER_1(float const*, float const*, float const*, float*, int)' (../lenet5/hw_layers/image_convolution.cpp:23:0)
INFO: [HLS 214-178] Inlining function '_tanh(float)' into 'CONVOLUTION_LAYER_2(float const*, float const*, float const*, float*, int)' (../lenet5/hw_layers/image_convolution.cpp:116:0)
INFO: [HLS 214-178] Inlining function '_tanh(float)' into 'CONVOLUTION_LAYER_3(float const*, float const*, float const*, float*, int)' (../lenet5/hw_layers/image_convolution.cpp:244:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.35.45.54.65)' into 'fp_struct<float>::to_float() const (.32.42.51.62)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.32.42.51.62)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.96.106.116.134)' into 'fp_struct<double>::to_double() const (.93.103.113.131)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.93.103.113.131)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:157:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:28:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function 'POOLING_LAYER_1(float*, float*, float*, float*)' into 'lenet5(float const*, float*)' (Lenet.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'POOLING_LAYER_2(float*, float*, float*, float*)' into 'lenet5(float const*, float*)' (Lenet.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'FULLY_CONNECTED_LAYER_1(float*, float*, float*, float*)' into 'lenet5(float const*, float*)' (Lenet.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'FULLY_CONNECTED_LAYER_2(float*, float*, float*, float*)' into 'lenet5(float const*, float*)' (Lenet.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'WBRAM': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:26:8)
INFO: [HLS 214-248] Applying array_partition to 'biasBRAM': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:27:8)
INFO: [HLS 214-248] Applying array_partition to 'OBRAM': Complete partitioning on dimension 2. (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM': Complete partitioning on dimension 2. (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-248] Applying array_partition to 'WBRAM': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 2. (../lenet5/hw_layers/image_convolution.cpp:123:8)
INFO: [HLS 214-248] Applying array_partition to 'biasBRAM': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:124:8)
INFO: [HLS 214-248] Applying array_partition to 'OBRAM': Cyclic partitioning with factor 2 on dimension 2. (../lenet5/hw_layers/image_convolution.cpp:125:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM': Complete partitioning on dimension 2. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'WBRAM': Complete partitioning on dimension 2. (../lenet5/hw_layers/image_convolution.cpp:248:8)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_4> at ../lenet5/hw_layers/image_pool.cpp:23:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_54_4> at ../lenet5/hw_layers/image_pool.cpp:54:22 
INFO: [HLS 214-449] Automatically partitioning array 'IBRAM' dimension 1 completely based on constant index. (../lenet5/hw_layers/image_convolution.cpp:25:8)
INFO: [HLS 214-449] Automatically partitioning array 'OBRAM' dimension 1 completely based on constant index. (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-449] Automatically partitioning array 'IBRAM' dimension 1 completely based on constant index. (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-449] Automatically partitioning array 'OBRAM' dimension 1 completely based on constant index. (../lenet5/hw_layers/image_convolution.cpp:125:8)
INFO: [HLS 214-449] Automatically partitioning array 'IBRAM' dimension 1 completely based on constant index. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-449] Automatically partitioning array 'OBRAM' dimension 1 completely based on constant index. (../lenet5/hw_layers/image_convolution.cpp:254:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'Wpool1' due to pipeline pragma (./Weights_Pool1.h:1:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'Wpool2' due to pipeline pragma (./Weights_Pool2.h:1:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=7 dim=1' for array 'tbl' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:196:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'hconv1' due to pipeline pragma (Lenet.cpp:9:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:25:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'OBRAM_0' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'OBRAM_1' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'OBRAM_2' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'OBRAM_3' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'OBRAM_4' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'OBRAM_5' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'hconv2' due to pipeline pragma (Lenet.cpp:33:19)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_0' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_1' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_2' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_3' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_4' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_5' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'OBRAM_0' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:125:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'OBRAM_1' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:125:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_0' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_1' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_10' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_11' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_12' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_13' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_14' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_15' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_2' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_3' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_4' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_5' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_6' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_7' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_8' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'IBRAM_9' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'OBRAM' due to pipeline pragma (../lenet5/hw_layers/image_convolution.cpp:254:8)
INFO: [HLS 214-248] Applying array_partition to '_ZL3tbl': Cyclic partitioning with factor 7 on dimension 1. (../lenet5/hw_layers/../common.h:58:0)
INFO: [HLS 214-248] Applying array_partition to 'Wpool2': Cyclic partitioning with factor 2 on dimension 1. (./Weights_Pool2.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'Wpool1': Cyclic partitioning with factor 2 on dimension 1. (./Weights_Pool1.h:1:0)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:25:8)
INFO: [HLS 214-248] Applying array_partition to 'OBRAM_0': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'OBRAM_1': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'OBRAM_2': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'OBRAM_3': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'OBRAM_4': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'OBRAM_5': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:28:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_0': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_1': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_2': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_3': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_4': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_5': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:122:8)
INFO: [HLS 214-248] Applying array_partition to 'OBRAM_0': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:125:8)
INFO: [HLS 214-248] Applying array_partition to 'OBRAM_1': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:125:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_0': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_1': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_2': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_3': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_4': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_5': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_6': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_7': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_8': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_9': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_10': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_11': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_12': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_13': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_14': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'IBRAM_15': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:247:8)
INFO: [HLS 214-248] Applying array_partition to 'OBRAM': Complete partitioning on dimension 1. (../lenet5/hw_layers/image_convolution.cpp:254:8)
INFO: [HLS 214-248] Applying array_partition to 'hconv1': Cyclic partitioning with factor 5 on dimension 1. (Lenet.cpp:9:19)
INFO: [HLS 214-248] Applying array_partition to 'hconv2': Cyclic partitioning with factor 2 on dimension 1. (Lenet.cpp:33:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.48 seconds. CPU system time: 1.96 seconds. Elapsed time: 15.29 seconds; current allocated memory: 333.684 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 333.684 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lenet5 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.0.bc -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 335.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.1.bc -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.2.prechk.bc -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'POOLING_LAYER_2' (../lenet5/hw_layers/image_pool.cpp:41) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 338.488 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.g.1.bc to /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.o.1.bc -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.31 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.o.1.tmp.bc -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../lenet5/hw_layers/image_convolution.cpp:196:9) to (../lenet5/hw_layers/image_convolution.cpp:192:7) in function 'CONVOLUTION_LAYER_2'... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../lenet5/hw_layers/image_convolution.cpp:80:9) to (../lenet5/hw_layers/image_convolution.cpp:79:6) in function 'CONVOLUTION_LAYER_1'... converting 3 basic blocks.
Command         transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 363.047 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.o.2.bc -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'copy_input_2'(../lenet5/hw_layers/image_convolution.cpp:36:3) and 'copy_input_3'(../lenet5/hw_layers/image_convolution.cpp:38:4) in function 'CONVOLUTION_LAYER_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ROW'(../lenet5/hw_layers/image_convolution.cpp:77:5) and 'COL'(../lenet5/hw_layers/image_convolution.cpp:79:6) in function 'CONVOLUTION_LAYER_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'COL_K'(../lenet5/hw_layers/image_convolution.cpp:75:4) and 'ROW'(../lenet5/hw_layers/image_convolution.cpp:77:5) in function 'CONVOLUTION_LAYER_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ROW_K'(../lenet5/hw_layers/image_convolution.cpp:73:3) and 'COL_K'(../lenet5/hw_layers/image_convolution.cpp:75:4) in function 'CONVOLUTION_LAYER_1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_101_2'(../lenet5/hw_layers/image_convolution.cpp:101:21) and 'VITIS_LOOP_102_3'(../lenet5/hw_layers/image_convolution.cpp:102:22) in function 'CONVOLUTION_LAYER_1' into perfectly nested loops.
WARNING: [XFORM 203-561] 'VITIS_LOOP_50_2' (../lenet5/hw_layers/image_pool.cpp:50:20) in function 'lenet5' is an infinite loop.
INFO: [XFORM 203-541] Flattening a loop nest 'copy_input_2' (../lenet5/hw_layers/image_convolution.cpp:36:3) in function 'CONVOLUTION_LAYER_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (../lenet5/hw_layers/image_convolution.cpp:77:5) in function 'CONVOLUTION_LAYER_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'COL_K' (../lenet5/hw_layers/image_convolution.cpp:75:4) in function 'CONVOLUTION_LAYER_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW_K' (../lenet5/hw_layers/image_convolution.cpp:73:3) in function 'CONVOLUTION_LAYER_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_2' (../lenet5/hw_layers/image_convolution.cpp:101:21) in function 'CONVOLUTION_LAYER_1'.
Execute           auto_get_db
Command         transform done; 0.18 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.o.3.bc -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.26 seconds; current allocated memory: 392.832 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.1 sec.
Command     elaborate done; 39.52 sec.
Execute     ap_eval exec zip -j /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lenet5' ...
Execute       ap_set_top_model lenet5 
Execute       get_model_list lenet5 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lenet5 
Execute       preproc_iomode -model CONVOLUTION_LAYER_1 
Execute       preproc_iomode -model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
Execute       preproc_iomode -model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
Execute       preproc_iomode -model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list lenet5 -filter all-wo-channel 
INFO-FLOW: Model list for configure: CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 CONVOLUTION_LAYER_1 lenet5
INFO-FLOW: Configuring Module : CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 ...
Execute       set_default_model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
Execute       apply_spec_resource_limit CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
INFO-FLOW: Configuring Module : CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL ...
Execute       set_default_model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
Execute       apply_spec_resource_limit CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
INFO-FLOW: Configuring Module : CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 ...
Execute       set_default_model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
Execute       apply_spec_resource_limit CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
INFO-FLOW: Configuring Module : CONVOLUTION_LAYER_1 ...
Execute       set_default_model CONVOLUTION_LAYER_1 
Execute       apply_spec_resource_limit CONVOLUTION_LAYER_1 
INFO-FLOW: Configuring Module : lenet5 ...
Execute       set_default_model lenet5 
Execute       apply_spec_resource_limit lenet5 
INFO-FLOW: Model list for preprocess: CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 CONVOLUTION_LAYER_1 lenet5
INFO-FLOW: Preprocessing Module: CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 ...
Execute       set_default_model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
Execute       cdfg_preprocess -model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
Execute       rtl_gen_preprocess CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
INFO-FLOW: Preprocessing Module: CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL ...
Execute       set_default_model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
Execute       cdfg_preprocess -model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
Execute       rtl_gen_preprocess CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
INFO-FLOW: Preprocessing Module: CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 ...
Execute       set_default_model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
Execute       cdfg_preprocess -model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
Execute       rtl_gen_preprocess CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
INFO-FLOW: Preprocessing Module: CONVOLUTION_LAYER_1 ...
Execute       set_default_model CONVOLUTION_LAYER_1 
Execute       cdfg_preprocess -model CONVOLUTION_LAYER_1 
Execute       rtl_gen_preprocess CONVOLUTION_LAYER_1 
INFO-FLOW: Preprocessing Module: lenet5 ...
Execute       set_default_model lenet5 
Execute       cdfg_preprocess -model lenet5 
Execute       rtl_gen_preprocess lenet5 
INFO-FLOW: Model list for synthesis: CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 CONVOLUTION_LAYER_1 lenet5
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
Execute       schedule -model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_input_2_copy_input_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'copy_input_2_copy_input_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.22 seconds; current allocated memory: 393.789 MB.
Execute       syn_report -verbosereport -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.sched.adb -f 
INFO-FLOW: Finish scheduling CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.
Execute       set_default_model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
Execute       bind -model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 393.789 MB.
Execute       syn_report -verbosereport -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.bind.adb -f 
INFO-FLOW: Finish binding CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
Execute       schedule -model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROW_K_COL_K_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'ROW_K_COL_K_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 394.207 MB.
Execute       syn_report -verbosereport -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.sched.adb -f 
INFO-FLOW: Finish scheduling CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.
Execute       set_default_model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
Execute       bind -model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 394.207 MB.
Execute       syn_report -verbosereport -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.bind.adb -f 
INFO-FLOW: Finish binding CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
Execute       schedule -model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln104_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_2_VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35, loop 'VITIS_LOOP_101_2_VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 394.207 MB.
Execute       syn_report -verbosereport -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.sched.adb -f 
INFO-FLOW: Finish scheduling CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.
Execute       set_default_model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
Execute       bind -model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 394.207 MB.
Execute       syn_report -verbosereport -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.bind.adb -f 
INFO-FLOW: Finish binding CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CONVOLUTION_LAYER_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CONVOLUTION_LAYER_1 
Execute       schedule -model CONVOLUTION_LAYER_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 394.207 MB.
Execute       syn_report -verbosereport -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1.sched.adb -f 
INFO-FLOW: Finish scheduling CONVOLUTION_LAYER_1.
Execute       set_default_model CONVOLUTION_LAYER_1 
Execute       bind -model CONVOLUTION_LAYER_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 394.207 MB.
Execute       syn_report -verbosereport -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1.bind.adb -f 
INFO-FLOW: Finish binding CONVOLUTION_LAYER_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lenet5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lenet5 
Execute       schedule -model lenet5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 394.207 MB.
Execute       syn_report -verbosereport -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.sched.adb -f 
INFO-FLOW: Finish scheduling lenet5.
Execute       set_default_model lenet5 
Execute       bind -model lenet5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 394.207 MB.
Execute       syn_report -verbosereport -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.bind.adb -f 
INFO-FLOW: Finish binding lenet5.
Execute       get_model_list lenet5 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
Execute       rtl_gen_preprocess CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
Execute       rtl_gen_preprocess CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
Execute       rtl_gen_preprocess CONVOLUTION_LAYER_1 
Execute       rtl_gen_preprocess lenet5 
INFO-FLOW: Model list for RTL generation: CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 CONVOLUTION_LAYER_1 lenet5
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3' pipeline 'copy_input_2_copy_input_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 394.207 MB.
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       gen_rtl CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 -style xilinx -f -lang vhdl -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/vhdl/lenet5_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
Execute       gen_rtl CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 -style xilinx -f -lang vlog -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
Execute       syn_report -csynth -model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 -f -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.adb 
Execute       db_write -model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 -bindview -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 -p /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL' pipeline 'ROW_K_COL_K_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL'.
INFO: [RTMG 210-279] Implementing memory 'lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W' using auto ROMs.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 396.551 MB.
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       gen_rtl CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL -style xilinx -f -lang vhdl -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/vhdl/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
Execute       gen_rtl CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL -style xilinx -f -lang vlog -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
Execute       syn_report -csynth -model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL -f -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.adb 
Execute       db_write -model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL -bindview -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL -p /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_101_2_VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_local_RAM_AUTO_0R0W' to 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_1_local_local_RAM_AUTO_0R0W' to 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_1_localcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_2_local_local_RAM_AUTO_0R0W' to 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_2_localdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_3_local_local_RAM_AUTO_0R0W' to 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_3_localeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_4_local_local_RAM_AUTO_0R0W' to 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_4_localfYi' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_3ns_10ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_15ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_10ns_4ns_3_14_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3'.
INFO: [RTMG 210-278] Implementing memory 'lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb' using auto RAMs.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 400.613 MB.
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       gen_rtl CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 -style xilinx -f -lang vhdl -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/vhdl/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
Execute       gen_rtl CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 -style xilinx -f -lang vlog -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/verilog/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
Execute       syn_report -csynth -model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 -f -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.adb 
Execute       db_write -model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 -bindview -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 -p /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CONVOLUTION_LAYER_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CONVOLUTION_LAYER_1 -top_prefix lenet5_ -sub_prefix lenet5_ -mg_file /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CONVOLUTION_LAYER_1'.
INFO: [RTMG 210-278] Implementing memory 'lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 403.328 MB.
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       gen_rtl CONVOLUTION_LAYER_1 -style xilinx -f -lang vhdl -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/vhdl/lenet5_CONVOLUTION_LAYER_1 
Execute       gen_rtl CONVOLUTION_LAYER_1 -style xilinx -f -lang vlog -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/verilog/lenet5_CONVOLUTION_LAYER_1 
Execute       syn_report -csynth -model CONVOLUTION_LAYER_1 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/CONVOLUTION_LAYER_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model CONVOLUTION_LAYER_1 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/CONVOLUTION_LAYER_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model CONVOLUTION_LAYER_1 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model CONVOLUTION_LAYER_1 -f -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1.adb 
Execute       db_write -model CONVOLUTION_LAYER_1 -bindview -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CONVOLUTION_LAYER_1 -p /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lenet5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lenet5 -top_prefix  -sub_prefix lenet5_ -mg_file /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/input_layer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lenet5/output_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lenet5' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'lenet5/output_r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lenet5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 404.008 MB.
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       gen_rtl lenet5 -istop -style xilinx -f -lang vhdl -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/vhdl/lenet5 
Execute       gen_rtl lenet5 -istop -style xilinx -f -lang vlog -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/verilog/lenet5 
Execute       syn_report -csynth -model lenet5 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/lenet5_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model lenet5 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/lenet5_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model lenet5 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model lenet5 -f -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.adb 
Execute       db_write -model lenet5 -bindview -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lenet5 -p /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5 
Execute       export_constraint_db -f -tool general -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.constraint.tcl 
Execute       syn_report -designview -model lenet5 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.design.xml 
Execute       syn_report -csynthDesign -model lenet5 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth.rpt -MHOut /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -wcfg -model lenet5 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lenet5 -o /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.protoinst 
Execute       sc_get_clocks lenet5 
Execute       sc_get_portdomain lenet5 
INFO-FLOW: Model list for RTL component generation: CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 CONVOLUTION_LAYER_1 lenet5
INFO-FLOW: Handling components in module [CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3] ... 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.compgen.tcl 
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL] ... 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.compgen.tcl 
INFO-FLOW: Found component lenet5_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model lenet5_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component lenet5_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model lenet5_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3] ... 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.compgen.tcl 
INFO-FLOW: Found component lenet5_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model lenet5_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component lenet5_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model lenet5_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component lenet5_sparsemux_13_3_32_1_1.
INFO-FLOW: Append model lenet5_sparsemux_13_3_32_1_1
INFO-FLOW: Found component lenet5_urem_10ns_4ns_3_14_1.
INFO-FLOW: Append model lenet5_urem_10ns_4ns_3_14_1
INFO-FLOW: Found component lenet5_mul_13ns_15ns_27_1_1.
INFO-FLOW: Append model lenet5_mul_13ns_15ns_27_1_1
INFO-FLOW: Found component lenet5_mac_muladd_10ns_3ns_10ns_13_4_1.
INFO-FLOW: Append model lenet5_mac_muladd_10ns_3ns_10ns_13_4_1
INFO-FLOW: Found component lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb.
INFO-FLOW: Append model lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb
INFO-FLOW: Found component lenet5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CONVOLUTION_LAYER_1] ... 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1.compgen.tcl 
INFO-FLOW: Found component lenet5_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model lenet5_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component lenet5_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model lenet5_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component lenet5_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model lenet5_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component lenet5_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model lenet5_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W
INFO-FLOW: Found component lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W.
INFO-FLOW: Append model lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [lenet5] ... 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.compgen.tcl 
INFO-FLOW: Append model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3
INFO-FLOW: Append model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL
INFO-FLOW: Append model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3
INFO-FLOW: Append model CONVOLUTION_LAYER_1
INFO-FLOW: Append model lenet5
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lenet5_flow_control_loop_pipe_sequential_init lenet5_fadd_32ns_32ns_32_4_full_dsp_1 lenet5_fmul_32ns_32ns_32_3_max_dsp_1 lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W lenet5_flow_control_loop_pipe_sequential_init lenet5_fdiv_32ns_32ns_32_9_no_dsp_1 lenet5_fexp_32ns_32ns_32_8_full_dsp_1 lenet5_sparsemux_13_3_32_1_1 lenet5_urem_10ns_4ns_3_14_1 lenet5_mul_13ns_15ns_27_1_1 lenet5_mac_muladd_10ns_3ns_10ns_13_4_1 lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb lenet5_flow_control_loop_pipe_sequential_init lenet5_fadd_32ns_32ns_32_4_full_dsp_1 lenet5_fadd_32ns_32ns_32_4_full_dsp_1 lenet5_fadd_32ns_32ns_32_4_full_dsp_1 lenet5_fmul_32ns_32ns_32_3_max_dsp_1 lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 CONVOLUTION_LAYER_1 lenet5
INFO-FLOW: Generating /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model lenet5_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model lenet5_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model lenet5_sparsemux_13_3_32_1_1
INFO-FLOW: To file: write model lenet5_urem_10ns_4ns_3_14_1
INFO-FLOW: To file: write model lenet5_mul_13ns_15ns_27_1_1
INFO-FLOW: To file: write model lenet5_mac_muladd_10ns_3ns_10ns_13_4_1
INFO-FLOW: To file: write model lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb
INFO-FLOW: To file: write model lenet5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lenet5_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model lenet5_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model lenet5_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model lenet5_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W
INFO-FLOW: To file: write model lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W
INFO-FLOW: To file: write model CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3
INFO-FLOW: To file: write model CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL
INFO-FLOW: To file: write model CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3
INFO-FLOW: To file: write model CONVOLUTION_LAYER_1
INFO-FLOW: To file: write model lenet5
INFO-FLOW: Generating /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/vhdl' dstVlogDir='/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/vlog' tclDir='/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db' modelList='lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fmul_32ns_32ns_32_3_max_dsp_1
lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fdiv_32ns_32ns_32_9_no_dsp_1
lenet5_fexp_32ns_32ns_32_8_full_dsp_1
lenet5_sparsemux_13_3_32_1_1
lenet5_urem_10ns_4ns_3_14_1
lenet5_mul_13ns_15ns_27_1_1
lenet5_mac_muladd_10ns_3ns_10ns_13_4_1
lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fmul_32ns_32ns_32_3_max_dsp_1
lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W
lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W
CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3
CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL
CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3
CONVOLUTION_LAYER_1
lenet5
' expOnly='0'
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.compgen.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.compgen.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.compgen.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1.compgen.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.46 seconds; current allocated memory: 405.801 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='lenet5_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name lenet5
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fmul_32ns_32ns_32_3_max_dsp_1
lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fdiv_32ns_32ns_32_9_no_dsp_1
lenet5_fexp_32ns_32ns_32_8_full_dsp_1
lenet5_sparsemux_13_3_32_1_1
lenet5_urem_10ns_4ns_3_14_1
lenet5_mul_13ns_15ns_27_1_1
lenet5_mac_muladd_10ns_3ns_10ns_13_4_1
lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fmul_32ns_32ns_32_3_max_dsp_1
lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W
lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W
CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3
CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL
CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3
CONVOLUTION_LAYER_1
lenet5
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/top-io-be.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.tbgen.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.tbgen.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.tbgen.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1.tbgen.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.constraint.tcl 
Execute       sc_get_clocks lenet5 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/misc/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/misc/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/misc/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute       source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/misc/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST lenet5 MODULE2INSTS {lenet5 lenet5 CONVOLUTION_LAYER_1 grp_CONVOLUTION_LAYER_1_fu_24 CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48 CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56 CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67} INST2MODULE {lenet5 lenet5 grp_CONVOLUTION_LAYER_1_fu_24 CONVOLUTION_LAYER_1 grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48 CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56 CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67 CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3} INSTDATA {lenet5 {DEPTH 1 CHILDREN grp_CONVOLUTION_LAYER_1_fu_24} grp_CONVOLUTION_LAYER_1_fu_24 {DEPTH 2 CHILDREN {grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48 grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56 grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67}} grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48 {DEPTH 3 CHILDREN {}} grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56 {DEPTH 3 CHILDREN {}} grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67 {DEPTH 3 CHILDREN {}}} MODULEDATA {CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_100_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:36 VARIABLE icmp_ln36 LOOP copy_input_2_copy_input_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_106_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:36 VARIABLE add_ln36_1 LOOP copy_input_2_copy_input_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_118_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:36 VARIABLE add_ln36 LOOP copy_input_2_copy_input_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln38_fu_124_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:38 VARIABLE icmp_ln38 LOOP copy_input_2_copy_input_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_fu_130_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:36 VARIABLE select_ln36 LOOP copy_input_2_copy_input_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_1_fu_138_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:36 VARIABLE select_ln36_1 LOOP copy_input_2_copy_input_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_162_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:40 VARIABLE add_ln40 LOOP copy_input_2_copy_input_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_173_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:38 VARIABLE add_ln38 LOOP copy_input_2_copy_input_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME WBRAM_5_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:26 VARIABLE WBRAM_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME WBRAM_4_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:26 VARIABLE WBRAM_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME WBRAM_3_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:26 VARIABLE WBRAM_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME WBRAM_2_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:26 VARIABLE WBRAM_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME WBRAM_1_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:26 VARIABLE WBRAM_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME WBRAM_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:26 VARIABLE WBRAM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln73_fu_397_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE icmp_ln73 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_403_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE add_ln73_1 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_427_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE add_ln73 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln75_fu_433_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE icmp_ln75 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln73_fu_439_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE select_ln73 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln73_fu_447_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE xor_ln73 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln79_fu_453_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:79 VARIABLE icmp_ln79 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln73_fu_459_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE and_ln73 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_465_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:77 VARIABLE icmp_ln77 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln73_1_fu_471_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE and_ln73_1 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln73_1_fu_477_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE select_ln73_1 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_485_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE add_ln75 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_491_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE empty LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME row_mid213_fu_497_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE row_mid213 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME exitcond_flatten8_not_fu_505_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:77 VARIABLE exitcond_flatten8_not LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME not_exitcond_flatten8_mid241_fu_511_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE not_exitcond_flatten8_mid241 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln79_mid218_fu_517_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE icmp_ln79_mid218 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_fu_523_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE select_ln75 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_531_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:77 VARIABLE add_ln77 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_23_fu_537_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE empty_23 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_24_fu_543_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE empty_24 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME col_mid2_fu_549_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:73 VARIABLE col_mid2 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln77_fu_557_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:77 VARIABLE select_ln77 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_26_fu_607_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE empty_26 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_27_fu_613_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE empty_27 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_28_fu_619_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:77 VARIABLE empty_28 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_625_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:81 VARIABLE add_ln81 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U10 SOURCE ../lenet5/hw_layers/image_convolution.cpp:87 VARIABLE mul110_1 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U11 SOURCE ../lenet5/hw_layers/image_convolution.cpp:87 VARIABLE mul110_2 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U12 SOURCE ../lenet5/hw_layers/image_convolution.cpp:87 VARIABLE mul110_3 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U13 SOURCE ../lenet5/hw_layers/image_convolution.cpp:87 VARIABLE mul110_4 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U14 SOURCE ../lenet5/hw_layers/image_convolution.cpp:87 VARIABLE mul110_5 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U6 SOURCE ../lenet5/hw_layers/image_convolution.cpp:91 VARIABLE add136_3 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U7 SOURCE ../lenet5/hw_layers/image_convolution.cpp:91 VARIABLE add136_4 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U8 SOURCE ../lenet5/hw_layers/image_convolution.cpp:91 VARIABLE add136_5 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge75105_fu_756_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE storemerge75105 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge738789103_fu_762_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE storemerge738789103 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge77798591101_fu_768_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE storemerge77798591101 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge7281839399_fu_774_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE storemerge7281839399 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge749597_fu_780_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE storemerge749597 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge76_fu_786_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE storemerge76 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_644_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:79 VARIABLE add_ln79 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_650_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:77 VARIABLE add_ln77_1 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln77_1_fu_656_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:77 VARIABLE select_ln77_1 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_664_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE add_ln75_1 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_1_fu_670_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:75 VARIABLE select_ln75_1 LOOP ROW_K_COL_K_ROW_COL BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 21 BRAM 0 URAM 0}} CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME hconv1_local_local_U SOURCE {} VARIABLE hconv1_local_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 941 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME hconv1_1_local_local_U SOURCE {} VARIABLE hconv1_1_local_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 941 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME hconv1_2_local_local_U SOURCE {} VARIABLE hconv1_2_local_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 941 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME hconv1_3_local_local_U SOURCE {} VARIABLE hconv1_3_local_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 941 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME hconv1_4_local_local_U SOURCE {} VARIABLE hconv1_4_local_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 941 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln101_fu_301_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:101 VARIABLE icmp_ln101 LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_1_fu_307_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:101 VARIABLE add_ln101_1 LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_359_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln102_fu_316_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:102 VARIABLE icmp_ln102 LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_fu_322_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:101 VARIABLE select_ln101 LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_1_fu_365_p3 SOURCE ../lenet5/hw_layers/image_convolution.cpp:101 VARIABLE select_ln101_1 LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_32_1_1_U31 SOURCE ../lenet5/hw_layers/image_convolution.cpp:104 VARIABLE tmp LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U30 SOURCE ../lenet5/hw_layers/image_convolution.cpp:6 VARIABLE tmp_s LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U29 SOURCE ../lenet5/hw_layers/image_convolution.cpp:7 VARIABLE div_i LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_425_p0 SOURCE ../lenet5/hw_layers/image_convolution.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_3ns_10ns_13_4_1_U34 SOURCE ../lenet5/hw_layers/image_convolution.cpp:104 VARIABLE mul_ln104 LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_3ns_10ns_13_4_1_U34 SOURCE ../lenet5/hw_layers/image_convolution.cpp:104 VARIABLE add_ln104_1 LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13ns_15ns_27_1_1_U33 SOURCE ../lenet5/hw_layers/image_convolution.cpp:104 VARIABLE mul_ln104_1 LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 13 OPTYPE urem PRAGMA {} RTLNAME urem_10ns_4ns_3_14_1_U32 SOURCE ../lenet5/hw_layers/image_convolution.cpp:104 VARIABLE urem_ln104 LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_340_p2 SOURCE ../lenet5/hw_layers/image_convolution.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_101_2_VITIS_LOOP_102_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 9 BRAM 10 URAM 0}} CONVOLUTION_LAYER_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME IBRAM_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:25 VARIABLE IBRAM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OBRAM_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:28 VARIABLE OBRAM LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 784 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OBRAM_1_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:28 VARIABLE OBRAM_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 784 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OBRAM_2_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:28 VARIABLE OBRAM_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 784 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OBRAM_3_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:28 VARIABLE OBRAM_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 784 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OBRAM_4_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:28 VARIABLE OBRAM_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 784 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME OBRAM_5_U SOURCE ../lenet5/hw_layers/image_convolution.cpp:28 VARIABLE OBRAM_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 784 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 39 BRAM 24 URAM 0}} lenet5 {AREA {DSP 39 BRAM 24 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (26):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:28:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:28:8 msg_body {array_partition dim=1 type=complete  variable=OBRAM_1 1 CONVOLUTION_LAYER_1 ../lenet5/hw_layers/image_convolution.cpp:28:8 OBRAM_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:28:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:28:8 msg_body {array_partition dim=1 type=complete  variable=OBRAM_2 1 CONVOLUTION_LAYER_1 ../lenet5/hw_layers/image_convolution.cpp:28:8 OBRAM_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:28:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:28:8 msg_body {array_partition dim=1 type=complete  variable=OBRAM_3 1 CONVOLUTION_LAYER_1 ../lenet5/hw_layers/image_convolution.cpp:28:8 OBRAM_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:28:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:28:8 msg_body {array_partition dim=1 type=complete  variable=OBRAM_4 1 CONVOLUTION_LAYER_1 ../lenet5/hw_layers/image_convolution.cpp:28:8 OBRAM_4}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:28:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:28:8 msg_body {array_partition dim=1 type=complete  variable=OBRAM_5 1 CONVOLUTION_LAYER_1 ../lenet5/hw_layers/image_convolution.cpp:28:8 OBRAM_5}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:122:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:122:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_1 1 CONVOLUTION_LAYER_2 ../lenet5/hw_layers/image_convolution.cpp:122:8 IBRAM_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:122:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:122:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_2 1 CONVOLUTION_LAYER_2 ../lenet5/hw_layers/image_convolution.cpp:122:8 IBRAM_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:122:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:122:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_3 1 CONVOLUTION_LAYER_2 ../lenet5/hw_layers/image_convolution.cpp:122:8 IBRAM_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:122:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:122:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_4 1 CONVOLUTION_LAYER_2 ../lenet5/hw_layers/image_convolution.cpp:122:8 IBRAM_4}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:122:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:122:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_5 1 CONVOLUTION_LAYER_2 ../lenet5/hw_layers/image_convolution.cpp:122:8 IBRAM_5}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:125:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:125:8 msg_body {array_partition dim=1 type=complete  variable=OBRAM_1 1 CONVOLUTION_LAYER_2 ../lenet5/hw_layers/image_convolution.cpp:125:8 OBRAM_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_1 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_10 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_10}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_11 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_11}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_12 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_12}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_13 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_13}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_14 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_14}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_15 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_15}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_2 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_3 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_4 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_4}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_5 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_5}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_6 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_6}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_7 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_7}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_8 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_8}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../lenet5/hw_layers/image_convolution.cpp:247:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc ../lenet5/hw_layers/image_convolution.cpp:247:8 msg_body {array_partition dim=1 type=complete  variable=IBRAM_9 1 CONVOLUTION_LAYER_3 ../lenet5/hw_layers/image_convolution.cpp:247:8 IBRAM_9}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 409.031 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lenet5.
INFO: [VLOG 209-307] Generating Verilog RTL for lenet5.
Execute       syn_report -model lenet5 -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 141.70 MHz
Command     autosyn done; 3.38 sec.
Command   csynth_design done; 43.21 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 /work/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /work/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls opened at Sat Feb 01 13:08:22 IST 2025
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /work/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /work/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 2.63 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.2 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.9 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.96 sec.
Execute   apply_ini /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg 
Execute     send_msg_by_id WARNING @200-2001@%s%s /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h see [hls] from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(14) 
WARNING: [HLS 200-2001] file not found '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h' see [hls] from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(14)
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(8)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.cpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(9)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(10)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.cpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(11)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_fullyconnected.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_fullyconnected.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(12)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_fullyconnected.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_fullyconnected.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(13)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.cpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(14)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h 
WARNING: [HLS 200-40] Cannot find design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h'
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/classify_lib.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/classify_lib.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(15)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/classify_lib.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/classify_lib.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/common.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/common.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(16)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/common.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/common.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.hpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.hpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(17)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.hpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Lenet.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Lenet.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(18)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet.cpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=lenet5.hpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=lenet5.hpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(19)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/lenet5.hpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/lenet5.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Weights_Conv1.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Weights_Conv1.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(20)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Conv1.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Conv1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Weights_Pool1.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Weights_Pool1.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(21)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Pool1.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Pool1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Weights_Pool2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Weights_Pool2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(22)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Pool2.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Pool2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Wfc2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Wfc2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(23)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Wfc2.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Wfc2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Wconv2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Wconv2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(24)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Wconv2.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Wconv2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=lenet5' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=lenet5' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(7)
Execute     set_top lenet5 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu7ev-ffvc1156-2-e' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-ffvc1156-2-e' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(1)
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
Command       create_platform done; 0.26 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.49 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.65 sec.
Execute   apply_ini /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/config.cmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.13 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.17 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=lenet5 xml_exists=0
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to lenet5
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=24 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fmul_32ns_32ns_32_3_max_dsp_1
lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fdiv_32ns_32ns_32_9_no_dsp_1
lenet5_fexp_32ns_32ns_32_8_full_dsp_1
lenet5_sparsemux_13_3_32_1_1
lenet5_urem_10ns_4ns_3_14_1
lenet5_mul_13ns_15ns_27_1_1
lenet5_mac_muladd_10ns_3ns_10ns_13_4_1
lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fmul_32ns_32ns_32_3_max_dsp_1
lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W
lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W
CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3
CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL
CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3
CONVOLUTION_LAYER_1
lenet5
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /work/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /work/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/top-io-be.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.constraint.tcl 
Execute     sc_get_clocks lenet5 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/misc/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/misc/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/misc/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/misc/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.constraint.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.13 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.17 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.13 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.19 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.constraint.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.14 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.17 sec.
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/impl.sh
Execute     source -notrace -encoding utf-8 /work/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /work/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls opened at Sat Feb 01 13:37:01 IST 2025
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /work/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /work/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.93 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.09 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.12 sec.
Execute   apply_ini /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg 
Execute     send_msg_by_id WARNING @200-2001@%s%s /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h see [hls] from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(14) 
WARNING: [HLS 200-2001] file not found '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h' see [hls] from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(14)
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(8)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.cpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(9)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/activation.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(10)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.cpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(11)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_convolution.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_fullyconnected.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_fullyconnected.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(12)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_fullyconnected.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_fullyconnected.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(13)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.cpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(14)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h 
WARNING: [HLS 200-40] Cannot find design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.h'
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/classify_lib.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/classify_lib.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(15)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/classify_lib.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/classify_lib.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/common.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/common.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(16)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/common.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/common.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.hpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.hpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(17)
Execute     add_files /primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.hpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/lenet5/hw_layers/image_pool.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Lenet.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Lenet.cpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(18)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet.cpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=lenet5.hpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=lenet5.hpp' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(19)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/lenet5.hpp 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/lenet5.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Weights_Conv1.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Weights_Conv1.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(20)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Conv1.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Conv1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Weights_Pool1.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Weights_Pool1.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(21)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Pool1.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Pool1.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Weights_Pool2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Weights_Pool2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(22)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Pool2.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Weights_Pool2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Wfc2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Wfc2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(23)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Wfc2.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Wfc2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Wconv2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(24) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Wconv2.h' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(24)
Execute     add_files /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Wconv2.h 
INFO: [HLS 200-10] Adding design file '/primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Wconv2.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=lenet5' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=lenet5' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(7)
Execute     set_top lenet5 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu7ev-ffvc1156-2-e' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-ffvc1156-2-e' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(1)
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
Command       create_platform done; 0.16 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.31 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.41 sec.
Execute   apply_ini /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/config.cmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=lenet5 xml_exists=1
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to lenet5
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=24 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fmul_32ns_32ns_32_3_max_dsp_1
lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fdiv_32ns_32ns_32_9_no_dsp_1
lenet5_fexp_32ns_32ns_32_8_full_dsp_1
lenet5_sparsemux_13_3_32_1_1
lenet5_urem_10ns_4ns_3_14_1
lenet5_mul_13ns_15ns_27_1_1
lenet5_mac_muladd_10ns_3ns_10ns_13_4_1
lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb
lenet5_flow_control_loop_pipe_sequential_init
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fadd_32ns_32ns_32_4_full_dsp_1
lenet5_fmul_32ns_32ns_32_3_max_dsp_1
lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W
lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W
CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3
CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL
CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3
CONVOLUTION_LAYER_1
lenet5
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /work/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /work/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/top-io-be.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.rtl_wrap.cfg.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.compgen.dataonly.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/CONVOLUTION_LAYER_1.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.constraint.tcl 
Execute     sc_get_clocks lenet5 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/misc/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/misc/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/misc/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/misc/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.constraint.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.constraint.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/lenet5.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /primary/Lenet_5/lenet5_hls/Lenet_HLS_Component/Lenet_HLS_Component/hls/impl/verilog/impl.sh
