Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jan 14 13:35:59 2023
| Host         : LAPTOP-UF85CVI8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Interfaccia_seriale_timing_summary_routed.rpt -pb Interfaccia_seriale_timing_summary_routed.pb -rpx Interfaccia_seriale_timing_summary_routed.rpx -warn_on_violation
| Design       : Interfaccia_seriale
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     49          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   10          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (93)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: a_sys/uart/FSM_sequential_stbeCur_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: a_sys/uart/rClkDiv_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: a_sys/uart/rClk_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: b_sys/uart/rClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (93)
-------------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.589        0.000                      0                  137        0.212        0.000                      0                  137        9.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        14.589        0.000                      0                  137        0.212        0.000                      0                  137        9.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.589ns  (required time - arrival time)
  Source:                 a_sys/db_write/deb.count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/db_write/deb.count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.014ns (20.590%)  route 3.911ns (79.410%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.719     5.322    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDSE (Prop_fdse_C_Q)         0.518     5.840 r  a_sys/db_write/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.726     6.566    a_sys/db_write/deb.count_reg_n_0_[4]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.690 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.733     7.423    a_sys/db_write/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.547 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.438     7.985    a_sys/db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.124     8.109 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.695     8.804    a_sys/db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I4_O)        0.124     8.928 r  a_sys/db_write/deb.count[31]_i_1/O
                         net (fo=20, routed)          1.318    10.246    a_sys/db_write/deb.count[31]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  a_sys/db_write/deb.count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.601    25.024    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  a_sys/db_write/deb.count_reg[20]/C
                         clock pessimism              0.276    25.300    
                         clock uncertainty           -0.035    25.264    
    SLICE_X7Y90          FDRE (Setup_fdre_C_R)       -0.429    24.835    a_sys/db_write/deb.count_reg[20]
  -------------------------------------------------------------------
                         required time                         24.835    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                 14.589    

Slack (MET) :             14.645ns  (required time - arrival time)
  Source:                 a_sys/db_write/deb.count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/db_write/deb.count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.007ns (22.029%)  route 3.564ns (77.971%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 25.021 - 20.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.719     5.322    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDSE (Prop_fdse_C_Q)         0.518     5.840 r  a_sys/db_write/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.726     6.566    a_sys/db_write/deb.count_reg_n_0_[4]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.690 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.733     7.423    a_sys/db_write/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.547 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.438     7.985    a_sys/db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.124     8.109 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.459     8.568    a_sys/db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I3_O)        0.117     8.685 r  a_sys/db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          1.208     9.893    a_sys/db_write/deb.count[19]_i_1_n_0
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598    25.021    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[1]/C
                         clock pessimism              0.301    25.322    
                         clock uncertainty           -0.035    25.286    
    SLICE_X6Y86          FDSE (Setup_fdse_C_S)       -0.748    24.538    a_sys/db_write/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.538    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 14.645    

Slack (MET) :             14.645ns  (required time - arrival time)
  Source:                 a_sys/db_write/deb.count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/db_write/deb.count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.007ns (22.029%)  route 3.564ns (77.971%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 25.021 - 20.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.719     5.322    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDSE (Prop_fdse_C_Q)         0.518     5.840 r  a_sys/db_write/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.726     6.566    a_sys/db_write/deb.count_reg_n_0_[4]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.690 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.733     7.423    a_sys/db_write/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.547 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.438     7.985    a_sys/db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.124     8.109 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.459     8.568    a_sys/db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I3_O)        0.117     8.685 r  a_sys/db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          1.208     9.893    a_sys/db_write/deb.count[19]_i_1_n_0
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598    25.021    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[2]/C
                         clock pessimism              0.301    25.322    
                         clock uncertainty           -0.035    25.286    
    SLICE_X6Y86          FDSE (Setup_fdse_C_S)       -0.748    24.538    a_sys/db_write/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.538    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 14.645    

Slack (MET) :             14.645ns  (required time - arrival time)
  Source:                 a_sys/db_write/deb.count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/db_write/deb.count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.007ns (22.029%)  route 3.564ns (77.971%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 25.021 - 20.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.719     5.322    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDSE (Prop_fdse_C_Q)         0.518     5.840 r  a_sys/db_write/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.726     6.566    a_sys/db_write/deb.count_reg_n_0_[4]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.690 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.733     7.423    a_sys/db_write/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.547 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.438     7.985    a_sys/db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.124     8.109 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.459     8.568    a_sys/db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I3_O)        0.117     8.685 r  a_sys/db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          1.208     9.893    a_sys/db_write/deb.count[19]_i_1_n_0
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598    25.021    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[3]/C
                         clock pessimism              0.301    25.322    
                         clock uncertainty           -0.035    25.286    
    SLICE_X6Y86          FDSE (Setup_fdse_C_S)       -0.748    24.538    a_sys/db_write/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.538    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 14.645    

Slack (MET) :             14.645ns  (required time - arrival time)
  Source:                 a_sys/db_write/deb.count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/db_write/deb.count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.007ns (22.029%)  route 3.564ns (77.971%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 25.021 - 20.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.719     5.322    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDSE (Prop_fdse_C_Q)         0.518     5.840 r  a_sys/db_write/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.726     6.566    a_sys/db_write/deb.count_reg_n_0_[4]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.690 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.733     7.423    a_sys/db_write/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.547 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.438     7.985    a_sys/db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.124     8.109 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.459     8.568    a_sys/db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I3_O)        0.117     8.685 r  a_sys/db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          1.208     9.893    a_sys/db_write/deb.count[19]_i_1_n_0
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598    25.021    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/C
                         clock pessimism              0.301    25.322    
                         clock uncertainty           -0.035    25.286    
    SLICE_X6Y86          FDSE (Setup_fdse_C_S)       -0.748    24.538    a_sys/db_write/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         24.538    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 14.645    

Slack (MET) :             14.645ns  (required time - arrival time)
  Source:                 a_sys/db_write/deb.count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/db_write/deb.count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.007ns (22.029%)  route 3.564ns (77.971%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 25.021 - 20.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.719     5.322    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDSE (Prop_fdse_C_Q)         0.518     5.840 r  a_sys/db_write/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.726     6.566    a_sys/db_write/deb.count_reg_n_0_[4]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.690 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.733     7.423    a_sys/db_write/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.547 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.438     7.985    a_sys/db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.124     8.109 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.459     8.568    a_sys/db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I3_O)        0.117     8.685 r  a_sys/db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          1.208     9.893    a_sys/db_write/deb.count[19]_i_1_n_0
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598    25.021    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[5]/C
                         clock pessimism              0.301    25.322    
                         clock uncertainty           -0.035    25.286    
    SLICE_X6Y86          FDSE (Setup_fdse_C_S)       -0.748    24.538    a_sys/db_write/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.538    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 14.645    

Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 a_sys/db_write/deb.count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/db_write/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 1.014ns (21.186%)  route 3.772ns (78.814%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.719     5.322    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDSE (Prop_fdse_C_Q)         0.518     5.840 r  a_sys/db_write/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.726     6.566    a_sys/db_write/deb.count_reg_n_0_[4]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.690 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.733     7.423    a_sys/db_write/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.547 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.438     7.985    a_sys/db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.124     8.109 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.695     8.804    a_sys/db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I4_O)        0.124     8.928 r  a_sys/db_write/deb.count[31]_i_1/O
                         net (fo=20, routed)          1.180    10.108    a_sys/db_write/deb.count[31]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  a_sys/db_write/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.601    25.024    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  a_sys/db_write/deb.count_reg[13]/C
                         clock pessimism              0.276    25.300    
                         clock uncertainty           -0.035    25.264    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    24.835    a_sys/db_write/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         24.835    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                 14.727    

Slack (MET) :             14.727ns  (required time - arrival time)
  Source:                 a_sys/db_write/deb.count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/db_write/deb.count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 1.014ns (21.186%)  route 3.772ns (78.814%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.719     5.322    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDSE (Prop_fdse_C_Q)         0.518     5.840 r  a_sys/db_write/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.726     6.566    a_sys/db_write/deb.count_reg_n_0_[4]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.690 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.733     7.423    a_sys/db_write/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.547 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.438     7.985    a_sys/db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.124     8.109 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.695     8.804    a_sys/db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I4_O)        0.124     8.928 r  a_sys/db_write/deb.count[31]_i_1/O
                         net (fo=20, routed)          1.180    10.108    a_sys/db_write/deb.count[31]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  a_sys/db_write/deb.count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.601    25.024    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  a_sys/db_write/deb.count_reg[15]/C
                         clock pessimism              0.276    25.300    
                         clock uncertainty           -0.035    25.264    
    SLICE_X7Y89          FDRE (Setup_fdre_C_R)       -0.429    24.835    a_sys/db_write/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         24.835    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                 14.727    

Slack (MET) :             14.767ns  (required time - arrival time)
  Source:                 a_sys/db_write/deb.count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/db_write/deb.count_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.007ns (22.746%)  route 3.420ns (77.254%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 25.023 - 20.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.719     5.322    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDSE (Prop_fdse_C_Q)         0.518     5.840 r  a_sys/db_write/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.726     6.566    a_sys/db_write/deb.count_reg_n_0_[4]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.690 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.733     7.423    a_sys/db_write/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.547 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.438     7.985    a_sys/db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.124     8.109 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.459     8.568    a_sys/db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I3_O)        0.117     8.685 r  a_sys/db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          1.064     9.749    a_sys/db_write/deb.count[19]_i_1_n_0
    SLICE_X6Y88          FDSE                                         r  a_sys/db_write/deb.count_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.600    25.023    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y88          FDSE                                         r  a_sys/db_write/deb.count_reg[16]/C
                         clock pessimism              0.276    25.299    
                         clock uncertainty           -0.035    25.263    
    SLICE_X6Y88          FDSE (Setup_fdse_C_S)       -0.748    24.515    a_sys/db_write/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         24.515    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                 14.767    

Slack (MET) :             14.767ns  (required time - arrival time)
  Source:                 a_sys/db_write/deb.count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/db_write/deb.count_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 1.007ns (22.746%)  route 3.420ns (77.254%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 25.023 - 20.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.719     5.322    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDSE (Prop_fdse_C_Q)         0.518     5.840 r  a_sys/db_write/deb.count_reg[4]/Q
                         net (fo=2, routed)           0.726     6.566    a_sys/db_write/deb.count_reg_n_0_[4]
    SLICE_X6Y86          LUT4 (Prop_lut4_I1_O)        0.124     6.690 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           0.733     7.423    a_sys/db_write/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.547 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=2, routed)           0.438     7.985    a_sys/db_write/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.124     8.109 f  a_sys/db_write/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=17, routed)          0.459     8.568    a_sys/db_write/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I3_O)        0.117     8.685 r  a_sys/db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          1.064     9.749    a_sys/db_write/deb.count[19]_i_1_n_0
    SLICE_X6Y88          FDSE                                         r  a_sys/db_write/deb.count_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.600    25.023    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y88          FDSE                                         r  a_sys/db_write/deb.count_reg[9]/C
                         clock pessimism              0.276    25.299    
                         clock uncertainty           -0.035    25.263    
    SLICE_X6Y88          FDSE (Setup_fdse_C_S)       -0.748    24.515    a_sys/db_write/deb.count_reg[9]
  -------------------------------------------------------------------
                         required time                         24.515    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                 14.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 a_sys/db_write/FSM_sequential_BTN_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/db_write/FSM_sequential_BTN_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  a_sys/db_write/FSM_sequential_BTN_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.148     1.669 r  a_sys/db_write/FSM_sequential_BTN_state_reg[1]/Q
                         net (fo=7, routed)           0.087     1.757    a_sys/db_write/BTN_state__0[1]
    SLICE_X6Y92          LUT4 (Prop_lut4_I0_O)        0.098     1.855 r  a_sys/db_write/FSM_sequential_BTN_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    a_sys/db_write/FSM_sequential_BTN_state[0]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  a_sys/db_write/FSM_sequential_BTN_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.873     2.038    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  a_sys/db_write/FSM_sequential_BTN_state_reg[0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.121     1.642    a_sys/db_write/FSM_sequential_BTN_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 a_sys/uart/clkDiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/uart/rClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.081%)  route 0.164ns (46.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    a_sys/uart/CLK_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  a_sys/uart/clkDiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  a_sys/uart/clkDiv_reg[3]/Q
                         net (fo=7, routed)           0.164     1.828    a_sys/uart/clkDiv_reg[3]
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.045     1.873 r  a_sys/uart/rClk_i_1/O
                         net (fo=1, routed)           0.000     1.873    a_sys/uart/rClk_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  a_sys/uart/rClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.874     2.039    a_sys/uart/CLK_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  a_sys/uart/rClk_reg/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120     1.658    a_sys/uart/rClk_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 a_sys/uart/clkDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/uart/clkDiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.187ns (51.757%)  route 0.174ns (48.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    a_sys/uart/CLK_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  a_sys/uart/clkDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  a_sys/uart/clkDiv_reg[6]/Q
                         net (fo=5, routed)           0.174     1.838    a_sys/uart/clkDiv_reg[6]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.046     1.884 r  a_sys/uart/clkDiv[8]_i_2/O
                         net (fo=1, routed)           0.000     1.884    a_sys/uart/plusOp__3[8]
    SLICE_X6Y95          FDRE                                         r  a_sys/uart/clkDiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.874     2.039    a_sys/uart/CLK_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  a_sys/uart/clkDiv_reg[8]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.131     1.666    a_sys/uart/clkDiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 b_sys/uart/clkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/clkDiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.867%)  route 0.141ns (43.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    b_sys/uart/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  b_sys/uart/clkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  b_sys/uart/clkDiv_reg[1]/Q
                         net (fo=8, routed)           0.141     1.803    b_sys/uart/clkDiv_reg[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.045     1.848 r  b_sys/uart/clkDiv[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.848    b_sys/uart/clkDiv[2]_i_1__0_n_0
    SLICE_X0Y89          FDRE                                         r  b_sys/uart/clkDiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     2.040    b_sys/uart/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  b_sys/uart/clkDiv_reg[2]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.091     1.625    b_sys/uart/clkDiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 a_sys/uart/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/uart/clkDiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.121%)  route 0.145ns (43.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    a_sys/uart/CLK_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  a_sys/uart/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  a_sys/uart/clkDiv_reg[0]/Q
                         net (fo=9, routed)           0.145     1.809    a_sys/uart/clkDiv_reg[0]
    SLICE_X7Y95          LUT6 (Prop_lut6_I1_O)        0.045     1.854 r  a_sys/uart/clkDiv[5]_i_1/O
                         net (fo=1, routed)           0.000     1.854    a_sys/uart/plusOp__3[5]
    SLICE_X7Y95          FDRE                                         r  a_sys/uart/clkDiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.874     2.039    a_sys/uart/CLK_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  a_sys/uart/clkDiv_reg[5]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.092     1.630    a_sys/uart/clkDiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 a_sys/uart/clkDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/uart/clkDiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.623%)  route 0.174ns (48.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    a_sys/uart/CLK_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  a_sys/uart/clkDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  a_sys/uart/clkDiv_reg[6]/Q
                         net (fo=5, routed)           0.174     1.838    a_sys/uart/clkDiv_reg[6]
    SLICE_X6Y95          LUT3 (Prop_lut3_I1_O)        0.045     1.883 r  a_sys/uart/clkDiv[7]_i_1/O
                         net (fo=1, routed)           0.000     1.883    a_sys/uart/plusOp__3[7]
    SLICE_X6Y95          FDRE                                         r  a_sys/uart/clkDiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.874     2.039    a_sys/uart/CLK_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  a_sys/uart/clkDiv_reg[7]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.120     1.655    a_sys/uart/clkDiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 a_sys/db_write/deb.count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/db_write/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.420%)  route 0.133ns (36.580%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  a_sys/db_write/deb.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  a_sys/db_write/deb.count_reg[22]/Q
                         net (fo=3, routed)           0.077     1.740    a_sys/db_write/deb.count_reg_n_0_[22]
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.785 f  a_sys/db_write/deb.count[0]_i_2/O
                         net (fo=1, routed)           0.056     1.841    a_sys/db_write/deb.count[0]_i_2_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I2_O)        0.045     1.886 r  a_sys/db_write/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    a_sys/db_write/deb.count[0]_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  a_sys/db_write/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.873     2.038    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  a_sys/db_write/deb.count_reg[0]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.120     1.654    a_sys/db_write/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 a_sys/uart/FSM_sequential_stbeCur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/uart/FSM_sequential_stbeCur_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    a_sys/uart/CLK_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  a_sys/uart/FSM_sequential_stbeCur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  a_sys/uart/FSM_sequential_stbeCur_reg[0]/Q
                         net (fo=3, routed)           0.167     1.830    a_sys/uart/stbeCur[0]
    SLICE_X5Y90          LUT4 (Prop_lut4_I2_O)        0.042     1.872 r  a_sys/uart/FSM_sequential_stbeCur[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    a_sys/uart/stbeNext[1]
    SLICE_X5Y90          FDRE                                         r  a_sys/uart/FSM_sequential_stbeCur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.873     2.038    a_sys/uart/CLK_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  a_sys/uart/FSM_sequential_stbeCur_reg[1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.107     1.628    a_sys/uart/FSM_sequential_stbeCur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 b_sys/uart/clkDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/clkDiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.160%)  route 0.181ns (48.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    b_sys/uart/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  b_sys/uart/clkDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  b_sys/uart/clkDiv_reg[6]/Q
                         net (fo=5, routed)           0.181     1.844    b_sys/uart/clkDiv_reg[6]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.049     1.893 r  b_sys/uart/clkDiv[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.893    b_sys/uart/plusOp__4[8]
    SLICE_X0Y89          FDRE                                         r  b_sys/uart/clkDiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     2.040    b_sys/uart/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  b_sys/uart/clkDiv_reg[8]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.107     1.641    b_sys/uart/clkDiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 b_sys/uart/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/clkDiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.802%)  route 0.173ns (48.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    b_sys/uart/CLK_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  b_sys/uart/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  b_sys/uart/clkDiv_reg[0]/Q
                         net (fo=9, routed)           0.173     1.835    b_sys/uart/clkDiv_reg[0]
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  b_sys/uart/clkDiv[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.880    b_sys/uart/plusOp__4[5]
    SLICE_X1Y89          FDRE                                         r  b_sys/uart/clkDiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     2.040    b_sys/uart/CLK_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  b_sys/uart/clkDiv_reg[5]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.092     1.626    b_sys/uart/clkDiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y92     a_sys/db_write/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y92     a_sys/db_write/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y92     a_sys/db_write/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y91     a_sys/db_write/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y88     a_sys/db_write/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y88     a_sys/db_write/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y88     a_sys/db_write/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y89     a_sys/db_write/deb.count_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X6Y89     a_sys/db_write/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y92     a_sys/db_write/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y92     a_sys/db_write/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y92     a_sys/db_write/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y92     a_sys/db_write/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y92     a_sys/db_write/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y92     a_sys/db_write/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y91     a_sys/db_write/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y91     a_sys/db_write/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y88     a_sys/db_write/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y88     a_sys/db_write/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y92     a_sys/db_write/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y92     a_sys/db_write/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y92     a_sys/db_write/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y92     a_sys/db_write/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y92     a_sys/db_write/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y92     a_sys/db_write/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y91     a_sys/db_write/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y91     a_sys/db_write/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y88     a_sys/db_write/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y88     a_sys/db_write/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            a_sys/uart/tfSReg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.696ns  (logic 1.742ns (37.100%)  route 2.954ns (62.900%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  switches_IBUF[6]_inst/O
                         net (fo=2, routed)           2.080     3.574    a_sys/uart/switches_IBUF[6]
    SLICE_X2Y87          LUT4 (Prop_lut4_I3_O)        0.124     3.698 r  a_sys/uart/tfSReg[9]_i_3/O
                         net (fo=1, routed)           0.873     4.572    a_sys/uart/tfSReg[9]_i_3_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I2_O)        0.124     4.696 r  a_sys/uart/tfSReg[9]_i_1/O
                         net (fo=1, routed)           0.000     4.696    a_sys/uart/tfSReg[9]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  a_sys/uart/tfSReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_sys/uart/RDA_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.025ns  (logic 1.627ns (40.407%)  route 2.399ns (59.593%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          1.865     3.342    b_sys/ff/RST_IBUF
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.150     3.492 f  b_sys/ff/RDA_i_2/O
                         net (fo=1, routed)           0.533     4.025    b_sys/uart/RDA_reg_0
    SLICE_X2Y91          FDCE                                         f  b_sys/uart/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_sys/uart/rdReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 1.601ns (40.572%)  route 2.344ns (59.428%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          1.865     3.342    b_sys/uart/RST_IBUF
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.124     3.466 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.479     3.945    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_sys/uart/rdReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 1.601ns (40.572%)  route 2.344ns (59.428%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          1.865     3.342    b_sys/uart/RST_IBUF
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.124     3.466 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.479     3.945    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_sys/uart/rdReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 1.601ns (40.572%)  route 2.344ns (59.428%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          1.865     3.342    b_sys/uart/RST_IBUF
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.124     3.466 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.479     3.945    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_sys/uart/rdReg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 1.601ns (40.572%)  route 2.344ns (59.428%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          1.865     3.342    b_sys/uart/RST_IBUF
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.124     3.466 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.479     3.945    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_sys/uart/rdReg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 1.601ns (40.572%)  route 2.344ns (59.428%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          1.865     3.342    b_sys/uart/RST_IBUF
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.124     3.466 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.479     3.945    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_sys/uart/rdReg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 1.601ns (40.572%)  route 2.344ns (59.428%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          1.865     3.342    b_sys/uart/RST_IBUF
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.124     3.466 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.479     3.945    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_sys/uart/rdReg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 1.601ns (40.572%)  route 2.344ns (59.428%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          1.865     3.342    b_sys/uart/RST_IBUF
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.124     3.466 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.479     3.945    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            b_sys/uart/rdReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 1.601ns (40.572%)  route 2.344ns (59.428%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          1.865     3.342    b_sys/uart/RST_IBUF
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.124     3.466 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.479     3.945    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_sys/uart/rdSReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/uart/rdReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.722%)  route 0.112ns (44.278%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  b_sys/uart/rdSReg_reg[2]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  b_sys/uart/rdSReg_reg[2]/Q
                         net (fo=2, routed)           0.112     0.253    b_sys/uart/p_5_in12_in
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/uart/rdSReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/uart/rdReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.665%)  route 0.130ns (50.335%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  b_sys/uart/rdSReg_reg[5]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  b_sys/uart/rdSReg_reg[5]/Q
                         net (fo=2, routed)           0.130     0.258    b_sys/uart/p_2_in8_in
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/uart/rdSReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/uart/rdSReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  b_sys/uart/rdSReg_reg[3]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  b_sys/uart/rdSReg_reg[3]/Q
                         net (fo=2, routed)           0.117     0.258    b_sys/uart/p_4_in10_in
    SLICE_X1Y90          FDRE                                         r  b_sys/uart/rdSReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/uart/rdSReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/uart/rdReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.482%)  route 0.131ns (50.518%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  b_sys/uart/rdSReg_reg[4]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  b_sys/uart/rdSReg_reg[4]/Q
                         net (fo=2, routed)           0.131     0.259    b_sys/uart/p_3_in13_in
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/uart/rdSReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/uart/rdReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.380%)  route 0.150ns (51.620%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  b_sys/uart/rdSReg_reg[1]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  b_sys/uart/rdSReg_reg[1]/Q
                         net (fo=2, routed)           0.150     0.291    b_sys/uart/p_6_in11_in
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/uart/rdSReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/uart/rdSReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.830%)  route 0.174ns (55.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  b_sys/uart/rdSReg_reg[2]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  b_sys/uart/rdSReg_reg[2]/Q
                         net (fo=2, routed)           0.174     0.315    b_sys/uart/p_5_in12_in
    SLICE_X1Y90          FDRE                                         r  b_sys/uart/rdSReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/uart/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/uart/ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  b_sys/uart/ctr_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  b_sys/uart/ctr_reg[0]/Q
                         net (fo=8, routed)           0.131     0.272    b_sys/uart/ctr_reg[0]
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.045     0.317 r  b_sys/uart/ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    b_sys/uart/plusOp[2]
    SLICE_X1Y93          FDRE                                         r  b_sys/uart/ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/uart/rdSReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/uart/rdSReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.244%)  route 0.178ns (55.756%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  b_sys/uart/rdSReg_reg[1]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  b_sys/uart/rdSReg_reg[1]/Q
                         net (fo=2, routed)           0.178     0.319    b_sys/uart/p_6_in11_in
    SLICE_X1Y90          FDRE                                         r  b_sys/uart/rdSReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/uart/rdSReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/uart/rdSReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.128ns (40.132%)  route 0.191ns (59.868%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  b_sys/uart/rdSReg_reg[4]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  b_sys/uart/rdSReg_reg[4]/Q
                         net (fo=2, routed)           0.191     0.319    b_sys/uart/p_3_in13_in
    SLICE_X1Y90          FDRE                                         r  b_sys/uart/rdSReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/uart/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/uart/ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  b_sys/uart/ctr_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  b_sys/uart/ctr_reg[0]/Q
                         net (fo=8, routed)           0.131     0.272    b_sys/uart/ctr_reg[0]
    SLICE_X1Y93          LUT4 (Prop_lut4_I1_O)        0.048     0.320 r  b_sys/uart/ctr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.320    b_sys/uart/plusOp[3]
    SLICE_X1Y93          FDRE                                         r  b_sys/uart/ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_sys/mem/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.832ns  (logic 4.147ns (60.701%)  route 2.685ns (39.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  b_sys/mem/temp_reg[6]/Q
                         net (fo=1, routed)           2.685     8.431    leds_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.728    12.159 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.159    leds[6]
    U17                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/mem/temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.718ns  (logic 4.143ns (61.668%)  route 2.575ns (38.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  b_sys/mem/temp_reg[5]/Q
                         net (fo=1, routed)           2.575     8.321    leds_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.724    12.045 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.045    leds[5]
    V17                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/mem/temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.717ns  (logic 4.149ns (61.772%)  route 2.568ns (38.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  b_sys/mem/temp_reg[7]/Q
                         net (fo=1, routed)           2.568     8.313    leds_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.730    12.044 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.044    leds[7]
    U16                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/mem/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 4.009ns (61.886%)  route 2.469ns (38.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  b_sys/mem/temp_reg[2]/Q
                         net (fo=1, routed)           2.469     8.251    leds_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.804 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.804    leds[2]
    J13                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/mem/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.422ns  (logic 3.976ns (61.917%)  route 2.446ns (38.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  b_sys/mem/temp_reg[0]/Q
                         net (fo=1, routed)           2.446     8.228    leds_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.749 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.749    leds[0]
    H17                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/mem/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 4.007ns (66.540%)  route 2.015ns (33.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  b_sys/mem/temp_reg[3]/Q
                         net (fo=1, routed)           2.015     7.797    leds_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.348 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.348    leds[3]
    N14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/mem/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.017ns  (logic 4.146ns (68.894%)  route 1.872ns (31.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  b_sys/mem/temp_reg[4]/Q
                         net (fo=1, routed)           1.872     7.617    leds_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.727    11.344 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.344    leds[4]
    R18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/mem/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 3.991ns (67.481%)  route 1.923ns (32.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  b_sys/mem/temp_reg[1]/Q
                         net (fo=1, routed)           1.923     7.706    leds_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.241 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.241    leds[1]
    K15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/RDA_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.393ns  (logic 0.573ns (41.148%)  route 0.820ns (58.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    b_sys/ff/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  b_sys/ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.286     6.069    b_sys/ff/Q_0
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.117     6.186 f  b_sys/ff/RDA_i_2/O
                         net (fo=1, routed)           0.533     6.719    b_sys/uart/RDA_reg_0
    SLICE_X2Y91          FDCE                                         f  b_sys/uart/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/rdReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.345ns  (logic 0.580ns (43.120%)  route 0.765ns (56.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.724     5.327    b_sys/ff/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  b_sys/ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.286     6.069    b_sys/uart/Q_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.193 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.479     6.672    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_sys/uart/FSM_sequential_stbeCur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a_sys/uart/TBE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.521    a_sys/uart/CLK_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  a_sys/uart/FSM_sequential_stbeCur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  a_sys/uart/FSM_sequential_stbeCur_reg[0]/Q
                         net (fo=3, routed)           0.108     1.770    a_sys/uart/stbeCur[0]
    SLICE_X4Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.815 r  a_sys/uart/TBE_reg_i_1/O
                         net (fo=1, routed)           0.000     1.815    a_sys/uart/TBE_reg_i_1_n_0
    SLICE_X4Y90          LDCE                                         r  a_sys/uart/TBE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/rdReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.048%)  route 0.246ns (56.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    b_sys/ff/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  b_sys/ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.091     1.754    b_sys/uart/Q_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.155     1.954    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/rdReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.048%)  route 0.246ns (56.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    b_sys/ff/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  b_sys/ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.091     1.754    b_sys/uart/Q_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.155     1.954    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/rdReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.048%)  route 0.246ns (56.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    b_sys/ff/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  b_sys/ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.091     1.754    b_sys/uart/Q_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.155     1.954    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/rdReg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.048%)  route 0.246ns (56.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    b_sys/ff/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  b_sys/ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.091     1.754    b_sys/uart/Q_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.155     1.954    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/rdReg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.048%)  route 0.246ns (56.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    b_sys/ff/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  b_sys/ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.091     1.754    b_sys/uart/Q_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.155     1.954    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/rdReg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.048%)  route 0.246ns (56.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    b_sys/ff/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  b_sys/ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.091     1.754    b_sys/uart/Q_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.155     1.954    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/rdReg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.048%)  route 0.246ns (56.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    b_sys/ff/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  b_sys/ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.091     1.754    b_sys/uart/Q_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.155     1.954    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/rdReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.048%)  route 0.246ns (56.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    b_sys/ff/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  b_sys/ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.091     1.754    b_sys/uart/Q_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  b_sys/uart/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.155     1.954    b_sys/uart/rdReg[7]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  b_sys/uart/rdReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_sys/ff/Ytemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b_sys/uart/RDA_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.189ns (41.129%)  route 0.271ns (58.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.603     1.522    b_sys/ff/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  b_sys/ff/Ytemp_reg/Q
                         net (fo=2, routed)           0.091     1.754    b_sys/ff/Q_0
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.048     1.802 f  b_sys/ff/RDA_i_2/O
                         net (fo=1, routed)           0.179     1.982    b_sys/uart/RDA_reg_0
    SLICE_X2Y91          FDCE                                         f  b_sys/uart/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a_sys/db_write/deb.count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.136ns  (logic 1.601ns (31.165%)  route 3.535ns (68.835%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          2.217     3.694    a_sys/db_write/RST_IBUF
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     3.818 r  a_sys/db_write/deb.count[31]_i_1/O
                         net (fo=20, routed)          1.318     5.136    a_sys/db_write/deb.count[31]_i_1_n_0
    SLICE_X7Y90          FDRE                                         r  a_sys/db_write/deb.count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.601     5.024    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  a_sys/db_write/deb.count_reg[20]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a_sys/db_write/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.997ns  (logic 1.601ns (32.028%)  route 3.397ns (67.972%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          2.217     3.694    a_sys/db_write/RST_IBUF
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     3.818 r  a_sys/db_write/deb.count[31]_i_1/O
                         net (fo=20, routed)          1.180     4.997    a_sys/db_write/deb.count[31]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  a_sys/db_write/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.601     5.024    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  a_sys/db_write/deb.count_reg[13]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a_sys/db_write/deb.count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.997ns  (logic 1.601ns (32.028%)  route 3.397ns (67.972%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          2.217     3.694    a_sys/db_write/RST_IBUF
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     3.818 r  a_sys/db_write/deb.count[31]_i_1/O
                         net (fo=20, routed)          1.180     4.997    a_sys/db_write/deb.count[31]_i_1_n_0
    SLICE_X7Y89          FDRE                                         r  a_sys/db_write/deb.count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.601     5.024    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  a_sys/db_write/deb.count_reg[15]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a_sys/db_write/deb.count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.627ns (33.219%)  route 3.270ns (66.781%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          2.062     3.539    a_sys/db_write/RST_IBUF
    SLICE_X6Y91          LUT5 (Prop_lut5_I0_O)        0.150     3.689 r  a_sys/db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          1.208     4.897    a_sys/db_write/deb.count[19]_i_1_n_0
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598     5.021    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a_sys/db_write/deb.count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.627ns (33.219%)  route 3.270ns (66.781%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          2.062     3.539    a_sys/db_write/RST_IBUF
    SLICE_X6Y91          LUT5 (Prop_lut5_I0_O)        0.150     3.689 r  a_sys/db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          1.208     4.897    a_sys/db_write/deb.count[19]_i_1_n_0
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598     5.021    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a_sys/db_write/deb.count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.627ns (33.219%)  route 3.270ns (66.781%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          2.062     3.539    a_sys/db_write/RST_IBUF
    SLICE_X6Y91          LUT5 (Prop_lut5_I0_O)        0.150     3.689 r  a_sys/db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          1.208     4.897    a_sys/db_write/deb.count[19]_i_1_n_0
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598     5.021    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a_sys/db_write/deb.count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.627ns (33.219%)  route 3.270ns (66.781%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          2.062     3.539    a_sys/db_write/RST_IBUF
    SLICE_X6Y91          LUT5 (Prop_lut5_I0_O)        0.150     3.689 r  a_sys/db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          1.208     4.897    a_sys/db_write/deb.count[19]_i_1_n_0
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598     5.021    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a_sys/db_write/deb.count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.627ns (33.219%)  route 3.270ns (66.781%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          2.062     3.539    a_sys/db_write/RST_IBUF
    SLICE_X6Y91          LUT5 (Prop_lut5_I0_O)        0.150     3.689 r  a_sys/db_write/deb.count[19]_i_1/O
                         net (fo=11, routed)          1.208     4.897    a_sys/db_write/deb.count[19]_i_1_n_0
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.598     5.021    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X6Y86          FDSE                                         r  a_sys/db_write/deb.count_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a_sys/db_write/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.601ns (32.743%)  route 3.288ns (67.257%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          2.217     3.694    a_sys/db_write/RST_IBUF
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     3.818 r  a_sys/db_write/deb.count[31]_i_1/O
                         net (fo=20, routed)          1.071     4.888    a_sys/db_write/deb.count[31]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  a_sys/db_write/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.599     5.022    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  a_sys/db_write/deb.count_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            a_sys/db_write/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.888ns  (logic 1.601ns (32.743%)  route 3.288ns (67.257%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RST_IBUF_inst/O
                         net (fo=25, routed)          2.217     3.694    a_sys/db_write/RST_IBUF
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.124     3.818 r  a_sys/db_write/deb.count[31]_i_1/O
                         net (fo=20, routed)          1.071     4.888    a_sys/db_write/deb.count[31]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  a_sys/db_write/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.599     5.022    a_sys/db_write/CLK_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  a_sys/db_write/deb.count_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_sys/uart/rdReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/mem/temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  b_sys/uart/rdReg_reg[5]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  b_sys/uart/rdReg_reg[5]/Q
                         net (fo=1, routed)           0.116     0.244    b_sys/mem/Q[5]
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[5]/C

Slack:                    inf
  Source:                 b_sys/uart/rdReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/mem/temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.539%)  route 0.125ns (49.461%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  b_sys/uart/rdReg_reg[4]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  b_sys/uart/rdReg_reg[4]/Q
                         net (fo=1, routed)           0.125     0.253    b_sys/mem/Q[4]
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[4]/C

Slack:                    inf
  Source:                 b_sys/uart/rdReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/mem/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.073%)  route 0.120ns (45.927%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  b_sys/uart/rdReg_reg[3]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  b_sys/uart/rdReg_reg[3]/Q
                         net (fo=1, routed)           0.120     0.261    b_sys/mem/Q[3]
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[3]/C

Slack:                    inf
  Source:                 b_sys/uart/rdReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/mem/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.924%)  route 0.173ns (55.076%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  b_sys/uart/rdReg_reg[0]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  b_sys/uart/rdReg_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    b_sys/mem/Q[0]
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[0]/C

Slack:                    inf
  Source:                 b_sys/uart/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_sys/ff/Ytemp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.747%)  route 0.211ns (56.253%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE                         0.000     0.000 r  b_sys/uart/RDA_reg/C
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  b_sys/uart/RDA_reg/Q
                         net (fo=10, routed)          0.211     0.375    b_sys/ff/E[0]
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    b_sys/ff/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  b_sys/ff/Ytemp_reg/C

Slack:                    inf
  Source:                 b_sys/uart/rdReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/mem/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.924%)  route 0.315ns (71.076%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  b_sys/uart/rdReg_reg[6]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  b_sys/uart/rdReg_reg[6]/Q
                         net (fo=1, routed)           0.315     0.443    b_sys/mem/Q[6]
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[6]/C

Slack:                    inf
  Source:                 b_sys/uart/rdReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b_sys/mem/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.469%)  route 0.375ns (74.531%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  b_sys/uart/rdReg_reg[7]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  b_sys/uart/rdReg_reg[7]/Q
                         net (fo=1, routed)           0.375     0.503    b_sys/mem/Q[7]
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[7]/C

Slack:                    inf
  Source:                 b_sys/uart/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_sys/mem/temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.261%)  route 0.344ns (67.739%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE                         0.000     0.000 r  b_sys/uart/RDA_reg/C
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  b_sys/uart/RDA_reg/Q
                         net (fo=10, routed)          0.344     0.508    b_sys/mem/E[0]
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[0]/C

Slack:                    inf
  Source:                 b_sys/uart/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_sys/mem/temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.261%)  route 0.344ns (67.739%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE                         0.000     0.000 r  b_sys/uart/RDA_reg/C
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  b_sys/uart/RDA_reg/Q
                         net (fo=10, routed)          0.344     0.508    b_sys/mem/E[0]
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[1]/C

Slack:                    inf
  Source:                 b_sys/uart/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_sys/mem/temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.261%)  route 0.344ns (67.739%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE                         0.000     0.000 r  b_sys/uart/RDA_reg/C
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  b_sys/uart/RDA_reg/Q
                         net (fo=10, routed)          0.344     0.508    b_sys/mem/E[0]
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.876     2.041    b_sys/mem/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  b_sys/mem/temp_reg[2]/C





