// Seed: 2074380252
module module_0;
  wire id_1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output wor   id_0,
    output tri1  id_1,
    output wand  id_2,
    output uwire id_3,
    input  wire  id_4,
    input  tri1  id_5
);
  module_0 modCall_1 ();
  parameter id_7 = -1;
  assign id_3 = id_7[-1] ? id_5 : -1;
  wire id_8, id_9;
endmodule
module module_2 (
    output logic id_0,
    input supply1 id_1,
    input tri1 id_2,
    input logic id_3,
    output logic id_4,
    input wand id_5,
    input wand id_6,
    input supply0 id_7
);
  reg id_9;
  integer id_10;
  wire id_11;
  always id_0 = id_10;
  module_0 modCall_1 ();
  reg id_12, id_13;
  initial #1 id_10 <= ~id_7;
  wire id_14;
  initial
    @(*) begin : LABEL_0
      id_12 = id_9;
      id_4  <= 1;
      id_12 <= id_3;
    end
  wire id_15, id_16, id_17;
  wire id_18;
endmodule
