Design Assistant report for ECE423_C5G
Sat Mar 09 15:04:51 2019
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Parallel Compilation
  4. Design Assistant Settings
  5. Critical Violations
  6. High Violations
  7. Medium Violations
  8. Information only Violations
  9. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Sat Mar 09 15:04:51 2019 ;
; Revision Name                     ; ECE423_C5G                          ;
; Top-level Entity Name             ; ECE423_C5G                          ;
; Family                            ; Cyclone V                           ;
; Total Critical Violations         ; 11                                  ;
; - Rule C101                       ; 11                                  ;
; Total High Violations             ; 22                                  ;
; - Rule C105                       ; 3                                   ;
; - Rule R101                       ; 4                                   ;
; - Rule S102                       ; 11                                  ;
; - Rule D101                       ; 4                                   ;
; Total Medium Violations           ; 13                                  ;
; - Rule C103                       ; 9                                   ;
; - Rule C104                       ; 2                                   ;
; - Rule C106                       ; 1                                   ;
; - Rule R102                       ; 1                                   ;
; Total Information only Violations ; 582                                 ;
; - Rule T101                       ; 532                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+
; Option                                                                                                                                                               ; Setting      ; To       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;          ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;          ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;          ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;          ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;          ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                 ; On           ;          ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;          ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;          ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;          ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;          ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;          ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;          ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;          ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;          ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;          ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;          ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;          ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;          ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;          ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;          ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;          ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;          ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;          ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;          ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;          ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;          ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;          ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                        ; Off          ;          ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                   ; Off          ;          ;
; Rule M103: State machine should not contain an unreachable state                                                                                                     ; Off          ;          ;
; Rule M104: State machine should not contain a deadlock state                                                                                                         ; Off          ;          ;
; Rule M105: State machine should not contain a dead transition                                                                                                        ; Off          ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[5] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[7] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[1] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[6] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[4] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[0] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[2] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; Off          ; wdata[3] ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                            ; Name                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|os_oe_reg                           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|os_oe_reg                           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|os_oe_reg                           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|os_oe_reg                           ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dq                                                                                                                                                            ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|output_path_gen[0].oe_reg           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|output_path_gen[1].oe_reg           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|output_path_gen[2].oe_reg           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|output_path_gen[3].oe_reg           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|output_path_gen[4].oe_reg           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|output_path_gen[5].oe_reg           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|output_path_gen[6].oe_reg           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|output_path_gen[7].oe_reg           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|output_path_gen[0].oe_reg           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|output_path_gen[1].oe_reg           ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].aligned_input[1]  ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                      ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff                              ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].aligned_input[1]  ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                      ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff                              ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                      ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff                              ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                      ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff                              ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_clock_divider:clock_divider0|SD_CLK                                                                                                                                                                                                                          ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|bistable_domain_cross:software_reset_reg_cross|sync_clk_b[1][0]~DUPLICATE                                                                                                                                                                                       ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_master:sd_cmd_master0|response_1_o[17]                                                                                                                                                                                                                   ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|finish_o                                                                                                                                                                                                                    ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|bistable_domain_cross:software_reset_reg_cross|sync_clk_b[1][0]                                                                                                                                                                                                 ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|bistable_domain_cross:software_reset_reg_cross|sync_clk_b[0][0]                                                                                                                                                                                                 ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_master:sd_cmd_master0|go_idle_o                                                                                                                                                                                                                          ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_master:sd_cmd_master0|watchdog[8]                                                                                                                                                                                                                        ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_master:sd_cmd_master0|state.EXECUTE                                                                                                                                                                                                                      ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|monostable_domain_cross:cmd_start_cross|sync_clk_b[2]                                                                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|monostable_domain_cross:cmd_start_cross|sync_clk_b[1]~DUPLICATE                                                                                                                                                                                                 ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].aligned_input[1]  ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                           ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].aligned_input[1]  ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                                                                                                                                                                  ; Name                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                                                                                                                          ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dq                                                                                                                               ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                      ;
; Rule C105: Clock signal should be a global signal                                                                                                                                                                                                                                                                                          ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_clock_divider:clock_divider0|SD_CLK                                                                                                                                                                                             ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                                                                               ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_reset:ureset|phy_reset_n                                                                                                                                    ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_reset:ureset|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_afi_clk|reset_reg[0]                                                                                   ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                                                                               ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|comb~1                                                                                                                                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                                                                                     ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|DAT_dat_o[2]                                                                                                                                                                              ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                                                                               ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|comb~0                                                                                                                                                                                                                             ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                                                                                     ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|cmd_oe_o                                                                                                                                                                                       ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                                                                               ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_fifo_filler:sd_fifo_filler0|comb~1                                                                                                                                                                                              ;
;  Reset signal destination node(s) list                                                                                                                                                                                                                                                                                                     ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rd_rst_r                                                                                                                                                 ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                        ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                                                                                                            ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_PHASE                                                                                                                                                       ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                                                                                                            ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                    ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                                                                                                            ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                              ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                                                                                                            ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                    ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                                                                                                            ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_JMPADDR                                                                                                                                                        ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                                                                                                            ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|has_pending_responses                                                                                          ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                                                                                                            ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|pending_response_count[0]                                                                                      ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                                                                                                            ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                     ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                                                                                                            ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|has_pending_responses~DUPLICATE                                                                                ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                                                                                                            ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                              ;
;  Synchronous and reset port source node(s) list                                                                                                                                                                                                                                                                                            ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                   ;
;  Source node(s) from clock "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_shifted" ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff ;
;  Destination node(s) from clock "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                                                                                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[0]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                   ;
;  Source node(s) from clock "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_shifted" ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff ;
;  Destination node(s) from clock "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                                                                                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[2]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                   ;
;  Source node(s) from clock "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_shifted" ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff ;
;  Destination node(s) from clock "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                                                                                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[3]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                   ;
;  Source node(s) from clock "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_shifted" ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff ;
;  Destination node(s) from clock "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH0"                                                                                                                                                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|capture_strobe_tracking_r[1]                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                   ; Name                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs                                                                                                                                                           ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|os_oe_reg                           ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|os_oe_reg                           ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|os_oe_reg                           ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|os_oe_reg                           ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                           ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].aligned_input[1]  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                      ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff                              ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                           ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].aligned_input[1]  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                      ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff                              ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                      ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff                              ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                      ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff                              ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                           ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].aligned_input[1]  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                           ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[0].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[1].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[2].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[3].aligned_input[1]  ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].capture_reg~DFFLO ;
;  Gated clock destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|input_path_gen[4].aligned_input[1]  ;
; Rule C104: Clock signal source should drive only clock input ports                                          ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs                                                                                                                                                           ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dq                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_hr                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_long_ack                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_dly                                                                                                                                                                                                     ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]                                                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                             ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                             ;
;  Non-clock ports destination node(s) list                                                                   ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs                                                                                                                                                           ;
;  Non-clock ports destination node(s) list                                                                   ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dq                                                                                                                                                            ;
;  Non-clock ports destination node(s) list                                                                   ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_hr                                                                                                                                                            ;
; Rule C104: Clock signal source should drive only clock input ports                                          ; CLOCK_50_B7A                                                                                                                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                          ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                           ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sd_cont_master_translator|read_accepted                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sd_cont_master_agent|hold_waitrequest                                                                                                                                                                                                ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_027|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                      ;
;  Clock ports destination node(s) list                                                                       ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                      ;
;  Non-clock ports destination node(s) list                                                                   ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_clock_divider:clock_divider0|SD_CLK                                                                                                                                                                                                                          ;
;  Non-clock ports destination node(s) list                                                                   ; ECE423_QSYS:u0|ECE423_QSYS_video_pll:video_pll|altera_pll:altera_pll_i|general[0].gpll                                                                                                                                                                                                                                         ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_read                                                                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux|src1_valid~0_OTERM583                                                                                                                  ;
;  Positive edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[9]                                                                                                                                                                                                     ;
;  Positive edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router|Equal0~0_OTERM587DUPLICATE                                                                                                                   ;
;  Positive edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router|Equal3~0_OTERM585DUPLICATE                                                                                                                   ;
;  Positive edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[13]                                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[9]                                                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[7]                                                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[10]                                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[6]                                                                                                                                                                                       ;
;  Negative edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_parallel                                                                                                                                                                                                        ;
;  Negative edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_parallel_r                                                                                                                                                                                                      ;
;  Negative edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_upd[0]                                                                                                                                                                                                          ;
;  Negative edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[3]                                                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[2]                                                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[1]                                                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[0]                                                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[3]                                                                                                                                                                                                      ;
;  Negative edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[2]                                                                                                                                                                                                      ;
;  Negative edge destination node(s) list                                                                     ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[1]                                                                                                                                                                                                      ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                       ; CPU_RESET_n                                                                                                                                                                                                                                                                                                                    ;
;  Reset signal destination node(s) list                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_dma_descriptor_slave_translator|waitrequest_reset_override                                                                                                                                                                  ;
;  Reset signal destination node(s) list                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_dma_csr_translator|waitrequest_reset_override                                                                                                                                                                               ;
;  Reset signal destination node(s) list                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:write_dma_descriptor_slave_translator|waitrequest_reset_override                                                                                                                                                                 ;
;  Reset signal destination node(s) list                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_dma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                     ;
;  Reset signal destination node(s) list                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_dma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                              ;
;  Reset signal destination node(s) list                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_dma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                              ;
;  Reset signal destination node(s) list                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_dma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                    ;
;  Reset signal destination node(s) list                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_dma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                    ;
;  Reset signal destination node(s) list                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_dma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                    ;
;  Reset signal destination node(s) list                                                                      ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_dma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                                                                                                                                                                                                                                                                                                ; 453     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; CLOCK_125_p~inputCLKENA0                                                                                                                                                                                                                                                                                                                            ; 17783   ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                           ; 1718    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                              ; 1540    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_reset:ureset|phy_reset_n                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|av_waitrequest~0                                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src0_valid~0                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~0                                                                                                                                                                                                             ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~1                                                                                                                                                                                                                  ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|av_waitrequest~1                                                                                                                                 ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux|src1_valid                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                         ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|src_data[45]                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|av_waitrequest~2                                                                                                                                 ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux|src0_valid~0                                                                                                                                                ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot_right                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                    ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]                                                                                                                                                                                                                    ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[5]                                                                                                                                                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_sub                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src1~0                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                 ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_ld                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                        ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[4]                                                                                                                                                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src1~1                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_logic_op[0]~DUPLICATE                                                                                                                                                                                                    ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                            ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001|src0_valid~0                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|grant[1]~1                                                                                                                     ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux|src0_valid                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0                                                                                                                                        ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_write~DUPLICATE                                                                                                                                                                                                                     ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_PHASE                                                                                                                                                                                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_DELAY                                                                                                                                                                                                         ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|sample[31]~0                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001|src1_valid~0                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|src_data[38]                                                                                                                                                    ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~5                                                                                                                                                                                                                               ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|read_latency_shift_reg[0]                                                                                                                         ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trks_waitrequest~0                                                                                                                                                                                                                       ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|sample[31]                                                                                                                                                                                                                               ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|src_data[41]                                                                                                                                                    ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_UPDATE                                                                                                                                                                                                           ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal0~7                                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[31]~0                                                                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|src_data[39]                                                                                                                                                    ; 94      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~43                                                                                                                                                                                                                              ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[3]                                                                                                                                                                                                            ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[2]~DUPLICATE                                                                                                                                                                                                  ; 85      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[1]~DUPLICATE                                                                                                                                                                                                                    ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~50                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~53                                                                                                                                                                                                                              ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~49                                                                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[0]~DUPLICATE                                                                                                                                                                                                                    ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~51                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~48                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~52                                                                                                                                                                                                                              ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~47                                                                                                                                                                                                                              ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~44                                                                                                                                                                                                                              ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~27                                                                                                                                                                                                                              ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~29                                                                                                                                                                                                                              ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[2]~DUPLICATE                                                                                                                                                                                                                    ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|always7~13                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector114~1                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector83~0                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Selector115~0                                                                                                                                                                                                                            ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr58~0                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                        ; 278     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_reset:ureset|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                    ; 172     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|src_data[44]                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|src_data[47]                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|src_data[46]                                                                                                                                                    ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_parallel_scan~1                                                                                                                                                                                                                  ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|src_data[40]                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                                            ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[0]                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[1]                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[2]                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[3]                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr25                                                                                                                                                                                                                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[31]~0                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal2~11                                                                                                                                                                                                                                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add0~2                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add0~1                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add0~3                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[2]~4                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result~0                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[3]~5                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[0]~2                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[1]~3                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[4]~6                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[150]                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                    ; 4997    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                         ; 178     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                             ; 366     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                       ; 168     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|ECE423_QSYS_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[2]                                                                                                                                                                                                                         ; 302     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                       ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|master_read                                                                                                                                                                                                                                                             ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; CPU_RESET_n~inputCLKENA0                                                                                                                                                                                                                                                                                                                            ; 4131    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_013|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                       ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                       ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 118     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:read_dma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                            ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:read_dma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                             ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                       ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                        ; 5175    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                        ; 180     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                     ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                     ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 135     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                    ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                   ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 113     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                         ; 89      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 180     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter|suppress_change_dest_id~0                                                                                                                                                                                                    ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter|suppress_change_dest_id~1                                                                                                                                                                                                    ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter|Equal0~1                                                                                                                                                                                                                     ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_stall                                                                                                                                                                                                                                                                            ; 1190    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                          ; 219     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                       ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_pipe_flush                                                                                                                                                                                                                                                                       ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|M_exc_any~2                                                                                                                                                                                                                                                                        ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                       ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_005|saved_grant[0]                                                                                                                                                                                                                 ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                       ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                 ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_raw_refetch                                                                                                                                                                                                                                                                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_025|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                            ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|always4~0                                                                                                                                                                                                               ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_data_master_limiter|Equal0~0                                                                                                                                                                                                                     ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                           ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                           ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|E_valid_jmp_indirect                                                                                                                                                                                                                                                               ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                    ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                           ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                        ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|d_write_nxt~1                                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                            ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                            ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_exc_any~DUPLICATE                                                                                                                                                                                                                                                                ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                   ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                           ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|E_ctrl_logic                                                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_src2_hazard_A                                                                                                                                                                                                                                                                    ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                         ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|d_read_nxt~2                                                                                                                                                                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|av_waitrequest~0                                                                                                                                                                                                                  ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_src2_hazard_M                                                                                                                                                                                                                                                                    ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|M_ctrl_rd_ctl_reg                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|div_quotient_done                                                                                                                                                                                                                                                                  ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_ctrl_div                                                                                                                                                                                                                                                                         ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_src1_hazard_W                                                                                                                                                                                                                                                                    ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|Equal312~0                                                                                                                                                                                                                                                                         ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_src1_hazard_A                                                                                                                                                                                                                                                                    ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_wr_data_unfiltered[17]~0                                                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_src1_hazard_M                                                                                                                                                                                                                                                                    ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                        ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|E_src2[0]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                                                    ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_src2_hazard_E                                                                                                                                                                                                                                                                    ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|D_src2_hazard_W                                                                                                                                                                                                                                                                    ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_dc_fill_wr_data~2                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|div_negate_result                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|E_ctrl_div_signed                                                                                                                                                                                                                                                                  ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|Add10~0                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                     ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 127     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_uas_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                 ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_uas_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                     ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_012|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                       ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_012|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 127     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_dc_wr_data_cnt[0]_OTERM749                                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_mem_stall_OTERM607                                                                                                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|M_rot_rn[4]                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|M_rot_rn[3]                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_021|altera_avalon_st_pipeline_base:core|data1[19]                                                                                                                                                                                     ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_uas_cmd_width_adapter|use_reg                                                                                                                                                                                                                       ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_010|saved_grant[0]                                                                                                                                                                                                                 ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_013|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer~1                                                                                                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_026|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                         ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 114     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|altera_avalon_mm_bridge:cpu_0_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                               ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|altera_avalon_mm_bridge:cpu_0_bridge|wait_rise                                                                                                                                                                                                                                                                                       ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                     ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 126     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_0_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                          ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                       ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 106     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_0_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                              ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_0_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                         ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_mem_bypass_pending                                                                                                                                                                                                                                                               ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_beginbursttransfer~1                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                         ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                        ; 1107    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                       ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 147     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[56]                                                                                                                                                                                       ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_descriptor_slave_cmd_width_adapter|p1_ready                                                                                                                                                                                                    ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_descriptor_slave_cmd_width_adapter|ShiftLeft1~0                                                                                                                                                                                                ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                       ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:video_dma_descriptor_slave_cmd_width_adapter|always9~0                                                                                                                                                                                                   ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_017|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:read_dma_csr_agent|m0_read                                                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_015|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 131     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rsp_fifo|read~0                                                                                                                                                                                                                             ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                      ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[68]                                                                                                                                                                                     ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                     ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rsp_fifo|read~1                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lpddr2_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                          ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rsp_fifo|write~0                                                                                                                                                                                                                            ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 153     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 145     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                 ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                       ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                 ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; CLOCK_50_B7A~inputCLKENA0                                                                                                                                                                                                                                                                                                                           ; 1286    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                        ; 1455    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                           ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                     ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[97]~DUPLICATE                                                                                                                                                                           ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 141     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                             ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|comb~1                                                                                                                                                                                                                                                                               ; 421     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_clock_divider:clock_divider0|SD_CLK                                                                                                                                                                                                                                               ; 1180    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_018|altera_avalon_st_pipeline_base:core|data1[41]                                                                                                                                                                                     ; 117     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_018|altera_avalon_st_pipeline_base:core|full1~0                                                                                                                                                                                       ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sd_cont_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                           ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 118     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sd_cont_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                            ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_018|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 136     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sd_cont_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_011|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                       ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|d_writedata[31]_OTERM765                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_023|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_019|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_019|altera_avalon_st_pipeline_base:core|full1~1                                                                                                                                                                                       ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_controller_wb:sd_controller_wb0|argument_reg[31]~0                                                                                                                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sd_cont_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_018|altera_avalon_st_pipeline_base:core|data1[44]                                                                                                                                                                                     ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_018|altera_avalon_st_pipeline_base:core|data1[42]                                                                                                                                                                                     ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_018|altera_avalon_st_pipeline_base:core|data1[40]                                                                                                                                                                                     ; 125     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_018|altera_avalon_st_pipeline_base:core|data1[43]                                                                                                                                                                                     ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_master:sd_cmd_master0|response_0_o[31]~0                                                                                                                                                                                                                                      ; 120     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|comb~0                                                                                                                                                                                                                                                                               ; 417     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_master:sd_cmd_master0|state.IDLE                                                                                                                                                                                                                                              ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_015|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_write_dma:write_dma|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                                                                                                                                                      ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_008|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                       ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_008|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 118     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_dma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                            ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                       ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_005|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_dma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                           ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:write_dma_csr_agent|m0_read                                                                                                                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_write_dma:write_dma|write_master:write_mstr_internal|reset_taken                                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_write_dma:write_dma|write_master:write_mstr_internal|go                                                                                                                                                                                                                                                                  ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 165     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_009|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                         ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:write_dma_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                              ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:write_dma_descriptor_slave_cmd_width_adapter|out_endofpacket~0                                                                                                                                                                                           ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_009|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:write_dma_descriptor_slave_cmd_width_adapter|unaligned_read~0                                                                                                                                                                                            ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:write_dma_descriptor_slave_cmd_width_adapter|p0_use_reg                                                                                                                                                                                                  ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:write_dma_descriptor_slave_cmd_width_adapter|ShiftLeft1~0                                                                                                                                                                                                ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                     ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:write_dma_descriptor_slave_cmd_width_adapter|always9~0                                                                                                                                                                                                   ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:write_dma_mm_write_agent|av_waitrequest                                                                                                                                                                                                                   ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:write_dma_mm_write_cmd_width_adapter|use_reg                                                                                                                                                                                                             ; 576     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 614     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|state.process_data                                                                                                                                                                                                                                                                                                ; 1033    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|counter[1]                                                                                                                                                                                                                                                                                                        ; 250     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|counter[0]                                                                                                                                                                                                                                                                                                        ; 363     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|counter[2]                                                                                                                                                                                                                                                                                                        ; 123     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|counter[4]                                                                                                                                                                                                                                                                                                        ; 189     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|counter[3]                                                                                                                                                                                                                                                                                                        ; 124     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|flush                                                                                                                                                                                                                                                                   ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|issue_read_descriptor                                                                                                                                                                                                         ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[1]                                                                                                                                                                                                                                      ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 161     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:read_dma_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                               ; 86      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:read_dma_descriptor_slave_cmd_width_adapter|ShiftLeft1~0                                                                                                                                                                                                 ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                         ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:read_dma_descriptor_slave_cmd_width_adapter|out_endofpacket~0                                                                                                                                                                                            ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:read_dma_descriptor_slave_cmd_width_adapter|unaligned_read                                                                                                                                                                                               ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_008|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 95      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:read_dma_descriptor_slave_cmd_width_adapter|p0_use_reg~DUPLICATE                                                                                                                                                                                         ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:read_dma_descriptor_slave_cmd_width_adapter|always9~0                                                                                                                                                                                                    ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_cmd_width_adapter|use_reg                                                                                                                                                                                                               ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:read_dma_mm_read_translator|end_begintransfer                                                                                                                                                                                                        ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|out_valid~0                                                                                                                                                                                                           ; 227     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|always10~0                                                                                                                                                                                                            ; 897     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:lpddr2_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                          ; 113     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[173]                                                                                                                                                                                        ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                               ; 77      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|ECE423_QSYS_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                         ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|master_read                                                                                                                                                                                                                                                           ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|Equal0~1                                                                                                                                                                                                                                                              ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:video_dma_mm_read_agent|av_waitrequest                                                                                                                                                                                                                    ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|length_counter[21]                                                                                                                                                                                                                                                    ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|read_burst_control:the_read_burst_control|Equal0~1                                                                                                                                                                                                                    ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|address_counter~0                                                                                                                                                                                                                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|go                                                                                                                                                                                                                                                                    ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|flush                                                                                                                                                                                                                                                                 ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001|ECE423_QSYS_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0|in_ready                                                                                                                                                                                       ; 102     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001|ECE423_QSYS_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0|state_register[1]                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_003|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                           ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:lpddr2_avl_1_agent_rsp_fifo|mem_used[0]~3                                                                                                                                                                                                                      ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:lpddr2_avl_1_agent_rsp_fifo|write~0                                                                                                                                                                                                                            ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:lpddr2_avl_1_agent|comb~0                                                                                                                                                                                                                                  ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:lpddr2_avl_1_agent|rf_source_data[218]~0                                                                                                                                                                                                                   ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[176]                                                                                                                                                                                        ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|ECE423_QSYS_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[1]~DUPLICATE                                                                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_cmd_width_adapter|address_reg~0                                                                                                                                                                                                         ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_write_dma:write_dma|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[1]                                                                                                                                                                                                                                    ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:lpddr2_avl_1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                        ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[174]                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[201]                                                                                                                                                                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[202]                                                                                                                                                                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|data1[39]~DUPLICATE                                                                                                                                                                             ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                                                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0~0                                                                                                                                                                                           ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                             ; 88      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                               ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0~1                                                                                                                                                                                             ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:video_dma_csr_agent|m0_read~0                                                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[40]                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                         ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[39]                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|comb~0                                                                                                                                                                                                                        ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                        ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_video_pll:video_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                       ; 113     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[1]                                                                                                                                                                                                                                    ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:video_dma_mm_read_translator|always4~0                                                                                                                                                                                                               ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:video_dma_mm_read_translator|end_begintransfer                                                                                                                                                                                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[185]                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:write_dma_mm_write_translator|always4~0                                                                                                                                                                                                              ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[184]                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[183]                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[186]                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[187]                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[188]                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[189]                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[190]                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[216]                                                                                                                                                                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[191]                                                                                                                                                                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[148]                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[215]                                                                                                                                                                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[149]                                                                                                                                                                                        ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|data1[150]~DUPLICATE                                                                                                                                                                            ; 384     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[218]                                                                                                                                                                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                           ; 897     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:write_dma_descriptor_slave_cmd_width_adapter|ShiftLeft1~2                                                                                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_024|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_022|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[38]                                                                                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[40]                                                                                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_006|altera_avalon_st_pipeline_base:core|data1[39]                                                                                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                             ; 68      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                               ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                            ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_018|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci|ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper|ECE423_QSYS_cpu_0_cpu_debug_slave_sysclk:the_ECE423_QSYS_cpu_0_cpu_debug_slave_sysclk|update_jdo_strobe                ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci|ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:ECE423_QSYS_cpu_0_cpu_debug_slave_phy|virtual_state_sdr~0                                       ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci|ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper|ECE423_QSYS_cpu_0_cpu_debug_slave_sysclk:the_ECE423_QSYS_cpu_0_cpu_debug_slave_sysclk|take_action_break_a~0            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci|ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper|ECE423_QSYS_cpu_0_cpu_debug_slave_sysclk:the_ECE423_QSYS_cpu_0_cpu_debug_slave_sysclk|jdo[36]                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci|ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper|ECE423_QSYS_cpu_0_cpu_debug_slave_sysclk:the_ECE423_QSYS_cpu_0_cpu_debug_slave_sysclk|jdo[37]                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci|ECE423_QSYS_cpu_0_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_0_cpu_nios2_ocimem|MonDReg[31]~1                                                                                                                        ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci|ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_0_cpu_debug_slave_wrapper|ECE423_QSYS_cpu_0_cpu_debug_slave_sysclk:the_ECE423_QSYS_cpu_0_cpu_debug_slave_sysclk|take_action_ocimem_b             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci|ECE423_QSYS_cpu_0_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci|ECE423_QSYS_cpu_0_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_0_cpu_nios2_ocimem|jtag_ram_access                                                                                                                      ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_019|altera_avalon_st_pipeline_base:core|full1~DUPLICATE                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|state.SETUP_CRC                                                                                                                                                                                                                                  ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_master:sd_cmd_master0|start_xfr_o                                                                                                                                                                                                                                             ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|Selector5~0                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|counter[2]                                                                                                                                                                                                                                       ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|counter[1]                                                                                                                                                                                                                                       ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|counter[0]                                                                                                                                                                                                                                       ; 121     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|cmd_dat_reg                                                                                                                                                                                                                                      ; 136     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|counter[5]                                                                                                                                                                                                                                       ; 112     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|state.READ                                                                                                                                                                                                                                       ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|counter[6]                                                                                                                                                                                                                                       ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|state.FINISH_WR                                                                                                                                                                                                                                  ; 126     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|Selector40~0                                                                                                                                                                                                                                     ; 122     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|resp_buff[120]~17                                                                                                                                                                                                                                ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|resp_buff[120]~13                                                                                                                                                                                                                                ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|Selector160~1                                                                                                                                                                                                                                    ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|Add8~1                                                                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|Add8~5                                                                                                                                                                                                                                           ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_controller_wb:sd_controller_wb0|dma_addr_reg[28]~0                                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|resp_buff[120]~30                                                                                                                                                                                                                                ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_controller_wb:sd_controller_wb0|wb_dat_o[31]~0                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sd_cont_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|state.IDLE                                                                                                                                                                                                                                  ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|state.WRITE_DAT~DUPLICATE                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|state.WRITE_CRC                                                                                                                                                                                                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|state.READ_DAT                                                                                                                                                                                                                              ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|transf_cnt[2]                                                                                                                                                                                                                               ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|transf_cnt[1]                                                                                                                                                                                                                               ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|transf_cnt[0]                                                                                                                                                                                                                               ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|state.WRITE_BUSY                                                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|data_out[24]~1                                                                                                                                                                                                                              ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|Equal5~2                                                                                                                                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|crc_rst                                                                                                                                                                                                                                     ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|crc_en                                                                                                                                                                                                                                      ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_data_serial_host:sd_data_serial_host0|bus_4bit_reg                                                                                                                                                                                                                                ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[34]                                                                                                                                                                                     ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                       ; 72      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[35]                                                                                                                                                                                     ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[32]                                                                                                                                                                                     ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[33]                                                                                                                                                                                     ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lpddr2_avl_0_agent|nonposted_write_endofpacket~0                                                                                                                                                                                                           ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[79]                                                                                                                                                                                     ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[78]                                                                                                                                                                                     ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[77]                                                                                                                                                                                     ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[76]                                                                                                                                                                                     ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_010|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                           ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_timer_1:timer_1|snap_strobe~0                                                                                                                                                                                                                                                                                            ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_timer_1:timer_1|always0~0                                                                                                                                                                                                                                                                                                ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_timer_1:timer_1|force_reload                                                                                                                                                                                                                                                                                             ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_timer_1:timer_1|Equal0~16                                                                                                                                                                                                                                                                                                ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_timer_0:timer_0|Equal0~7                                                                                                                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_uas_cmd_width_adapter|byte_cnt_reg~0                                                                                                                                                                                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|div_remainder~0                                                                                                                                                                                                                                                                    ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[117]                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_fifo_filler:sd_fifo_filler0|offset~1                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_fifo_filler:sd_fifo_filler0|offset~0                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:write_dma_mm_write_cmd_width_adapter|data_reg~256                                                                                                                                                                                                        ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|pulse_ram_output~0                                                                                                                                                                         ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[7]                                                                                                                                                         ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[6]                                                                                                                                                         ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[4]                                                                                                                                                         ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[3]                                                                                                                                                         ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[2]                                                                                                                                                         ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[1]                                                                                                                                                         ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[8]                                                                                                                                                         ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[0]~DUPLICATE                                                                                                                                               ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[9]~DUPLICATE                                                                                                                                               ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[9]                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[5]~DUPLICATE                                                                                                                                               ; 101     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|ram_read_address[5]~5                                                                                                                                                                      ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|ram_read_address[8]~8                                                                                                                                                                      ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|ram_read_address[2]~2                                                                                                                                                                      ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|ram_read_address[4]~4                                                                                                                                                                      ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|ram_read_address[1]~1                                                                                                                                                                      ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|ram_read_address[6]~6                                                                                                                                                                      ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|ram_read_address[7]~7                                                                                                                                                                      ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|ram_read_address[0]~0                                                                                                                                                                      ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|ram_read_address[3]~3                                                                                                                                                                      ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|ram_read_address[9]~9                                                                                                                                                                      ; 104     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|LessThan17~0                                                                                                                                                                                                          ; 896     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft2~6                                                                                                                                                                                                          ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft0~0                                                                                                                                                                                                          ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft2~5                                                                                                                                                                                                          ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft0~5                                                                                                                                                                                                          ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft0~4                                                                                                                                                                                                          ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft2~0                                                                                                                                                                                                          ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft0~1                                                                                                                                                                                                          ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft0~3                                                                                                                                                                                                          ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft0~2                                                                                                                                                                                                          ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft2~1                                                                                                                                                                                                          ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft2~7                                                                                                                                                                                                          ; 256     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft2~2                                                                                                                                                                                                          ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft2~4                                                                                                                                                                                                          ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft2~8                                                                                                                                                                                                          ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|Equal56~0                                                                                                                                                                                                                                                                                                         ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|Equal110~0                                                                                                                                                                                                                                                                                                        ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|in_signal7~7                                                                                                                                                                                                                                                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|in_signal7~5                                                                                                                                                                                                                                                                                                      ; 142     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|in_signal7~6                                                                                                                                                                                                                                                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|in_signal7~0                                                                                                                                                                                                                                                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|in_signal4~0                                                                                                                                                                                                                                                                                                      ; 125     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|in_signal7~3                                                                                                                                                                                                                                                                                                      ; 124     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|Equal101~0                                                                                                                                                                                                                                                                                                        ; 124     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|process_0~0                                                                                                                                                                                                                                                                                                       ; 896     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_read_dma:read_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_fg71:auto_generated|a_dpfifo_2871:dpfifo|cntr_uhb:wr_ptr|counter_reg_bit[4]~DUPLICATE                                                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|in_signal7~2                                                                                                                                                                                                                                                                                                      ; 129     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|Equal95~0                                                                                                                                                                                                                                                                                                         ; 187     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|in_signal7~1                                                                                                                                                                                                                                                                                                      ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|Equal103~0                                                                                                                                                                                                                                                                                                        ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|in_signal7~4                                                                                                                                                                                                                                                                                                      ; 111     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|LessThan0~0                                                                                                                                                                                                                                                                                                       ; 67      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|LessThan0~1                                                                                                                                                                                                                                                                                                       ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                     ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_data[0]                                                                                                                                                                                                                              ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[2]                                                                                                                                                                                                                          ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_upd[0]                                                                                                                                                                                                                               ; 44      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; CLOCK_125_p~inputCLKENA0                                                                                                                                                                                                                                                                                                                            ; 17783   ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                        ; 5175    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                    ; 4997    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; CPU_RESET_n~inputCLKENA0                                                                                                                                                                                                                                                                                                                            ; 4131    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                           ; 1718    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                              ; 1540    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                        ; 1455    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; CLOCK_50_B7A~inputCLKENA0                                                                                                                                                                                                                                                                                                                           ; 1286    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_stall                                                                                                                                                                                                                                                                            ; 1190    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_clock_divider:clock_divider0|SD_CLK                                                                                                                                                                                                                                               ; 1180    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                        ; 1107    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|state.process_data                                                                                                                                                                                                                                                                                                ; 1033    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full1                                                                                                                                                                                           ; 897     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|always10~0                                                                                                                                                                                                            ; 897     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|LessThan17~0                                                                                                                                                                                                          ; 896     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|process_0~0                                                                                                                                                                                                                                                                                                       ; 896     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 614     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:write_dma_mm_write_cmd_width_adapter|use_reg                                                                                                                                                                                                             ; 576     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~GND                                                                                                                                                                                                                                                                                                                                                ; 453     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|comb~1                                                                                                                                                                                                                                                                               ; 421     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|comb~0                                                                                                                                                                                                                                                                               ; 417     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|data1[150]~DUPLICATE                                                                                                                                                                            ; 384     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                             ; 366     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|counter[0]                                                                                                                                                                                                                                                                                                        ; 363     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|ECE423_QSYS_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[2]                                                                                                                                                                                                                         ; 302     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                        ; 278     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft2~7                                                                                                                                                                                                          ; 256     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|counter[1]                                                                                                                                                                                                                                                                                                        ; 250     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|out_valid~0                                                                                                                                                                                                           ; 227     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                          ; 219     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|counter[4]                                                                                                                                                                                                                                                                                                        ; 189     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|Equal95~0                                                                                                                                                                                                                                                                                                         ; 187     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                        ; 180     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 180     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                         ; 178     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_reset:ureset|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                    ; 172     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|always0~0                                                                                                                                                                                       ; 168     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 165     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 161     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 153     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 147     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 145     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|in_signal7~5                                                                                                                                                                                                                                                                                                      ; 142     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                           ; 141     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_018|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 136     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_cmd_serial_host:cmd_serial_host0|cmd_dat_reg                                                                                                                                                                                                                                      ; 136     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_010|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 135     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_003|altera_avalon_st_pipeline_base:core|full0                                                                                                                                                                                         ; 131     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|in_signal7~2                                                                                                                                                                                                                                                                                                      ; 129     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft0~0                                                                                                                                                                                                          ; 129     ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Sat Mar 09 15:04:26 2019
Info: Command: quartus_drc --read_settings_files=on --write_settings_files=off ECE423_C5G -c ECE423_C5G
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_f4p1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0
Info: Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0|lpddr2
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (332104): Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_0_cpu.sdc'
Info (332104): Reading SDC File: 'ECE423_C5G.SDC'
Warning (332043): Overwriting existing clock: CLOCK_50_B5B
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name {u0|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|video_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 61 -duty_cycle 50.00 -name {u0|video_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|video_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u0|lpddr2|pll0|pll1~PLL_OUTPUT_COUNTER|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u0|lpddr2|pll0|pll6~PLL_OUTPUT_COUNTER|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u0|lpddr2|pll0|pll7~PLL_OUTPUT_COUNTER|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: u0|lpddr2|pll0|pll3~PLL_OUTPUT_COUNTER|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama0~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama10~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama11~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama12~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama13~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama14~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama15~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama16~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama17~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama18~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama19~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama1~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama20~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama21~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama22~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama23~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama24~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama25~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama26~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama27~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama28~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama29~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama2~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama30~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama31~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama32~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama33~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama34~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama35~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama36~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama37~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama3~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama4~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama5~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama6~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama7~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama8~MEMORYREGOUT
    Info (332098): From: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|lutrama9~MEMORYREGOUT
    Info (332098): From: u0|cpu_0|cpu|the_ECE423_QSYS_cpu_0_cpu_nios2_oci|the_ECE423_QSYS_cpu_0_cpu_nios2_ocimem|ECE423_QSYS_cpu_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci|ECE423_QSYS_cpu_0_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_0_cpu_nios2_ocimem|ECE423_QSYS_cpu_0_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|lpddr2|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u0|lpddr2|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|lpddr2|pll0|pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|lpddr2|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: u0|lpddr2|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: u0|lpddr2|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: u0|lpddr2|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: u0|lpddr2|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|lpddr2|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|lpddr2|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|video_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|video_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|video_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[0]_IN (Rise) to DDR2LP_DQS_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[0]_IN (Rise) to DDR2LP_DQS_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[1]_IN (Rise) to DDR2LP_DQS_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[1]_IN (Rise) to DDR2LP_DQS_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[2]_IN (Rise) to DDR2LP_DQS_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[2]_IN (Rise) to DDR2LP_DQS_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[3]_IN (Rise) to DDR2LP_DQS_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[3]_IN (Rise) to DDR2LP_DQS_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|lpddr2|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|lpddr2|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 11 node(s) related to this rule.
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v Line: 44
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dq" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v Line: 45
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 227
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 968
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 227
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 968
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 968
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 968
    Critical Warning (308012): Node  "ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_clock_divider:clock_divider0|SD_CLK" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/sd_clock_divider.v Line: 54
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 227
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 227
Critical Warning (308042): (High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 3 node(s) related to this rule.
    Info (308076): The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page.
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dq" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v Line: 45
    Critical Warning (308012): Node  "altera_internal_jtag~TCKUTAP"
    Critical Warning (308012): Node  "ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_clock_divider:clock_divider0|SD_CLK" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/sd_clock_divider.v Line: 54
Critical Warning (308024): (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 4 node(s) related to this rule.
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_reset:ureset|phy_reset_n" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v Line: 72
    Critical Warning (308012): Node  "ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|comb~1"
    Critical Warning (308012): Node  "ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|comb~0"
    Critical Warning (308012): Node  "ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_fifo_filler:sd_fifo_filler0|comb~1"
Critical Warning (308074): (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 11 node(s) related to this rule.
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|read_latency_shift_reg[0]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 392
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_PHASE" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv Line: 218
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 203
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 203
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 203
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_JMPADDR" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv Line: 218
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|has_pending_responses" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 280
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|pending_response_count[0]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 358
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[0]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v Line: 374
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|has_pending_responses~DUPLICATE" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 280
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 203
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 4 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 1101
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 1101
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 1101
    Critical Warning (308012): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_ff" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 1101
Warning (308017): (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 9 node(s) related to this rule.
    Warning (308010): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc|phy_clk_dqs" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v Line: 44
    Warning (308010): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 227
    Warning (308010): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 968
    Warning (308010): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 227
    Warning (308010): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 968
    Warning (308010): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 968
    Warning (308010): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 968
    Warning (308010): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 227
    Warning (308010): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 227
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule.
    Warning (308010): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv Line: 178
    Warning (308010): Node  "CLOCK_50_B7A" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_C5G.v Line: 12
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule.
    Warning (308010): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll1~FRACTIONAL_PLL_O_VCOPH0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv Line: 178
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "CPU_RESET_n" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_C5G.v Line: 20
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 532 node(s) with highest fan-out.
    Info (308011): Node  "~GND"
    Info (308011): Node  "CLOCK_125_p~inputCLKENA0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_C5G.v Line: 9
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv Line: 132
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv Line: 91
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_reset:ureset|phy_reset_n" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v Line: 72
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|av_waitrequest~0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv Line: 100
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002|src0_valid~0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv Line: 58
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 390
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~1" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 604
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|av_waitrequest~1" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv Line: 100
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux|src1_valid" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv Line: 65
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|read_latency_shift_reg[0]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 392
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|src_data[45]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv Line: 75
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|av_waitrequest~2" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv Line: 100
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux|src0_valid~0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv Line: 58
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot_right" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 667
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1173
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1173
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[5]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1617
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 688
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_sub" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 391
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src1~0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 684
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 407
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_ld" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 645
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 723
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[4]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1617
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src1~1" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 684
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_logic_op[0]~DUPLICATE" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1233
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 739
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001|src0_valid~0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv Line: 58
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "CLOCK_125_p~inputCLKENA0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_C5G.v Line: 9
    Info (308011): Node  "ECE423_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst~CLKENA0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (308011): Node  "ECE423_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (308011): Node  "CPU_RESET_n~inputCLKENA0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_C5G.v Line: 20
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll_avl_clk~CLKENA0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv Line: 132
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv Line: 91
    Info (308011): Node  "ECE423_QSYS:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (308011): Node  "CLOCK_50_B7A~inputCLKENA0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_C5G.v Line: 12
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|A_stall" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_0_cpu.v Line: 4206
    Info (308011): Node  "ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_clock_divider:clock_divider0|SD_CLK" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/sd_clock_divider.v Line: 54
    Info (308011): Node  "ECE423_QSYS:u0|altera_reset_controller:rst_controller_006|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (308011): Node  "ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|state.process_data" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/idct_2d.vhd Line: 30
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|full1" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 91
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|always10~0"
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|LessThan17~0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 1097
    Info (308011): Node  "ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|process_0~0"
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_002|altera_avalon_st_pipeline_base:core|full0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 49
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:write_dma_mm_write_cmd_width_adapter|use_reg" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 308
    Info (308011): Node  "~GND"
    Info (308011): Node  "ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|comb~1"
    Info (308011): Node  "ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|comb~0"
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline_004|altera_avalon_st_pipeline_base:core|data1[150]~DUPLICATE" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 70
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|full0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 49
    Info (308011): Node  "ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|counter[0]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/idct_2d.vhd Line: 143
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|ECE423_QSYS_mm_interconnect_2_cmd_mux:cmd_mux|saved_grant[2]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_cmd_mux.sv Line: 259
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll_config_clk~CLKENA0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv Line: 133
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|ShiftLeft2~7" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 1090
    Info (308011): Node  "ECE423_QSYS:u0|IDCT_2D_hw:idct_2d|counter[1]" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/idct_2d.vhd Line: 143
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter|out_valid~0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 91
    Info (308011): Node  "ECE423_QSYS:u0|ECE423_QSYS_cpu_0:cpu_0|ECE423_QSYS_cpu_0_cpu:cpu|F_stall~0" File: C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_0_cpu.v Line: 5137
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 582 information messages and 46 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 5425 megabytes
    Info: Processing ended: Sat Mar 09 15:04:51 2019
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:25


