{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646693119652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646693119653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 14:45:19 2022 " "Processing started: Mon Mar 07 14:45:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646693119653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646693119653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CSE141L_Processor -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off CSE141L_Processor -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646693119653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646693119968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646693119968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/TopLevel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646693126441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646693126441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progctr.sv 1 1 " "Found 1 design units, including 1 entities, in source file progctr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgCtr " "Found entity 1: ProgCtr" {  } { { "ProgCtr.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/ProgCtr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646693126442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646693126442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/InstROM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646693126443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646693126443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "Definitions.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/Definitions.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646693126444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646693126444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/DataMem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646693126445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646693126445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrlreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CtrlReg " "Found entity 1: CtrlReg" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646693126446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646693126446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/ALU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646693126447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646693126447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646693126473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgCtr ProgCtr:PC1 " "Elaborating entity \"ProgCtr\" for hierarchy \"ProgCtr:PC1\"" {  } { { "TopLevel.sv" "PC1" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/TopLevel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646693126481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ProgCtr.sv(22) " "Verilog HDL assignment warning at ProgCtr.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "ProgCtr.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/ProgCtr.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646693126482 "|TopLevel|ProgCtr:PC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:IR1 " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:IR1\"" {  } { { "TopLevel.sv" "IR1" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/TopLevel.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646693126483 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "838 0 1023 InstROM.sv(14) " "Verilog HDL warning at InstROM.sv(14): number of words (838) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstROM.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/InstROM.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1646693126483 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.data_a 0 InstROM.sv(9) " "Net \"inst_rom.data_a\" at InstROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/InstROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646693126483 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.waddr_a 0 InstROM.sv(9) " "Net \"inst_rom.waddr_a\" at InstROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/InstROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646693126483 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.we_a 0 InstROM.sv(9) " "Net \"inst_rom.we_a\" at InstROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/InstROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646693126483 "|TopLevel|InstROM:IR1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CtrlReg CtrlReg:CtrlReg1 " "Elaborating entity \"CtrlReg\" for hierarchy \"CtrlReg:CtrlReg1\"" {  } { { "TopLevel.sv" "CtrlReg1" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/TopLevel.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646693126484 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(45) " "Verilog HDL or VHDL warning at the CtrlReg.sv(45): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 45 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646693126485 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(46) " "Verilog HDL or VHDL warning at the CtrlReg.sv(46): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 46 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646693126485 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(52) " "Verilog HDL or VHDL warning at the CtrlReg.sv(52): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 52 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646693126485 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(56) " "Verilog HDL or VHDL warning at the CtrlReg.sv(56): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 56 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646693126485 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(57) " "Verilog HDL or VHDL warning at the CtrlReg.sv(57): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 57 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646693126485 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 CtrlReg.sv(57) " "Verilog HDL assignment warning at CtrlReg.sv(57): truncated value with size 8 to match size of target (4)" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646693126485 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CtrlReg.sv(50) " "Verilog HDL Case Statement warning at CtrlReg.sv(50): incomplete case statement has no default case item" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1646693126486 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(80) " "Verilog HDL or VHDL warning at the CtrlReg.sv(80): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 80 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646693126486 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(92) " "Verilog HDL or VHDL warning at the CtrlReg.sv(92): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 92 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646693126486 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(93) " "Verilog HDL or VHDL warning at the CtrlReg.sv(93): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 93 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646693126486 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(101) " "Verilog HDL or VHDL warning at the CtrlReg.sv(101): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 101 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646693126486 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(102) " "Verilog HDL or VHDL warning at the CtrlReg.sv(102): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 102 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646693126487 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(107) " "Verilog HDL or VHDL warning at the CtrlReg.sv(107): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 107 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646693126487 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "CtrlReg.sv(108) " "Verilog HDL or VHDL warning at the CtrlReg.sv(108): index expression is not wide enough to address all of the elements in the array" {  } { { "CtrlReg.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/CtrlReg.sv" 108 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1646693126487 "|TopLevel|CtrlReg:CtrlReg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "TopLevel.sv" "ALU1" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/TopLevel.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646693126508 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic ALU.sv(11) " "Verilog HDL or VHDL warning at ALU.sv(11): object \"op_mnemonic\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/ALU.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646693126508 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.sv(17) " "Verilog HDL assignment warning at ALU.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "ALU.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/ALU.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646693126509 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(15) " "Verilog HDL Case Statement warning at ALU.sv(15): incomplete case statement has no default case item" {  } { { "ALU.sv" "" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/ALU.sv" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1646693126510 "|TopLevel|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:DM1 " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:DM1\"" {  } { { "TopLevel.sv" "DM1" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/TopLevel.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646693126519 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DataMem:DM1\|Core " "RAM logic \"DataMem:DM1\|Core\" is uninferred due to asynchronous read logic" {  } { { "DataMem.sv" "Core" { Text "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/DataMem.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1646693126840 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1646693126840 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/db/TopLevel.ram0_InstROM_15efe571.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/18587/Desktop/UCSD/Classes/CSE 141L/CSE141L/processor/db/TopLevel.ram0_InstROM_15efe571.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1646693126846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646693130103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646693132162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646693132162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3618 " "Implemented 3618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646693132489 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646693132489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3614 " "Implemented 3614 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646693132489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646693132489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646693132502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 14:45:32 2022 " "Processing ended: Mon Mar 07 14:45:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646693132502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646693132502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646693132502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646693132502 ""}
