package freertos

import (
	"github.com/goplus/lib/c"
	_ "unsafe"
)

/** Group: WORLD1 to WORLD0 configuration Registers */
/** Type of core_0_entry_1_addr register
 *  Core_0 Entry 1 address configuration Register
 */

type WclCore0Entry1AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_2_addr register
 *  Core_0 Entry 2 address configuration Register
 */

type WclCore0Entry2AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_3_addr register
 *  Core_0 Entry 3 address configuration Register
 */

type WclCore0Entry3AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_4_addr register
 *  Core_0 Entry 4 address configuration Register
 */

type WclCore0Entry4AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_5_addr register
 *  Core_0 Entry 5 address configuration Register
 */

type WclCore0Entry5AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_6_addr register
 *  Core_0 Entry 6 address configuration Register
 */

type WclCore0Entry6AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_7_addr register
 *  Core_0 Entry 7 address configuration Register
 */

type WclCore0Entry7AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_8_addr register
 *  Core_0 Entry 8 address configuration Register
 */

type WclCore0Entry8AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_9_addr register
 *  Core_0 Entry 9 address configuration Register
 */

type WclCore0Entry9AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_10_addr register
 *  Core_0 Entry 10 address configuration Register
 */

type WclCore0Entry10AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_11_addr register
 *  Core_0 Entry 11 address configuration Register
 */

type WclCore0Entry11AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_12_addr register
 *  Core_0 Entry 12 address configuration Register
 */

type WclCore0Entry12AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_13_addr register
 *  Core_0 Entry 13 address configuration Register
 */

type WclCore0Entry13AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_entry_check register
 *  Core_0 Entry check configuration Register
 */

type WclCore0EntryCheckRegT struct {
	Val c.Uint32T
}

/** Type of core_0_message_addr register
 *  Clear writer_buffer write address configuration register
 */

type WclCore0MessageAddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_message_max register
 *  Clear writer_buffer write number configuration register
 */

type WclCore0MessageMaxRegT struct {
	Val c.Uint32T
}

/** Type of core_0_message_phase register
 *  Clear writer_buffer status register
 */

type WclCore0MessagePhaseRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_1_addr register
 *  Core_1 Entry 1 address configuration Register
 */

type WclCore1Entry1AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_2_addr register
 *  Core_1 Entry 2 address configuration Register
 */

type WclCore1Entry2AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_3_addr register
 *  Core_1 Entry 3 address configuration Register
 */

type WclCore1Entry3AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_4_addr register
 *  Core_1 Entry 4 address configuration Register
 */

type WclCore1Entry4AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_5_addr register
 *  Core_1 Entry 5 address configuration Register
 */

type WclCore1Entry5AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_6_addr register
 *  Core_1 Entry 6 address configuration Register
 */

type WclCore1Entry6AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_7_addr register
 *  Core_1 Entry 7 address configuration Register
 */

type WclCore1Entry7AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_8_addr register
 *  Core_1 Entry 8 address configuration Register
 */

type WclCore1Entry8AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_9_addr register
 *  Core_1 Entry 9 address configuration Register
 */

type WclCore1Entry9AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_10_addr register
 *  Core_1 Entry 10 address configuration Register
 */

type WclCore1Entry10AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_11_addr register
 *  Core_1 Entry 11 address configuration Register
 */

type WclCore1Entry11AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_12_addr register
 *  Core_1 Entry 12 address configuration Register
 */

type WclCore1Entry12AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_13_addr register
 *  Core_1 Entry 13 address configuration Register
 */

type WclCore1Entry13AddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_entry_check register
 *  Core_1 Entry check configuration Register
 */

type WclCore1EntryCheckRegT struct {
	Val c.Uint32T
}

/** Type of core_1_message_addr register
 *  Clear writer_buffer write address configuration register
 */

type WclCore1MessageAddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_message_max register
 *  Clear writer_buffer write number configuration register
 */

type WclCore1MessageMaxRegT struct {
	Val c.Uint32T
}

/** Type of core_1_message_phase register
 *  Clear writer_buffer status register
 */

type WclCore1MessagePhaseRegT struct {
	Val c.Uint32T
}

/** Group: StatusTable Registers */
/** Type of core_0_statustable1 register
 *  Status register of world switch of entry 1
 */

type WclCore0Statustable1RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable2 register
 *  Status register of world switch of entry 2
 */

type WclCore0Statustable2RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable3 register
 *  Status register of world switch of entry 3
 */

type WclCore0Statustable3RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable4 register
 *  Status register of world switch of entry 4
 */

type WclCore0Statustable4RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable5 register
 *  Status register of world switch of entry 5
 */

type WclCore0Statustable5RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable6 register
 *  Status register of world switch of entry 6
 */

type WclCore0Statustable6RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable7 register
 *  Status register of world switch of entry 7
 */

type WclCore0Statustable7RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable8 register
 *  Status register of world switch of entry 8
 */

type WclCore0Statustable8RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable9 register
 *  Status register of world switch of entry 9
 */

type WclCore0Statustable9RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable10 register
 *  Status register of world switch of entry 10
 */

type WclCore0Statustable10RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable11 register
 *  Status register of world switch of entry 11
 */

type WclCore0Statustable11RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable12 register
 *  Status register of world switch of entry 12
 */

type WclCore0Statustable12RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable13 register
 *  Status register of world switch of entry 13
 */

type WclCore0Statustable13RegT struct {
	Val c.Uint32T
}

/** Type of core_0_statustable_current register
 *  Status register of statustable current
 */

type WclCore0StatustableCurrentRegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable1 register
 *  Status register of world switch of entry 1
 */

type WclCore1Statustable1RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable2 register
 *  Status register of world switch of entry 2
 */

type WclCore1Statustable2RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable3 register
 *  Status register of world switch of entry 3
 */

type WclCore1Statustable3RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable4 register
 *  Status register of world switch of entry 4
 */

type WclCore1Statustable4RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable5 register
 *  Status register of world switch of entry 5
 */

type WclCore1Statustable5RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable6 register
 *  Status register of world switch of entry 6
 */

type WclCore1Statustable6RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable7 register
 *  Status register of world switch of entry 7
 */

type WclCore1Statustable7RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable8 register
 *  Status register of world switch of entry 8
 */

type WclCore1Statustable8RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable9 register
 *  Status register of world switch of entry 9
 */

type WclCore1Statustable9RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable10 register
 *  Status register of world switch of entry 10
 */

type WclCore1Statustable10RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable11 register
 *  Status register of world switch of entry 11
 */

type WclCore1Statustable11RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable12 register
 *  Status register of world switch of entry 12
 */

type WclCore1Statustable12RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable13 register
 *  Status register of world switch of entry 13
 */

type WclCore1Statustable13RegT struct {
	Val c.Uint32T
}

/** Type of core_1_statustable_current register
 *  Status register of statustable current
 */

type WclCore1StatustableCurrentRegT struct {
	Val c.Uint32T
}

/** Group: WORLD0 to WORLD1 configuration Registers */
/** Type of core_0_world_trigger_addr register
 *  Core_0 trigger address configuration Register
 */

type WclCore0WorldTriggerAddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_world_prepare register
 *  Core_0 prepare world configuration Register
 */

type WclCore0WorldPrepareRegT struct {
	Val c.Uint32T
}

/** Type of core_0_world_update register
 *  Core_0 configuration update register
 */

type WclCore0WorldUpdateRegT struct {
	Val c.Uint32T
}

/** Type of core_0_world_cancel register
 *  Core_0 configuration cancel register
 */

type WclCore0WorldCancelRegT struct {
	Val c.Uint32T
}

/** Type of core_0_world_iram0 register
 *  Core_0 Iram0 world register
 */

type WclCore0WorldIram0RegT struct {
	Val c.Uint32T
}

/** Type of core_0_world_dram0_pif register
 *  Core_0 dram0 and PIF world register
 */

type WclCore0WorldDram0PifRegT struct {
	Val c.Uint32T
}

/** Type of core_0_world_phase register
 *  Core_0 world status register
 */

type WclCore0WorldPhaseRegT struct {
	Val c.Uint32T
}

/** Type of core_1_world_trigger_addr register
 *  Core_1 trigger address configuration Register
 */

type WclCore1WorldTriggerAddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_world_prepare register
 *  Core_1 prepare world configuration Register
 */

type WclCore1WorldPrepareRegT struct {
	Val c.Uint32T
}

/** Type of core_1_world_update register
 *  Core_1 configuration update register
 */

type WclCore1WorldUpdateRegT struct {
	Val c.Uint32T
}

/** Type of core_1_world_cancel register
 *  Core_1 configuration cancel register
 */

type WclCore1WorldCancelRegT struct {
	Val c.Uint32T
}

/** Type of core_1_world_iram0 register
 *  Core_1 Iram0 world register
 */

type WclCore1WorldIram0RegT struct {
	Val c.Uint32T
}

/** Type of core_1_world_dram0_pif register
 *  Core_1 dram0 and PIF world register
 */

type WclCore1WorldDram0PifRegT struct {
	Val c.Uint32T
}

/** Type of core_1_world_phase register
 *  Core_0 world status register
 */

type WclCore1WorldPhaseRegT struct {
	Val c.Uint32T
}

/** Group: NMI mask configuration Registers */
/** Type of core_0_nmi_mask_enable register
 *  Core_0 NMI mask enable register
 */

type WclCore0NmiMaskEnableRegT struct {
	Val c.Uint32T
}

/** Type of core_0_nmi_mask_trigger_addr register
 *  Core_0 NMI mask trigger address register
 */

type WclCore0NmiMaskTriggerAddrRegT struct {
	Val c.Uint32T
}

/** Type of core_0_nmi_mask_disable register
 *  Core_0 NMI mask disable register
 */

type WclCore0NmiMaskDisableRegT struct {
	Val c.Uint32T
}

/** Type of core_0_nmi_mask_cancle register
 *  Core_0 NMI mask disable register
 */

type WclCore0NmiMaskCancleRegT struct {
	Val c.Uint32T
}

/** Type of core_0_nmi_mask register
 *  Core_0 NMI mask register
 */

type WclCore0NmiMaskRegT struct {
	Val c.Uint32T
}

/** Type of core_0_nmi_mask_phase register
 *  Core_0 NMI mask phase register
 */

type WclCore0NmiMaskPhaseRegT struct {
	Val c.Uint32T
}

/** Type of core_1_nmi_mask_enable register
 *  Core_1 NMI mask enable register
 */

type WclCore1NmiMaskEnableRegT struct {
	Val c.Uint32T
}

/** Type of core_1_nmi_mask_trigger_addr register
 *  Core_1 NMI mask trigger addr register
 */

type WclCore1NmiMaskTriggerAddrRegT struct {
	Val c.Uint32T
}

/** Type of core_1_nmi_mask_disable register
 *  Core_1 NMI mask disable register
 */

type WclCore1NmiMaskDisableRegT struct {
	Val c.Uint32T
}

/** Type of core_1_nmi_mask_cancle register
 *  Core_1 NMI mask disable register
 */

type WclCore1NmiMaskCancleRegT struct {
	Val c.Uint32T
}

/** Type of core_1_nmi_mask register
 *  Core_1 NMI mask register
 */

type WclCore1NmiMaskRegT struct {
	Val c.Uint32T
}

/** Type of core_1_nmi_mask_phase register
 *  Core_1 NMI mask phase register
 */

type WclCore1NmiMaskPhaseRegT struct {
	Val c.Uint32T
}

type WclDevT struct {
	Core0Entry1Addr         WclCore0Entry1AddrRegT
	Core0Entry2Addr         WclCore0Entry2AddrRegT
	Core0Entry3Addr         WclCore0Entry3AddrRegT
	Core0Entry4Addr         WclCore0Entry4AddrRegT
	Core0Entry5Addr         WclCore0Entry5AddrRegT
	Core0Entry6Addr         WclCore0Entry6AddrRegT
	Core0Entry7Addr         WclCore0Entry7AddrRegT
	Core0Entry8Addr         WclCore0Entry8AddrRegT
	Core0Entry9Addr         WclCore0Entry9AddrRegT
	Core0Entry10Addr        WclCore0Entry10AddrRegT
	Core0Entry11Addr        WclCore0Entry11AddrRegT
	Core0Entry12Addr        WclCore0Entry12AddrRegT
	Core0Entry13Addr        WclCore0Entry13AddrRegT
	Reserved034             [18]c.Uint32T
	Core0EntryCheck         WclCore0EntryCheckRegT
	Core0Statustable1       WclCore0Statustable1RegT
	Core0Statustable2       WclCore0Statustable2RegT
	Core0Statustable3       WclCore0Statustable3RegT
	Core0Statustable4       WclCore0Statustable4RegT
	Core0Statustable5       WclCore0Statustable5RegT
	Core0Statustable6       WclCore0Statustable6RegT
	Core0Statustable7       WclCore0Statustable7RegT
	Core0Statustable8       WclCore0Statustable8RegT
	Core0Statustable9       WclCore0Statustable9RegT
	Core0Statustable10      WclCore0Statustable10RegT
	Core0Statustable11      WclCore0Statustable11RegT
	Core0Statustable12      WclCore0Statustable12RegT
	Core0Statustable13      WclCore0Statustable13RegT
	Reserved0b4             [18]c.Uint32T
	Core0StatustableCurrent WclCore0StatustableCurrentRegT
	Core0MessageAddr        WclCore0MessageAddrRegT
	Core0MessageMax         WclCore0MessageMaxRegT
	Core0MessagePhase       WclCore0MessagePhaseRegT
	Reserved10c             [13]c.Uint32T
	Core0WorldTriggerAddr   WclCore0WorldTriggerAddrRegT
	Core0WorldPrepare       WclCore0WorldPrepareRegT
	Core0WorldUpdate        WclCore0WorldUpdateRegT
	Core0WorldCancel        WclCore0WorldCancelRegT
	Core0WorldIram0         WclCore0WorldIram0RegT
	Core0WorldDram0Pif      WclCore0WorldDram0PifRegT
	Core0WorldPhase         WclCore0WorldPhaseRegT
	Reserved15c             [9]c.Uint32T
	Core0NmiMaskEnable      WclCore0NmiMaskEnableRegT
	Core0NmiMaskTriggerAddr WclCore0NmiMaskTriggerAddrRegT
	Core0NmiMaskDisable     WclCore0NmiMaskDisableRegT
	Core0NmiMaskCancle      WclCore0NmiMaskCancleRegT
	Core0NmiMask            WclCore0NmiMaskRegT
	Core0NmiMaskPhase       WclCore0NmiMaskPhaseRegT
	Reserved198             [154]c.Uint32T
	Core1Entry1Addr         WclCore1Entry1AddrRegT
	Core1Entry2Addr         WclCore1Entry2AddrRegT
	Core1Entry3Addr         WclCore1Entry3AddrRegT
	Core1Entry4Addr         WclCore1Entry4AddrRegT
	Core1Entry5Addr         WclCore1Entry5AddrRegT
	Core1Entry6Addr         WclCore1Entry6AddrRegT
	Core1Entry7Addr         WclCore1Entry7AddrRegT
	Core1Entry8Addr         WclCore1Entry8AddrRegT
	Core1Entry9Addr         WclCore1Entry9AddrRegT
	Core1Entry10Addr        WclCore1Entry10AddrRegT
	Core1Entry11Addr        WclCore1Entry11AddrRegT
	Core1Entry12Addr        WclCore1Entry12AddrRegT
	Core1Entry13Addr        WclCore1Entry13AddrRegT
	Reserved434             [18]c.Uint32T
	Core1EntryCheck         WclCore1EntryCheckRegT
	Core1Statustable1       WclCore1Statustable1RegT
	Core1Statustable2       WclCore1Statustable2RegT
	Core1Statustable3       WclCore1Statustable3RegT
	Core1Statustable4       WclCore1Statustable4RegT
	Core1Statustable5       WclCore1Statustable5RegT
	Core1Statustable6       WclCore1Statustable6RegT
	Core1Statustable7       WclCore1Statustable7RegT
	Core1Statustable8       WclCore1Statustable8RegT
	Core1Statustable9       WclCore1Statustable9RegT
	Core1Statustable10      WclCore1Statustable10RegT
	Core1Statustable11      WclCore1Statustable11RegT
	Core1Statustable12      WclCore1Statustable12RegT
	Core1Statustable13      WclCore1Statustable13RegT
	Reserved4b4             [18]c.Uint32T
	Core1StatustableCurrent WclCore1StatustableCurrentRegT
	Core1MessageAddr        WclCore1MessageAddrRegT
	Core1MessageMax         WclCore1MessageMaxRegT
	Core1MessagePhase       WclCore1MessagePhaseRegT
	Reserved50c             [13]c.Uint32T
	Core1WorldTriggerAddr   WclCore1WorldTriggerAddrRegT
	Core1WorldPrepare       WclCore1WorldPrepareRegT
	Core1WorldUpdate        WclCore1WorldUpdateRegT
	Core1WorldCancel        WclCore1WorldCancelRegT
	Core1WorldIram0         WclCore1WorldIram0RegT
	Core1WorldDram0Pif      WclCore1WorldDram0PifRegT
	Core1WorldPhase         WclCore1WorldPhaseRegT
	Reserved55c             [9]c.Uint32T
	Core1NmiMaskEnable      WclCore1NmiMaskEnableRegT
	Core1NmiMaskTriggerAddr WclCore1NmiMaskTriggerAddrRegT
	Core1NmiMaskDisable     WclCore1NmiMaskDisableRegT
	Core1NmiMaskCancle      WclCore1NmiMaskCancleRegT
	Core1NmiMask            WclCore1NmiMaskRegT
	Core1NmiMaskPhase       WclCore1NmiMaskPhaseRegT
}
