{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1474606568237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1474606568238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 16:56:07 2016 " "Processing started: Fri Sep 23 16:56:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1474606568238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1474606568238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testing -c testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1474606568238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1474606568914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing.v 1 1 " "Found 1 design units, including 1 entities, in source file testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 testing " "Found entity 1: testing" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606568963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606568963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexEncoder " "Found entity 1: hexEncoder" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606568965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606568965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addern.v 1 1 " "Found 1 design units, including 1 entities, in source file addern.v" { { "Info" "ISGN_ENTITY_NAME" "1 addern " "Found entity 1: addern" {  } { { "addern.v" "" { Text "D:/testingModules/addern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606568968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606568968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "subtract.v" "" { Text "D:/testingModules/subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606568970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606568970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2bin.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2bin " "Found entity 1: bcd2bin" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606568973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606568973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606568975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606568975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "D:/testingModules/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1474606568977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1474606568977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testing " "Elaborating entity \"testing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1474606569003 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR testing.v(4) " "Output port \"LEDR\" at testing.v(4) has no driver" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1474606569004 "|testing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2bin bcd2bin:b1 " "Elaborating entity \"bcd2bin\" for hierarchy \"bcd2bin:b1\"" {  } { { "testing.v" "b1" { Text "D:/testingModules/testing.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474606569005 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdIn bcd2bin.v(11) " "Verilog HDL Always Construct warning at bcd2bin.v(11): variable \"bcdIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(12) " "Verilog HDL assignment warning at bcd2bin.v(12): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(13) " "Verilog HDL assignment warning at bcd2bin.v(13): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(14) " "Verilog HDL assignment warning at bcd2bin.v(14): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(15) " "Verilog HDL assignment warning at bcd2bin.v(15): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(16) " "Verilog HDL assignment warning at bcd2bin.v(16): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(17) " "Verilog HDL assignment warning at bcd2bin.v(17): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(18) " "Verilog HDL assignment warning at bcd2bin.v(18): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(19) " "Verilog HDL assignment warning at bcd2bin.v(19): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(20) " "Verilog HDL assignment warning at bcd2bin.v(20): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2bin.v(11) " "Verilog HDL Case Statement warning at bcd2bin.v(11): incomplete case statement has no default case item" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdIn bcd2bin.v(23) " "Verilog HDL Always Construct warning at bcd2bin.v(23): variable \"bcdIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(24) " "Verilog HDL assignment warning at bcd2bin.v(24): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(25) " "Verilog HDL assignment warning at bcd2bin.v(25): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(26) " "Verilog HDL assignment warning at bcd2bin.v(26): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(27) " "Verilog HDL assignment warning at bcd2bin.v(27): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(28) " "Verilog HDL assignment warning at bcd2bin.v(28): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(29) " "Verilog HDL assignment warning at bcd2bin.v(29): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(30) " "Verilog HDL assignment warning at bcd2bin.v(30): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(31) " "Verilog HDL assignment warning at bcd2bin.v(31): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 bcd2bin.v(32) " "Verilog HDL assignment warning at bcd2bin.v(32): truncated value with size 32 to match size of target (9)" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd2bin.v(23) " "Verilog HDL Case Statement warning at bcd2bin.v(23): incomplete case statement has no default case item" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bcdIn bcd2bin.v(34) " "Verilog HDL Always Construct warning at bcd2bin.v(34): variable \"bcdIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bcd2bin.v" "" { Text "D:/testingModules/bcd2bin.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1474606569007 "|testing|bcd2bin:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addern addern:a1 " "Elaborating entity \"addern\" for hierarchy \"addern:a1\"" {  } { { "testing.v" "a1" { Text "D:/testingModules/testing.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474606569009 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minEn addern.v(32) " "Verilog HDL Always Construct warning at addern.v(32): variable \"minEn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "addern.v" "" { Text "D:/testingModules/addern.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1474606569010 "|testing|addern:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:b3 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:b3\"" {  } { { "testing.v" "b3" { Text "D:/testingModules/testing.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474606569020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(14) " "Verilog HDL assignment warning at bin2bcd.v(14): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569021 "|testing|bin2bcd:b3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(16) " "Verilog HDL assignment warning at bin2bcd.v(16): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569021 "|testing|bin2bcd:b3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexEncoder hexEncoder:H0 " "Elaborating entity \"hexEncoder\" for hierarchy \"hexEncoder:H0\"" {  } { { "testing.v" "H0" { Text "D:/testingModules/testing.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474606569021 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "hexEncoder.v(8) " "Verilog HDL Case Statement warning at hexEncoder.v(8): incomplete case statement has no default case item" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1474606569022 "|testing|hexEncoder:H0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX hexEncoder.v(7) " "Verilog HDL Always Construct warning at hexEncoder.v(7): inferring latch(es) for variable \"HEX\", which holds its previous value in one or more paths through the always construct" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1474606569023 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[0\] hexEncoder.v(7) " "Inferred latch for \"HEX\[0\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606569023 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[1\] hexEncoder.v(7) " "Inferred latch for \"HEX\[1\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606569023 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[2\] hexEncoder.v(7) " "Inferred latch for \"HEX\[2\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606569023 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[3\] hexEncoder.v(7) " "Inferred latch for \"HEX\[3\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606569023 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[4\] hexEncoder.v(7) " "Inferred latch for \"HEX\[4\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606569023 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[5\] hexEncoder.v(7) " "Inferred latch for \"HEX\[5\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606569023 "|testing|hexEncoder:H0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX\[6\] hexEncoder.v(7) " "Inferred latch for \"HEX\[6\]\" at hexEncoder.v(7)" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1474606569023 "|testing|hexEncoder:H0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:c1 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:c1\"" {  } { { "testing.v" "c1" { Text "D:/testingModules/testing.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1474606569027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clk_div.v(24) " "Verilog HDL assignment warning at clk_div.v(24): truncated value with size 32 to match size of target (26)" {  } { { "clk_div.v" "" { Text "D:/testingModules/clk_div.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1474606569028 "|testing|clk_div:c1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H7\|HEX\[6\] " "LATCH primitive \"hexEncoder:H7\|HEX\[6\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H4\|HEX\[0\] " "LATCH primitive \"hexEncoder:H4\|HEX\[0\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H4\|HEX\[2\] " "LATCH primitive \"hexEncoder:H4\|HEX\[2\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H4\|HEX\[3\] " "LATCH primitive \"hexEncoder:H4\|HEX\[3\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H4\|HEX\[4\] " "LATCH primitive \"hexEncoder:H4\|HEX\[4\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H4\|HEX\[5\] " "LATCH primitive \"hexEncoder:H4\|HEX\[5\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H4\|HEX\[6\] " "LATCH primitive \"hexEncoder:H4\|HEX\[6\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[0\] " "Latch hexEncoder:H0\|HEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569581 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[1\] " "Latch hexEncoder:H0\|HEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569581 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[2\] " "Latch hexEncoder:H0\|HEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569582 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[3\] " "Latch hexEncoder:H0\|HEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569582 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[4\] " "Latch hexEncoder:H0\|HEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569582 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[5\] " "Latch hexEncoder:H0\|HEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569582 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H0\|HEX\[6\] " "Latch hexEncoder:H0\|HEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569582 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[0\] " "Latch hexEncoder:H1\|HEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569582 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[1\] " "Latch hexEncoder:H1\|HEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569583 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[2\] " "Latch hexEncoder:H1\|HEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569583 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[3\] " "Latch hexEncoder:H1\|HEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569583 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[4\] " "Latch hexEncoder:H1\|HEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569583 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[5\] " "Latch hexEncoder:H1\|HEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569583 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H1\|HEX\[6\] " "Latch hexEncoder:H1\|HEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569583 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[0\] " "Latch hexEncoder:H2\|HEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569584 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[1\] " "Latch hexEncoder:H2\|HEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569584 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[2\] " "Latch hexEncoder:H2\|HEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569584 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[3\] " "Latch hexEncoder:H2\|HEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569584 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[4\] " "Latch hexEncoder:H2\|HEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569584 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[5\] " "Latch hexEncoder:H2\|HEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569584 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H2\|HEX\[6\] " "Latch hexEncoder:H2\|HEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569585 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[0\] " "Latch hexEncoder:H3\|HEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569585 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[1\] " "Latch hexEncoder:H3\|HEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569585 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[2\] " "Latch hexEncoder:H3\|HEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569585 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[3\] " "Latch hexEncoder:H3\|HEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569585 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[4\] " "Latch hexEncoder:H3\|HEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569585 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[5\] " "Latch hexEncoder:H3\|HEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569585 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H3\|HEX\[6\] " "Latch hexEncoder:H3\|HEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569586 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[0\] " "Latch hexEncoder:H5\|HEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569586 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[1\] " "Latch hexEncoder:H5\|HEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569586 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[2\] " "Latch hexEncoder:H5\|HEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569586 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[3\] " "Latch hexEncoder:H5\|HEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569586 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[4\] " "Latch hexEncoder:H5\|HEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569587 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[5\] " "Latch hexEncoder:H5\|HEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569587 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H5\|HEX\[6\] " "Latch hexEncoder:H5\|HEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bin2bcd:b3\|bcdOut\[4\]~synth " "Ports D and ENA on the latch are fed by the same signal bin2bcd:b3\|bcdOut\[4\]~synth" {  } { { "bin2bcd.v" "" { Text "D:/testingModules/bin2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569587 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[0\] " "Latch hexEncoder:H6\|HEX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569587 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[1\] " "Latch hexEncoder:H6\|HEX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569587 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[2\] " "Latch hexEncoder:H6\|HEX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569587 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[3\] " "Latch hexEncoder:H6\|HEX\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569588 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[4\] " "Latch hexEncoder:H6\|HEX\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569588 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[5\] " "Latch hexEncoder:H6\|HEX\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569588 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hexEncoder:H6\|HEX\[6\] " "Latch hexEncoder:H6\|HEX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1474606569588 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1474606569588 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1474606569795 "|testing|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1474606569795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[0\] " "LATCH primitive \"hexEncoder:H5\|HEX\[0\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[1\] " "LATCH primitive \"hexEncoder:H5\|HEX\[1\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[2\] " "LATCH primitive \"hexEncoder:H5\|HEX\[2\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[3\] " "LATCH primitive \"hexEncoder:H5\|HEX\[3\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[4\] " "LATCH primitive \"hexEncoder:H5\|HEX\[4\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[5\] " "LATCH primitive \"hexEncoder:H5\|HEX\[5\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hexEncoder:H5\|HEX\[6\] " "LATCH primitive \"hexEncoder:H5\|HEX\[6\]\" is permanently enabled" {  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1474606569921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1474606570243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1474606570243 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "testing.v" "" { Text "D:/testingModules/testing.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1474606570276 "|testing|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1474606570276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1474606570277 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1474606570277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "224 " "Implemented 224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1474606570277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1474606570277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1474606570308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 16:56:10 2016 " "Processing ended: Fri Sep 23 16:56:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1474606570308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1474606570308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1474606570308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474606570308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1474606571638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1474606571638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 16:56:11 2016 " "Processing started: Fri Sep 23 16:56:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1474606571638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1474606571638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off testing -c testing " "Command: quartus_fit --read_settings_files=off --write_settings_files=off testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1474606571639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1474606571956 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "testing EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"testing\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1474606572223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1474606572261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1474606572261 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1474606572306 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1474606572911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1474606572911 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1474606572911 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/testingModules/" { { 0 { 0 ""} 0 830 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1474606572913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/testingModules/" { { 0 { 0 ""} 0 831 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1474606572913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/testingModules/" { { 0 { 0 ""} 0 832 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1474606572913 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1474606572913 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "TimeQuest Timing Analyzer is analyzing 35 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1474606573107 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testing.sdc " "Synopsys Design Constraints File file not found: 'testing.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1474606573108 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1474606573108 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~10  from: cin  to: combout " "Cell: a1\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~10  from: dataa  to: combout " "Cell: a1\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~12  from: cin  to: combout " "Cell: a1\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~12  from: datab  to: combout " "Cell: a1\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~16  from: cin  to: combout " "Cell: a1\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~25  from: datac  to: combout " "Cell: a1\|Add0~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~25  from: datad  to: combout " "Cell: a1\|Add0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~2  from: cin  to: combout " "Cell: a1\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~2  from: dataa  to: cout " "Cell: a1\|Add0~2  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~2  from: datab  to: cout " "Cell: a1\|Add0~2  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~4  from: cin  to: combout " "Cell: a1\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~4  from: dataa  to: combout " "Cell: a1\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~6  from: cin  to: combout " "Cell: a1\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~6  from: dataa  to: combout " "Cell: a1\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~8  from: cin  to: combout " "Cell: a1\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~8  from: dataa  to: combout " "Cell: a1\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~10  from: cin  to: combout " "Cell: a1\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~10  from: dataa  to: combout " "Cell: a1\|Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~12  from: cin  to: combout " "Cell: a1\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~12  from: datab  to: combout " "Cell: a1\|Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~16  from: cin  to: combout " "Cell: a1\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~25  from: datad  to: combout " "Cell: a1\|Add1~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~2  from: cin  to: combout " "Cell: a1\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~2  from: datab  to: cout " "Cell: a1\|Add1~2  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~4  from: cin  to: combout " "Cell: a1\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~4  from: dataa  to: combout " "Cell: a1\|Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~6  from: cin  to: combout " "Cell: a1\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~6  from: dataa  to: combout " "Cell: a1\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~8  from: cin  to: combout " "Cell: a1\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~8  from: dataa  to: combout " "Cell: a1\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~0  from: dataa  to: combout " "Cell: a1\|Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~0  from: datab  to: combout " "Cell: a1\|Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~10  from: cin  to: combout " "Cell: a1\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~10  from: dataa  to: combout " "Cell: a1\|Add2~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~10  from: datab  to: combout " "Cell: a1\|Add2~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~12  from: cin  to: combout " "Cell: a1\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~12  from: dataa  to: combout " "Cell: a1\|Add2~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~12  from: datab  to: combout " "Cell: a1\|Add2~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~14  from: cin  to: combout " "Cell: a1\|Add2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~14  from: dataa  to: combout " "Cell: a1\|Add2~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~14  from: datab  to: combout " "Cell: a1\|Add2~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~16  from: cin  to: combout " "Cell: a1\|Add2~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~16  from: dataa  to: combout " "Cell: a1\|Add2~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~16  from: datab  to: combout " "Cell: a1\|Add2~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~2  from: cin  to: combout " "Cell: a1\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~2  from: dataa  to: combout " "Cell: a1\|Add2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~2  from: datab  to: combout " "Cell: a1\|Add2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~4  from: cin  to: combout " "Cell: a1\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~4  from: dataa  to: combout " "Cell: a1\|Add2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~4  from: datab  to: combout " "Cell: a1\|Add2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~6  from: cin  to: combout " "Cell: a1\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~6  from: dataa  to: combout " "Cell: a1\|Add2~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~6  from: datab  to: combout " "Cell: a1\|Add2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~8  from: cin  to: combout " "Cell: a1\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~8  from: dataa  to: combout " "Cell: a1\|Add2~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~8  from: datab  to: combout " "Cell: a1\|Add2~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~10  from: cin  to: combout " "Cell: a1\|Add4~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~10  from: dataa  to: combout " "Cell: a1\|Add4~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~12  from: cin  to: combout " "Cell: a1\|Add4~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~12  from: dataa  to: combout " "Cell: a1\|Add4~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~14  from: cin  to: combout " "Cell: a1\|Add4~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~14  from: dataa  to: combout " "Cell: a1\|Add4~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~16  from: datad  to: combout " "Cell: a1\|Add4~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~17  from: datad  to: combout " "Cell: a1\|Add4~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~18  from: datad  to: combout " "Cell: a1\|Add4~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~19  from: datad  to: combout " "Cell: a1\|Add4~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~20  from: datad  to: combout " "Cell: a1\|Add4~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~21  from: datad  to: combout " "Cell: a1\|Add4~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~22  from: datad  to: combout " "Cell: a1\|Add4~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~2  from: cin  to: combout " "Cell: a1\|Add4~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~2  from: dataa  to: combout " "Cell: a1\|Add4~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~4  from: cin  to: combout " "Cell: a1\|Add4~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~4  from: dataa  to: combout " "Cell: a1\|Add4~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~6  from: cin  to: combout " "Cell: a1\|Add4~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~6  from: dataa  to: combout " "Cell: a1\|Add4~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~8  from: cin  to: combout " "Cell: a1\|Add4~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~8  from: dataa  to: combout " "Cell: a1\|Add4~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux1~3  from: datac  to: combout " "Cell: b1\|Mux1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux1~5  from: datac  to: combout " "Cell: b1\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux2~3  from: dataa  to: combout " "Cell: b1\|Mux2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~0  from: datab  to: combout " "Cell: b1\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~0  from: datad  to: combout " "Cell: b1\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~2  from: datad  to: combout " "Cell: b1\|Mux3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~4  from: datab  to: combout " "Cell: b1\|Mux3~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~4  from: datac  to: combout " "Cell: b1\|Mux3~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~0  from: dataa  to: combout " "Cell: b1\|Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~0  from: datad  to: combout " "Cell: b1\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~1  from: datad  to: combout " "Cell: b1\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~2  from: datad  to: combout " "Cell: b1\|Mux4~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~3  from: datac  to: combout " "Cell: b1\|Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux2~3  from: dataa  to: combout " "Cell: b2\|Mux2~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux3~0  from: datad  to: combout " "Cell: b2\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux3~2  from: datad  to: combout " "Cell: b2\|Mux3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux3~4  from: datab  to: combout " "Cell: b2\|Mux3~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux3~4  from: datac  to: combout " "Cell: b2\|Mux3~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux4~0  from: dataa  to: combout " "Cell: b2\|Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux4~1  from: datad  to: combout " "Cell: b2\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux4~3  from: datac  to: combout " "Cell: b2\|Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[1\]~19  from: dataa  to: combout " "Cell: b3\|bcdOut\[1\]~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[1\]~19  from: datab  to: combout " "Cell: b3\|bcdOut\[1\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[1\]~19  from: datad  to: combout " "Cell: b3\|bcdOut\[1\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[2\]~20  from: dataa  to: combout " "Cell: b3\|bcdOut\[2\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[2\]~20  from: datac  to: combout " "Cell: b3\|bcdOut\[2\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[2\]~20  from: datad  to: combout " "Cell: b3\|bcdOut\[2\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[3\]~21  from: datab  to: combout " "Cell: b3\|bcdOut\[3\]~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[3\]~21  from: datac  to: combout " "Cell: b3\|bcdOut\[3\]~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[3\]~21  from: datad  to: combout " "Cell: b3\|bcdOut\[3\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~0  from: dataa  to: combout " "Cell: b3\|bcdOut~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~0  from: datab  to: combout " "Cell: b3\|bcdOut~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~0  from: datac  to: combout " "Cell: b3\|bcdOut~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~0  from: datad  to: combout " "Cell: b3\|bcdOut~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~12  from: dataa  to: combout " "Cell: b3\|bcdOut~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~12  from: datac  to: combout " "Cell: b3\|bcdOut~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~12  from: datad  to: combout " "Cell: b3\|bcdOut~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~13  from: datab  to: combout " "Cell: b3\|bcdOut~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~13  from: datac  to: combout " "Cell: b3\|bcdOut~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~13  from: datad  to: combout " "Cell: b3\|bcdOut~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~14  from: dataa  to: combout " "Cell: b3\|bcdOut~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~14  from: datab  to: combout " "Cell: b3\|bcdOut~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~14  from: datad  to: combout " "Cell: b3\|bcdOut~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~1  from: dataa  to: combout " "Cell: b3\|bcdOut~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~1  from: datab  to: combout " "Cell: b3\|bcdOut~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~1  from: datac  to: combout " "Cell: b3\|bcdOut~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~1  from: datad  to: combout " "Cell: b3\|bcdOut~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~2  from: dataa  to: combout " "Cell: b3\|bcdOut~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~2  from: datab  to: combout " "Cell: b3\|bcdOut~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~2  from: datac  to: combout " "Cell: b3\|bcdOut~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~2  from: datad  to: combout " "Cell: b3\|bcdOut~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~3  from: dataa  to: combout " "Cell: b3\|bcdOut~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~3  from: datac  to: combout " "Cell: b3\|bcdOut~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~3  from: datad  to: combout " "Cell: b3\|bcdOut~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~4  from: datab  to: combout " "Cell: b3\|bcdOut~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~4  from: datac  to: combout " "Cell: b3\|bcdOut~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~4  from: datad  to: combout " "Cell: b3\|bcdOut~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~5  from: dataa  to: combout " "Cell: b3\|bcdOut~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~5  from: datab  to: combout " "Cell: b3\|bcdOut~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~5  from: datad  to: combout " "Cell: b3\|bcdOut~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606573128 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1474606573128 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1474606573135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hexEncoder:H0\|Mux7~0  " "Automatically promoted node hexEncoder:H0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1474606573149 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 8 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexEncoder:H0|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/testingModules/" { { 0 { 0 ""} 0 767 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1474606573149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hexEncoder:H1\|Mux7~0  " "Automatically promoted node hexEncoder:H1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1474606573149 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 8 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexEncoder:H1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/testingModules/" { { 0 { 0 ""} 0 775 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1474606573149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hexEncoder:H2\|Mux7~0  " "Automatically promoted node hexEncoder:H2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1474606573150 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 8 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexEncoder:H2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/testingModules/" { { 0 { 0 ""} 0 783 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1474606573150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hexEncoder:H3\|Mux7~0  " "Automatically promoted node hexEncoder:H3\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1474606573150 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 8 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexEncoder:H3|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/testingModules/" { { 0 { 0 ""} 0 791 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1474606573150 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hexEncoder:H6\|Mux7~0  " "Automatically promoted node hexEncoder:H6\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1474606573150 ""}  } { { "hexEncoder.v" "" { Text "D:/testingModules/hexEncoder.v" 8 -1 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hexEncoder:H6|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/testingModules/" { { 0 { 0 ""} 0 802 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1474606573150 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1474606573253 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1474606573253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1474606573253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1474606573254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1474606573254 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1474606573254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1474606573255 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1474606573255 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1474606573255 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1474606573322 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1474606573322 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1474606573334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1474606574018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1474606574167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1474606574171 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1474606575308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1474606575308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1474606575787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X21_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11" {  } { { "loc" "" { Generic "D:/testingModules/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11"} 11 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1474606577939 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1474606577939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1474606578915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1474606578917 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1474606578917 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1474606578928 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "74 " "Found 74 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1474606578940 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1474606578940 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1474606579040 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1474606579128 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1474606579240 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1474606579784 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1474606579785 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/testingModules/testing.fit.smsg " "Generated suppressed messages file D:/testingModules/testing.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1474606579948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 338 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 338 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1474606580075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 16:56:20 2016 " "Processing ended: Fri Sep 23 16:56:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1474606580075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1474606580075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1474606580075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474606580075 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1474606581462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1474606581462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 16:56:21 2016 " "Processing started: Fri Sep 23 16:56:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1474606581462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1474606581462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off testing -c testing " "Command: quartus_asm --read_settings_files=off --write_settings_files=off testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1474606581462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1474606581673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1474606581673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 16:56:21 2016 " "Processing started: Fri Sep 23 16:56:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1474606581673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1474606581673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta testing -c testing " "Command: quartus_sta testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1474606581673 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1474606581837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1474606582005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1474606582038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1474606582038 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "TimeQuest Timing Analyzer is analyzing 35 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1474606582092 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testing.sdc " "Synopsys Design Constraints File file not found: 'testing.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1474606582327 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1474606582328 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[13\] SW\[13\] " "create_clock -period 1.000 -name SW\[13\] SW\[13\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1474606582329 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[10\] SW\[10\] " "create_clock -period 1.000 -name SW\[10\] SW\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1474606582329 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[4\] SW\[4\] " "create_clock -period 1.000 -name SW\[4\] SW\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1474606582329 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1474606582329 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1474606582329 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~10  from: cin  to: combout " "Cell: a1\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~10  from: dataa  to: combout " "Cell: a1\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~12  from: cin  to: combout " "Cell: a1\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~12  from: dataa  to: combout " "Cell: a1\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~16  from: cin  to: combout " "Cell: a1\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~25  from: datab  to: combout " "Cell: a1\|Add0~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~25  from: datad  to: combout " "Cell: a1\|Add0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~2  from: cin  to: combout " "Cell: a1\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~2  from: dataa  to: cout " "Cell: a1\|Add0~2  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~2  from: datab  to: cout " "Cell: a1\|Add0~2  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~4  from: cin  to: combout " "Cell: a1\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~4  from: datab  to: combout " "Cell: a1\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~6  from: cin  to: combout " "Cell: a1\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~6  from: datab  to: combout " "Cell: a1\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~8  from: cin  to: combout " "Cell: a1\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~8  from: datab  to: combout " "Cell: a1\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~10  from: cin  to: combout " "Cell: a1\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~10  from: datab  to: combout " "Cell: a1\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~12  from: cin  to: combout " "Cell: a1\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~12  from: datab  to: combout " "Cell: a1\|Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~16  from: cin  to: combout " "Cell: a1\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~25  from: datad  to: combout " "Cell: a1\|Add1~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~2  from: cin  to: combout " "Cell: a1\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~2  from: datab  to: cout " "Cell: a1\|Add1~2  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~4  from: cin  to: combout " "Cell: a1\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~4  from: datab  to: combout " "Cell: a1\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~6  from: cin  to: combout " "Cell: a1\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~6  from: datab  to: combout " "Cell: a1\|Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~8  from: cin  to: combout " "Cell: a1\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~8  from: datab  to: combout " "Cell: a1\|Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~0  from: dataa  to: combout " "Cell: a1\|Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~0  from: datab  to: combout " "Cell: a1\|Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~10  from: cin  to: combout " "Cell: a1\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~10  from: dataa  to: combout " "Cell: a1\|Add2~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~10  from: datab  to: combout " "Cell: a1\|Add2~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~12  from: cin  to: combout " "Cell: a1\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~12  from: dataa  to: combout " "Cell: a1\|Add2~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~12  from: datab  to: combout " "Cell: a1\|Add2~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~14  from: cin  to: combout " "Cell: a1\|Add2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~14  from: dataa  to: combout " "Cell: a1\|Add2~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~14  from: datab  to: combout " "Cell: a1\|Add2~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~16  from: cin  to: combout " "Cell: a1\|Add2~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~16  from: datab  to: combout " "Cell: a1\|Add2~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~16  from: datad  to: combout " "Cell: a1\|Add2~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~2  from: cin  to: combout " "Cell: a1\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~2  from: dataa  to: combout " "Cell: a1\|Add2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~2  from: datab  to: combout " "Cell: a1\|Add2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~4  from: cin  to: combout " "Cell: a1\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~4  from: dataa  to: combout " "Cell: a1\|Add2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~4  from: datab  to: combout " "Cell: a1\|Add2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~6  from: cin  to: combout " "Cell: a1\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~6  from: dataa  to: combout " "Cell: a1\|Add2~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~6  from: datab  to: combout " "Cell: a1\|Add2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~8  from: cin  to: combout " "Cell: a1\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~8  from: dataa  to: combout " "Cell: a1\|Add2~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~8  from: datab  to: combout " "Cell: a1\|Add2~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~10  from: cin  to: combout " "Cell: a1\|Add4~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~10  from: datab  to: combout " "Cell: a1\|Add4~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~12  from: cin  to: combout " "Cell: a1\|Add4~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~12  from: datab  to: combout " "Cell: a1\|Add4~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~14  from: cin  to: combout " "Cell: a1\|Add4~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~14  from: datad  to: combout " "Cell: a1\|Add4~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~16  from: datad  to: combout " "Cell: a1\|Add4~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~17  from: datab  to: combout " "Cell: a1\|Add4~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~18  from: datab  to: combout " "Cell: a1\|Add4~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~19  from: datac  to: combout " "Cell: a1\|Add4~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~20  from: datac  to: combout " "Cell: a1\|Add4~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~21  from: dataa  to: combout " "Cell: a1\|Add4~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~22  from: dataa  to: combout " "Cell: a1\|Add4~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~2  from: cin  to: combout " "Cell: a1\|Add4~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~2  from: dataa  to: combout " "Cell: a1\|Add4~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~4  from: cin  to: combout " "Cell: a1\|Add4~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~4  from: datab  to: combout " "Cell: a1\|Add4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~6  from: cin  to: combout " "Cell: a1\|Add4~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~6  from: datab  to: combout " "Cell: a1\|Add4~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~8  from: cin  to: combout " "Cell: a1\|Add4~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~8  from: dataa  to: combout " "Cell: a1\|Add4~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux1~3  from: datac  to: combout " "Cell: b1\|Mux1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux1~5  from: datac  to: combout " "Cell: b1\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux2~3  from: datad  to: combout " "Cell: b1\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~0  from: datac  to: combout " "Cell: b1\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~0  from: datad  to: combout " "Cell: b1\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~2  from: datad  to: combout " "Cell: b1\|Mux3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~4  from: datac  to: combout " "Cell: b1\|Mux3~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~4  from: datad  to: combout " "Cell: b1\|Mux3~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~0  from: datac  to: combout " "Cell: b1\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~0  from: datad  to: combout " "Cell: b1\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~1  from: datad  to: combout " "Cell: b1\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~2  from: datad  to: combout " "Cell: b1\|Mux4~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~3  from: datad  to: combout " "Cell: b1\|Mux4~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux2~3  from: datad  to: combout " "Cell: b2\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux3~0  from: datad  to: combout " "Cell: b2\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux3~2  from: datad  to: combout " "Cell: b2\|Mux3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux3~4  from: datac  to: combout " "Cell: b2\|Mux3~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux3~4  from: datad  to: combout " "Cell: b2\|Mux3~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux4~0  from: datad  to: combout " "Cell: b2\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux4~1  from: datad  to: combout " "Cell: b2\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux4~3  from: datad  to: combout " "Cell: b2\|Mux4~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[1\]~19  from: dataa  to: combout " "Cell: b3\|bcdOut\[1\]~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[1\]~19  from: datab  to: combout " "Cell: b3\|bcdOut\[1\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[1\]~19  from: datac  to: combout " "Cell: b3\|bcdOut\[1\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[2\]~20  from: datab  to: combout " "Cell: b3\|bcdOut\[2\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[2\]~20  from: datac  to: combout " "Cell: b3\|bcdOut\[2\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[2\]~20  from: datad  to: combout " "Cell: b3\|bcdOut\[2\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[3\]~21  from: dataa  to: combout " "Cell: b3\|bcdOut\[3\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[3\]~21  from: datab  to: combout " "Cell: b3\|bcdOut\[3\]~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[3\]~21  from: datad  to: combout " "Cell: b3\|bcdOut\[3\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~0  from: dataa  to: combout " "Cell: b3\|bcdOut~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~0  from: datab  to: combout " "Cell: b3\|bcdOut~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~0  from: datac  to: combout " "Cell: b3\|bcdOut~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~0  from: datad  to: combout " "Cell: b3\|bcdOut~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~12  from: dataa  to: combout " "Cell: b3\|bcdOut~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~12  from: datac  to: combout " "Cell: b3\|bcdOut~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~12  from: datad  to: combout " "Cell: b3\|bcdOut~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~13  from: dataa  to: combout " "Cell: b3\|bcdOut~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~13  from: datab  to: combout " "Cell: b3\|bcdOut~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~13  from: datad  to: combout " "Cell: b3\|bcdOut~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~14  from: dataa  to: combout " "Cell: b3\|bcdOut~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~14  from: datab  to: combout " "Cell: b3\|bcdOut~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~14  from: datac  to: combout " "Cell: b3\|bcdOut~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~1  from: dataa  to: combout " "Cell: b3\|bcdOut~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~1  from: datab  to: combout " "Cell: b3\|bcdOut~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~1  from: datac  to: combout " "Cell: b3\|bcdOut~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~1  from: datad  to: combout " "Cell: b3\|bcdOut~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~2  from: dataa  to: combout " "Cell: b3\|bcdOut~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~2  from: datab  to: combout " "Cell: b3\|bcdOut~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~2  from: datac  to: combout " "Cell: b3\|bcdOut~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~2  from: datad  to: combout " "Cell: b3\|bcdOut~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~3  from: dataa  to: combout " "Cell: b3\|bcdOut~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~3  from: datac  to: combout " "Cell: b3\|bcdOut~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~3  from: datad  to: combout " "Cell: b3\|bcdOut~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~4  from: dataa  to: combout " "Cell: b3\|bcdOut~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~4  from: datab  to: combout " "Cell: b3\|bcdOut~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~4  from: datac  to: combout " "Cell: b3\|bcdOut~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~5  from: dataa  to: combout " "Cell: b3\|bcdOut~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~5  from: datab  to: combout " "Cell: b3\|bcdOut~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~5  from: datad  to: combout " "Cell: b3\|bcdOut~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606582346 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1474606582346 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1474606582353 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1474606582362 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1474606582374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.140 " "Worst-case setup slack is -6.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.140       -58.765 SW\[10\]  " "   -6.140       -58.765 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.204       -55.674 SW\[0\]  " "   -5.204       -55.674 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.248       -45.549 SW\[4\]  " "   -4.248       -45.549 SW\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.123       -40.227 SW\[13\]  " "   -4.123       -40.227 SW\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474606582376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -9.375 " "Worst-case hold slack is -9.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.375       -64.357 SW\[4\]  " "   -9.375       -64.357 SW\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.175       -62.957 SW\[0\]  " "   -9.175       -62.957 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.935       -61.277 SW\[10\]  " "   -8.935       -61.277 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.480       -58.092 SW\[13\]  " "   -8.480       -58.092 SW\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474606582386 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1474606582388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1474606582390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.308 " "Worst-case minimum pulse width slack is -7.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.308     -1791.164 SW\[10\]  " "   -7.308     -1791.164 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.646     -1214.384 SW\[0\]  " "   -6.646     -1214.384 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.855     -1699.594 SW\[4\]  " "   -5.855     -1699.594 SW\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.870     -1267.948 SW\[13\]  " "   -4.870     -1267.948 SW\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606582393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474606582393 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1474606582836 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1474606582875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1474606583367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 16:56:23 2016 " "Processing ended: Fri Sep 23 16:56:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1474606583367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1474606583367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1474606583367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474606583367 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1474606583551 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1474606583552 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~10  from: cin  to: combout " "Cell: a1\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~10  from: dataa  to: combout " "Cell: a1\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~12  from: cin  to: combout " "Cell: a1\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~12  from: dataa  to: combout " "Cell: a1\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~16  from: cin  to: combout " "Cell: a1\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~25  from: datab  to: combout " "Cell: a1\|Add0~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~25  from: datad  to: combout " "Cell: a1\|Add0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~2  from: cin  to: combout " "Cell: a1\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~2  from: dataa  to: cout " "Cell: a1\|Add0~2  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~2  from: datab  to: cout " "Cell: a1\|Add0~2  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~4  from: cin  to: combout " "Cell: a1\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~4  from: datab  to: combout " "Cell: a1\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~6  from: cin  to: combout " "Cell: a1\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~6  from: datab  to: combout " "Cell: a1\|Add0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~8  from: cin  to: combout " "Cell: a1\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add0~8  from: datab  to: combout " "Cell: a1\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~10  from: cin  to: combout " "Cell: a1\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~10  from: datab  to: combout " "Cell: a1\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~12  from: cin  to: combout " "Cell: a1\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~12  from: datab  to: combout " "Cell: a1\|Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~16  from: cin  to: combout " "Cell: a1\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~25  from: datad  to: combout " "Cell: a1\|Add1~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~2  from: cin  to: combout " "Cell: a1\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~2  from: datab  to: cout " "Cell: a1\|Add1~2  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~4  from: cin  to: combout " "Cell: a1\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~4  from: datab  to: combout " "Cell: a1\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~6  from: cin  to: combout " "Cell: a1\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~6  from: datab  to: combout " "Cell: a1\|Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~8  from: cin  to: combout " "Cell: a1\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add1~8  from: datab  to: combout " "Cell: a1\|Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~0  from: dataa  to: combout " "Cell: a1\|Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~0  from: datab  to: combout " "Cell: a1\|Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~10  from: cin  to: combout " "Cell: a1\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~10  from: dataa  to: combout " "Cell: a1\|Add2~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~10  from: datab  to: combout " "Cell: a1\|Add2~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~12  from: cin  to: combout " "Cell: a1\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~12  from: dataa  to: combout " "Cell: a1\|Add2~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~12  from: datab  to: combout " "Cell: a1\|Add2~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~14  from: cin  to: combout " "Cell: a1\|Add2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~14  from: dataa  to: combout " "Cell: a1\|Add2~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~14  from: datab  to: combout " "Cell: a1\|Add2~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~16  from: cin  to: combout " "Cell: a1\|Add2~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~16  from: datab  to: combout " "Cell: a1\|Add2~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~16  from: datad  to: combout " "Cell: a1\|Add2~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~2  from: cin  to: combout " "Cell: a1\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~2  from: dataa  to: combout " "Cell: a1\|Add2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~2  from: datab  to: combout " "Cell: a1\|Add2~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~4  from: cin  to: combout " "Cell: a1\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~4  from: dataa  to: combout " "Cell: a1\|Add2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~4  from: datab  to: combout " "Cell: a1\|Add2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~6  from: cin  to: combout " "Cell: a1\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~6  from: dataa  to: combout " "Cell: a1\|Add2~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~6  from: datab  to: combout " "Cell: a1\|Add2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~8  from: cin  to: combout " "Cell: a1\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~8  from: dataa  to: combout " "Cell: a1\|Add2~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add2~8  from: datab  to: combout " "Cell: a1\|Add2~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~10  from: cin  to: combout " "Cell: a1\|Add4~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~10  from: datab  to: combout " "Cell: a1\|Add4~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~12  from: cin  to: combout " "Cell: a1\|Add4~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~12  from: datab  to: combout " "Cell: a1\|Add4~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~14  from: cin  to: combout " "Cell: a1\|Add4~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~14  from: datad  to: combout " "Cell: a1\|Add4~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~16  from: datad  to: combout " "Cell: a1\|Add4~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~17  from: datab  to: combout " "Cell: a1\|Add4~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~18  from: datab  to: combout " "Cell: a1\|Add4~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~19  from: datac  to: combout " "Cell: a1\|Add4~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~20  from: datac  to: combout " "Cell: a1\|Add4~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~21  from: dataa  to: combout " "Cell: a1\|Add4~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~22  from: dataa  to: combout " "Cell: a1\|Add4~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~2  from: cin  to: combout " "Cell: a1\|Add4~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~2  from: dataa  to: combout " "Cell: a1\|Add4~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~4  from: cin  to: combout " "Cell: a1\|Add4~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~4  from: datab  to: combout " "Cell: a1\|Add4~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~6  from: cin  to: combout " "Cell: a1\|Add4~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~6  from: datab  to: combout " "Cell: a1\|Add4~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~8  from: cin  to: combout " "Cell: a1\|Add4~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: a1\|Add4~8  from: dataa  to: combout " "Cell: a1\|Add4~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux1~3  from: datac  to: combout " "Cell: b1\|Mux1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux1~5  from: datac  to: combout " "Cell: b1\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux2~3  from: datad  to: combout " "Cell: b1\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~0  from: datac  to: combout " "Cell: b1\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~0  from: datad  to: combout " "Cell: b1\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~2  from: datad  to: combout " "Cell: b1\|Mux3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~4  from: datac  to: combout " "Cell: b1\|Mux3~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux3~4  from: datad  to: combout " "Cell: b1\|Mux3~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~0  from: datac  to: combout " "Cell: b1\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~0  from: datad  to: combout " "Cell: b1\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~1  from: datad  to: combout " "Cell: b1\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~2  from: datad  to: combout " "Cell: b1\|Mux4~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b1\|Mux4~3  from: datad  to: combout " "Cell: b1\|Mux4~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux2~3  from: datad  to: combout " "Cell: b2\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux3~0  from: datad  to: combout " "Cell: b2\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux3~2  from: datad  to: combout " "Cell: b2\|Mux3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux3~4  from: datac  to: combout " "Cell: b2\|Mux3~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux3~4  from: datad  to: combout " "Cell: b2\|Mux3~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux4~0  from: datad  to: combout " "Cell: b2\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux4~1  from: datad  to: combout " "Cell: b2\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2\|Mux4~3  from: datad  to: combout " "Cell: b2\|Mux4~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[1\]~19  from: dataa  to: combout " "Cell: b3\|bcdOut\[1\]~19  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[1\]~19  from: datab  to: combout " "Cell: b3\|bcdOut\[1\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[1\]~19  from: datac  to: combout " "Cell: b3\|bcdOut\[1\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[2\]~20  from: datab  to: combout " "Cell: b3\|bcdOut\[2\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[2\]~20  from: datac  to: combout " "Cell: b3\|bcdOut\[2\]~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[2\]~20  from: datad  to: combout " "Cell: b3\|bcdOut\[2\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[3\]~21  from: dataa  to: combout " "Cell: b3\|bcdOut\[3\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[3\]~21  from: datab  to: combout " "Cell: b3\|bcdOut\[3\]~21  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut\[3\]~21  from: datad  to: combout " "Cell: b3\|bcdOut\[3\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~0  from: dataa  to: combout " "Cell: b3\|bcdOut~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~0  from: datab  to: combout " "Cell: b3\|bcdOut~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~0  from: datac  to: combout " "Cell: b3\|bcdOut~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~0  from: datad  to: combout " "Cell: b3\|bcdOut~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~12  from: dataa  to: combout " "Cell: b3\|bcdOut~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~12  from: datac  to: combout " "Cell: b3\|bcdOut~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~12  from: datad  to: combout " "Cell: b3\|bcdOut~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~13  from: dataa  to: combout " "Cell: b3\|bcdOut~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~13  from: datab  to: combout " "Cell: b3\|bcdOut~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~13  from: datad  to: combout " "Cell: b3\|bcdOut~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~14  from: dataa  to: combout " "Cell: b3\|bcdOut~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~14  from: datab  to: combout " "Cell: b3\|bcdOut~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~14  from: datac  to: combout " "Cell: b3\|bcdOut~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~1  from: dataa  to: combout " "Cell: b3\|bcdOut~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~1  from: datab  to: combout " "Cell: b3\|bcdOut~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~1  from: datac  to: combout " "Cell: b3\|bcdOut~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~1  from: datad  to: combout " "Cell: b3\|bcdOut~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~2  from: dataa  to: combout " "Cell: b3\|bcdOut~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~2  from: datab  to: combout " "Cell: b3\|bcdOut~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~2  from: datac  to: combout " "Cell: b3\|bcdOut~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~2  from: datad  to: combout " "Cell: b3\|bcdOut~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~3  from: dataa  to: combout " "Cell: b3\|bcdOut~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~3  from: datac  to: combout " "Cell: b3\|bcdOut~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~3  from: datad  to: combout " "Cell: b3\|bcdOut~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~4  from: dataa  to: combout " "Cell: b3\|bcdOut~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~4  from: datab  to: combout " "Cell: b3\|bcdOut~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~4  from: datac  to: combout " "Cell: b3\|bcdOut~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~5  from: dataa  to: combout " "Cell: b3\|bcdOut~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~5  from: datab  to: combout " "Cell: b3\|bcdOut~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b3\|bcdOut~5  from: datad  to: combout " "Cell: b3\|bcdOut~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1474606583584 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1474606583584 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1474606583595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.851 " "Worst-case setup slack is -1.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.851       -16.981 SW\[10\]  " "   -1.851       -16.981 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.386       -15.376 SW\[0\]  " "   -1.386       -15.376 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070       -11.299 SW\[4\]  " "   -1.070       -11.299 SW\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010        -8.647 SW\[13\]  " "   -1.010        -8.647 SW\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474606583602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.344 " "Worst-case hold slack is -4.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.344       -29.907 SW\[0\]  " "   -4.344       -29.907 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.335       -29.844 SW\[4\]  " "   -4.335       -29.844 SW\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.222       -29.053 SW\[10\]  " "   -4.222       -29.053 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.900       -26.799 SW\[13\]  " "   -3.900       -26.799 SW\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474606583611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1474606583618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1474606583624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.816 " "Worst-case minimum pulse width slack is -2.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.816      -546.398 SW\[10\]  " "   -2.816      -546.398 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.498      -342.846 SW\[0\]  " "   -2.498      -342.846 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.161      -513.552 SW\[4\]  " "   -2.161      -513.552 SW\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.678      -335.562 SW\[13\]  " "   -1.678      -335.562 SW\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1474606583630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1474606583630 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1474606584847 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1474606584925 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1474606584926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1474606585082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 16:56:25 2016 " "Processing ended: Fri Sep 23 16:56:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1474606585082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1474606585082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1474606585082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474606585082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1474606586568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1474606586568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 23 16:56:26 2016 " "Processing started: Fri Sep 23 16:56:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1474606586568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1474606586568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off testing -c testing " "Command: quartus_eda --read_settings_files=off --write_settings_files=off testing -c testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1474606586569 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "testing.vho\", \"testing_fast.vho testing_vhd.sdo testing_vhd_fast.sdo D:/testingModules/simulation/modelsim/ simulation " "Generated files \"testing.vho\", \"testing_fast.vho\", \"testing_vhd.sdo\" and \"testing_vhd_fast.sdo\" in directory \"D:/testingModules/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1474606587245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1474606587284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 23 16:56:27 2016 " "Processing ended: Fri Sep 23 16:56:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1474606587284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1474606587284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1474606587284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474606587284 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1474606588017 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 498 s " "Quartus II Full Compilation was successful. 0 errors, 498 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1474606588017 ""}
