{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604462302834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604462302834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 11:58:22 2020 " "Processing started: Wed Nov 04 11:58:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604462302834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462302834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462302834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604462303166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604462303166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7segsw9.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7segsw9.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604462309748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file task2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 task2_top " "Found entity 1: task2_top" {  } { { "task2_top.v" "" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604462309748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task2_top " "Elaborating entity \"task2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604462309769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:SEG0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:SEG0\"" {  } { { "task2_top.v" "SEG0" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604462309777 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(34) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(34): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 34 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(35) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(35): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 35 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(36) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(36): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 36 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(37) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(37): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 37 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(38) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(38): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(39) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(39): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 39 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(40) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(40): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 40 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(41) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(41): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 41 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(42) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(42): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 42 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(43) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(43): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 43 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(44) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(44): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 44 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(45) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(45): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 45 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(46) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(46): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 46 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(47) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(47): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 47 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(48) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(48): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 48 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(49) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(49): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 49 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(52) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(52): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 52 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(53) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(53): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 53 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(54) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(54): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 54 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(55) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(55): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 55 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(56) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(56): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 56 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(57) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(57): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 57 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(58) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(58): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 58 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(59) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(59): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 59 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(60) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(60): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 60 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(61) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(61): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 61 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(62) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(62): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 62 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(63) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(63): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 63 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(64) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(64): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 64 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(65) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(65): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 65 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(66) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(66): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 66 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "hex_to_7segSW9.v(67) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(67): case item expression covers a value already covered by a previous case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 67 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "hex_to_7segSW9.v(13) " "Verilog HDL Case Statement warning at hex_to_7segSW9.v(13): incomplete case statement has no default case item" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 hex_to_7segSW9.v(13) " "Verilog HDL Always Construct warning at hex_to_7segSW9.v(13): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 hex_to_7segSW9.v(13) " "Verilog HDL Always Construct warning at hex_to_7segSW9.v(13): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out3 hex_to_7segSW9.v(13) " "Verilog HDL Always Construct warning at hex_to_7segSW9.v(13): inferring latch(es) for variable \"out3\", which holds its previous value in one or more paths through the always construct" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[0\] hex_to_7segSW9.v(13) " "Inferred latch for \"out3\[0\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[1\] hex_to_7segSW9.v(13) " "Inferred latch for \"out3\[1\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[2\] hex_to_7segSW9.v(13) " "Inferred latch for \"out3\[2\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[3\] hex_to_7segSW9.v(13) " "Inferred latch for \"out3\[3\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[4\] hex_to_7segSW9.v(13) " "Inferred latch for \"out3\[4\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[5\] hex_to_7segSW9.v(13) " "Inferred latch for \"out3\[5\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[6\] hex_to_7segSW9.v(13) " "Inferred latch for \"out3\[6\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] hex_to_7segSW9.v(13) " "Inferred latch for \"out2\[0\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] hex_to_7segSW9.v(13) " "Inferred latch for \"out2\[1\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] hex_to_7segSW9.v(13) " "Inferred latch for \"out2\[2\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] hex_to_7segSW9.v(13) " "Inferred latch for \"out2\[3\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] hex_to_7segSW9.v(13) " "Inferred latch for \"out2\[4\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] hex_to_7segSW9.v(13) " "Inferred latch for \"out2\[5\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] hex_to_7segSW9.v(13) " "Inferred latch for \"out2\[6\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] hex_to_7segSW9.v(13) " "Inferred latch for \"out1\[0\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] hex_to_7segSW9.v(13) " "Inferred latch for \"out1\[1\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] hex_to_7segSW9.v(13) " "Inferred latch for \"out1\[2\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] hex_to_7segSW9.v(13) " "Inferred latch for \"out1\[3\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] hex_to_7segSW9.v(13) " "Inferred latch for \"out1\[4\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] hex_to_7segSW9.v(13) " "Inferred latch for \"out1\[5\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] hex_to_7segSW9.v(13) " "Inferred latch for \"out1\[6\]\" at hex_to_7segSW9.v(13)" {  } { { "hex_to_7segSW9.v" "" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309779 "|task2_top|hex_to_7seg:SEG0"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[6\] HEX0\[6\] " "Net \"HEX0\[6\]\", which fans out to \"HEX0\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out1\[6\] " "Net is fed by \"hex_to_7seg:SEG0\|out1\[6\]\"" {  } { { "hex_to_7segSW9.v" "out1\[6\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out1\[6\] " "Net is fed by \"hex_to_7seg:SEG1\|out1\[6\]\"" {  } { { "hex_to_7segSW9.v" "out1\[6\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out1\[6\] " "Net is fed by \"hex_to_7seg:SEG2\|out1\[6\]\"" {  } { { "hex_to_7segSW9.v" "out1\[6\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX0\[6\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 20 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[5\] HEX0\[5\] " "Net \"HEX0\[5\]\", which fans out to \"HEX0\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out1\[5\] " "Net is fed by \"hex_to_7seg:SEG0\|out1\[5\]\"" {  } { { "hex_to_7segSW9.v" "out1\[5\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out1\[5\] " "Net is fed by \"hex_to_7seg:SEG1\|out1\[5\]\"" {  } { { "hex_to_7segSW9.v" "out1\[5\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out1\[5\] " "Net is fed by \"hex_to_7seg:SEG2\|out1\[5\]\"" {  } { { "hex_to_7segSW9.v" "out1\[5\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX0\[5\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 20 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[4\] HEX0\[4\] " "Net \"HEX0\[4\]\", which fans out to \"HEX0\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out1\[4\] " "Net is fed by \"hex_to_7seg:SEG0\|out1\[4\]\"" {  } { { "hex_to_7segSW9.v" "out1\[4\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out1\[4\] " "Net is fed by \"hex_to_7seg:SEG1\|out1\[4\]\"" {  } { { "hex_to_7segSW9.v" "out1\[4\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out1\[4\] " "Net is fed by \"hex_to_7seg:SEG2\|out1\[4\]\"" {  } { { "hex_to_7segSW9.v" "out1\[4\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX0\[4\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 20 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[3\] HEX0\[3\] " "Net \"HEX0\[3\]\", which fans out to \"HEX0\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out1\[3\] " "Net is fed by \"hex_to_7seg:SEG0\|out1\[3\]\"" {  } { { "hex_to_7segSW9.v" "out1\[3\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out1\[3\] " "Net is fed by \"hex_to_7seg:SEG1\|out1\[3\]\"" {  } { { "hex_to_7segSW9.v" "out1\[3\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out1\[3\] " "Net is fed by \"hex_to_7seg:SEG2\|out1\[3\]\"" {  } { { "hex_to_7segSW9.v" "out1\[3\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX0\[3\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 20 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[2\] HEX0\[2\] " "Net \"HEX0\[2\]\", which fans out to \"HEX0\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out1\[2\] " "Net is fed by \"hex_to_7seg:SEG0\|out1\[2\]\"" {  } { { "hex_to_7segSW9.v" "out1\[2\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out1\[2\] " "Net is fed by \"hex_to_7seg:SEG1\|out1\[2\]\"" {  } { { "hex_to_7segSW9.v" "out1\[2\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out1\[2\] " "Net is fed by \"hex_to_7seg:SEG2\|out1\[2\]\"" {  } { { "hex_to_7segSW9.v" "out1\[2\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX0\[2\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 20 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[1\] HEX0\[1\] " "Net \"HEX0\[1\]\", which fans out to \"HEX0\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out1\[1\] " "Net is fed by \"hex_to_7seg:SEG0\|out1\[1\]\"" {  } { { "hex_to_7segSW9.v" "out1\[1\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out1\[1\] " "Net is fed by \"hex_to_7seg:SEG1\|out1\[1\]\"" {  } { { "hex_to_7segSW9.v" "out1\[1\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out1\[1\] " "Net is fed by \"hex_to_7seg:SEG2\|out1\[1\]\"" {  } { { "hex_to_7segSW9.v" "out1\[1\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX0\[1\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 20 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[0\] HEX0\[0\] " "Net \"HEX0\[0\]\", which fans out to \"HEX0\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out1\[0\] " "Net is fed by \"hex_to_7seg:SEG0\|out1\[0\]\"" {  } { { "hex_to_7segSW9.v" "out1\[0\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out1\[0\] " "Net is fed by \"hex_to_7seg:SEG1\|out1\[0\]\"" {  } { { "hex_to_7segSW9.v" "out1\[0\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out1\[0\] " "Net is fed by \"hex_to_7seg:SEG2\|out1\[0\]\"" {  } { { "hex_to_7segSW9.v" "out1\[0\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX0\[0\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 20 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[6\] HEX1\[6\] " "Net \"HEX1\[6\]\", which fans out to \"HEX1\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out2\[6\] " "Net is fed by \"hex_to_7seg:SEG0\|out2\[6\]\"" {  } { { "hex_to_7segSW9.v" "out2\[6\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out2\[6\] " "Net is fed by \"hex_to_7seg:SEG1\|out2\[6\]\"" {  } { { "hex_to_7segSW9.v" "out2\[6\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out2\[6\] " "Net is fed by \"hex_to_7seg:SEG2\|out2\[6\]\"" {  } { { "hex_to_7segSW9.v" "out2\[6\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX1\[6\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[5\] HEX1\[5\] " "Net \"HEX1\[5\]\", which fans out to \"HEX1\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out2\[5\] " "Net is fed by \"hex_to_7seg:SEG0\|out2\[5\]\"" {  } { { "hex_to_7segSW9.v" "out2\[5\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out2\[5\] " "Net is fed by \"hex_to_7seg:SEG1\|out2\[5\]\"" {  } { { "hex_to_7segSW9.v" "out2\[5\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out2\[5\] " "Net is fed by \"hex_to_7seg:SEG2\|out2\[5\]\"" {  } { { "hex_to_7segSW9.v" "out2\[5\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX1\[5\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[4\] HEX1\[4\] " "Net \"HEX1\[4\]\", which fans out to \"HEX1\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out2\[4\] " "Net is fed by \"hex_to_7seg:SEG0\|out2\[4\]\"" {  } { { "hex_to_7segSW9.v" "out2\[4\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out2\[4\] " "Net is fed by \"hex_to_7seg:SEG1\|out2\[4\]\"" {  } { { "hex_to_7segSW9.v" "out2\[4\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out2\[4\] " "Net is fed by \"hex_to_7seg:SEG2\|out2\[4\]\"" {  } { { "hex_to_7segSW9.v" "out2\[4\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX1\[4\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[3\] HEX1\[3\] " "Net \"HEX1\[3\]\", which fans out to \"HEX1\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out2\[3\] " "Net is fed by \"hex_to_7seg:SEG0\|out2\[3\]\"" {  } { { "hex_to_7segSW9.v" "out2\[3\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out2\[3\] " "Net is fed by \"hex_to_7seg:SEG1\|out2\[3\]\"" {  } { { "hex_to_7segSW9.v" "out2\[3\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out2\[3\] " "Net is fed by \"hex_to_7seg:SEG2\|out2\[3\]\"" {  } { { "hex_to_7segSW9.v" "out2\[3\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX1\[3\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[2\] HEX1\[2\] " "Net \"HEX1\[2\]\", which fans out to \"HEX1\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out2\[2\] " "Net is fed by \"hex_to_7seg:SEG0\|out2\[2\]\"" {  } { { "hex_to_7segSW9.v" "out2\[2\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out2\[2\] " "Net is fed by \"hex_to_7seg:SEG1\|out2\[2\]\"" {  } { { "hex_to_7segSW9.v" "out2\[2\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out2\[2\] " "Net is fed by \"hex_to_7seg:SEG2\|out2\[2\]\"" {  } { { "hex_to_7segSW9.v" "out2\[2\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX1\[2\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[1\] HEX1\[1\] " "Net \"HEX1\[1\]\", which fans out to \"HEX1\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out2\[1\] " "Net is fed by \"hex_to_7seg:SEG0\|out2\[1\]\"" {  } { { "hex_to_7segSW9.v" "out2\[1\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out2\[1\] " "Net is fed by \"hex_to_7seg:SEG1\|out2\[1\]\"" {  } { { "hex_to_7segSW9.v" "out2\[1\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out2\[1\] " "Net is fed by \"hex_to_7seg:SEG2\|out2\[1\]\"" {  } { { "hex_to_7segSW9.v" "out2\[1\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX1\[1\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX1\[0\] HEX1\[0\] " "Net \"HEX1\[0\]\", which fans out to \"HEX1\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out2\[0\] " "Net is fed by \"hex_to_7seg:SEG0\|out2\[0\]\"" {  } { { "hex_to_7segSW9.v" "out2\[0\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out2\[0\] " "Net is fed by \"hex_to_7seg:SEG1\|out2\[0\]\"" {  } { { "hex_to_7segSW9.v" "out2\[0\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out2\[0\] " "Net is fed by \"hex_to_7seg:SEG2\|out2\[0\]\"" {  } { { "hex_to_7segSW9.v" "out2\[0\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX1\[0\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[6\] HEX2\[6\] " "Net \"HEX2\[6\]\", which fans out to \"HEX2\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out3\[6\] " "Net is fed by \"hex_to_7seg:SEG0\|out3\[6\]\"" {  } { { "hex_to_7segSW9.v" "out3\[6\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out3\[6\] " "Net is fed by \"hex_to_7seg:SEG1\|out3\[6\]\"" {  } { { "hex_to_7segSW9.v" "out3\[6\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out3\[6\] " "Net is fed by \"hex_to_7seg:SEG2\|out3\[6\]\"" {  } { { "hex_to_7segSW9.v" "out3\[6\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX2\[6\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[5\] HEX2\[5\] " "Net \"HEX2\[5\]\", which fans out to \"HEX2\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out3\[5\] " "Net is fed by \"hex_to_7seg:SEG0\|out3\[5\]\"" {  } { { "hex_to_7segSW9.v" "out3\[5\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out3\[5\] " "Net is fed by \"hex_to_7seg:SEG1\|out3\[5\]\"" {  } { { "hex_to_7segSW9.v" "out3\[5\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out3\[5\] " "Net is fed by \"hex_to_7seg:SEG2\|out3\[5\]\"" {  } { { "hex_to_7segSW9.v" "out3\[5\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX2\[5\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[4\] HEX2\[4\] " "Net \"HEX2\[4\]\", which fans out to \"HEX2\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out3\[4\] " "Net is fed by \"hex_to_7seg:SEG0\|out3\[4\]\"" {  } { { "hex_to_7segSW9.v" "out3\[4\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out3\[4\] " "Net is fed by \"hex_to_7seg:SEG1\|out3\[4\]\"" {  } { { "hex_to_7segSW9.v" "out3\[4\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out3\[4\] " "Net is fed by \"hex_to_7seg:SEG2\|out3\[4\]\"" {  } { { "hex_to_7segSW9.v" "out3\[4\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX2\[4\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[3\] HEX2\[3\] " "Net \"HEX2\[3\]\", which fans out to \"HEX2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out3\[3\] " "Net is fed by \"hex_to_7seg:SEG0\|out3\[3\]\"" {  } { { "hex_to_7segSW9.v" "out3\[3\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out3\[3\] " "Net is fed by \"hex_to_7seg:SEG1\|out3\[3\]\"" {  } { { "hex_to_7segSW9.v" "out3\[3\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out3\[3\] " "Net is fed by \"hex_to_7seg:SEG2\|out3\[3\]\"" {  } { { "hex_to_7segSW9.v" "out3\[3\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX2\[3\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[2\] HEX2\[2\] " "Net \"HEX2\[2\]\", which fans out to \"HEX2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out3\[2\] " "Net is fed by \"hex_to_7seg:SEG0\|out3\[2\]\"" {  } { { "hex_to_7segSW9.v" "out3\[2\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out3\[2\] " "Net is fed by \"hex_to_7seg:SEG1\|out3\[2\]\"" {  } { { "hex_to_7segSW9.v" "out3\[2\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out3\[2\] " "Net is fed by \"hex_to_7seg:SEG2\|out3\[2\]\"" {  } { { "hex_to_7segSW9.v" "out3\[2\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX2\[2\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[1\] HEX2\[1\] " "Net \"HEX2\[1\]\", which fans out to \"HEX2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out3\[1\] " "Net is fed by \"hex_to_7seg:SEG0\|out3\[1\]\"" {  } { { "hex_to_7segSW9.v" "out3\[1\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out3\[1\] " "Net is fed by \"hex_to_7seg:SEG1\|out3\[1\]\"" {  } { { "hex_to_7segSW9.v" "out3\[1\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out3\[1\] " "Net is fed by \"hex_to_7seg:SEG2\|out3\[1\]\"" {  } { { "hex_to_7segSW9.v" "out3\[1\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX2\[1\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX2\[0\] HEX2\[0\] " "Net \"HEX2\[0\]\", which fans out to \"HEX2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG0\|out3\[0\] " "Net is fed by \"hex_to_7seg:SEG0\|out3\[0\]\"" {  } { { "hex_to_7segSW9.v" "out3\[0\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG1\|out3\[0\] " "Net is fed by \"hex_to_7seg:SEG1\|out3\[0\]\"" {  } { { "hex_to_7segSW9.v" "out3\[0\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "hex_to_7seg:SEG2\|out3\[0\] " "Net is fed by \"hex_to_7seg:SEG2\|out3\[0\]\"" {  } { { "hex_to_7segSW9.v" "out3\[0\]" { Text "C:/E2_CAS/Lab3/task2/hex_to_7segSW9.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1604462309839 ""}  } { { "task2_top.v" "HEX2\[0\]" { Text "C:/E2_CAS/Lab3/task2/task2_top.v" 22 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1604462309839 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 84 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 84 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604462309921 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 04 11:58:29 2020 " "Processing ended: Wed Nov 04 11:58:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604462309921 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604462309921 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604462309921 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604462309921 ""}
