Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  4 18:23:03 2018
| Host         : DESKTOP-65OAGH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rc5_dec_fpga_timing_summary_routed.rpt -pb rc5_dec_fpga_timing_summary_routed.pb -rpx rc5_dec_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rc5_dec_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: disp_clk_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.720        0.000                      0                  287        0.177        0.000                      0                  287        9.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.720        0.000                      0                  287        0.177        0.000                      0                  287        9.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.297ns  (logic 2.693ns (23.839%)  route 8.604ns (76.161%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 25.004 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.703     5.305    uut0/CLK
    SLICE_X4Y114         FDCE                                         r  uut0/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uut0/i_cnt_reg[0]/Q
                         net (fo=70, routed)          2.299     8.061    uut0/sel[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124     8.185 r  uut0/g0_b0/O
                         net (fo=1, routed)           0.000     8.185    uut0/g0_b0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.717 r  uut0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    uut0/minusOp_carry_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  uut0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    uut0/minusOp_carry__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  uut0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.945    uut0/minusOp_carry__1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  uut0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.059    uut0/minusOp_carry__2_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.372 r  uut0/minusOp_carry__3/O[3]
                         net (fo=4, routed)           1.339    10.711    uut0/minusOp2_out[19]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.306    11.017 r  uut0/b_reg[28]_i_11/O
                         net (fo=4, routed)           1.315    12.332    uut0/b_reg[28]_i_11_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.124    12.456 r  uut0/b_reg[16]_i_3/O
                         net (fo=2, routed)           0.446    12.902    uut0/b_reg[16]_i_3_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    13.026 r  uut0/b_reg[0]_i_2/O
                         net (fo=34, routed)          1.157    14.183    uut0/b_reg[0]_i_2_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.124    14.307 r  uut0/a_reg[30]_i_4/O
                         net (fo=4, routed)           0.962    15.269    uut0/a_reg[30]_i_4_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    15.393 r  uut0/a_reg[30]_i_2/O
                         net (fo=2, routed)           1.085    16.478    uut0/a_reg[30]_i_2_n_0
    SLICE_X6Y113         LUT6 (Prop_lut6_I3_O)        0.124    16.602 r  uut0/a_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    16.602    uut0/a_reg[30]
    SLICE_X6Y113         FDCE                                         r  uut0/a_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.582    25.004    uut0/CLK
    SLICE_X6Y113         FDCE                                         r  uut0/a_reg_reg[30]/C
                         clock pessimism              0.276    25.280    
                         clock uncertainty           -0.035    25.245    
    SLICE_X6Y113         FDCE (Setup_fdce_C_D)        0.077    25.322    uut0/a_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         25.322    
                         arrival time                         -16.602    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.150ns  (logic 2.693ns (24.151%)  route 8.457ns (75.848%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.703     5.305    uut0/CLK
    SLICE_X4Y114         FDCE                                         r  uut0/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uut0/i_cnt_reg[0]/Q
                         net (fo=70, routed)          2.299     8.061    uut0/sel[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124     8.185 r  uut0/g0_b0/O
                         net (fo=1, routed)           0.000     8.185    uut0/g0_b0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.717 r  uut0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    uut0/minusOp_carry_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  uut0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    uut0/minusOp_carry__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  uut0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.945    uut0/minusOp_carry__1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  uut0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.059    uut0/minusOp_carry__2_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.372 r  uut0/minusOp_carry__3/O[3]
                         net (fo=4, routed)           1.339    10.711    uut0/minusOp2_out[19]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.306    11.017 r  uut0/b_reg[28]_i_11/O
                         net (fo=4, routed)           1.315    12.332    uut0/b_reg[28]_i_11_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.124    12.456 r  uut0/b_reg[16]_i_3/O
                         net (fo=2, routed)           0.446    12.902    uut0/b_reg[16]_i_3_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    13.026 r  uut0/b_reg[0]_i_2/O
                         net (fo=34, routed)          0.953    13.979    uut0/b_reg[0]_i_2_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.124    14.103 r  uut0/a_reg[28]_i_10/O
                         net (fo=4, routed)           1.305    15.408    uut0/a_reg[28]_i_10_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I1_O)        0.124    15.532 r  uut0/a_reg[24]_i_3/O
                         net (fo=2, routed)           0.799    16.332    uut0/a_reg[24]_i_3_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I5_O)        0.124    16.456 r  uut0/a_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    16.456    uut0/a_reg[24]
    SLICE_X5Y112         FDCE                                         r  uut0/a_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.583    25.005    uut0/CLK
    SLICE_X5Y112         FDCE                                         r  uut0/a_reg_reg[24]/C
                         clock pessimism              0.276    25.281    
                         clock uncertainty           -0.035    25.246    
    SLICE_X5Y112         FDCE (Setup_fdce_C_D)        0.029    25.275    uut0/a_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         25.275    
                         arrival time                         -16.456    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.101ns  (logic 2.693ns (24.258%)  route 8.408ns (75.742%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 25.006 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.703     5.305    uut0/CLK
    SLICE_X4Y114         FDCE                                         r  uut0/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uut0/i_cnt_reg[0]/Q
                         net (fo=70, routed)          2.299     8.061    uut0/sel[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124     8.185 r  uut0/g0_b0/O
                         net (fo=1, routed)           0.000     8.185    uut0/g0_b0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.717 r  uut0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    uut0/minusOp_carry_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  uut0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    uut0/minusOp_carry__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  uut0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.945    uut0/minusOp_carry__1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  uut0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.059    uut0/minusOp_carry__2_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.372 r  uut0/minusOp_carry__3/O[3]
                         net (fo=4, routed)           1.339    10.711    uut0/minusOp2_out[19]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.306    11.017 r  uut0/b_reg[28]_i_11/O
                         net (fo=4, routed)           1.315    12.332    uut0/b_reg[28]_i_11_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.124    12.456 r  uut0/b_reg[16]_i_3/O
                         net (fo=2, routed)           0.446    12.902    uut0/b_reg[16]_i_3_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    13.026 r  uut0/b_reg[0]_i_2/O
                         net (fo=34, routed)          0.999    14.025    uut0/b_reg[0]_i_2_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.124    14.149 r  uut0/a_reg[29]_i_5/O
                         net (fo=4, routed)           1.158    15.307    uut0/a_reg[29]_i_5_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124    15.431 r  uut0/a_reg[29]_i_2/O
                         net (fo=2, routed)           0.852    16.283    uut0/a_reg[29]_i_2_n_0
    SLICE_X3Y114         LUT6 (Prop_lut6_I3_O)        0.124    16.407 r  uut0/a_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    16.407    uut0/a_reg[29]
    SLICE_X3Y114         FDCE                                         r  uut0/a_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.584    25.006    uut0/CLK
    SLICE_X3Y114         FDCE                                         r  uut0/a_reg_reg[29]/C
                         clock pessimism              0.259    25.265    
                         clock uncertainty           -0.035    25.230    
    SLICE_X3Y114         FDCE (Setup_fdce_C_D)        0.029    25.259    uut0/a_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         25.259    
                         arrival time                         -16.407    
  -------------------------------------------------------------------
                         slack                                  8.852    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.149ns  (logic 2.693ns (24.154%)  route 8.456ns (75.846%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.703     5.305    uut0/CLK
    SLICE_X4Y114         FDCE                                         r  uut0/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uut0/i_cnt_reg[0]/Q
                         net (fo=70, routed)          2.299     8.061    uut0/sel[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124     8.185 r  uut0/g0_b0/O
                         net (fo=1, routed)           0.000     8.185    uut0/g0_b0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.717 r  uut0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    uut0/minusOp_carry_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  uut0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    uut0/minusOp_carry__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  uut0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.945    uut0/minusOp_carry__1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  uut0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.059    uut0/minusOp_carry__2_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.372 r  uut0/minusOp_carry__3/O[3]
                         net (fo=4, routed)           1.339    10.711    uut0/minusOp2_out[19]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.306    11.017 r  uut0/b_reg[28]_i_11/O
                         net (fo=4, routed)           1.315    12.332    uut0/b_reg[28]_i_11_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.124    12.456 r  uut0/b_reg[16]_i_3/O
                         net (fo=2, routed)           0.446    12.902    uut0/b_reg[16]_i_3_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    13.026 r  uut0/b_reg[0]_i_2/O
                         net (fo=34, routed)          1.142    14.168    uut0/b_reg[0]_i_2_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I4_O)        0.124    14.292 r  uut0/a_reg[28]_i_4/O
                         net (fo=4, routed)           0.998    15.290    uut0/a_reg[28]_i_4_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I1_O)        0.124    15.414 r  uut0/a_reg[16]_i_3/O
                         net (fo=2, routed)           0.917    16.331    uut0/a_reg[16]_i_3_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I5_O)        0.124    16.455 r  uut0/a_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    16.455    uut0/a_reg[16]
    SLICE_X2Y110         FDCE                                         r  uut0/a_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.587    25.009    uut0/CLK
    SLICE_X2Y110         FDCE                                         r  uut0/a_reg_reg[16]/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.081    25.314    uut0/a_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         25.314    
                         arrival time                         -16.455    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.865ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.095ns  (logic 2.693ns (24.273%)  route 8.402ns (75.727%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.703     5.305    uut0/CLK
    SLICE_X4Y114         FDCE                                         r  uut0/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uut0/i_cnt_reg[0]/Q
                         net (fo=70, routed)          2.299     8.061    uut0/sel[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124     8.185 r  uut0/g0_b0/O
                         net (fo=1, routed)           0.000     8.185    uut0/g0_b0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.717 r  uut0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    uut0/minusOp_carry_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  uut0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    uut0/minusOp_carry__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  uut0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.945    uut0/minusOp_carry__1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  uut0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.059    uut0/minusOp_carry__2_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.372 r  uut0/minusOp_carry__3/O[3]
                         net (fo=4, routed)           1.339    10.711    uut0/minusOp2_out[19]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.306    11.017 r  uut0/b_reg[28]_i_11/O
                         net (fo=4, routed)           1.315    12.332    uut0/b_reg[28]_i_11_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.124    12.456 r  uut0/b_reg[16]_i_3/O
                         net (fo=2, routed)           0.446    12.902    uut0/b_reg[16]_i_3_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    13.026 r  uut0/b_reg[0]_i_2/O
                         net (fo=34, routed)          1.157    14.183    uut0/b_reg[0]_i_2_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.124    14.307 r  uut0/a_reg[30]_i_4/O
                         net (fo=4, routed)           0.897    15.204    uut0/a_reg[30]_i_4_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I1_O)        0.124    15.328 r  uut0/a_reg[18]_i_3/O
                         net (fo=2, routed)           0.948    16.276    uut0/a_reg[18]_i_3_n_0
    SLICE_X3Y109         LUT6 (Prop_lut6_I3_O)        0.124    16.400 r  uut0/a_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.400    uut0/a_reg[2]
    SLICE_X3Y109         FDCE                                         r  uut0/a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.587    25.009    uut0/CLK
    SLICE_X3Y109         FDCE                                         r  uut0/a_reg_reg[2]/C
                         clock pessimism              0.259    25.268    
                         clock uncertainty           -0.035    25.233    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.032    25.265    uut0/a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -16.400    
  -------------------------------------------------------------------
                         slack                                  8.865    

Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.038ns  (logic 2.693ns (24.397%)  route 8.345ns (75.603%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.703     5.305    uut0/CLK
    SLICE_X4Y114         FDCE                                         r  uut0/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uut0/i_cnt_reg[0]/Q
                         net (fo=70, routed)          2.299     8.061    uut0/sel[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124     8.185 r  uut0/g0_b0/O
                         net (fo=1, routed)           0.000     8.185    uut0/g0_b0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.717 r  uut0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    uut0/minusOp_carry_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  uut0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    uut0/minusOp_carry__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  uut0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.945    uut0/minusOp_carry__1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  uut0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.059    uut0/minusOp_carry__2_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.372 r  uut0/minusOp_carry__3/O[3]
                         net (fo=4, routed)           1.339    10.711    uut0/minusOp2_out[19]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.306    11.017 r  uut0/b_reg[28]_i_11/O
                         net (fo=4, routed)           1.315    12.332    uut0/b_reg[28]_i_11_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.124    12.456 r  uut0/b_reg[16]_i_3/O
                         net (fo=2, routed)           0.446    12.902    uut0/b_reg[16]_i_3_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    13.026 r  uut0/b_reg[0]_i_2/O
                         net (fo=34, routed)          0.953    13.979    uut0/b_reg[0]_i_2_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.124    14.103 r  uut0/a_reg[28]_i_10/O
                         net (fo=4, routed)           1.305    15.408    uut0/a_reg[28]_i_10_n_0
    SLICE_X10Y112        LUT6 (Prop_lut6_I1_O)        0.124    15.532 r  uut0/a_reg[24]_i_3/O
                         net (fo=2, routed)           0.687    16.220    uut0/a_reg[24]_i_3_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124    16.344 r  uut0/a_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    16.344    uut0/a_reg[8]
    SLICE_X5Y112         FDCE                                         r  uut0/a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.583    25.005    uut0/CLK
    SLICE_X5Y112         FDCE                                         r  uut0/a_reg_reg[8]/C
                         clock pessimism              0.276    25.281    
                         clock uncertainty           -0.035    25.246    
    SLICE_X5Y112         FDCE (Setup_fdce_C_D)        0.031    25.277    uut0/a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.277    
                         arrival time                         -16.344    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 2.693ns (24.433%)  route 8.329ns (75.567%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.703     5.305    uut0/CLK
    SLICE_X4Y114         FDCE                                         r  uut0/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uut0/i_cnt_reg[0]/Q
                         net (fo=70, routed)          2.299     8.061    uut0/sel[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124     8.185 r  uut0/g0_b0/O
                         net (fo=1, routed)           0.000     8.185    uut0/g0_b0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.717 r  uut0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    uut0/minusOp_carry_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  uut0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    uut0/minusOp_carry__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  uut0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.945    uut0/minusOp_carry__1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  uut0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.059    uut0/minusOp_carry__2_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.372 r  uut0/minusOp_carry__3/O[3]
                         net (fo=4, routed)           1.340    10.712    uut0/minusOp2_out[19]
    SLICE_X11Y110        LUT6 (Prop_lut6_I1_O)        0.306    11.018 r  uut0/b_reg[29]_i_11/O
                         net (fo=4, routed)           0.871    11.890    uut0/b_reg[29]_i_11_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I5_O)        0.124    12.014 r  uut0/b_reg[17]_i_3/O
                         net (fo=2, routed)           0.414    12.427    uut0/b_reg[17]_i_3_n_0
    SLICE_X11Y111        LUT4 (Prop_lut4_I3_O)        0.124    12.551 r  uut0/b_reg[1]_i_2/O
                         net (fo=34, routed)          1.215    13.767    uut0/b_reg[1]_i_2_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I2_O)        0.124    13.891 r  uut0/a_reg[31]_i_7/O
                         net (fo=4, routed)           1.143    15.033    uut0/a_reg[31]_i_7_n_0
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.124    15.157 r  uut0/a_reg[23]_i_2/O
                         net (fo=2, routed)           1.046    16.203    uut0/a_reg[23]_i_2_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I3_O)        0.124    16.327 r  uut0/a_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    16.327    uut0/a_reg[23]
    SLICE_X3Y107         FDCE                                         r  uut0/a_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.588    25.010    uut0/CLK
    SLICE_X3Y107         FDCE                                         r  uut0/a_reg_reg[23]/C
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    SLICE_X3Y107         FDCE (Setup_fdce_C_D)        0.031    25.265    uut0/a_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         25.265    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.975ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.047ns  (logic 2.693ns (24.378%)  route 8.354ns (75.622%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.703     5.305    uut0/CLK
    SLICE_X4Y114         FDCE                                         r  uut0/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uut0/i_cnt_reg[0]/Q
                         net (fo=70, routed)          2.299     8.061    uut0/sel[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124     8.185 r  uut0/g0_b0/O
                         net (fo=1, routed)           0.000     8.185    uut0/g0_b0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.717 r  uut0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    uut0/minusOp_carry_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  uut0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    uut0/minusOp_carry__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  uut0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.945    uut0/minusOp_carry__1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  uut0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.059    uut0/minusOp_carry__2_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.372 r  uut0/minusOp_carry__3/O[3]
                         net (fo=4, routed)           1.339    10.711    uut0/minusOp2_out[19]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.306    11.017 r  uut0/b_reg[28]_i_11/O
                         net (fo=4, routed)           1.315    12.332    uut0/b_reg[28]_i_11_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.124    12.456 r  uut0/b_reg[16]_i_3/O
                         net (fo=2, routed)           0.446    12.902    uut0/b_reg[16]_i_3_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    13.026 r  uut0/b_reg[0]_i_2/O
                         net (fo=34, routed)          0.997    14.023    uut0/b_reg[0]_i_2_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I4_O)        0.124    14.147 r  uut0/a_reg[30]_i_6/O
                         net (fo=4, routed)           1.122    15.269    uut0/a_reg[30]_i_6_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I0_O)        0.124    15.393 r  uut0/a_reg[22]_i_2/O
                         net (fo=2, routed)           0.836    16.228    uut0/a_reg[22]_i_2_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.124    16.352 r  uut0/a_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    16.352    uut0/a_reg[22]
    SLICE_X6Y110         FDCE                                         r  uut0/a_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.585    25.007    uut0/CLK
    SLICE_X6Y110         FDCE                                         r  uut0/a_reg_reg[22]/C
                         clock pessimism              0.276    25.283    
                         clock uncertainty           -0.035    25.248    
    SLICE_X6Y110         FDCE (Setup_fdce_C_D)        0.079    25.327    uut0/a_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         25.327    
                         arrival time                         -16.352    
  -------------------------------------------------------------------
                         slack                                  8.975    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        10.984ns  (logic 2.693ns (24.517%)  route 8.291ns (75.483%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.703     5.305    uut0/CLK
    SLICE_X4Y114         FDCE                                         r  uut0/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uut0/i_cnt_reg[0]/Q
                         net (fo=70, routed)          2.299     8.061    uut0/sel[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124     8.185 r  uut0/g0_b0/O
                         net (fo=1, routed)           0.000     8.185    uut0/g0_b0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.717 r  uut0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    uut0/minusOp_carry_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  uut0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    uut0/minusOp_carry__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  uut0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.945    uut0/minusOp_carry__1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  uut0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.059    uut0/minusOp_carry__2_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.372 r  uut0/minusOp_carry__3/O[3]
                         net (fo=4, routed)           1.339    10.711    uut0/minusOp2_out[19]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.306    11.017 r  uut0/b_reg[28]_i_11/O
                         net (fo=4, routed)           1.315    12.332    uut0/b_reg[28]_i_11_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.124    12.456 r  uut0/b_reg[16]_i_3/O
                         net (fo=2, routed)           0.446    12.902    uut0/b_reg[16]_i_3_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    13.026 r  uut0/b_reg[0]_i_2/O
                         net (fo=34, routed)          1.142    14.168    uut0/b_reg[0]_i_2_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I4_O)        0.124    14.292 r  uut0/a_reg[28]_i_4/O
                         net (fo=4, routed)           1.218    15.510    uut0/a_reg[28]_i_4_n_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I0_O)        0.124    15.634 r  uut0/a_reg[28]_i_2/O
                         net (fo=2, routed)           0.531    16.165    uut0/a_reg[28]_i_2_n_0
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.124    16.289 r  uut0/a_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    16.289    uut0/a_reg[28]
    SLICE_X5Y112         FDCE                                         r  uut0/a_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.583    25.005    uut0/CLK
    SLICE_X5Y112         FDCE                                         r  uut0/a_reg_reg[28]/C
                         clock pessimism              0.276    25.281    
                         clock uncertainty           -0.035    25.246    
    SLICE_X5Y112         FDCE (Setup_fdce_C_D)        0.031    25.277    uut0/a_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         25.277    
                         arrival time                         -16.289    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             9.002ns  (required time - arrival time)
  Source:                 uut0/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/a_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        11.018ns  (logic 2.693ns (24.441%)  route 8.325ns (75.559%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 25.006 - 20.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.703     5.305    uut0/CLK
    SLICE_X4Y114         FDCE                                         r  uut0/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.456     5.761 r  uut0/i_cnt_reg[0]/Q
                         net (fo=70, routed)          2.299     8.061    uut0/sel[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124     8.185 r  uut0/g0_b0/O
                         net (fo=1, routed)           0.000     8.185    uut0/g0_b0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.717 r  uut0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.717    uut0/minusOp_carry_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.831 r  uut0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.831    uut0/minusOp_carry__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.945 r  uut0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.945    uut0/minusOp_carry__1_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.059 r  uut0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.059    uut0/minusOp_carry__2_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.372 r  uut0/minusOp_carry__3/O[3]
                         net (fo=4, routed)           1.339    10.711    uut0/minusOp2_out[19]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.306    11.017 r  uut0/b_reg[28]_i_11/O
                         net (fo=4, routed)           1.315    12.332    uut0/b_reg[28]_i_11_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.124    12.456 r  uut0/b_reg[16]_i_3/O
                         net (fo=2, routed)           0.446    12.902    uut0/b_reg[16]_i_3_n_0
    SLICE_X9Y111         LUT4 (Prop_lut4_I3_O)        0.124    13.026 r  uut0/b_reg[0]_i_2/O
                         net (fo=34, routed)          0.972    13.998    uut0/b_reg[0]_i_2_n_0
    SLICE_X9Y106         LUT6 (Prop_lut6_I4_O)        0.124    14.122 r  uut0/a_reg[31]_i_6/O
                         net (fo=4, routed)           0.991    15.113    uut0/a_reg[31]_i_6_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.124    15.237 r  uut0/a_reg[31]_i_3/O
                         net (fo=2, routed)           0.962    16.200    uut0/a_reg[31]_i_3_n_0
    SLICE_X6Y111         LUT6 (Prop_lut6_I3_O)        0.124    16.324 r  uut0/a_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    16.324    uut0/a_reg[31]
    SLICE_X6Y111         FDCE                                         r  uut0/a_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.584    25.006    uut0/CLK
    SLICE_X6Y111         FDCE                                         r  uut0/a_reg_reg[31]/C
                         clock pessimism              0.276    25.282    
                         clock uncertainty           -0.035    25.247    
    SLICE_X6Y111         FDCE (Setup_fdce_C_D)        0.079    25.326    uut0/a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         25.326    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                  9.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 din_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.024%)  route 0.073ns (25.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  din_reg[6]/Q
                         net (fo=4, routed)           0.073     1.755    L[6]
    SLICE_X3Y105         LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  din[7]_i_1/O
                         net (fo=1, routed)           0.000     1.800    p_1_in[7]
    SLICE_X3Y105         FDCE                                         r  din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.871     2.036    clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  din_reg[7]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.092     1.622    din_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 din_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  din_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  din_reg[54]/Q
                         net (fo=4, routed)           0.108     1.765    L31_in[54]
    SLICE_X1Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  din[55]_i_1/O
                         net (fo=1, routed)           0.000     1.810    p_1_in[55]
    SLICE_X1Y110         FDCE                                         r  din_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X1Y110         FDCE                                         r  din_reg[55]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X1Y110         FDCE (Hold_fdce_C_D)         0.092     1.620    din_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 din_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  din_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  din_reg[24]/Q
                         net (fo=6, routed)           0.109     1.763    L16_in[24]
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  din[26]_i_1/O
                         net (fo=1, routed)           0.000     1.808    p_1_in[26]
    SLICE_X1Y113         FDCE                                         r  din_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  din_reg[26]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.091     1.617    din_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 din_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y113         FDCE                                         r  din_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  din_reg[24]/Q
                         net (fo=6, routed)           0.110     1.764    L16_in[24]
    SLICE_X1Y113         LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  din[27]_i_1/O
                         net (fo=1, routed)           0.000     1.809    p_1_in[27]
    SLICE_X1Y113         FDCE                                         r  din_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  din_reg[27]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.092     1.618    din_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 din_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/b_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  din_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  din_reg[12]/Q
                         net (fo=6, routed)           0.110     1.767    uut0/Q[12]
    SLICE_X1Y109         LUT4 (Prop_lut4_I0_O)        0.045     1.812 r  uut0/b_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.812    uut0/b_reg[12]
    SLICE_X1Y109         FDCE                                         r  uut0/b_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.870     2.035    uut0/CLK
    SLICE_X1Y109         FDCE                                         r  uut0/b_reg_reg[12]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X1Y109         FDCE (Hold_fdce_C_D)         0.091     1.620    uut0/b_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 disp_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.392ns (69.345%)  route 0.173ns (30.655%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  disp_clk_reg[0]/Q
                         net (fo=1, routed)           0.173     1.838    disp_clk_reg_n_0_[0]
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.883 r  disp_clk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.883    disp_clk[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.035 r  disp_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.036    disp_clk_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.090 r  disp_clk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.090    disp_clk_reg[4]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 disp_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.403ns (69.930%)  route 0.173ns (30.070%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  disp_clk_reg[0]/Q
                         net (fo=1, routed)           0.173     1.838    disp_clk_reg_n_0_[0]
    SLICE_X0Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.883 r  disp_clk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.883    disp_clk[0]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.035 r  disp_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.036    disp_clk_reg[0]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.101 r  disp_clk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.101    disp_clk_reg[4]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 din_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  din_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.128     1.643 r  din_reg[45]/Q
                         net (fo=5, routed)           0.083     1.727    L27_in[45]
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.099     1.826 r  din[46]_i_1/O
                         net (fo=1, routed)           0.000     1.826    p_1_in[46]
    SLICE_X1Y111         FDCE                                         r  din_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  din_reg[46]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.092     1.607    din_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 din_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  din_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.128     1.642 r  din_reg[17]/Q
                         net (fo=5, routed)           0.083     1.726    L10_in[17]
    SLICE_X1Y112         LUT6 (Prop_lut6_I1_O)        0.099     1.825 r  din[18]_i_1/O
                         net (fo=1, routed)           0.000     1.825    p_1_in[18]
    SLICE_X1Y112         FDCE                                         r  din_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.867     2.032    clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  din_reg[18]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.092     1.606    din_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 din_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  din_reg[0]/Q
                         net (fo=6, routed)           0.116     1.798    din_reg_n_0_[0]
    SLICE_X3Y105         LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  din[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    p_1_in[3]
    SLICE_X3Y105         FDCE                                         r  din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.871     2.036    clk_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  din_reg[3]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.091     1.621    din_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y105    din_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y108    din_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y108    din_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y109    din_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y109    din_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y108    din_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y108    din_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y112    din_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y112    din_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y105    din_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y108    din_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y108    din_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    din_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    din_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y108    din_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y108    din_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112    din_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112    din_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112    din_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y101    disp_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y101    disp_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102    disp_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102    disp_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102    disp_clk_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y102    disp_clk_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y100    disp_clk_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y101    disp_clk_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y106    uut0/b_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y106    uut0/b_reg_reg[7]/C



