.. |fpga_name| replace:: Xilinx Alveo U280
.. |bit_type| replace:: ``bitstream_tar``
.. |build_type| replace:: Xilinx Vivado

.. include:: Intro-Template.rst

.. include:: Xilinx-Alveo-Outline-Template.rst

.. toctree::
   :maxdepth: 3

   FPGA-Setup/Xilinx-Alveo-U280
   Initial-Setup/Setting-Up-Xilinx-Alveo-U280
   FPGA-Setup/Xilinx-Alveo-U280-Part2
   Running-Simulations/Running-Single-Node-Simulation-Xilinx-Alveo-U280
   Building-a-FireSim-Bitstream/Xilinx-Alveo-U280
