

================================================================
== Vitis HLS Report for 'PE_dataflow'
================================================================
* Date:           Mon Apr 12 12:24:42 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       24|       24|  0.240 us|  0.240 us|   21|   21|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance    |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |load_weight_U0  |load_weight  |       20|       20|  0.200 us|  0.200 us|   20|   20|     none|
        |PE_110_U0       |PE_110       |       12|       12|  0.120 us|  0.120 us|   12|   12|     none|
        |PE11_U0         |PE11         |       12|       12|  0.120 us|  0.120 us|   12|   12|     none|
        |PE12_U0         |PE12         |       12|       12|  0.120 us|  0.120 us|   12|   12|     none|
        |PE13_U0         |PE13         |       12|       12|  0.120 us|  0.120 us|   12|   12|     none|
        +----------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|     792|    536|    -|
|Instance         |        -|    0|     308|    983|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1105|   1592|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------+-------------+---------+----+-----+-----+-----+
    |    Instance    |    Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------+-------------+---------+----+-----+-----+-----+
    |PE11_U0         |PE11         |        0|   0|   48|  187|    0|
    |PE12_U0         |PE12         |        0|   0|   48|  187|    0|
    |PE13_U0         |PE13         |        0|   0|   48|  169|    0|
    |PE_110_U0       |PE_110       |        0|   0|   48|  187|    0|
    |load_weight_U0  |load_weight  |        0|   0|  116|  253|    0|
    +----------------+-------------+---------+----+-----+-----+-----+
    |Total           |             |        0|   0|  308|  983|    0|
    +----------------+-------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+----+----+-----+------+-----+---------+
    |         Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |d_out_c13_U           |        0|  99|   0|    -|     2|    5|       10|
    |d_out_c14_U           |        0|  99|   0|    -|     2|    5|       10|
    |d_out_c15_U           |        0|  99|   0|    -|     2|    5|       10|
    |d_out_c_U             |        0|  99|   0|    -|     2|    5|       10|
    |weight_buf_U          |        0|  99|   0|    -|     2|   32|       64|
    |weights_stream_0_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |weights_stream_1_V_U  |        0|  99|   0|    -|     2|   32|       64|
    |weights_stream_2_V_U  |        0|  99|   0|    -|     2|   32|       64|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |Total                 |        0| 792|   0|    0|    16|  148|      296|
    +----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |PE11_U0_ap_start                 |       and|   0|  0|   2|           1|           1|
    |PE12_U0_ap_start                 |       and|   0|  0|   2|           1|           1|
    |PE13_U0_ap_start                 |       and|   0|  0|   2|           1|           1|
    |PE_110_U0_ap_start               |       and|   0|  0|   2|           1|           1|
    |ap_idle                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                    |       and|   0|  0|   2|           1|           1|
    |load_weight_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_PE11_U0_ap_ready         |        or|   0|  0|   2|           1|           1|
    |ap_sync_PE12_U0_ap_ready         |        or|   0|  0|   2|           1|           1|
    |ap_sync_PE13_U0_ap_ready         |        or|   0|  0|   2|           1|           1|
    |ap_sync_PE_110_U0_ap_ready       |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_weight_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  28|          14|          14|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_PE11_U0_ap_ready         |   9|          2|    1|          2|
    |ap_sync_reg_PE12_U0_ap_ready         |   9|          2|    1|          2|
    |ap_sync_reg_PE13_U0_ap_ready         |   9|          2|    1|          2|
    |ap_sync_reg_PE_110_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_load_weight_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  45|         10|    5|         10|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_PE11_U0_ap_ready         |  1|   0|    1|          0|
    |ap_sync_reg_PE12_U0_ap_ready         |  1|   0|    1|          0|
    |ap_sync_reg_PE13_U0_ap_ready         |  1|   0|    1|          0|
    |ap_sync_reg_PE_110_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_load_weight_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  5|   0|    5|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|m_axi_gmem_AWVALID         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR          |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN           |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE          |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST         |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK          |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE         |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT          |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS           |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION        |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER          |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID          |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY          |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA           |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB           |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST           |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID             |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER           |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR          |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN           |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE          |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST         |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK          |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE         |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT          |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS           |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION        |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER          |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID          |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY          |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA           |   in|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST           |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID             |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER           |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP           |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID          |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY          |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP           |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID             |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER           |   in|    1|       m_axi|              gmem|       pointer|
|weights                    |   in|   64|     ap_none|           weights|        scalar|
|weights_ap_vld             |   in|    1|     ap_none|           weights|        scalar|
|data_in_local_0_address0   |  out|    4|   ap_memory|   data_in_local_0|         array|
|data_in_local_0_ce0        |  out|    1|   ap_memory|   data_in_local_0|         array|
|data_in_local_0_d0         |  out|   32|   ap_memory|   data_in_local_0|         array|
|data_in_local_0_q0         |   in|   32|   ap_memory|   data_in_local_0|         array|
|data_in_local_0_we0        |  out|    1|   ap_memory|   data_in_local_0|         array|
|data_in_local_0_address1   |  out|    4|   ap_memory|   data_in_local_0|         array|
|data_in_local_0_ce1        |  out|    1|   ap_memory|   data_in_local_0|         array|
|data_in_local_0_d1         |  out|   32|   ap_memory|   data_in_local_0|         array|
|data_in_local_0_q1         |   in|   32|   ap_memory|   data_in_local_0|         array|
|data_in_local_0_we1        |  out|    1|   ap_memory|   data_in_local_0|         array|
|data_in_local_1_address0   |  out|    4|   ap_memory|   data_in_local_1|         array|
|data_in_local_1_ce0        |  out|    1|   ap_memory|   data_in_local_1|         array|
|data_in_local_1_d0         |  out|   32|   ap_memory|   data_in_local_1|         array|
|data_in_local_1_q0         |   in|   32|   ap_memory|   data_in_local_1|         array|
|data_in_local_1_we0        |  out|    1|   ap_memory|   data_in_local_1|         array|
|data_in_local_1_address1   |  out|    4|   ap_memory|   data_in_local_1|         array|
|data_in_local_1_ce1        |  out|    1|   ap_memory|   data_in_local_1|         array|
|data_in_local_1_d1         |  out|   32|   ap_memory|   data_in_local_1|         array|
|data_in_local_1_q1         |   in|   32|   ap_memory|   data_in_local_1|         array|
|data_in_local_1_we1        |  out|    1|   ap_memory|   data_in_local_1|         array|
|data_in_local_2_address0   |  out|    4|   ap_memory|   data_in_local_2|         array|
|data_in_local_2_ce0        |  out|    1|   ap_memory|   data_in_local_2|         array|
|data_in_local_2_d0         |  out|   32|   ap_memory|   data_in_local_2|         array|
|data_in_local_2_q0         |   in|   32|   ap_memory|   data_in_local_2|         array|
|data_in_local_2_we0        |  out|    1|   ap_memory|   data_in_local_2|         array|
|data_in_local_2_address1   |  out|    4|   ap_memory|   data_in_local_2|         array|
|data_in_local_2_ce1        |  out|    1|   ap_memory|   data_in_local_2|         array|
|data_in_local_2_d1         |  out|   32|   ap_memory|   data_in_local_2|         array|
|data_in_local_2_q1         |   in|   32|   ap_memory|   data_in_local_2|         array|
|data_in_local_2_we1        |  out|    1|   ap_memory|   data_in_local_2|         array|
|data_in_local_3_address0   |  out|    4|   ap_memory|   data_in_local_3|         array|
|data_in_local_3_ce0        |  out|    1|   ap_memory|   data_in_local_3|         array|
|data_in_local_3_d0         |  out|   32|   ap_memory|   data_in_local_3|         array|
|data_in_local_3_q0         |   in|   32|   ap_memory|   data_in_local_3|         array|
|data_in_local_3_we0        |  out|    1|   ap_memory|   data_in_local_3|         array|
|data_in_local_3_address1   |  out|    4|   ap_memory|   data_in_local_3|         array|
|data_in_local_3_ce1        |  out|    1|   ap_memory|   data_in_local_3|         array|
|data_in_local_3_d1         |  out|   32|   ap_memory|   data_in_local_3|         array|
|data_in_local_3_q1         |   in|   32|   ap_memory|   data_in_local_3|         array|
|data_in_local_3_we1        |  out|    1|   ap_memory|   data_in_local_3|         array|
|data_out_local_0_address0  |  out|    5|   ap_memory|  data_out_local_0|         array|
|data_out_local_0_ce0       |  out|    1|   ap_memory|  data_out_local_0|         array|
|data_out_local_0_d0        |  out|   32|   ap_memory|  data_out_local_0|         array|
|data_out_local_0_q0        |   in|   32|   ap_memory|  data_out_local_0|         array|
|data_out_local_0_we0       |  out|    1|   ap_memory|  data_out_local_0|         array|
|data_out_local_0_address1  |  out|    5|   ap_memory|  data_out_local_0|         array|
|data_out_local_0_ce1       |  out|    1|   ap_memory|  data_out_local_0|         array|
|data_out_local_0_d1        |  out|   32|   ap_memory|  data_out_local_0|         array|
|data_out_local_0_q1        |   in|   32|   ap_memory|  data_out_local_0|         array|
|data_out_local_0_we1       |  out|    1|   ap_memory|  data_out_local_0|         array|
|data_out_local_1_address0  |  out|    5|   ap_memory|  data_out_local_1|         array|
|data_out_local_1_ce0       |  out|    1|   ap_memory|  data_out_local_1|         array|
|data_out_local_1_d0        |  out|   32|   ap_memory|  data_out_local_1|         array|
|data_out_local_1_q0        |   in|   32|   ap_memory|  data_out_local_1|         array|
|data_out_local_1_we0       |  out|    1|   ap_memory|  data_out_local_1|         array|
|data_out_local_1_address1  |  out|    5|   ap_memory|  data_out_local_1|         array|
|data_out_local_1_ce1       |  out|    1|   ap_memory|  data_out_local_1|         array|
|data_out_local_1_d1        |  out|   32|   ap_memory|  data_out_local_1|         array|
|data_out_local_1_q1        |   in|   32|   ap_memory|  data_out_local_1|         array|
|data_out_local_1_we1       |  out|    1|   ap_memory|  data_out_local_1|         array|
|data_out_local_2_address0  |  out|    5|   ap_memory|  data_out_local_2|         array|
|data_out_local_2_ce0       |  out|    1|   ap_memory|  data_out_local_2|         array|
|data_out_local_2_d0        |  out|   32|   ap_memory|  data_out_local_2|         array|
|data_out_local_2_q0        |   in|   32|   ap_memory|  data_out_local_2|         array|
|data_out_local_2_we0       |  out|    1|   ap_memory|  data_out_local_2|         array|
|data_out_local_2_address1  |  out|    5|   ap_memory|  data_out_local_2|         array|
|data_out_local_2_ce1       |  out|    1|   ap_memory|  data_out_local_2|         array|
|data_out_local_2_d1        |  out|   32|   ap_memory|  data_out_local_2|         array|
|data_out_local_2_q1        |   in|   32|   ap_memory|  data_out_local_2|         array|
|data_out_local_2_we1       |  out|    1|   ap_memory|  data_out_local_2|         array|
|data_out_local_3_address0  |  out|    5|   ap_memory|  data_out_local_3|         array|
|data_out_local_3_ce0       |  out|    1|   ap_memory|  data_out_local_3|         array|
|data_out_local_3_d0        |  out|   32|   ap_memory|  data_out_local_3|         array|
|data_out_local_3_q0        |   in|   32|   ap_memory|  data_out_local_3|         array|
|data_out_local_3_we0       |  out|    1|   ap_memory|  data_out_local_3|         array|
|data_out_local_3_address1  |  out|    5|   ap_memory|  data_out_local_3|         array|
|data_out_local_3_ce1       |  out|    1|   ap_memory|  data_out_local_3|         array|
|data_out_local_3_d1        |  out|   32|   ap_memory|  data_out_local_3|         array|
|data_out_local_3_q1        |   in|   32|   ap_memory|  data_out_local_3|         array|
|data_out_local_3_we1       |  out|    1|   ap_memory|  data_out_local_3|         array|
|d_out                      |   in|    5|     ap_none|             d_out|        scalar|
|d_out_ap_vld               |   in|    1|     ap_none|             d_out|        scalar|
|ap_clk                     |   in|    1|  ap_ctrl_hs|       PE_dataflow|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|       PE_dataflow|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|       PE_dataflow|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|       PE_dataflow|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|       PE_dataflow|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|       PE_dataflow|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|       PE_dataflow|  return value|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d_out_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %d_out" [test.cpp:38]   --->   Operation 11 'read' 'd_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights" [test.cpp:38]   --->   Operation 12 'read' 'weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_out_c15 = alloca i64 1" [test.cpp:38]   --->   Operation 13 'alloca' 'd_out_c15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%d_out_c14 = alloca i64 1" [test.cpp:38]   --->   Operation 14 'alloca' 'd_out_c14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%d_out_c13 = alloca i64 1" [test.cpp:38]   --->   Operation 15 'alloca' 'd_out_c13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%d_out_c = alloca i64 1" [test.cpp:38]   --->   Operation 16 'alloca' 'd_out_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_buf = alloca i64 1" [test.cpp:45]   --->   Operation 17 'alloca' 'weight_buf' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_stream_0_V = alloca i64 1" [test.cpp:46]   --->   Operation 18 'alloca' 'weights_stream_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_stream_1_V = alloca i64 1" [test.cpp:46]   --->   Operation 19 'alloca' 'weights_stream_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_stream_2_V = alloca i64 1" [test.cpp:46]   --->   Operation 20 'alloca' 'weights_stream_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [2/2] (2.40ns)   --->   "%call_ln48 = call void @load_weight, i32 %gmem, i32 %weight_buf, i64 %weights_read, i5 %d_out_read, i5 %d_out_c" [test.cpp:48]   --->   Operation 21 'call' 'call_ln48' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln48 = call void @load_weight, i32 %gmem, i32 %weight_buf, i64 %weights_read, i5 %d_out_read, i5 %d_out_c" [test.cpp:48]   --->   Operation 22 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln49 = call void @PE.110, i32 %weight_buf, i32 %weights_stream_0_V, i32 %data_in_local_0, i32 %data_out_local_0, i5 %d_out_c, i5 %d_out_c13" [test.cpp:49]   --->   Operation 23 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln49 = call void @PE.110, i32 %weight_buf, i32 %weights_stream_0_V, i32 %data_in_local_0, i32 %data_out_local_0, i5 %d_out_c, i5 %d_out_c13" [test.cpp:49]   --->   Operation 24 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln52 = call void @PE11, i32 %weights_stream_0_V, i32 %weights_stream_1_V, i32 %data_in_local_1, i32 %data_out_local_1, i5 %d_out_c13, i5 %d_out_c14" [test.cpp:52]   --->   Operation 25 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln52 = call void @PE11, i32 %weights_stream_0_V, i32 %weights_stream_1_V, i32 %data_in_local_1, i32 %data_out_local_1, i5 %d_out_c13, i5 %d_out_c14" [test.cpp:52]   --->   Operation 26 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln52 = call void @PE12, i32 %weights_stream_1_V, i32 %weights_stream_2_V, i32 %data_in_local_2, i32 %data_out_local_2, i5 %d_out_c14, i5 %d_out_c15" [test.cpp:52]   --->   Operation 27 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln52 = call void @PE12, i32 %weights_stream_1_V, i32 %weights_stream_2_V, i32 %data_in_local_2, i32 %data_out_local_2, i5 %d_out_c14, i5 %d_out_c15" [test.cpp:52]   --->   Operation 28 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln54 = call void @PE13, i32 %weights_stream_2_V, i32 %data_in_local_3, i32 %data_out_local_3, i5 %d_out_c15" [test.cpp:54]   --->   Operation 29 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty"   --->   Operation 30 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 200, void @empty_12, void @empty_11, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @weight_buf_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %weight_buf, i32 %weight_buf"   --->   Operation 32 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_buf, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %weights_stream_0_V, i32 %weights_stream_0_V"   --->   Operation 34 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %weights_stream_1_V, i32 %weights_stream_1_V"   --->   Operation 36 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %weights_stream_2_V, i32 %weights_stream_2_V"   --->   Operation 38 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i5 %d_out_c, i5 %d_out_c" [test.cpp:38]   --->   Operation 40 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln38 = specinterface void @_ssdm_op_SpecInterface, i5 %d_out_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [test.cpp:38]   --->   Operation 41 'specinterface' 'specinterface_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c13_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i5 %d_out_c13, i5 %d_out_c13" [test.cpp:38]   --->   Operation 42 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln38 = specinterface void @_ssdm_op_SpecInterface, i5 %d_out_c13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [test.cpp:38]   --->   Operation 43 'specinterface' 'specinterface_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c14_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i5 %d_out_c14, i5 %d_out_c14" [test.cpp:38]   --->   Operation 44 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln38 = specinterface void @_ssdm_op_SpecInterface, i5 %d_out_c14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [test.cpp:38]   --->   Operation 45 'specinterface' 'specinterface_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @d_out_c15_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i5 %d_out_c15, i5 %d_out_c15" [test.cpp:38]   --->   Operation 46 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln38 = specinterface void @_ssdm_op_SpecInterface, i5 %d_out_c15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [test.cpp:38]   --->   Operation 47 'specinterface' 'specinterface_ln38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln54 = call void @PE13, i32 %weights_stream_2_V, i32 %data_in_local_3, i32 %data_out_local_3, i5 %d_out_c15" [test.cpp:54]   --->   Operation 48 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [test.cpp:55]   --->   Operation 49 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_local_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_in_local_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_in_local_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_in_local_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_out_local_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_out_local_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_out_local_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_out_local_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ d_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d_out_read               (read                ) [ 00100000000]
weights_read             (read                ) [ 00100000000]
d_out_c15                (alloca              ) [ 00111111111]
d_out_c14                (alloca              ) [ 00111111111]
d_out_c13                (alloca              ) [ 00111111111]
d_out_c                  (alloca              ) [ 01111111111]
weight_buf               (alloca              ) [ 01111111111]
weights_stream_0_V       (alloca              ) [ 00111111111]
weights_stream_1_V       (alloca              ) [ 00111111111]
weights_stream_2_V       (alloca              ) [ 00111111111]
call_ln48                (call                ) [ 00000000000]
call_ln49                (call                ) [ 00000000000]
call_ln52                (call                ) [ 00000000000]
call_ln52                (call                ) [ 00000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000000]
specinterface_ln0        (specinterface       ) [ 00000000000]
empty                    (specchannel         ) [ 00000000000]
specinterface_ln0        (specinterface       ) [ 00000000000]
empty_37                 (specchannel         ) [ 00000000000]
specinterface_ln0        (specinterface       ) [ 00000000000]
empty_38                 (specchannel         ) [ 00000000000]
specinterface_ln0        (specinterface       ) [ 00000000000]
empty_39                 (specchannel         ) [ 00000000000]
specinterface_ln0        (specinterface       ) [ 00000000000]
empty_40                 (specchannel         ) [ 00000000000]
specinterface_ln38       (specinterface       ) [ 00000000000]
empty_41                 (specchannel         ) [ 00000000000]
specinterface_ln38       (specinterface       ) [ 00000000000]
empty_42                 (specchannel         ) [ 00000000000]
specinterface_ln38       (specinterface       ) [ 00000000000]
empty_43                 (specchannel         ) [ 00000000000]
specinterface_ln38       (specinterface       ) [ 00000000000]
call_ln54                (call                ) [ 00000000000]
ret_ln55                 (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_local_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_local_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_local_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_local_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_in_local_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_local_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_in_local_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_local_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_out_local_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_local_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_out_local_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_local_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_out_local_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_local_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_out_local_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_local_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_weight"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE.110"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PE13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out_c_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out_c13_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out_c14_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out_c15_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="d_out_c15_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_out_c15/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="d_out_c14_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_out_c14/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="d_out_c13_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_out_c13/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="d_out_c_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_out_c/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="weight_buf_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buf/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="weights_stream_0_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_0_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="weights_stream_1_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_1_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="weights_stream_2_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_2_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="d_out_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="5" slack="0"/>
<pin id="121" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_out_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="weights_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_load_weight_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="0" index="3" bw="64" slack="0"/>
<pin id="135" dir="0" index="4" bw="5" slack="0"/>
<pin id="136" dir="0" index="5" bw="5" slack="0"/>
<pin id="137" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_PE_110_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2"/>
<pin id="145" dir="0" index="2" bw="32" slack="2"/>
<pin id="146" dir="0" index="3" bw="32" slack="0"/>
<pin id="147" dir="0" index="4" bw="32" slack="0"/>
<pin id="148" dir="0" index="5" bw="5" slack="2"/>
<pin id="149" dir="0" index="6" bw="5" slack="2"/>
<pin id="150" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_PE11_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="4"/>
<pin id="157" dir="0" index="2" bw="32" slack="4"/>
<pin id="158" dir="0" index="3" bw="32" slack="0"/>
<pin id="159" dir="0" index="4" bw="32" slack="0"/>
<pin id="160" dir="0" index="5" bw="5" slack="4"/>
<pin id="161" dir="0" index="6" bw="5" slack="4"/>
<pin id="162" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln52/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_PE12_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="6"/>
<pin id="169" dir="0" index="2" bw="32" slack="6"/>
<pin id="170" dir="0" index="3" bw="32" slack="0"/>
<pin id="171" dir="0" index="4" bw="32" slack="0"/>
<pin id="172" dir="0" index="5" bw="5" slack="6"/>
<pin id="173" dir="0" index="6" bw="5" slack="6"/>
<pin id="174" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln52/7 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_PE13_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="8"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="0" index="3" bw="32" slack="0"/>
<pin id="183" dir="0" index="4" bw="5" slack="8"/>
<pin id="184" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/9 "/>
</bind>
</comp>

<comp id="188" class="1005" name="d_out_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="1"/>
<pin id="190" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="d_out_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="weights_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weights_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="d_out_c15_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="6"/>
<pin id="200" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="d_out_c15 "/>
</bind>
</comp>

<comp id="204" class="1005" name="d_out_c14_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="4"/>
<pin id="206" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="d_out_c14 "/>
</bind>
</comp>

<comp id="210" class="1005" name="d_out_c13_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="2"/>
<pin id="212" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="d_out_c13 "/>
</bind>
</comp>

<comp id="216" class="1005" name="d_out_c_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="d_out_c "/>
</bind>
</comp>

<comp id="222" class="1005" name="weight_buf_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weight_buf "/>
</bind>
</comp>

<comp id="228" class="1005" name="weights_stream_0_V_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2"/>
<pin id="230" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weights_stream_0_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="weights_stream_1_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="4"/>
<pin id="236" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="weights_stream_1_V "/>
</bind>
</comp>

<comp id="240" class="1005" name="weights_stream_2_V_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="6"/>
<pin id="242" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="weights_stream_2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="124" pin="2"/><net_sink comp="130" pin=3"/></net>

<net id="141"><net_src comp="118" pin="2"/><net_sink comp="130" pin=4"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="191"><net_src comp="118" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="196"><net_src comp="124" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="130" pin=3"/></net>

<net id="201"><net_src comp="86" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="166" pin=6"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="178" pin=4"/></net>

<net id="207"><net_src comp="90" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="166" pin=5"/></net>

<net id="213"><net_src comp="94" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="142" pin=6"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="219"><net_src comp="98" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="130" pin=5"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="142" pin=5"/></net>

<net id="225"><net_src comp="102" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="231"><net_src comp="106" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="237"><net_src comp="110" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="243"><net_src comp="114" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="178" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: data_out_local_0 | {3 4 }
	Port: data_out_local_1 | {5 6 }
	Port: data_out_local_2 | {7 8 }
	Port: data_out_local_3 | {9 10 }
 - Input state : 
	Port: PE_dataflow : gmem | {1 2 }
	Port: PE_dataflow : weights | {1 }
	Port: PE_dataflow : data_in_local_0 | {3 4 }
	Port: PE_dataflow : data_in_local_1 | {5 6 }
	Port: PE_dataflow : data_in_local_2 | {7 8 }
	Port: PE_dataflow : data_in_local_3 | {9 10 }
	Port: PE_dataflow : d_out | {1 }
  - Chain level:
	State 1
		call_ln48 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|          |  grp_load_weight_fu_130  |    0    |    0    |    73   |   109   |
|          |     grp_PE_110_fu_142    |    0    |  0.978  |    82   |    98   |
|   call   |      grp_PE11_fu_154     |    0    |  0.978  |    82   |    98   |
|          |      grp_PE12_fu_166     |    0    |  0.978  |    82   |    98   |
|          |      grp_PE13_fu_178     |    0    |  0.978  |    82   |    98   |
|----------|--------------------------|---------|---------|---------|---------|
|   read   |  d_out_read_read_fu_118  |    0    |    0    |    0    |    0    |
|          | weights_read_read_fu_124 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    0    |  3.912  |   401   |   501   |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     d_out_c13_reg_210    |    5   |
|     d_out_c14_reg_204    |    5   |
|     d_out_c15_reg_198    |    5   |
|      d_out_c_reg_216     |    5   |
|    d_out_read_reg_188    |    5   |
|    weight_buf_reg_222    |   32   |
|   weights_read_reg_193   |   64   |
|weights_stream_0_V_reg_228|   32   |
|weights_stream_1_V_reg_234|   32   |
|weights_stream_2_V_reg_240|   32   |
+--------------------------+--------+
|           Total          |   217  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| grp_load_weight_fu_130 |  p3  |   2  |  64  |   128  ||    9    |
| grp_load_weight_fu_130 |  p4  |   2  |   5  |   10   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   138  ||  0.978  ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    3   |   401  |   501  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   217  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   618  |   519  |
+-----------+--------+--------+--------+--------+
