module div_any( clkout,       // clkout
        clkin,        // clkin
        global_rst    // global reset
);

input clkin;
input global_rst;

output clkout;

reg [15:0] cnt;
reg clkout;
parameter N1 = 1000;
parameter N2 = 1250;

always @ (posedge clkin)
if(!global_rst)
  begin
  cnt<=16'd0;
  clkout<= 1'b1;
  end
else if(cnt < N1)
  begin
  clkout<=1'd1;
  cnt<= cnt + 16'd1;
  end
else if(cnt >= N1 && cnt <= N2 )
  begin
  clkout<=1'd0;
  cnt<= cnt + 16'd1;
  end
else if(cnt > N2)
  cnt <= 16'd0;
  
endmodule