# vcom -work work -2002 -explicit -stats=none C:/Users/User/Documents/Programowanie/vhdl-kurs/finite_state_machine_20.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity finite_state_machine_20
# -- Compiling architecture rtl of finite_state_machine_20
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/User/Documents/Programowanie/vhdl-kurs/finite_state_machine_tb_20.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity finite_state_machine_tb_20
# -- Compiling architecture sim of finite_state_machine_tb_20
# -- Loading entity finite_state_machine_20
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/User/Documents/Programowanie/vhdl-kurs/function_21.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity function_21
# -- Compiling architecture rtl of function_21
# ** Error: C:/Users/User/Documents/Programowanie/vhdl-kurs/function_21.vhd(22): near ";": (vcom-1576) expecting ':'.
# ** Error: C:/Users/User/Documents/Programowanie/vhdl-kurs/function_21.vhd(24): (vcom-1136) Unknown identifier "total_seconds".
# ** Error: C:/Users/User/Documents/Programowanie/vhdl-kurs/function_21.vhd(24): Target type (error) in variable assignment is different from expression type std.STANDARD.INTEGER.
# ** Error: C:/Users/User/Documents/Programowanie/vhdl-kurs/function_21.vhd(24): (vcom-1136) Unknown identifier "total_seconds".
# ** Error: C:/Users/User/Documents/Programowanie/vhdl-kurs/function_21.vhd(25): (vcom-1136) Unknown identifier "total_seconds".
# ** Error: C:/Users/User/Documents/Programowanie/vhdl-kurs/function_21.vhd(25): (vcom-1590) Bad expression in left operand of infix expression '-'.
# ** Error: C:/Users/User/Documents/Programowanie/vhdl-kurs/function_21.vhd(25): Type error resolving infix expression "-" as type std.STANDARD.INTEGER.
# ** Note: C:/Users/User/Documents/Programowanie/vhdl-kurs/function_21.vhd(125): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/User/Documents/Programowanie/vhdl-kurs/function_tb_21.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity function_tb_21
# -- Compiling architecture sim of function_tb_21
# -- Loading entity function_21
# 
# 
# 4 compiles, 1 failed with 7 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/User/Documents/Programowanie/vhdl-kurs/function_21.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity function_21
# -- Compiling architecture rtl of function_21
# 
# 
vsim -gui work.function_21 work.function_tb_21
# vsim -gui work.function_21 work.function_tb_21 
# Start time: 19:45:38 on May 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.function_21(rtl)
# Loading work.function_tb_21(sim)
# ** Fatal: (vsim-3350) Generic "clock_frequency" has not been given a value.
#    Time: 0 ps  Iteration: 0  Instance: /function_21 File: C:/Users/User/Documents/Programowanie/vhdl-kurs/function_21.vhd Line: 6
# FATAL ERROR while loading design
# Error loading design
# End time: 19:45:39 on May 20,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 4
vsim -gui work.function_tb_21
# vsim -gui work.function_tb_21 
# Start time: 19:45:51 on May 20,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.function_tb_21(sim)
# Loading work.function_21(rtl)
quit -sim
# End time: 19:48:30 on May 20,2024, Elapsed time: 0:02:39
# Errors: 0, Warnings: 1
