// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "11/07/2021 14:07:58"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module A_simple_processor_with_fucking_ROM_or_something (
	Done,
	Pro_Clock,
	Run,
	Mem_Clock,
	Address,
	Bus_Wire,
	DIN,
	IR,
	R0,
	R1,
	RA,
	RG,
	Ystep_Q);
output 	Done;
input 	Pro_Clock;
input 	Run;
input 	Mem_Clock;
output 	[4:0] Address;
output 	[8:0] Bus_Wire;
output 	[8:0] DIN;
output 	[8:0] IR;
output 	[8:0] R0;
output 	[8:0] R1;
output 	[8:0] RA;
output 	[8:0] RG;
output 	[2:0] Ystep_Q;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Done~output_o ;
wire \Address[4]~output_o ;
wire \Address[3]~output_o ;
wire \Address[2]~output_o ;
wire \Address[1]~output_o ;
wire \Address[0]~output_o ;
wire \Bus_Wire[8]~output_o ;
wire \Bus_Wire[7]~output_o ;
wire \Bus_Wire[6]~output_o ;
wire \Bus_Wire[5]~output_o ;
wire \Bus_Wire[4]~output_o ;
wire \Bus_Wire[3]~output_o ;
wire \Bus_Wire[2]~output_o ;
wire \Bus_Wire[1]~output_o ;
wire \Bus_Wire[0]~output_o ;
wire \DIN[8]~output_o ;
wire \DIN[7]~output_o ;
wire \DIN[6]~output_o ;
wire \DIN[5]~output_o ;
wire \DIN[4]~output_o ;
wire \DIN[3]~output_o ;
wire \DIN[2]~output_o ;
wire \DIN[1]~output_o ;
wire \DIN[0]~output_o ;
wire \IR[8]~output_o ;
wire \IR[7]~output_o ;
wire \IR[6]~output_o ;
wire \IR[5]~output_o ;
wire \IR[4]~output_o ;
wire \IR[3]~output_o ;
wire \IR[2]~output_o ;
wire \IR[1]~output_o ;
wire \IR[0]~output_o ;
wire \R0[8]~output_o ;
wire \R0[7]~output_o ;
wire \R0[6]~output_o ;
wire \R0[5]~output_o ;
wire \R0[4]~output_o ;
wire \R0[3]~output_o ;
wire \R0[2]~output_o ;
wire \R0[1]~output_o ;
wire \R0[0]~output_o ;
wire \R1[8]~output_o ;
wire \R1[7]~output_o ;
wire \R1[6]~output_o ;
wire \R1[5]~output_o ;
wire \R1[4]~output_o ;
wire \R1[3]~output_o ;
wire \R1[2]~output_o ;
wire \R1[1]~output_o ;
wire \R1[0]~output_o ;
wire \RA[8]~output_o ;
wire \RA[7]~output_o ;
wire \RA[6]~output_o ;
wire \RA[5]~output_o ;
wire \RA[4]~output_o ;
wire \RA[3]~output_o ;
wire \RA[2]~output_o ;
wire \RA[1]~output_o ;
wire \RA[0]~output_o ;
wire \RG[8]~output_o ;
wire \RG[7]~output_o ;
wire \RG[6]~output_o ;
wire \RG[5]~output_o ;
wire \RG[4]~output_o ;
wire \RG[3]~output_o ;
wire \RG[2]~output_o ;
wire \RG[1]~output_o ;
wire \RG[0]~output_o ;
wire \Ystep_Q[2]~output_o ;
wire \Ystep_Q[1]~output_o ;
wire \Ystep_Q[0]~output_o ;
wire \Pro_Clock~input_o ;
wire \inst|Mux18~0_combout ;
wire \inst|Rin[7]~6_combout ;
wire \inst|Mux18~1_combout ;
wire \inst|Rin[2]~7_combout ;
wire \inst|Rin[1]~2_combout ;
wire \inst|Rin[0]~1_combout ;
wire \inst|Mux18~2_combout ;
wire \inst|Rin[3]~8_combout ;
wire \inst|Mux18~3_combout ;
wire \inst|Mux8~0_combout ;
wire \inst|Mux8~1_combout ;
wire \inst|Mux8~2_combout ;
wire \inst|Mux8~3_combout ;
wire \inst|Mux8~4_combout ;
wire \Run~input_o ;
wire \inst|Mux1~0_combout ;
wire \inst|Decoder22~0_combout ;
wire \inst|Mux4~0_combout ;
wire \inst|Mux4~1_combout ;
wire \inst|Mux4~2_combout ;
wire \inst|Mux4~3_combout ;
wire \inst|Mux4~4_combout ;
wire \inst|Mux13~0_combout ;
wire \inst|Mux13~1_combout ;
wire \inst|Mux13~2_combout ;
wire \inst|Mux13~3_combout ;
wire \inst|Mux13~4_combout ;
wire \inst|Mux37~1_combout ;
wire \inst|Add0~2_combout ;
wire \inst|Mux0~1_combout ;
wire \inst|Add0~3_combout ;
wire \inst|Mux15~0_combout ;
wire \inst|Mux15~1_combout ;
wire \inst|Mux15~2_combout ;
wire \inst|Mux15~3_combout ;
wire \inst|Mux15~4_combout ;
wire \inst|Add0~4_combout ;
wire \inst|Add0~5_combout ;
wire \inst|Mux17~0_combout ;
wire \inst|Mux17~1_combout ;
wire \inst|Mux17~2_combout ;
wire \inst|Mux17~3_combout ;
wire \inst|Mux17~4_combout ;
wire \inst|Add0~6_combout ;
wire \inst|Add0~7_combout ;
wire \inst|Mux19~0_combout ;
wire \inst|Mux19~1_combout ;
wire \inst|Mux19~2_combout ;
wire \inst|Mux19~3_combout ;
wire \inst|Mux19~4_combout ;
wire \inst|Add0~8_combout ;
wire \inst|Add0~10_cout ;
wire \inst|Add0~12 ;
wire \inst|Add0~14 ;
wire \inst|Add0~16 ;
wire \inst|Add0~18 ;
wire \inst|Add0~20 ;
wire \inst|Add0~22 ;
wire \inst|Add0~23_combout ;
wire \inst|Mux31~0_combout ;
wire \Mem_Clock~input_o ;
wire \inst5|address[0]~5_combout ;
wire \inst5|address[0]~6 ;
wire \inst5|address[1]~7_combout ;
wire \inst5|address[1]~8 ;
wire \inst5|address[2]~9_combout ;
wire \inst5|address[2]~10 ;
wire \inst5|address[3]~11_combout ;
wire \inst5|address[3]~12 ;
wire \inst5|address[4]~13_combout ;
wire \inst|Mux31~1_combout ;
wire \inst|Mux58~0_combout ;
wire \inst|Mux37~0_combout ;
wire \inst|Add0~15_combout ;
wire \inst|Mux35~0_combout ;
wire \inst|Mux35~1_combout ;
wire \inst|Mux18~4_combout ;
wire \inst|Mux9~0_combout ;
wire \inst|Mux9~1_combout ;
wire \inst|Mux9~2_combout ;
wire \inst|Mux9~3_combout ;
wire \inst|Mux9~4_combout ;
wire \inst|Add0~13_combout ;
wire \inst|Mux36~0_combout ;
wire \inst|Mux36~1_combout ;
wire \inst|Mux12~0_combout ;
wire \inst|Mux12~1_combout ;
wire \inst|Mux12~2_combout ;
wire \inst|Mux12~3_combout ;
wire \inst|Mux12~4_combout ;
wire \inst|Mux3~0_combout ;
wire \inst|Mux3~1_combout ;
wire \inst|Mux3~2_combout ;
wire \inst|Mux3~3_combout ;
wire \inst|Mux3~4_combout ;
wire \inst|Add0~1_combout ;
wire \inst|Add0~24 ;
wire \inst|Add0~25_combout ;
wire \inst|Mux30~0_combout ;
wire \inst|Mux30~1_combout ;
wire \inst|Mux0~0_combout ;
wire \inst|Rin[3]~0_combout ;
wire \inst|Rin[4]~5_combout ;
wire \inst|Mux6~0_combout ;
wire \inst|Mux6~1_combout ;
wire \inst|Mux6~2_combout ;
wire \inst|Mux6~3_combout ;
wire \inst|Mux6~4_combout ;
wire \inst|Add0~19_combout ;
wire \inst|Mux33~0_combout ;
wire \inst|Mux33~1_combout ;
wire \inst|Rin[6]~4_combout ;
wire \inst|Mux16~0_combout ;
wire \inst|Mux16~1_combout ;
wire \inst|Mux16~2_combout ;
wire \inst|Mux16~3_combout ;
wire \inst|Mux16~4_combout ;
wire \inst|Mux7~0_combout ;
wire \inst|Mux7~1_combout ;
wire \inst|Mux7~2_combout ;
wire \inst|Mux7~3_combout ;
wire \inst|Mux7~4_combout ;
wire \inst|Add0~17_combout ;
wire \inst|Mux34~0_combout ;
wire \inst|Mux34~1_combout ;
wire \inst|Mux10~0_combout ;
wire \inst|Mux10~1_combout ;
wire \inst|Mux10~2_combout ;
wire \inst|Mux10~3_combout ;
wire \inst|Mux10~4_combout ;
wire \inst|Add0~11_combout ;
wire \inst|Mux37~2_combout ;
wire \inst|Mux37~3_combout ;
wire \inst|Mux14~0_combout ;
wire \inst|Mux14~1_combout ;
wire \inst|Mux14~2_combout ;
wire \inst|Mux14~3_combout ;
wire \inst|Mux14~4_combout ;
wire \inst|Mux5~0_combout ;
wire \inst|Mux5~1_combout ;
wire \inst|Mux5~2_combout ;
wire \inst|Mux5~3_combout ;
wire \inst|Mux5~4_combout ;
wire \inst|Add0~21_combout ;
wire \inst|Mux32~0_combout ;
wire \inst|Mux32~1_combout ;
wire \inst|Rin[5]~3_combout ;
wire \inst|Mux2~0_combout ;
wire \inst|Mux2~1_combout ;
wire \inst|Mux2~2_combout ;
wire \inst|Mux2~3_combout ;
wire \inst|Mux2~4_combout ;
wire \inst|Mux11~0_combout ;
wire \inst|Mux11~1_combout ;
wire \inst|Mux11~2_combout ;
wire \inst|Mux11~3_combout ;
wire \inst|Mux11~4_combout ;
wire \inst|Add0~0_combout ;
wire \inst|Add0~26 ;
wire \inst|Add0~27_combout ;
wire \inst|Mux29~0_combout ;
wire \inst|Mux29~1_combout ;
wire \inst|Mux28~0_combout ;
wire \inst|RGin~0_combout ;
wire [8:0] \inst|reg_R5|Q ;
wire [8:0] \inst|reg_RG|Q ;
wire [4:0] \inst5|address ;
wire [8:0] \inst|reg_R1|Q ;
wire [2:0] \inst|Ystep_Q ;
wire [8:0] \inst1|altsyncram_component|auto_generated|q_a ;
wire [8:0] \inst|reg_RA|Q ;
wire [8:0] \inst|reg_R0|Q ;
wire [8:0] \inst|reg_IR|Q ;
wire [8:0] \inst|reg_R6|Q ;
wire [8:0] \inst|reg_R4|Q ;
wire [8:0] \inst|reg_R7|Q ;
wire [8:0] \inst|reg_R2|Q ;
wire [8:0] \inst|reg_R3|Q ;
wire [8:0] \inst|BusWire ;
wire [8:0] \inst|Rx ;
wire [8:0] \inst|Ry ;

wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst1|altsyncram_component|auto_generated|q_a [8] = \inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [7] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [6] = \inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [5] = \inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [4] = \inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [3] = \inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [2] = \inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [1] = \inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst1|altsyncram_component|auto_generated|q_a [0] = \inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cycloneiv_io_obuf \Done~output (
	.i(!\inst|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[4]~output (
	.i(\inst5|address [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[4]~output .bus_hold = "false";
defparam \Address[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[3]~output (
	.i(\inst5|address [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[3]~output .bus_hold = "false";
defparam \Address[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[2]~output (
	.i(\inst5|address [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[2]~output .bus_hold = "false";
defparam \Address[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[1]~output (
	.i(\inst5|address [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[1]~output .bus_hold = "false";
defparam \Address[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[0]~output (
	.i(\inst5|address [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[0]~output .bus_hold = "false";
defparam \Address[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Bus_Wire[8]~output (
	.i(\inst|BusWire [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_Wire[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_Wire[8]~output .bus_hold = "false";
defparam \Bus_Wire[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Bus_Wire[7]~output (
	.i(\inst|BusWire [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_Wire[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_Wire[7]~output .bus_hold = "false";
defparam \Bus_Wire[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Bus_Wire[6]~output (
	.i(\inst|BusWire [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_Wire[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_Wire[6]~output .bus_hold = "false";
defparam \Bus_Wire[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Bus_Wire[5]~output (
	.i(\inst|BusWire [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_Wire[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_Wire[5]~output .bus_hold = "false";
defparam \Bus_Wire[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Bus_Wire[4]~output (
	.i(\inst|BusWire [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_Wire[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_Wire[4]~output .bus_hold = "false";
defparam \Bus_Wire[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Bus_Wire[3]~output (
	.i(\inst|BusWire [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_Wire[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_Wire[3]~output .bus_hold = "false";
defparam \Bus_Wire[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Bus_Wire[2]~output (
	.i(\inst|BusWire [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_Wire[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_Wire[2]~output .bus_hold = "false";
defparam \Bus_Wire[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Bus_Wire[1]~output (
	.i(\inst|BusWire [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_Wire[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_Wire[1]~output .bus_hold = "false";
defparam \Bus_Wire[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Bus_Wire[0]~output (
	.i(\inst|BusWire [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_Wire[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_Wire[0]~output .bus_hold = "false";
defparam \Bus_Wire[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[8]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[8]~output .bus_hold = "false";
defparam \DIN[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[7]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[7]~output .bus_hold = "false";
defparam \DIN[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[6]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[6]~output .bus_hold = "false";
defparam \DIN[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[5]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[5]~output .bus_hold = "false";
defparam \DIN[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[4]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[4]~output .bus_hold = "false";
defparam \DIN[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[3]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[3]~output .bus_hold = "false";
defparam \DIN[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[2]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[2]~output .bus_hold = "false";
defparam \DIN[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[1]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[1]~output .bus_hold = "false";
defparam \DIN[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[0]~output (
	.i(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[0]~output .bus_hold = "false";
defparam \DIN[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[8]~output (
	.i(\inst|reg_IR|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[8]~output .bus_hold = "false";
defparam \IR[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[7]~output (
	.i(\inst|reg_IR|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[7]~output .bus_hold = "false";
defparam \IR[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[6]~output (
	.i(\inst|reg_IR|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[6]~output .bus_hold = "false";
defparam \IR[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[5]~output (
	.i(\inst|reg_IR|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[5]~output .bus_hold = "false";
defparam \IR[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[4]~output (
	.i(\inst|reg_IR|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[4]~output .bus_hold = "false";
defparam \IR[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[3]~output (
	.i(\inst|reg_IR|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[3]~output .bus_hold = "false";
defparam \IR[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[2]~output (
	.i(\inst|reg_IR|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[2]~output .bus_hold = "false";
defparam \IR[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[1]~output (
	.i(\inst|reg_IR|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[1]~output .bus_hold = "false";
defparam \IR[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \IR[0]~output (
	.i(\inst|reg_IR|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[0]~output .bus_hold = "false";
defparam \IR[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R0[8]~output (
	.i(\inst|reg_R0|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[8]~output .bus_hold = "false";
defparam \R0[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R0[7]~output (
	.i(\inst|reg_R0|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[7]~output .bus_hold = "false";
defparam \R0[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R0[6]~output (
	.i(\inst|reg_R0|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[6]~output .bus_hold = "false";
defparam \R0[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R0[5]~output (
	.i(\inst|reg_R0|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[5]~output .bus_hold = "false";
defparam \R0[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R0[4]~output (
	.i(\inst|reg_R0|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[4]~output .bus_hold = "false";
defparam \R0[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R0[3]~output (
	.i(\inst|reg_R0|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[3]~output .bus_hold = "false";
defparam \R0[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R0[2]~output (
	.i(\inst|reg_R0|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[2]~output .bus_hold = "false";
defparam \R0[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R0[1]~output (
	.i(\inst|reg_R0|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[1]~output .bus_hold = "false";
defparam \R0[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R0[0]~output (
	.i(\inst|reg_R0|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R0[0]~output .bus_hold = "false";
defparam \R0[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R1[8]~output (
	.i(\inst|reg_R1|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[8]~output .bus_hold = "false";
defparam \R1[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R1[7]~output (
	.i(\inst|reg_R1|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[7]~output .bus_hold = "false";
defparam \R1[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R1[6]~output (
	.i(\inst|reg_R1|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[6]~output .bus_hold = "false";
defparam \R1[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R1[5]~output (
	.i(\inst|reg_R1|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[5]~output .bus_hold = "false";
defparam \R1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R1[4]~output (
	.i(\inst|reg_R1|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[4]~output .bus_hold = "false";
defparam \R1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R1[3]~output (
	.i(\inst|reg_R1|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[3]~output .bus_hold = "false";
defparam \R1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R1[2]~output (
	.i(\inst|reg_R1|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[2]~output .bus_hold = "false";
defparam \R1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R1[1]~output (
	.i(\inst|reg_R1|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[1]~output .bus_hold = "false";
defparam \R1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \R1[0]~output (
	.i(\inst|reg_R1|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \R1[0]~output .bus_hold = "false";
defparam \R1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RA[8]~output (
	.i(\inst|reg_RA|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RA[8]~output .bus_hold = "false";
defparam \RA[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RA[7]~output (
	.i(\inst|reg_RA|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RA[7]~output .bus_hold = "false";
defparam \RA[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RA[6]~output (
	.i(\inst|reg_RA|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RA[6]~output .bus_hold = "false";
defparam \RA[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RA[5]~output (
	.i(\inst|reg_RA|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RA[5]~output .bus_hold = "false";
defparam \RA[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RA[4]~output (
	.i(\inst|reg_RA|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RA[4]~output .bus_hold = "false";
defparam \RA[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RA[3]~output (
	.i(\inst|reg_RA|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RA[3]~output .bus_hold = "false";
defparam \RA[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RA[2]~output (
	.i(\inst|reg_RA|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RA[2]~output .bus_hold = "false";
defparam \RA[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RA[1]~output (
	.i(\inst|reg_RA|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RA[1]~output .bus_hold = "false";
defparam \RA[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RA[0]~output (
	.i(\inst|reg_RA|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RA[0]~output .bus_hold = "false";
defparam \RA[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RG[8]~output (
	.i(\inst|reg_RG|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RG[8]~output .bus_hold = "false";
defparam \RG[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RG[7]~output (
	.i(\inst|reg_RG|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RG[7]~output .bus_hold = "false";
defparam \RG[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RG[6]~output (
	.i(\inst|reg_RG|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RG[6]~output .bus_hold = "false";
defparam \RG[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RG[5]~output (
	.i(\inst|reg_RG|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RG[5]~output .bus_hold = "false";
defparam \RG[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RG[4]~output (
	.i(\inst|reg_RG|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RG[4]~output .bus_hold = "false";
defparam \RG[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RG[3]~output (
	.i(\inst|reg_RG|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RG[3]~output .bus_hold = "false";
defparam \RG[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RG[2]~output (
	.i(\inst|reg_RG|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RG[2]~output .bus_hold = "false";
defparam \RG[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RG[1]~output (
	.i(\inst|reg_RG|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RG[1]~output .bus_hold = "false";
defparam \RG[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \RG[0]~output (
	.i(\inst|reg_RG|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RG[0]~output .bus_hold = "false";
defparam \RG[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Ystep_Q[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ystep_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ystep_Q[2]~output .bus_hold = "false";
defparam \Ystep_Q[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Ystep_Q[1]~output (
	.i(\inst|Ystep_Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ystep_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ystep_Q[1]~output .bus_hold = "false";
defparam \Ystep_Q[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Ystep_Q[0]~output (
	.i(\inst|Ystep_Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ystep_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ystep_Q[0]~output .bus_hold = "false";
defparam \Ystep_Q[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_ibuf \Pro_Clock~input (
	.i(Pro_Clock),
	.ibar(gnd),
	.o(\Pro_Clock~input_o ));
// synopsys translate_off
defparam \Pro_Clock~input .bus_hold = "false";
defparam \Pro_Clock~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|reg_R5|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R5|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R5|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R5|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R5|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R5|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux18~0 (
// Equation(s):
// \inst|Mux18~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [1])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [1])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [1]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[7]~6 (
// Equation(s):
// \inst|Rin[7]~6_combout  = (\inst|reg_IR|Q [5] & (\inst|reg_IR|Q [4] & (\inst|reg_IR|Q [3] & !\inst|Rin[3]~0_combout )))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|Rin[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Rin[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[7]~6 .lut_mask = 16'h0080;
defparam \inst|Rin[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux18~1 (
// Equation(s):
// \inst|Mux18~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux18~0_combout  & ((\inst|reg_R7|Q [1]))) # (!\inst|Mux18~0_combout  & (\inst|reg_R5|Q [1])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux18~0_combout ))))

	.dataa(\inst|reg_R5|Q [1]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux18~0_combout ),
	.datad(\inst|reg_R7|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~1 .lut_mask = 16'hF838;
defparam \inst|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[2]~7 (
// Equation(s):
// \inst|Rin[2]~7_combout  = (\inst|reg_IR|Q [4] & (!\inst|reg_IR|Q [5] & (!\inst|reg_IR|Q [3] & !\inst|Rin[3]~0_combout )))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_IR|Q [5]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|Rin[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Rin[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[2]~7 .lut_mask = 16'h0002;
defparam \inst|Rin[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[1]~2 (
// Equation(s):
// \inst|Rin[1]~2_combout  = (\inst|reg_IR|Q [3] & (!\inst|reg_IR|Q [5] & (!\inst|reg_IR|Q [4] & !\inst|Rin[3]~0_combout )))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [5]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|Rin[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Rin[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[1]~2 .lut_mask = 16'h0002;
defparam \inst|Rin[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R1|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[0]~1 (
// Equation(s):
// \inst|Rin[0]~1_combout  = (!\inst|reg_IR|Q [5] & (!\inst|reg_IR|Q [4] & (!\inst|reg_IR|Q [3] & !\inst|Rin[3]~0_combout )))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|Rin[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Rin[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[0]~1 .lut_mask = 16'h0001;
defparam \inst|Rin[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R0|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux18~2 (
// Equation(s):
// \inst|Mux18~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [1])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [1])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [1]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[3]~8 (
// Equation(s):
// \inst|Rin[3]~8_combout  = (\inst|reg_IR|Q [4] & (\inst|reg_IR|Q [3] & (!\inst|reg_IR|Q [5] & !\inst|Rin[3]~0_combout )))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|reg_IR|Q [5]),
	.datad(\inst|Rin[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Rin[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[3]~8 .lut_mask = 16'h0008;
defparam \inst|Rin[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux18~3 (
// Equation(s):
// \inst|Mux18~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux18~2_combout  & ((\inst|reg_R3|Q [1]))) # (!\inst|Mux18~2_combout  & (\inst|reg_R2|Q [1])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux18~2_combout ))))

	.dataa(\inst|reg_R2|Q [1]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux18~2_combout ),
	.datad(\inst|reg_R3|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~3 .lut_mask = 16'hF838;
defparam \inst|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R5|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux8~0 (
// Equation(s):
// \inst|Mux8~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [2])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [2])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [2]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux8~1 (
// Equation(s):
// \inst|Mux8~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux8~0_combout  & ((\inst|reg_R7|Q [2]))) # (!\inst|Mux8~0_combout  & (\inst|reg_R5|Q [2])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux8~0_combout ))))

	.dataa(\inst|reg_R5|Q [2]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux8~0_combout ),
	.datad(\inst|reg_R7|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~1 .lut_mask = 16'hF838;
defparam \inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux8~2 (
// Equation(s):
// \inst|Mux8~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [2])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [2])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [2]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux8~3 (
// Equation(s):
// \inst|Mux8~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux8~2_combout  & ((\inst|reg_R3|Q [2]))) # (!\inst|Mux8~2_combout  & (\inst|reg_R2|Q [2])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux8~2_combout ))))

	.dataa(\inst|reg_R2|Q [2]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux8~2_combout ),
	.datad(\inst|reg_R3|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~3 .lut_mask = 16'hF838;
defparam \inst|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux8~4 (
// Equation(s):
// \inst|Mux8~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux8~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux8~3_combout )))

	.dataa(\inst|Mux8~1_combout ),
	.datab(\inst|Mux8~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux8~4 .lut_mask = 16'hAACC;
defparam \inst|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux1~0 (
// Equation(s):
// \inst|Mux1~0_combout  = (!\inst|Ystep_Q [0] & ((\inst|Ystep_Q [1]) # (\Run~input_o )))

	.dataa(\inst|Ystep_Q [1]),
	.datab(\Run~input_o ),
	.datac(gnd),
	.datad(\inst|Ystep_Q [0]),
	.cin(gnd),
	.combout(\inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~0 .lut_mask = 16'h00EE;
defparam \inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|Ystep_Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Ystep_Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Ystep_Q[0] .is_wysiwyg = "true";
defparam \inst|Ystep_Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Decoder22~0 (
// Equation(s):
// \inst|Decoder22~0_combout  = (!\inst|Ystep_Q [1] & !\inst|Ystep_Q [0])

	.dataa(\inst|Ystep_Q [1]),
	.datab(\inst|Ystep_Q [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Decoder22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Decoder22~0 .lut_mask = 16'h1111;
defparam \inst|Decoder22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[2] (
// Equation(s):
// \inst|Rx [2] = (\inst|Decoder22~0_combout  & (\inst|Mux8~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Rx [2])))

	.dataa(gnd),
	.datab(\inst|Mux8~4_combout ),
	.datac(\inst|Rx [2]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Rx [2]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[2] .lut_mask = 16'hCCF0;
defparam \inst|Rx[2] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R5|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux4~0 (
// Equation(s):
// \inst|Mux4~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [6])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [6])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [6]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux4~1 (
// Equation(s):
// \inst|Mux4~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux4~0_combout  & ((\inst|reg_R7|Q [6]))) # (!\inst|Mux4~0_combout  & (\inst|reg_R5|Q [6])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux4~0_combout ))))

	.dataa(\inst|reg_R5|Q [6]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux4~0_combout ),
	.datad(\inst|reg_R7|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~1 .lut_mask = 16'hF838;
defparam \inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux4~2 (
// Equation(s):
// \inst|Mux4~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [6])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [6])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [6]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux4~3 (
// Equation(s):
// \inst|Mux4~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux4~2_combout  & ((\inst|reg_R3|Q [6]))) # (!\inst|Mux4~2_combout  & (\inst|reg_R2|Q [6])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux4~2_combout ))))

	.dataa(\inst|reg_R2|Q [6]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux4~2_combout ),
	.datad(\inst|reg_R3|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~3 .lut_mask = 16'hF838;
defparam \inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux4~4 (
// Equation(s):
// \inst|Mux4~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux4~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux4~3_combout )))

	.dataa(\inst|Mux4~1_combout ),
	.datab(\inst|Mux4~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~4 .lut_mask = 16'hAACC;
defparam \inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[6] (
// Equation(s):
// \inst|Rx [6] = (\inst|Decoder22~0_combout  & (\inst|Mux4~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Rx [6])))

	.dataa(gnd),
	.datab(\inst|Mux4~4_combout ),
	.datac(\inst|Rx [6]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Rx [6]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[6] .lut_mask = 16'hCCF0;
defparam \inst|Rx[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux13~0 (
// Equation(s):
// \inst|Mux13~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [6])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [6])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [6]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux13~1 (
// Equation(s):
// \inst|Mux13~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux13~0_combout  & ((\inst|reg_R7|Q [6]))) # (!\inst|Mux13~0_combout  & (\inst|reg_R5|Q [6])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux13~0_combout ))))

	.dataa(\inst|reg_R5|Q [6]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux13~0_combout ),
	.datad(\inst|reg_R7|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~1 .lut_mask = 16'hF838;
defparam \inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux13~2 (
// Equation(s):
// \inst|Mux13~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [6])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [6])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [6]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux13~3 (
// Equation(s):
// \inst|Mux13~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux13~2_combout  & ((\inst|reg_R3|Q [6]))) # (!\inst|Mux13~2_combout  & (\inst|reg_R2|Q [6])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux13~2_combout ))))

	.dataa(\inst|reg_R2|Q [6]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux13~2_combout ),
	.datad(\inst|reg_R3|Q [6]),
	.cin(gnd),
	.combout(\inst|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~3 .lut_mask = 16'hF838;
defparam \inst|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux13~4 (
// Equation(s):
// \inst|Mux13~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux13~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux13~3_combout )))

	.dataa(\inst|Mux13~1_combout ),
	.datab(\inst|Mux13~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux13~4 .lut_mask = 16'hAACC;
defparam \inst|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[6] (
// Equation(s):
// \inst|Ry [6] = (\inst|Decoder22~0_combout  & (\inst|Mux13~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Ry [6])))

	.dataa(gnd),
	.datab(\inst|Mux13~4_combout ),
	.datac(\inst|Ry [6]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Ry [6]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[6] .lut_mask = 16'hCCF0;
defparam \inst|Ry[6] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux37~1 (
// Equation(s):
// \inst|Mux37~1_combout  = ((!\inst|Ystep_Q [1] & !\inst|reg_IR|Q [7])) # (!\inst|Ystep_Q [0])

	.dataa(gnd),
	.datab(\inst|Ystep_Q [1]),
	.datac(\inst|reg_IR|Q [7]),
	.datad(\inst|Ystep_Q [0]),
	.cin(gnd),
	.combout(\inst|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux37~1 .lut_mask = 16'h03FF;
defparam \inst|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [6]),
	.cin(gnd),
	.combout(\inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h0FF0;
defparam \inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux0~1 (
// Equation(s):
// \inst|Mux0~1_combout  = (\inst|reg_IR|Q [7] & (\inst|Ystep_Q [0] & (!\inst|Ystep_Q [1] & !\inst|reg_IR|Q [8])))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|Ystep_Q [0]),
	.datac(\inst|Ystep_Q [1]),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~1 .lut_mask = 16'h0008;
defparam \inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~3 (
// Equation(s):
// \inst|Add0~3_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [5]),
	.cin(gnd),
	.combout(\inst|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~3 .lut_mask = 16'h0FF0;
defparam \inst|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux15~0 (
// Equation(s):
// \inst|Mux15~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [4])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [4])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [4]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux15~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux15~1 (
// Equation(s):
// \inst|Mux15~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux15~0_combout  & ((\inst|reg_R7|Q [4]))) # (!\inst|Mux15~0_combout  & (\inst|reg_R5|Q [4])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux15~0_combout ))))

	.dataa(\inst|reg_R5|Q [4]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux15~0_combout ),
	.datad(\inst|reg_R7|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux15~1 .lut_mask = 16'hF838;
defparam \inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux15~2 (
// Equation(s):
// \inst|Mux15~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [4])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [4])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [4]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux15~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux15~3 (
// Equation(s):
// \inst|Mux15~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux15~2_combout  & ((\inst|reg_R3|Q [4]))) # (!\inst|Mux15~2_combout  & (\inst|reg_R2|Q [4])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux15~2_combout ))))

	.dataa(\inst|reg_R2|Q [4]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux15~2_combout ),
	.datad(\inst|reg_R3|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux15~3 .lut_mask = 16'hF838;
defparam \inst|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux15~4 (
// Equation(s):
// \inst|Mux15~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux15~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux15~3_combout )))

	.dataa(\inst|Mux15~1_combout ),
	.datab(\inst|Mux15~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux15~4 .lut_mask = 16'hAACC;
defparam \inst|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[4] (
// Equation(s):
// \inst|Ry [4] = (\inst|Decoder22~0_combout  & (\inst|Mux15~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Ry [4])))

	.dataa(gnd),
	.datab(\inst|Mux15~4_combout ),
	.datac(\inst|Ry [4]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Ry [4]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[4] .lut_mask = 16'hCCF0;
defparam \inst|Ry[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [4]),
	.cin(gnd),
	.combout(\inst|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'h0FF0;
defparam \inst|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [3]),
	.cin(gnd),
	.combout(\inst|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~5 .lut_mask = 16'h0FF0;
defparam \inst|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~0 (
// Equation(s):
// \inst|Mux17~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [2])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [2])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [2]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~1 (
// Equation(s):
// \inst|Mux17~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux17~0_combout  & ((\inst|reg_R7|Q [2]))) # (!\inst|Mux17~0_combout  & (\inst|reg_R5|Q [2])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux17~0_combout ))))

	.dataa(\inst|reg_R5|Q [2]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst|reg_R7|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~1 .lut_mask = 16'hF838;
defparam \inst|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~2 (
// Equation(s):
// \inst|Mux17~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [2])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [2])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [2]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~3 (
// Equation(s):
// \inst|Mux17~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux17~2_combout  & ((\inst|reg_R3|Q [2]))) # (!\inst|Mux17~2_combout  & (\inst|reg_R2|Q [2])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux17~2_combout ))))

	.dataa(\inst|reg_R2|Q [2]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux17~2_combout ),
	.datad(\inst|reg_R3|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~3 .lut_mask = 16'hF838;
defparam \inst|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux17~4 (
// Equation(s):
// \inst|Mux17~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux17~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux17~3_combout )))

	.dataa(\inst|Mux17~1_combout ),
	.datab(\inst|Mux17~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~4 .lut_mask = 16'hAACC;
defparam \inst|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[2] (
// Equation(s):
// \inst|Ry [2] = (\inst|Decoder22~0_combout  & (\inst|Mux17~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Ry [2])))

	.dataa(gnd),
	.datab(\inst|Mux17~4_combout ),
	.datac(\inst|Ry [2]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Ry [2]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[2] .lut_mask = 16'hCCF0;
defparam \inst|Ry[2] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [2]),
	.cin(gnd),
	.combout(\inst|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h0FF0;
defparam \inst|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~7 (
// Equation(s):
// \inst|Add0~7_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [1]),
	.cin(gnd),
	.combout(\inst|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~7 .lut_mask = 16'h0FF0;
defparam \inst|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~0 (
// Equation(s):
// \inst|Mux19~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [0])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [0])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [0]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~1 (
// Equation(s):
// \inst|Mux19~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux19~0_combout  & ((\inst|reg_R7|Q [0]))) # (!\inst|Mux19~0_combout  & (\inst|reg_R5|Q [0])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux19~0_combout ))))

	.dataa(\inst|reg_R5|Q [0]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux19~0_combout ),
	.datad(\inst|reg_R7|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~1 .lut_mask = 16'hF838;
defparam \inst|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~2 (
// Equation(s):
// \inst|Mux19~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [0])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [0])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [0]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~3 (
// Equation(s):
// \inst|Mux19~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux19~2_combout  & ((\inst|reg_R3|Q [0]))) # (!\inst|Mux19~2_combout  & (\inst|reg_R2|Q [0])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux19~2_combout ))))

	.dataa(\inst|reg_R2|Q [0]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux19~2_combout ),
	.datad(\inst|reg_R3|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~3 .lut_mask = 16'hF838;
defparam \inst|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux19~4 (
// Equation(s):
// \inst|Mux19~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux19~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux19~3_combout )))

	.dataa(\inst|Mux19~1_combout ),
	.datab(\inst|Mux19~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~4 .lut_mask = 16'hAACC;
defparam \inst|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[0] (
// Equation(s):
// \inst|Ry [0] = (\inst|Decoder22~0_combout  & (\inst|Mux19~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Ry [0])))

	.dataa(gnd),
	.datab(\inst|Mux19~4_combout ),
	.datac(\inst|Ry [0]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Ry [0]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[0] .lut_mask = 16'hCCF0;
defparam \inst|Ry[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [0]),
	.cin(gnd),
	.combout(\inst|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'h0FF0;
defparam \inst|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_cout  = CARRY(\inst|reg_IR|Q [6])

	.dataa(\inst|reg_IR|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add0~10_cout ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h00AA;
defparam \inst|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~11 (
// Equation(s):
// \inst|Add0~11_combout  = (\inst|Add0~8_combout  & ((\inst|reg_RA|Q [0] & (\inst|Add0~10_cout  & VCC)) # (!\inst|reg_RA|Q [0] & (!\inst|Add0~10_cout )))) # (!\inst|Add0~8_combout  & ((\inst|reg_RA|Q [0] & (!\inst|Add0~10_cout )) # (!\inst|reg_RA|Q [0] & 
// ((\inst|Add0~10_cout ) # (GND)))))
// \inst|Add0~12  = CARRY((\inst|Add0~8_combout  & (!\inst|reg_RA|Q [0] & !\inst|Add0~10_cout )) # (!\inst|Add0~8_combout  & ((!\inst|Add0~10_cout ) # (!\inst|reg_RA|Q [0]))))

	.dataa(\inst|Add0~8_combout ),
	.datab(\inst|reg_RA|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~10_cout ),
	.combout(\inst|Add0~11_combout ),
	.cout(\inst|Add0~12 ));
// synopsys translate_off
defparam \inst|Add0~11 .lut_mask = 16'h9617;
defparam \inst|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~13 (
// Equation(s):
// \inst|Add0~13_combout  = ((\inst|Add0~7_combout  $ (\inst|reg_RA|Q [1] $ (!\inst|Add0~12 )))) # (GND)
// \inst|Add0~14  = CARRY((\inst|Add0~7_combout  & ((\inst|reg_RA|Q [1]) # (!\inst|Add0~12 ))) # (!\inst|Add0~7_combout  & (\inst|reg_RA|Q [1] & !\inst|Add0~12 )))

	.dataa(\inst|Add0~7_combout ),
	.datab(\inst|reg_RA|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~12 ),
	.combout(\inst|Add0~13_combout ),
	.cout(\inst|Add0~14 ));
// synopsys translate_off
defparam \inst|Add0~13 .lut_mask = 16'h698E;
defparam \inst|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~15 (
// Equation(s):
// \inst|Add0~15_combout  = (\inst|Add0~6_combout  & ((\inst|reg_RA|Q [2] & (\inst|Add0~14  & VCC)) # (!\inst|reg_RA|Q [2] & (!\inst|Add0~14 )))) # (!\inst|Add0~6_combout  & ((\inst|reg_RA|Q [2] & (!\inst|Add0~14 )) # (!\inst|reg_RA|Q [2] & ((\inst|Add0~14 ) 
// # (GND)))))
// \inst|Add0~16  = CARRY((\inst|Add0~6_combout  & (!\inst|reg_RA|Q [2] & !\inst|Add0~14 )) # (!\inst|Add0~6_combout  & ((!\inst|Add0~14 ) # (!\inst|reg_RA|Q [2]))))

	.dataa(\inst|Add0~6_combout ),
	.datab(\inst|reg_RA|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~14 ),
	.combout(\inst|Add0~15_combout ),
	.cout(\inst|Add0~16 ));
// synopsys translate_off
defparam \inst|Add0~15 .lut_mask = 16'h9617;
defparam \inst|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~17 (
// Equation(s):
// \inst|Add0~17_combout  = ((\inst|Add0~5_combout  $ (\inst|reg_RA|Q [3] $ (!\inst|Add0~16 )))) # (GND)
// \inst|Add0~18  = CARRY((\inst|Add0~5_combout  & ((\inst|reg_RA|Q [3]) # (!\inst|Add0~16 ))) # (!\inst|Add0~5_combout  & (\inst|reg_RA|Q [3] & !\inst|Add0~16 )))

	.dataa(\inst|Add0~5_combout ),
	.datab(\inst|reg_RA|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~16 ),
	.combout(\inst|Add0~17_combout ),
	.cout(\inst|Add0~18 ));
// synopsys translate_off
defparam \inst|Add0~17 .lut_mask = 16'h698E;
defparam \inst|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~19 (
// Equation(s):
// \inst|Add0~19_combout  = (\inst|Add0~4_combout  & ((\inst|reg_RA|Q [4] & (\inst|Add0~18  & VCC)) # (!\inst|reg_RA|Q [4] & (!\inst|Add0~18 )))) # (!\inst|Add0~4_combout  & ((\inst|reg_RA|Q [4] & (!\inst|Add0~18 )) # (!\inst|reg_RA|Q [4] & ((\inst|Add0~18 ) 
// # (GND)))))
// \inst|Add0~20  = CARRY((\inst|Add0~4_combout  & (!\inst|reg_RA|Q [4] & !\inst|Add0~18 )) # (!\inst|Add0~4_combout  & ((!\inst|Add0~18 ) # (!\inst|reg_RA|Q [4]))))

	.dataa(\inst|Add0~4_combout ),
	.datab(\inst|reg_RA|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~18 ),
	.combout(\inst|Add0~19_combout ),
	.cout(\inst|Add0~20 ));
// synopsys translate_off
defparam \inst|Add0~19 .lut_mask = 16'h9617;
defparam \inst|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~21 (
// Equation(s):
// \inst|Add0~21_combout  = ((\inst|Add0~3_combout  $ (\inst|reg_RA|Q [5] $ (!\inst|Add0~20 )))) # (GND)
// \inst|Add0~22  = CARRY((\inst|Add0~3_combout  & ((\inst|reg_RA|Q [5]) # (!\inst|Add0~20 ))) # (!\inst|Add0~3_combout  & (\inst|reg_RA|Q [5] & !\inst|Add0~20 )))

	.dataa(\inst|Add0~3_combout ),
	.datab(\inst|reg_RA|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~20 ),
	.combout(\inst|Add0~21_combout ),
	.cout(\inst|Add0~22 ));
// synopsys translate_off
defparam \inst|Add0~21 .lut_mask = 16'h698E;
defparam \inst|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~23 (
// Equation(s):
// \inst|Add0~23_combout  = (\inst|Add0~2_combout  & ((\inst|reg_RA|Q [6] & (\inst|Add0~22  & VCC)) # (!\inst|reg_RA|Q [6] & (!\inst|Add0~22 )))) # (!\inst|Add0~2_combout  & ((\inst|reg_RA|Q [6] & (!\inst|Add0~22 )) # (!\inst|reg_RA|Q [6] & ((\inst|Add0~22 ) 
// # (GND)))))
// \inst|Add0~24  = CARRY((\inst|Add0~2_combout  & (!\inst|reg_RA|Q [6] & !\inst|Add0~22 )) # (!\inst|Add0~2_combout  & ((!\inst|Add0~22 ) # (!\inst|reg_RA|Q [6]))))

	.dataa(\inst|Add0~2_combout ),
	.datab(\inst|reg_RA|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~22 ),
	.combout(\inst|Add0~23_combout ),
	.cout(\inst|Add0~24 ));
// synopsys translate_off
defparam \inst|Add0~23 .lut_mask = 16'h9617;
defparam \inst|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux31~0 (
// Equation(s):
// \inst|Mux31~0_combout  = (\inst|Mux37~0_combout  & (((\inst|Mux37~1_combout )))) # (!\inst|Mux37~0_combout  & ((\inst|Mux37~1_combout  & (\inst|Ry [6])) # (!\inst|Mux37~1_combout  & ((\inst|Add0~23_combout )))))

	.dataa(\inst|Mux37~0_combout ),
	.datab(\inst|Ry [6]),
	.datac(\inst|Mux37~1_combout ),
	.datad(\inst|Add0~23_combout ),
	.cin(gnd),
	.combout(\inst|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux31~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \Mem_Clock~input (
	.i(Mem_Clock),
	.ibar(gnd),
	.o(\Mem_Clock~input_o ));
// synopsys translate_off
defparam \Mem_Clock~input .bus_hold = "false";
defparam \Mem_Clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|address[0]~5 (
// Equation(s):
// \inst5|address[0]~5_combout  = \inst5|address [0] $ (VCC)
// \inst5|address[0]~6  = CARRY(\inst5|address [0])

	.dataa(\inst5|address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|address[0]~5_combout ),
	.cout(\inst5|address[0]~6 ));
// synopsys translate_off
defparam \inst5|address[0]~5 .lut_mask = 16'h55AA;
defparam \inst5|address[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|address[0] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst5|address[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|address[0] .is_wysiwyg = "true";
defparam \inst5|address[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|address[1]~7 (
// Equation(s):
// \inst5|address[1]~7_combout  = (\inst5|address [1] & (!\inst5|address[0]~6 )) # (!\inst5|address [1] & ((\inst5|address[0]~6 ) # (GND)))
// \inst5|address[1]~8  = CARRY((!\inst5|address[0]~6 ) # (!\inst5|address [1]))

	.dataa(\inst5|address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|address[0]~6 ),
	.combout(\inst5|address[1]~7_combout ),
	.cout(\inst5|address[1]~8 ));
// synopsys translate_off
defparam \inst5|address[1]~7 .lut_mask = 16'h5A5F;
defparam \inst5|address[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst5|address[1] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst5|address[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|address[1] .is_wysiwyg = "true";
defparam \inst5|address[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|address[2]~9 (
// Equation(s):
// \inst5|address[2]~9_combout  = (\inst5|address [2] & (\inst5|address[1]~8  $ (GND))) # (!\inst5|address [2] & (!\inst5|address[1]~8  & VCC))
// \inst5|address[2]~10  = CARRY((\inst5|address [2] & !\inst5|address[1]~8 ))

	.dataa(\inst5|address [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|address[1]~8 ),
	.combout(\inst5|address[2]~9_combout ),
	.cout(\inst5|address[2]~10 ));
// synopsys translate_off
defparam \inst5|address[2]~9 .lut_mask = 16'hA50A;
defparam \inst5|address[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst5|address[2] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst5|address[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|address[2] .is_wysiwyg = "true";
defparam \inst5|address[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|address[3]~11 (
// Equation(s):
// \inst5|address[3]~11_combout  = (\inst5|address [3] & (!\inst5|address[2]~10 )) # (!\inst5|address [3] & ((\inst5|address[2]~10 ) # (GND)))
// \inst5|address[3]~12  = CARRY((!\inst5|address[2]~10 ) # (!\inst5|address [3]))

	.dataa(\inst5|address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|address[2]~10 ),
	.combout(\inst5|address[3]~11_combout ),
	.cout(\inst5|address[3]~12 ));
// synopsys translate_off
defparam \inst5|address[3]~11 .lut_mask = 16'h5A5F;
defparam \inst5|address[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst5|address[3] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst5|address[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|address[3] .is_wysiwyg = "true";
defparam \inst5|address[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst5|address[4]~13 (
// Equation(s):
// \inst5|address[4]~13_combout  = \inst5|address [4] $ (!\inst5|address[3]~12 )

	.dataa(\inst5|address [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|address[3]~12 ),
	.combout(\inst5|address[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|address[4]~13 .lut_mask = 16'hA5A5;
defparam \inst5|address[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst5|address[4] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst5|address[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|address[4] .is_wysiwyg = "true";
defparam \inst5|address[4] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst5|address [4],\inst5|address [3],\inst5|address [2],\inst5|address [1],\inst5|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "inst_mem.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "inst_mem:inst1|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 32'h00000011;
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux31~1 (
// Equation(s):
// \inst|Mux31~1_combout  = (\inst|Mux37~0_combout  & ((\inst|Mux31~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [6]))) # (!\inst|Mux31~0_combout  & (\inst|Rx [6])))) # (!\inst|Mux37~0_combout  & (((\inst|Mux31~0_combout ))))

	.dataa(\inst|Rx [6]),
	.datab(\inst|Mux37~0_combout ),
	.datac(\inst|Mux31~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux31~1 .lut_mask = 16'hF838;
defparam \inst|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux58~0 (
// Equation(s):
// \inst|Mux58~0_combout  = (\inst|Ystep_Q [1] & (\inst|reg_IR|Q [7] & ((!\inst|reg_IR|Q [8])))) # (!\inst|Ystep_Q [1] & (((!\inst|reg_IR|Q [8]) # (!\inst|Ystep_Q [0]))))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|Ystep_Q [0]),
	.datac(\inst|Ystep_Q [1]),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux58~0 .lut_mask = 16'h03AF;
defparam \inst|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[6] (
// Equation(s):
// \inst|BusWire [6] = (\inst|Mux58~0_combout  & (\inst|Mux31~1_combout )) # (!\inst|Mux58~0_combout  & ((\inst|BusWire [6])))

	.dataa(gnd),
	.datab(\inst|Mux31~1_combout ),
	.datac(\inst|BusWire [6]),
	.datad(\inst|Mux58~0_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [6]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[6] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[6] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux37~0 (
// Equation(s):
// \inst|Mux37~0_combout  = (!\inst|Ystep_Q [1] & ((\inst|reg_IR|Q [7]) # ((\inst|reg_IR|Q [6]) # (!\inst|Ystep_Q [0]))))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|reg_IR|Q [6]),
	.datac(\inst|Ystep_Q [0]),
	.datad(\inst|Ystep_Q [1]),
	.cin(gnd),
	.combout(\inst|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux37~0 .lut_mask = 16'h00EF;
defparam \inst|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux35~0 (
// Equation(s):
// \inst|Mux35~0_combout  = (\inst|Mux37~0_combout  & (((\inst|Mux37~1_combout )))) # (!\inst|Mux37~0_combout  & ((\inst|Mux37~1_combout  & (\inst|Ry [2])) # (!\inst|Mux37~1_combout  & ((\inst|Add0~15_combout )))))

	.dataa(\inst|Mux37~0_combout ),
	.datab(\inst|Ry [2]),
	.datac(\inst|Mux37~1_combout ),
	.datad(\inst|Add0~15_combout ),
	.cin(gnd),
	.combout(\inst|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux35~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst5|address [4],\inst5|address [3],\inst5|address [2],\inst5|address [1],\inst5|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "inst_mem.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "inst_mem:inst1|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 32'h00000002;
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux35~1 (
// Equation(s):
// \inst|Mux35~1_combout  = (\inst|Mux37~0_combout  & ((\inst|Mux35~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [2]))) # (!\inst|Mux35~0_combout  & (\inst|Rx [2])))) # (!\inst|Mux37~0_combout  & (((\inst|Mux35~0_combout ))))

	.dataa(\inst|Rx [2]),
	.datab(\inst|Mux37~0_combout ),
	.datac(\inst|Mux35~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux35~1 .lut_mask = 16'hF838;
defparam \inst|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[2] (
// Equation(s):
// \inst|BusWire [2] = (\inst|Mux58~0_combout  & (\inst|Mux35~1_combout )) # (!\inst|Mux58~0_combout  & ((\inst|BusWire [2])))

	.dataa(gnd),
	.datab(\inst|Mux35~1_combout ),
	.datac(\inst|BusWire [2]),
	.datad(\inst|Mux58~0_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [2]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[2] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[2] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux18~4 (
// Equation(s):
// \inst|Mux18~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux18~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux18~3_combout )))

	.dataa(\inst|Mux18~1_combout ),
	.datab(\inst|Mux18~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~4 .lut_mask = 16'hAACC;
defparam \inst|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[1] (
// Equation(s):
// \inst|Ry [1] = (\inst|Decoder22~0_combout  & (\inst|Mux18~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Ry [1])))

	.dataa(gnd),
	.datab(\inst|Mux18~4_combout ),
	.datac(\inst|Ry [1]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Ry [1]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[1] .lut_mask = 16'hCCF0;
defparam \inst|Ry[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux9~0 (
// Equation(s):
// \inst|Mux9~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [1])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [1])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [1]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux9~1 (
// Equation(s):
// \inst|Mux9~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux9~0_combout  & ((\inst|reg_R7|Q [1]))) # (!\inst|Mux9~0_combout  & (\inst|reg_R5|Q [1])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux9~0_combout ))))

	.dataa(\inst|reg_R5|Q [1]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux9~0_combout ),
	.datad(\inst|reg_R7|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~1 .lut_mask = 16'hF838;
defparam \inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux9~2 (
// Equation(s):
// \inst|Mux9~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [1])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [1])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [1]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux9~3 (
// Equation(s):
// \inst|Mux9~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux9~2_combout  & ((\inst|reg_R3|Q [1]))) # (!\inst|Mux9~2_combout  & (\inst|reg_R2|Q [1])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux9~2_combout ))))

	.dataa(\inst|reg_R2|Q [1]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux9~2_combout ),
	.datad(\inst|reg_R3|Q [1]),
	.cin(gnd),
	.combout(\inst|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~3 .lut_mask = 16'hF838;
defparam \inst|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux9~4 (
// Equation(s):
// \inst|Mux9~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux9~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux9~3_combout )))

	.dataa(\inst|Mux9~1_combout ),
	.datab(\inst|Mux9~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux9~4 .lut_mask = 16'hAACC;
defparam \inst|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[1] (
// Equation(s):
// \inst|Rx [1] = (\inst|Decoder22~0_combout  & (\inst|Mux9~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Rx [1])))

	.dataa(gnd),
	.datab(\inst|Mux9~4_combout ),
	.datac(\inst|Rx [1]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Rx [1]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[1] .lut_mask = 16'hCCF0;
defparam \inst|Rx[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux36~0 (
// Equation(s):
// \inst|Mux36~0_combout  = (\inst|Mux37~1_combout  & (((\inst|Mux37~0_combout )))) # (!\inst|Mux37~1_combout  & ((\inst|Mux37~0_combout  & (\inst|Rx [1])) # (!\inst|Mux37~0_combout  & ((\inst|Add0~13_combout )))))

	.dataa(\inst|Mux37~1_combout ),
	.datab(\inst|Rx [1]),
	.datac(\inst|Mux37~0_combout ),
	.datad(\inst|Add0~13_combout ),
	.cin(gnd),
	.combout(\inst|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux36~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst5|address [4],\inst5|address [3],\inst5|address [2],\inst5|address [1],\inst5|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "inst_mem.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "inst_mem:inst1|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux36~1 (
// Equation(s):
// \inst|Mux36~1_combout  = (\inst|Mux37~1_combout  & ((\inst|Mux36~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [1]))) # (!\inst|Mux36~0_combout  & (\inst|Ry [1])))) # (!\inst|Mux37~1_combout  & (((\inst|Mux36~0_combout ))))

	.dataa(\inst|Ry [1]),
	.datab(\inst|Mux37~1_combout ),
	.datac(\inst|Mux36~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux36~1 .lut_mask = 16'hF838;
defparam \inst|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[1] (
// Equation(s):
// \inst|BusWire [1] = (\inst|Mux58~0_combout  & (\inst|Mux36~1_combout )) # (!\inst|Mux58~0_combout  & ((\inst|BusWire [1])))

	.dataa(gnd),
	.datab(\inst|Mux36~1_combout ),
	.datac(\inst|BusWire [1]),
	.datad(\inst|Mux58~0_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [1]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[1] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[1] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux12~0 (
// Equation(s):
// \inst|Mux12~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [7])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [7])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [7]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux12~1 (
// Equation(s):
// \inst|Mux12~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux12~0_combout  & ((\inst|reg_R7|Q [7]))) # (!\inst|Mux12~0_combout  & (\inst|reg_R5|Q [7])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux12~0_combout ))))

	.dataa(\inst|reg_R5|Q [7]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux12~0_combout ),
	.datad(\inst|reg_R7|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~1 .lut_mask = 16'hF838;
defparam \inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux12~2 (
// Equation(s):
// \inst|Mux12~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [7])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [7])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [7]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux12~3 (
// Equation(s):
// \inst|Mux12~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux12~2_combout  & ((\inst|reg_R3|Q [7]))) # (!\inst|Mux12~2_combout  & (\inst|reg_R2|Q [7])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux12~2_combout ))))

	.dataa(\inst|reg_R2|Q [7]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux12~2_combout ),
	.datad(\inst|reg_R3|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~3 .lut_mask = 16'hF838;
defparam \inst|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux12~4 (
// Equation(s):
// \inst|Mux12~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux12~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux12~3_combout )))

	.dataa(\inst|Mux12~1_combout ),
	.datab(\inst|Mux12~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux12~4 .lut_mask = 16'hAACC;
defparam \inst|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[7] (
// Equation(s):
// \inst|Ry [7] = (\inst|Decoder22~0_combout  & (\inst|Mux12~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Ry [7])))

	.dataa(gnd),
	.datab(\inst|Mux12~4_combout ),
	.datac(\inst|Ry [7]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Ry [7]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[7] .lut_mask = 16'hCCF0;
defparam \inst|Ry[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux3~0 (
// Equation(s):
// \inst|Mux3~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [7])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [7])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [7]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux3~1 (
// Equation(s):
// \inst|Mux3~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux3~0_combout  & ((\inst|reg_R7|Q [7]))) # (!\inst|Mux3~0_combout  & (\inst|reg_R5|Q [7])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux3~0_combout ))))

	.dataa(\inst|reg_R5|Q [7]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux3~0_combout ),
	.datad(\inst|reg_R7|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~1 .lut_mask = 16'hF838;
defparam \inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux3~2 (
// Equation(s):
// \inst|Mux3~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [7])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [7])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [7]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux3~3 (
// Equation(s):
// \inst|Mux3~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux3~2_combout  & ((\inst|reg_R3|Q [7]))) # (!\inst|Mux3~2_combout  & (\inst|reg_R2|Q [7])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux3~2_combout ))))

	.dataa(\inst|reg_R2|Q [7]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux3~2_combout ),
	.datad(\inst|reg_R3|Q [7]),
	.cin(gnd),
	.combout(\inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~3 .lut_mask = 16'hF838;
defparam \inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux3~4 (
// Equation(s):
// \inst|Mux3~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux3~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux3~3_combout )))

	.dataa(\inst|Mux3~1_combout ),
	.datab(\inst|Mux3~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~4 .lut_mask = 16'hAACC;
defparam \inst|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[7] (
// Equation(s):
// \inst|Rx [7] = (\inst|Decoder22~0_combout  & (\inst|Mux3~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Rx [7])))

	.dataa(gnd),
	.datab(\inst|Mux3~4_combout ),
	.datac(\inst|Rx [7]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Rx [7]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[7] .lut_mask = 16'hCCF0;
defparam \inst|Rx[7] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [7]),
	.cin(gnd),
	.combout(\inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = 16'h0FF0;
defparam \inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~25 (
// Equation(s):
// \inst|Add0~25_combout  = ((\inst|Add0~1_combout  $ (\inst|reg_RA|Q [7] $ (!\inst|Add0~24 )))) # (GND)
// \inst|Add0~26  = CARRY((\inst|Add0~1_combout  & ((\inst|reg_RA|Q [7]) # (!\inst|Add0~24 ))) # (!\inst|Add0~1_combout  & (\inst|reg_RA|Q [7] & !\inst|Add0~24 )))

	.dataa(\inst|Add0~1_combout ),
	.datab(\inst|reg_RA|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~24 ),
	.combout(\inst|Add0~25_combout ),
	.cout(\inst|Add0~26 ));
// synopsys translate_off
defparam \inst|Add0~25 .lut_mask = 16'h698E;
defparam \inst|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux30~0 (
// Equation(s):
// \inst|Mux30~0_combout  = (\inst|Mux37~1_combout  & (((\inst|Mux37~0_combout )))) # (!\inst|Mux37~1_combout  & ((\inst|Mux37~0_combout  & (\inst|Rx [7])) # (!\inst|Mux37~0_combout  & ((\inst|Add0~25_combout )))))

	.dataa(\inst|Mux37~1_combout ),
	.datab(\inst|Rx [7]),
	.datac(\inst|Mux37~0_combout ),
	.datad(\inst|Add0~25_combout ),
	.cin(gnd),
	.combout(\inst|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux30~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst5|address [4],\inst5|address [3],\inst5|address [2],\inst5|address [1],\inst5|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "inst_mem.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "inst_mem:inst1|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 32'h00000018;
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux30~1 (
// Equation(s):
// \inst|Mux30~1_combout  = (\inst|Mux37~1_combout  & ((\inst|Mux30~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [7]))) # (!\inst|Mux30~0_combout  & (\inst|Ry [7])))) # (!\inst|Mux37~1_combout  & (((\inst|Mux30~0_combout ))))

	.dataa(\inst|Ry [7]),
	.datab(\inst|Mux37~1_combout ),
	.datac(\inst|Mux30~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux30~1 .lut_mask = 16'hF838;
defparam \inst|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[7] (
// Equation(s):
// \inst|BusWire [7] = (\inst|Mux58~0_combout  & (\inst|Mux30~1_combout )) # (!\inst|Mux58~0_combout  & ((\inst|BusWire [7])))

	.dataa(gnd),
	.datab(\inst|Mux30~1_combout ),
	.datac(\inst|BusWire [7]),
	.datad(\inst|Mux58~0_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [7]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[7] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[7] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux0~0 (
// Equation(s):
// \inst|Mux0~0_combout  = (\inst|Ystep_Q [1] & (((!\inst|Ystep_Q [0])))) # (!\inst|Ystep_Q [1] & (\inst|reg_IR|Q [7] & (!\inst|reg_IR|Q [8] & \inst|Ystep_Q [0])))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|Ystep_Q [1]),
	.datac(\inst|reg_IR|Q [8]),
	.datad(\inst|Ystep_Q [0]),
	.cin(gnd),
	.combout(\inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~0 .lut_mask = 16'h02CC;
defparam \inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|Ystep_Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Ystep_Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Ystep_Q[1] .is_wysiwyg = "true";
defparam \inst|Ystep_Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[3]~0 (
// Equation(s):
// \inst|Rin[3]~0_combout  = (\inst|Ystep_Q [1]) # ((\inst|reg_IR|Q [7]) # ((\inst|reg_IR|Q [8]) # (!\inst|Ystep_Q [0])))

	.dataa(\inst|Ystep_Q [1]),
	.datab(\inst|reg_IR|Q [7]),
	.datac(\inst|reg_IR|Q [8]),
	.datad(\inst|Ystep_Q [0]),
	.cin(gnd),
	.combout(\inst|Rin[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[3]~0 .lut_mask = 16'hFEFF;
defparam \inst|Rin[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[4]~5 (
// Equation(s):
// \inst|Rin[4]~5_combout  = (\inst|reg_IR|Q [5] & (!\inst|reg_IR|Q [4] & (!\inst|reg_IR|Q [3] & !\inst|Rin[3]~0_combout )))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|Rin[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Rin[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[4]~5 .lut_mask = 16'h0002;
defparam \inst|Rin[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R4|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux6~0 (
// Equation(s):
// \inst|Mux6~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [4])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [4])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [4]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux6~1 (
// Equation(s):
// \inst|Mux6~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux6~0_combout  & ((\inst|reg_R7|Q [4]))) # (!\inst|Mux6~0_combout  & (\inst|reg_R5|Q [4])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux6~0_combout ))))

	.dataa(\inst|reg_R5|Q [4]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux6~0_combout ),
	.datad(\inst|reg_R7|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~1 .lut_mask = 16'hF838;
defparam \inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux6~2 (
// Equation(s):
// \inst|Mux6~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [4])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [4])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [4]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux6~3 (
// Equation(s):
// \inst|Mux6~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux6~2_combout  & ((\inst|reg_R3|Q [4]))) # (!\inst|Mux6~2_combout  & (\inst|reg_R2|Q [4])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux6~2_combout ))))

	.dataa(\inst|reg_R2|Q [4]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux6~2_combout ),
	.datad(\inst|reg_R3|Q [4]),
	.cin(gnd),
	.combout(\inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~3 .lut_mask = 16'hF838;
defparam \inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux6~4 (
// Equation(s):
// \inst|Mux6~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux6~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux6~3_combout )))

	.dataa(\inst|Mux6~1_combout ),
	.datab(\inst|Mux6~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~4 .lut_mask = 16'hAACC;
defparam \inst|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[4] (
// Equation(s):
// \inst|Rx [4] = (\inst|Decoder22~0_combout  & (\inst|Mux6~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Rx [4])))

	.dataa(gnd),
	.datab(\inst|Mux6~4_combout ),
	.datac(\inst|Rx [4]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Rx [4]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[4] .lut_mask = 16'hCCF0;
defparam \inst|Rx[4] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux33~0 (
// Equation(s):
// \inst|Mux33~0_combout  = (\inst|Mux37~0_combout  & (((\inst|Mux37~1_combout )))) # (!\inst|Mux37~0_combout  & ((\inst|Mux37~1_combout  & (\inst|Ry [4])) # (!\inst|Mux37~1_combout  & ((\inst|Add0~19_combout )))))

	.dataa(\inst|Mux37~0_combout ),
	.datab(\inst|Ry [4]),
	.datac(\inst|Mux37~1_combout ),
	.datad(\inst|Add0~19_combout ),
	.cin(gnd),
	.combout(\inst|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux33~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst5|address [4],\inst5|address [3],\inst5|address [2],\inst5|address [1],\inst5|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "inst_mem.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "inst_mem:inst1|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux33~1 (
// Equation(s):
// \inst|Mux33~1_combout  = (\inst|Mux37~0_combout  & ((\inst|Mux33~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [4]))) # (!\inst|Mux33~0_combout  & (\inst|Rx [4])))) # (!\inst|Mux37~0_combout  & (((\inst|Mux33~0_combout ))))

	.dataa(\inst|Rx [4]),
	.datab(\inst|Mux37~0_combout ),
	.datac(\inst|Mux33~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux33~1 .lut_mask = 16'hF838;
defparam \inst|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[4] (
// Equation(s):
// \inst|BusWire [4] = (\inst|Mux58~0_combout  & (\inst|Mux33~1_combout )) # (!\inst|Mux58~0_combout  & ((\inst|BusWire [4])))

	.dataa(gnd),
	.datab(\inst|Mux33~1_combout ),
	.datac(\inst|BusWire [4]),
	.datad(\inst|Mux58~0_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [4]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[4] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[4] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[6]~4 (
// Equation(s):
// \inst|Rin[6]~4_combout  = (\inst|reg_IR|Q [5] & (\inst|reg_IR|Q [4] & (!\inst|reg_IR|Q [3] & !\inst|Rin[3]~0_combout )))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|Rin[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Rin[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[6]~4 .lut_mask = 16'h0008;
defparam \inst|Rin[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R6|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux16~0 (
// Equation(s):
// \inst|Mux16~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [3])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [3])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [3]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux16~1 (
// Equation(s):
// \inst|Mux16~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux16~0_combout  & ((\inst|reg_R7|Q [3]))) # (!\inst|Mux16~0_combout  & (\inst|reg_R5|Q [3])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux16~0_combout ))))

	.dataa(\inst|reg_R5|Q [3]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux16~0_combout ),
	.datad(\inst|reg_R7|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~1 .lut_mask = 16'hF838;
defparam \inst|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux16~2 (
// Equation(s):
// \inst|Mux16~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [3])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [3])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [3]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux16~3 (
// Equation(s):
// \inst|Mux16~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux16~2_combout  & ((\inst|reg_R3|Q [3]))) # (!\inst|Mux16~2_combout  & (\inst|reg_R2|Q [3])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux16~2_combout ))))

	.dataa(\inst|reg_R2|Q [3]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux16~2_combout ),
	.datad(\inst|reg_R3|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~3 .lut_mask = 16'hF838;
defparam \inst|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux16~4 (
// Equation(s):
// \inst|Mux16~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux16~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux16~3_combout )))

	.dataa(\inst|Mux16~1_combout ),
	.datab(\inst|Mux16~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~4 .lut_mask = 16'hAACC;
defparam \inst|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[3] (
// Equation(s):
// \inst|Ry [3] = (\inst|Decoder22~0_combout  & (\inst|Mux16~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Ry [3])))

	.dataa(gnd),
	.datab(\inst|Mux16~4_combout ),
	.datac(\inst|Ry [3]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Ry [3]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[3] .lut_mask = 16'hCCF0;
defparam \inst|Ry[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux7~0 (
// Equation(s):
// \inst|Mux7~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [3])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [3])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [3]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux7~1 (
// Equation(s):
// \inst|Mux7~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux7~0_combout  & ((\inst|reg_R7|Q [3]))) # (!\inst|Mux7~0_combout  & (\inst|reg_R5|Q [3])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux7~0_combout ))))

	.dataa(\inst|reg_R5|Q [3]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux7~0_combout ),
	.datad(\inst|reg_R7|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~1 .lut_mask = 16'hF838;
defparam \inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux7~2 (
// Equation(s):
// \inst|Mux7~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [3])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [3])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [3]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux7~3 (
// Equation(s):
// \inst|Mux7~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux7~2_combout  & ((\inst|reg_R3|Q [3]))) # (!\inst|Mux7~2_combout  & (\inst|reg_R2|Q [3])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux7~2_combout ))))

	.dataa(\inst|reg_R2|Q [3]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux7~2_combout ),
	.datad(\inst|reg_R3|Q [3]),
	.cin(gnd),
	.combout(\inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~3 .lut_mask = 16'hF838;
defparam \inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux7~4 (
// Equation(s):
// \inst|Mux7~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux7~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux7~3_combout )))

	.dataa(\inst|Mux7~1_combout ),
	.datab(\inst|Mux7~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~4 .lut_mask = 16'hAACC;
defparam \inst|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[3] (
// Equation(s):
// \inst|Rx [3] = (\inst|Decoder22~0_combout  & (\inst|Mux7~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Rx [3])))

	.dataa(gnd),
	.datab(\inst|Mux7~4_combout ),
	.datac(\inst|Rx [3]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Rx [3]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[3] .lut_mask = 16'hCCF0;
defparam \inst|Rx[3] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux34~0 (
// Equation(s):
// \inst|Mux34~0_combout  = (\inst|Mux37~1_combout  & (((\inst|Mux37~0_combout )))) # (!\inst|Mux37~1_combout  & ((\inst|Mux37~0_combout  & (\inst|Rx [3])) # (!\inst|Mux37~0_combout  & ((\inst|Add0~17_combout )))))

	.dataa(\inst|Mux37~1_combout ),
	.datab(\inst|Rx [3]),
	.datac(\inst|Mux37~0_combout ),
	.datad(\inst|Add0~17_combout ),
	.cin(gnd),
	.combout(\inst|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux34~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst5|address [4],\inst5|address [3],\inst5|address [2],\inst5|address [1],\inst5|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "inst_mem.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "inst_mem:inst1|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 32'h00000004;
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux34~1 (
// Equation(s):
// \inst|Mux34~1_combout  = (\inst|Mux37~1_combout  & ((\inst|Mux34~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [3]))) # (!\inst|Mux34~0_combout  & (\inst|Ry [3])))) # (!\inst|Mux37~1_combout  & (((\inst|Mux34~0_combout ))))

	.dataa(\inst|Ry [3]),
	.datab(\inst|Mux37~1_combout ),
	.datac(\inst|Mux34~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux34~1 .lut_mask = 16'hF838;
defparam \inst|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[3] (
// Equation(s):
// \inst|BusWire [3] = (\inst|Mux58~0_combout  & (\inst|Mux34~1_combout )) # (!\inst|Mux58~0_combout  & ((\inst|BusWire [3])))

	.dataa(gnd),
	.datab(\inst|Mux34~1_combout ),
	.datac(\inst|BusWire [3]),
	.datad(\inst|Mux58~0_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [3]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[3] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux10~0 (
// Equation(s):
// \inst|Mux10~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [0])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [0])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [0]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux10~1 (
// Equation(s):
// \inst|Mux10~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux10~0_combout  & ((\inst|reg_R7|Q [0]))) # (!\inst|Mux10~0_combout  & (\inst|reg_R5|Q [0])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux10~0_combout ))))

	.dataa(\inst|reg_R5|Q [0]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux10~0_combout ),
	.datad(\inst|reg_R7|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~1 .lut_mask = 16'hF838;
defparam \inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux10~2 (
// Equation(s):
// \inst|Mux10~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [0])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [0])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [0]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux10~3 (
// Equation(s):
// \inst|Mux10~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux10~2_combout  & ((\inst|reg_R3|Q [0]))) # (!\inst|Mux10~2_combout  & (\inst|reg_R2|Q [0])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux10~2_combout ))))

	.dataa(\inst|reg_R2|Q [0]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux10~2_combout ),
	.datad(\inst|reg_R3|Q [0]),
	.cin(gnd),
	.combout(\inst|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~3 .lut_mask = 16'hF838;
defparam \inst|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux10~4 (
// Equation(s):
// \inst|Mux10~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux10~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux10~3_combout )))

	.dataa(\inst|Mux10~1_combout ),
	.datab(\inst|Mux10~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux10~4 .lut_mask = 16'hAACC;
defparam \inst|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[0] (
// Equation(s):
// \inst|Rx [0] = (\inst|Decoder22~0_combout  & (\inst|Mux10~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Rx [0])))

	.dataa(gnd),
	.datab(\inst|Mux10~4_combout ),
	.datac(\inst|Rx [0]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Rx [0]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[0] .lut_mask = 16'hCCF0;
defparam \inst|Rx[0] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux37~2 (
// Equation(s):
// \inst|Mux37~2_combout  = (\inst|Mux37~0_combout  & (((\inst|Mux37~1_combout )))) # (!\inst|Mux37~0_combout  & ((\inst|Mux37~1_combout  & (\inst|Ry [0])) # (!\inst|Mux37~1_combout  & ((\inst|Add0~11_combout )))))

	.dataa(\inst|Mux37~0_combout ),
	.datab(\inst|Ry [0]),
	.datac(\inst|Mux37~1_combout ),
	.datad(\inst|Add0~11_combout ),
	.cin(gnd),
	.combout(\inst|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux37~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst5|address [4],\inst5|address [3],\inst5|address [2],\inst5|address [1],\inst5|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "inst_mem.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "inst_mem:inst1|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 32'h0000000A;
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux37~3 (
// Equation(s):
// \inst|Mux37~3_combout  = (\inst|Mux37~0_combout  & ((\inst|Mux37~2_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [0]))) # (!\inst|Mux37~2_combout  & (\inst|Rx [0])))) # (!\inst|Mux37~0_combout  & (((\inst|Mux37~2_combout ))))

	.dataa(\inst|Rx [0]),
	.datab(\inst|Mux37~0_combout ),
	.datac(\inst|Mux37~2_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux37~3 .lut_mask = 16'hF838;
defparam \inst|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[0] (
// Equation(s):
// \inst|BusWire [0] = (\inst|Mux58~0_combout  & (\inst|Mux37~3_combout )) # (!\inst|Mux58~0_combout  & ((\inst|BusWire [0])))

	.dataa(gnd),
	.datab(\inst|Mux37~3_combout ),
	.datac(\inst|BusWire [0]),
	.datad(\inst|Mux58~0_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [0]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[0] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[0] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux14~0 (
// Equation(s):
// \inst|Mux14~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [5])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [5])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [5]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux14~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux14~1 (
// Equation(s):
// \inst|Mux14~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux14~0_combout  & ((\inst|reg_R7|Q [5]))) # (!\inst|Mux14~0_combout  & (\inst|reg_R5|Q [5])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux14~0_combout ))))

	.dataa(\inst|reg_R5|Q [5]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux14~0_combout ),
	.datad(\inst|reg_R7|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux14~1 .lut_mask = 16'hF838;
defparam \inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux14~2 (
// Equation(s):
// \inst|Mux14~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [5])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [5])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [5]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux14~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux14~3 (
// Equation(s):
// \inst|Mux14~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux14~2_combout  & ((\inst|reg_R3|Q [5]))) # (!\inst|Mux14~2_combout  & (\inst|reg_R2|Q [5])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux14~2_combout ))))

	.dataa(\inst|reg_R2|Q [5]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux14~2_combout ),
	.datad(\inst|reg_R3|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux14~3 .lut_mask = 16'hF838;
defparam \inst|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux14~4 (
// Equation(s):
// \inst|Mux14~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux14~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux14~3_combout )))

	.dataa(\inst|Mux14~1_combout ),
	.datab(\inst|Mux14~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux14~4 .lut_mask = 16'hAACC;
defparam \inst|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[5] (
// Equation(s):
// \inst|Ry [5] = (\inst|Decoder22~0_combout  & (\inst|Mux14~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Ry [5])))

	.dataa(gnd),
	.datab(\inst|Mux14~4_combout ),
	.datac(\inst|Ry [5]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Ry [5]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[5] .lut_mask = 16'hCCF0;
defparam \inst|Ry[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux5~0 (
// Equation(s):
// \inst|Mux5~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [5])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [5])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [5]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux5~1 (
// Equation(s):
// \inst|Mux5~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux5~0_combout  & ((\inst|reg_R7|Q [5]))) # (!\inst|Mux5~0_combout  & (\inst|reg_R5|Q [5])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux5~0_combout ))))

	.dataa(\inst|reg_R5|Q [5]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux5~0_combout ),
	.datad(\inst|reg_R7|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~1 .lut_mask = 16'hF838;
defparam \inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux5~2 (
// Equation(s):
// \inst|Mux5~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [5])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [5])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [5]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux5~3 (
// Equation(s):
// \inst|Mux5~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux5~2_combout  & ((\inst|reg_R3|Q [5]))) # (!\inst|Mux5~2_combout  & (\inst|reg_R2|Q [5])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux5~2_combout ))))

	.dataa(\inst|reg_R2|Q [5]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux5~2_combout ),
	.datad(\inst|reg_R3|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~3 .lut_mask = 16'hF838;
defparam \inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux5~4 (
// Equation(s):
// \inst|Mux5~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux5~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux5~3_combout )))

	.dataa(\inst|Mux5~1_combout ),
	.datab(\inst|Mux5~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~4 .lut_mask = 16'hAACC;
defparam \inst|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[5] (
// Equation(s):
// \inst|Rx [5] = (\inst|Decoder22~0_combout  & (\inst|Mux5~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Rx [5])))

	.dataa(gnd),
	.datab(\inst|Mux5~4_combout ),
	.datac(\inst|Rx [5]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Rx [5]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[5] .lut_mask = 16'hCCF0;
defparam \inst|Rx[5] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux32~0 (
// Equation(s):
// \inst|Mux32~0_combout  = (\inst|Mux37~1_combout  & (((\inst|Mux37~0_combout )))) # (!\inst|Mux37~1_combout  & ((\inst|Mux37~0_combout  & (\inst|Rx [5])) # (!\inst|Mux37~0_combout  & ((\inst|Add0~21_combout )))))

	.dataa(\inst|Mux37~1_combout ),
	.datab(\inst|Rx [5]),
	.datac(\inst|Mux37~0_combout ),
	.datad(\inst|Add0~21_combout ),
	.cin(gnd),
	.combout(\inst|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux32~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst5|address [4],\inst5|address [3],\inst5|address [2],\inst5|address [1],\inst5|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "inst_mem.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "inst_mem:inst1|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux32~1 (
// Equation(s):
// \inst|Mux32~1_combout  = (\inst|Mux37~1_combout  & ((\inst|Mux32~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [5]))) # (!\inst|Mux32~0_combout  & (\inst|Ry [5])))) # (!\inst|Mux37~1_combout  & (((\inst|Mux32~0_combout ))))

	.dataa(\inst|Ry [5]),
	.datab(\inst|Mux37~1_combout ),
	.datac(\inst|Mux32~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux32~1 .lut_mask = 16'hF838;
defparam \inst|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[5] (
// Equation(s):
// \inst|BusWire [5] = (\inst|Mux58~0_combout  & (\inst|Mux32~1_combout )) # (!\inst|Mux58~0_combout  & ((\inst|BusWire [5])))

	.dataa(gnd),
	.datab(\inst|Mux32~1_combout ),
	.datac(\inst|BusWire [5]),
	.datad(\inst|Mux58~0_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [5]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[5] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[5] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rin[5]~3 (
// Equation(s):
// \inst|Rin[5]~3_combout  = (\inst|reg_IR|Q [5] & (\inst|reg_IR|Q [3] & (!\inst|reg_IR|Q [4] & !\inst|Rin[3]~0_combout )))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|Rin[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Rin[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Rin[5]~3 .lut_mask = 16'h0008;
defparam \inst|Rin[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R5|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R5|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R5|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R6|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R6|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R6|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R4|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R4|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R4|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux2~0 (
// Equation(s):
// \inst|Mux2~0_combout  = (\inst|reg_IR|Q [3] & (((\inst|reg_IR|Q [4])))) # (!\inst|reg_IR|Q [3] & ((\inst|reg_IR|Q [4] & (\inst|reg_R6|Q [8])) # (!\inst|reg_IR|Q [4] & ((\inst|reg_R4|Q [8])))))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_R6|Q [8]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_R4|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R7|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R7|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R7|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux2~1 (
// Equation(s):
// \inst|Mux2~1_combout  = (\inst|reg_IR|Q [3] & ((\inst|Mux2~0_combout  & ((\inst|reg_R7|Q [8]))) # (!\inst|Mux2~0_combout  & (\inst|reg_R5|Q [8])))) # (!\inst|reg_IR|Q [3] & (((\inst|Mux2~0_combout ))))

	.dataa(\inst|reg_R5|Q [8]),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|Mux2~0_combout ),
	.datad(\inst|reg_R7|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~1 .lut_mask = 16'hF838;
defparam \inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R2|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R2|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R2|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R1|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R1|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R1|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_R0|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R0|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R0|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux2~2 (
// Equation(s):
// \inst|Mux2~2_combout  = (\inst|reg_IR|Q [4] & (((\inst|reg_IR|Q [3])))) # (!\inst|reg_IR|Q [4] & ((\inst|reg_IR|Q [3] & (\inst|reg_R1|Q [8])) # (!\inst|reg_IR|Q [3] & ((\inst|reg_R0|Q [8])))))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_R1|Q [8]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_R0|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_R3|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Rin[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_R3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_R3|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_R3|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux2~3 (
// Equation(s):
// \inst|Mux2~3_combout  = (\inst|reg_IR|Q [4] & ((\inst|Mux2~2_combout  & ((\inst|reg_R3|Q [8]))) # (!\inst|Mux2~2_combout  & (\inst|reg_R2|Q [8])))) # (!\inst|reg_IR|Q [4] & (((\inst|Mux2~2_combout ))))

	.dataa(\inst|reg_R2|Q [8]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Mux2~2_combout ),
	.datad(\inst|reg_R3|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~3 .lut_mask = 16'hF838;
defparam \inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux2~4 (
// Equation(s):
// \inst|Mux2~4_combout  = (\inst|reg_IR|Q [5] & (\inst|Mux2~1_combout )) # (!\inst|reg_IR|Q [5] & ((\inst|Mux2~3_combout )))

	.dataa(\inst|Mux2~1_combout ),
	.datab(\inst|Mux2~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~4 .lut_mask = 16'hAACC;
defparam \inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Rx[8] (
// Equation(s):
// \inst|Rx [8] = (\inst|Decoder22~0_combout  & (\inst|Mux2~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Rx [8])))

	.dataa(gnd),
	.datab(\inst|Mux2~4_combout ),
	.datac(\inst|Rx [8]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Rx [8]),
	.cout());
// synopsys translate_off
defparam \inst|Rx[8] .lut_mask = 16'hCCF0;
defparam \inst|Rx[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux11~0 (
// Equation(s):
// \inst|Mux11~0_combout  = (\inst|reg_IR|Q [0] & (((\inst|reg_IR|Q [1])))) # (!\inst|reg_IR|Q [0] & ((\inst|reg_IR|Q [1] & (\inst|reg_R6|Q [8])) # (!\inst|reg_IR|Q [1] & ((\inst|reg_R4|Q [8])))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|reg_R6|Q [8]),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_R4|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux11~1 (
// Equation(s):
// \inst|Mux11~1_combout  = (\inst|reg_IR|Q [0] & ((\inst|Mux11~0_combout  & ((\inst|reg_R7|Q [8]))) # (!\inst|Mux11~0_combout  & (\inst|reg_R5|Q [8])))) # (!\inst|reg_IR|Q [0] & (((\inst|Mux11~0_combout ))))

	.dataa(\inst|reg_R5|Q [8]),
	.datab(\inst|reg_IR|Q [0]),
	.datac(\inst|Mux11~0_combout ),
	.datad(\inst|reg_R7|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~1 .lut_mask = 16'hF838;
defparam \inst|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux11~2 (
// Equation(s):
// \inst|Mux11~2_combout  = (\inst|reg_IR|Q [1] & (((\inst|reg_IR|Q [0])))) # (!\inst|reg_IR|Q [1] & ((\inst|reg_IR|Q [0] & (\inst|reg_R1|Q [8])) # (!\inst|reg_IR|Q [0] & ((\inst|reg_R0|Q [8])))))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_R1|Q [8]),
	.datac(\inst|reg_IR|Q [0]),
	.datad(\inst|reg_R0|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~2 .lut_mask = 16'hE5E0;
defparam \inst|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux11~3 (
// Equation(s):
// \inst|Mux11~3_combout  = (\inst|reg_IR|Q [1] & ((\inst|Mux11~2_combout  & ((\inst|reg_R3|Q [8]))) # (!\inst|Mux11~2_combout  & (\inst|reg_R2|Q [8])))) # (!\inst|reg_IR|Q [1] & (((\inst|Mux11~2_combout ))))

	.dataa(\inst|reg_R2|Q [8]),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Mux11~2_combout ),
	.datad(\inst|reg_R3|Q [8]),
	.cin(gnd),
	.combout(\inst|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~3 .lut_mask = 16'hF838;
defparam \inst|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux11~4 (
// Equation(s):
// \inst|Mux11~4_combout  = (\inst|reg_IR|Q [2] & (\inst|Mux11~1_combout )) # (!\inst|reg_IR|Q [2] & ((\inst|Mux11~3_combout )))

	.dataa(\inst|Mux11~1_combout ),
	.datab(\inst|Mux11~3_combout ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux11~4 .lut_mask = 16'hAACC;
defparam \inst|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Ry[8] (
// Equation(s):
// \inst|Ry [8] = (\inst|Decoder22~0_combout  & (\inst|Mux11~4_combout )) # (!\inst|Decoder22~0_combout  & ((\inst|Ry [8])))

	.dataa(gnd),
	.datab(\inst|Mux11~4_combout ),
	.datac(\inst|Ry [8]),
	.datad(\inst|Decoder22~0_combout ),
	.cin(gnd),
	.combout(\inst|Ry [8]),
	.cout());
// synopsys translate_off
defparam \inst|Ry[8] .lut_mask = 16'hCCF0;
defparam \inst|Ry[8] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst|reg_IR|Q [6] $ (\inst|Ry [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|Ry [8]),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h0FF0;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RA|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Mux0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RA|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RA|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_RA|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Add0~27 (
// Equation(s):
// \inst|Add0~27_combout  = \inst|Add0~0_combout  $ (\inst|reg_RA|Q [8] $ (\inst|Add0~26 ))

	.dataa(\inst|Add0~0_combout ),
	.datab(\inst|reg_RA|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|Add0~26 ),
	.combout(\inst|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~27 .lut_mask = 16'h9696;
defparam \inst|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux29~0 (
// Equation(s):
// \inst|Mux29~0_combout  = (\inst|Mux37~0_combout  & (((\inst|Mux37~1_combout )))) # (!\inst|Mux37~0_combout  & ((\inst|Mux37~1_combout  & (\inst|Ry [8])) # (!\inst|Mux37~1_combout  & ((\inst|Add0~27_combout )))))

	.dataa(\inst|Mux37~0_combout ),
	.datab(\inst|Ry [8]),
	.datac(\inst|Mux37~1_combout ),
	.datad(\inst|Add0~27_combout ),
	.cin(gnd),
	.combout(\inst|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux29~0 .lut_mask = 16'hE5E0;
defparam \inst|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst5|address [4],\inst5|address [3],\inst5|address [2],\inst5|address [1],\inst5|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "inst_mem.mif";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "inst_mem:inst1|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux29~1 (
// Equation(s):
// \inst|Mux29~1_combout  = (\inst|Mux37~0_combout  & ((\inst|Mux29~0_combout  & ((\inst1|altsyncram_component|auto_generated|q_a [8]))) # (!\inst|Mux29~0_combout  & (\inst|Rx [8])))) # (!\inst|Mux37~0_combout  & (((\inst|Mux29~0_combout ))))

	.dataa(\inst|Rx [8]),
	.datab(\inst|Mux37~0_combout ),
	.datac(\inst|Mux29~0_combout ),
	.datad(\inst1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\inst|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux29~1 .lut_mask = 16'hF838;
defparam \inst|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|BusWire[8] (
// Equation(s):
// \inst|BusWire [8] = (\inst|Mux58~0_combout  & (\inst|Mux29~1_combout )) # (!\inst|Mux58~0_combout  & ((\inst|BusWire [8])))

	.dataa(gnd),
	.datab(\inst|Mux29~1_combout ),
	.datac(\inst|BusWire [8]),
	.datad(\inst|Mux58~0_combout ),
	.cin(gnd),
	.combout(\inst|BusWire [8]),
	.cout());
// synopsys translate_off
defparam \inst|BusWire[8] .lut_mask = 16'hCCF0;
defparam \inst|BusWire[8] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_IR|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Decoder22~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Mux28~0 (
// Equation(s):
// \inst|Mux28~0_combout  = (\inst|reg_IR|Q [8]) # ((\inst|Ystep_Q [1] $ (\inst|reg_IR|Q [7])) # (!\inst|Ystep_Q [0]))

	.dataa(\inst|reg_IR|Q [8]),
	.datab(\inst|Ystep_Q [1]),
	.datac(\inst|reg_IR|Q [7]),
	.datad(\inst|Ystep_Q [0]),
	.cin(gnd),
	.combout(\inst|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux28~0 .lut_mask = 16'hBEFF;
defparam \inst|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|RGin~0 (
// Equation(s):
// \inst|RGin~0_combout  = (\inst|Ystep_Q [1] & (\inst|reg_IR|Q [7] & (\inst|Ystep_Q [0] & !\inst|reg_IR|Q [8])))

	.dataa(\inst|Ystep_Q [1]),
	.datab(\inst|reg_IR|Q [7]),
	.datac(\inst|Ystep_Q [0]),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|RGin~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RGin~0 .lut_mask = 16'h0080;
defparam \inst|RGin~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_RG|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RGin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RG|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RG|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_RG|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_RG|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RGin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RG|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RG|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_RG|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_RG|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RGin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RG|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RG|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_RG|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_RG|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RGin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RG|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RG|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_RG|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_RG|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RGin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RG|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RG|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_RG|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_RG|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RGin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RG|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RG|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_RG|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_RG|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RGin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RG|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RG|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_RG|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_RG|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RGin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RG|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RG|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_RG|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_RG|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|BusWire [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RGin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_RG|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_RG|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_RG|Q[0] .power_up = "low";
// synopsys translate_on

assign Done = \Done~output_o ;

assign Address[4] = \Address[4]~output_o ;

assign Address[3] = \Address[3]~output_o ;

assign Address[2] = \Address[2]~output_o ;

assign Address[1] = \Address[1]~output_o ;

assign Address[0] = \Address[0]~output_o ;

assign Bus_Wire[8] = \Bus_Wire[8]~output_o ;

assign Bus_Wire[7] = \Bus_Wire[7]~output_o ;

assign Bus_Wire[6] = \Bus_Wire[6]~output_o ;

assign Bus_Wire[5] = \Bus_Wire[5]~output_o ;

assign Bus_Wire[4] = \Bus_Wire[4]~output_o ;

assign Bus_Wire[3] = \Bus_Wire[3]~output_o ;

assign Bus_Wire[2] = \Bus_Wire[2]~output_o ;

assign Bus_Wire[1] = \Bus_Wire[1]~output_o ;

assign Bus_Wire[0] = \Bus_Wire[0]~output_o ;

assign DIN[8] = \DIN[8]~output_o ;

assign DIN[7] = \DIN[7]~output_o ;

assign DIN[6] = \DIN[6]~output_o ;

assign DIN[5] = \DIN[5]~output_o ;

assign DIN[4] = \DIN[4]~output_o ;

assign DIN[3] = \DIN[3]~output_o ;

assign DIN[2] = \DIN[2]~output_o ;

assign DIN[1] = \DIN[1]~output_o ;

assign DIN[0] = \DIN[0]~output_o ;

assign IR[8] = \IR[8]~output_o ;

assign IR[7] = \IR[7]~output_o ;

assign IR[6] = \IR[6]~output_o ;

assign IR[5] = \IR[5]~output_o ;

assign IR[4] = \IR[4]~output_o ;

assign IR[3] = \IR[3]~output_o ;

assign IR[2] = \IR[2]~output_o ;

assign IR[1] = \IR[1]~output_o ;

assign IR[0] = \IR[0]~output_o ;

assign R0[8] = \R0[8]~output_o ;

assign R0[7] = \R0[7]~output_o ;

assign R0[6] = \R0[6]~output_o ;

assign R0[5] = \R0[5]~output_o ;

assign R0[4] = \R0[4]~output_o ;

assign R0[3] = \R0[3]~output_o ;

assign R0[2] = \R0[2]~output_o ;

assign R0[1] = \R0[1]~output_o ;

assign R0[0] = \R0[0]~output_o ;

assign R1[8] = \R1[8]~output_o ;

assign R1[7] = \R1[7]~output_o ;

assign R1[6] = \R1[6]~output_o ;

assign R1[5] = \R1[5]~output_o ;

assign R1[4] = \R1[4]~output_o ;

assign R1[3] = \R1[3]~output_o ;

assign R1[2] = \R1[2]~output_o ;

assign R1[1] = \R1[1]~output_o ;

assign R1[0] = \R1[0]~output_o ;

assign RA[8] = \RA[8]~output_o ;

assign RA[7] = \RA[7]~output_o ;

assign RA[6] = \RA[6]~output_o ;

assign RA[5] = \RA[5]~output_o ;

assign RA[4] = \RA[4]~output_o ;

assign RA[3] = \RA[3]~output_o ;

assign RA[2] = \RA[2]~output_o ;

assign RA[1] = \RA[1]~output_o ;

assign RA[0] = \RA[0]~output_o ;

assign RG[8] = \RG[8]~output_o ;

assign RG[7] = \RG[7]~output_o ;

assign RG[6] = \RG[6]~output_o ;

assign RG[5] = \RG[5]~output_o ;

assign RG[4] = \RG[4]~output_o ;

assign RG[3] = \RG[3]~output_o ;

assign RG[2] = \RG[2]~output_o ;

assign RG[1] = \RG[1]~output_o ;

assign RG[0] = \RG[0]~output_o ;

assign Ystep_Q[2] = \Ystep_Q[2]~output_o ;

assign Ystep_Q[1] = \Ystep_Q[1]~output_o ;

assign Ystep_Q[0] = \Ystep_Q[0]~output_o ;

endmodule
