
getting-started-flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006c5c  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001e8  20000000  00406c5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          0000063c  200001e8  00406e44  000201e8  2**2
                  ALLOC
  3 .stack        00003004  20000824  00407480  000201e8  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
  5 .comment      0000006e  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY
  6 .debug_info   000147e5  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003582  00000000  00000000  00034a65  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005c80  00000000  00000000  00037fe7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ea0  00000000  00000000  0003dc67  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000d10  00000000  00000000  0003eb07  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00017cdc  00000000  00000000  0003f817  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00012f5a  00000000  00000000  000574f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00055712  00000000  00000000  0006a44d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000030c8  00000000  00000000  000bfb60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003828 	.word	0x20003828
  400004:	004020fd 	.word	0x004020fd
  400008:	004020f9 	.word	0x004020f9
  40000c:	004020f9 	.word	0x004020f9
  400010:	004020f9 	.word	0x004020f9
  400014:	004020f9 	.word	0x004020f9
  400018:	004020f9 	.word	0x004020f9
	...
  40002c:	004020f9 	.word	0x004020f9
  400030:	004020f9 	.word	0x004020f9
  400034:	00000000 	.word	0x00000000
  400038:	004020f9 	.word	0x004020f9
  40003c:	004004ed 	.word	0x004004ed
  400040:	004020f9 	.word	0x004020f9
  400044:	004020f9 	.word	0x004020f9
  400048:	004020f9 	.word	0x004020f9
  40004c:	004020f9 	.word	0x004020f9
  400050:	004020f9 	.word	0x004020f9
  400054:	004020f9 	.word	0x004020f9
  400058:	004020f9 	.word	0x004020f9
  40005c:	004020f9 	.word	0x004020f9
  400060:	004020f9 	.word	0x004020f9
  400064:	004020f9 	.word	0x004020f9
  400068:	00000000 	.word	0x00000000
  40006c:	00401d39 	.word	0x00401d39
  400070:	00401d49 	.word	0x00401d49
  400074:	00401d59 	.word	0x00401d59
  400078:	004020f9 	.word	0x004020f9
  40007c:	004020f9 	.word	0x004020f9
	...
  400088:	004020f9 	.word	0x004020f9
  40008c:	004020f9 	.word	0x004020f9
  400090:	004020f9 	.word	0x004020f9
  400094:	004020f9 	.word	0x004020f9
  400098:	004020f9 	.word	0x004020f9
  40009c:	004020f9 	.word	0x004020f9
  4000a0:	004020f9 	.word	0x004020f9
  4000a4:	004020f9 	.word	0x004020f9
  4000a8:	004020f9 	.word	0x004020f9
  4000ac:	004020f9 	.word	0x004020f9
  4000b0:	004020f9 	.word	0x004020f9
  4000b4:	004020f9 	.word	0x004020f9
  4000b8:	004020f9 	.word	0x004020f9
  4000bc:	004020f9 	.word	0x004020f9
  4000c0:	004020f9 	.word	0x004020f9
  4000c4:	004020f9 	.word	0x004020f9
  4000c8:	004020f9 	.word	0x004020f9

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200001e8 	.word	0x200001e8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00406c5c 	.word	0x00406c5c

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	200001ec 	.word	0x200001ec
  40011c:	00406c5c 	.word	0x00406c5c
  400120:	00406c5c 	.word	0x00406c5c
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b508      	push	{r3, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	f002 f8c4 	bl	4022b8 <system_init_flash>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	213e      	movs	r1, #62	; 0x3e
  400132:	2000      	movs	r0, #0
  400134:	f001 fe4c 	bl	401dd0 <pmc_switch_mainck_to_xtal>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	f001 fe74 	bl	401e24 <pmc_osc_is_ready_mainck>
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fb      	beq.n	400138 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	f001 fe78 	bl	401e34 <pmc_disable_pllack>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a08      	ldr	r2, [pc, #32]	; (400168 <sysclk_init+0x40>)
  400146:	4b09      	ldr	r3, [pc, #36]	; (40016c <sysclk_init+0x44>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	f001 fe7b 	bl	401e44 <pmc_is_locked_pllack>
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fb      	beq.n	40014a <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	f001 fe08 	bl	401d68 <pmc_switch_mck_to_pllack>
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	f002 f824 	bl	4021a4 <SystemCoreClockUpdate>

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	f002 f8ab 	bl	4022b8 <system_init_flash>
  400162:	bd08      	pop	{r3, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	20133f01 	.word	0x20133f01
  40016c:	400e0400 	.word	0x400e0400

00400170 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400170:	b990      	cbnz	r0, 400198 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400176:	460c      	mov	r4, r1
  400178:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40017a:	2a00      	cmp	r2, #0
  40017c:	dd0f      	ble.n	40019e <_read+0x2e>
  40017e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400180:	4e08      	ldr	r6, [pc, #32]	; (4001a4 <_read+0x34>)
  400182:	4d09      	ldr	r5, [pc, #36]	; (4001a8 <_read+0x38>)
  400184:	6830      	ldr	r0, [r6, #0]
  400186:	4621      	mov	r1, r4
  400188:	682b      	ldr	r3, [r5, #0]
  40018a:	4798      	blx	r3
		ptr++;
  40018c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40018e:	42a7      	cmp	r7, r4
  400190:	d1f8      	bne.n	400184 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  400192:	4640      	mov	r0, r8
  400194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400198:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  40019c:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40019e:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4001a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001a4:	20000504 	.word	0x20000504
  4001a8:	200004fc 	.word	0x200004fc

004001ac <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001ac:	3801      	subs	r0, #1
  4001ae:	2802      	cmp	r0, #2
  4001b0:	d815      	bhi.n	4001de <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001b6:	460e      	mov	r6, r1
  4001b8:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001ba:	b19a      	cbz	r2, 4001e4 <_write+0x38>
  4001bc:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001be:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001f8 <_write+0x4c>
  4001c2:	4f0c      	ldr	r7, [pc, #48]	; (4001f4 <_write+0x48>)
  4001c4:	f8d8 0000 	ldr.w	r0, [r8]
  4001c8:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001cc:	683b      	ldr	r3, [r7, #0]
  4001ce:	4798      	blx	r3
  4001d0:	2800      	cmp	r0, #0
  4001d2:	db0a      	blt.n	4001ea <_write+0x3e>
  4001d4:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	3c01      	subs	r4, #1
  4001d8:	d1f4      	bne.n	4001c4 <_write+0x18>
  4001da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4001de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  4001e2:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001e4:	2000      	movs	r0, #0
  4001e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4001ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		}
		++nChars;
	}
	return nChars;
}
  4001ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001f2:	bf00      	nop
  4001f4:	20000500 	.word	0x20000500
  4001f8:	20000504 	.word	0x20000504

004001fc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001fc:	b570      	push	{r4, r5, r6, lr}
  4001fe:	b082      	sub	sp, #8
  400200:	4605      	mov	r5, r0
  400202:	460c      	mov	r4, r1
	uint32_t val = 0;
  400204:	2300      	movs	r3, #0
  400206:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400208:	4b18      	ldr	r3, [pc, #96]	; (40026c <usart_serial_getchar+0x70>)
  40020a:	4298      	cmp	r0, r3
  40020c:	d107      	bne.n	40021e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  40020e:	461e      	mov	r6, r3
  400210:	4621      	mov	r1, r4
  400212:	4630      	mov	r0, r6
  400214:	f001 fe74 	bl	401f00 <uart_read>
  400218:	2800      	cmp	r0, #0
  40021a:	d1f9      	bne.n	400210 <usart_serial_getchar+0x14>
  40021c:	e017      	b.n	40024e <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40021e:	4b14      	ldr	r3, [pc, #80]	; (400270 <usart_serial_getchar+0x74>)
  400220:	4298      	cmp	r0, r3
  400222:	d107      	bne.n	400234 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400224:	461d      	mov	r5, r3
  400226:	4621      	mov	r1, r4
  400228:	4628      	mov	r0, r5
  40022a:	f001 fe69 	bl	401f00 <uart_read>
  40022e:	2800      	cmp	r0, #0
  400230:	d1f9      	bne.n	400226 <usart_serial_getchar+0x2a>
  400232:	e018      	b.n	400266 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400234:	4b0f      	ldr	r3, [pc, #60]	; (400274 <usart_serial_getchar+0x78>)
  400236:	4298      	cmp	r0, r3
  400238:	d109      	bne.n	40024e <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  40023a:	461d      	mov	r5, r3
  40023c:	a901      	add	r1, sp, #4
  40023e:	4628      	mov	r0, r5
  400240:	f001 fe72 	bl	401f28 <usart_read>
  400244:	2800      	cmp	r0, #0
  400246:	d1f9      	bne.n	40023c <usart_serial_getchar+0x40>
		*data = (uint8_t)(val & 0xFF);
  400248:	9b01      	ldr	r3, [sp, #4]
  40024a:	7023      	strb	r3, [r4, #0]
  40024c:	e00b      	b.n	400266 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40024e:	4b0a      	ldr	r3, [pc, #40]	; (400278 <usart_serial_getchar+0x7c>)
  400250:	429d      	cmp	r5, r3
  400252:	d108      	bne.n	400266 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400254:	461d      	mov	r5, r3
  400256:	a901      	add	r1, sp, #4
  400258:	4628      	mov	r0, r5
  40025a:	f001 fe65 	bl	401f28 <usart_read>
  40025e:	2800      	cmp	r0, #0
  400260:	d1f9      	bne.n	400256 <usart_serial_getchar+0x5a>
		*data = (uint8_t)(val & 0xFF);
  400262:	9b01      	ldr	r3, [sp, #4]
  400264:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400266:	b002      	add	sp, #8
  400268:	bd70      	pop	{r4, r5, r6, pc}
  40026a:	bf00      	nop
  40026c:	400e0600 	.word	0x400e0600
  400270:	400e0800 	.word	0x400e0800
  400274:	40024000 	.word	0x40024000
  400278:	40028000 	.word	0x40028000

0040027c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  40027c:	b538      	push	{r3, r4, r5, lr}
  40027e:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400280:	4b18      	ldr	r3, [pc, #96]	; (4002e4 <usart_serial_putchar+0x68>)
  400282:	4298      	cmp	r0, r3
  400284:	d108      	bne.n	400298 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400286:	461d      	mov	r5, r3
  400288:	4621      	mov	r1, r4
  40028a:	4628      	mov	r0, r5
  40028c:	f001 fe30 	bl	401ef0 <uart_write>
  400290:	2800      	cmp	r0, #0
  400292:	d1f9      	bne.n	400288 <usart_serial_putchar+0xc>
		return 1;
  400294:	2001      	movs	r0, #1
  400296:	bd38      	pop	{r3, r4, r5, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400298:	4b13      	ldr	r3, [pc, #76]	; (4002e8 <usart_serial_putchar+0x6c>)
  40029a:	4298      	cmp	r0, r3
  40029c:	d108      	bne.n	4002b0 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  40029e:	461d      	mov	r5, r3
  4002a0:	4621      	mov	r1, r4
  4002a2:	4628      	mov	r0, r5
  4002a4:	f001 fe24 	bl	401ef0 <uart_write>
  4002a8:	2800      	cmp	r0, #0
  4002aa:	d1f9      	bne.n	4002a0 <usart_serial_putchar+0x24>
		return 1;
  4002ac:	2001      	movs	r0, #1
  4002ae:	bd38      	pop	{r3, r4, r5, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002b0:	4b0e      	ldr	r3, [pc, #56]	; (4002ec <usart_serial_putchar+0x70>)
  4002b2:	4298      	cmp	r0, r3
  4002b4:	d108      	bne.n	4002c8 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  4002b6:	461d      	mov	r5, r3
  4002b8:	4621      	mov	r1, r4
  4002ba:	4628      	mov	r0, r5
  4002bc:	f001 fe2a 	bl	401f14 <usart_write>
  4002c0:	2800      	cmp	r0, #0
  4002c2:	d1f9      	bne.n	4002b8 <usart_serial_putchar+0x3c>
		return 1;
  4002c4:	2001      	movs	r0, #1
  4002c6:	bd38      	pop	{r3, r4, r5, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4002c8:	4b09      	ldr	r3, [pc, #36]	; (4002f0 <usart_serial_putchar+0x74>)
  4002ca:	4298      	cmp	r0, r3
  4002cc:	d108      	bne.n	4002e0 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  4002ce:	461d      	mov	r5, r3
  4002d0:	4621      	mov	r1, r4
  4002d2:	4628      	mov	r0, r5
  4002d4:	f001 fe1e 	bl	401f14 <usart_write>
  4002d8:	2800      	cmp	r0, #0
  4002da:	d1f9      	bne.n	4002d0 <usart_serial_putchar+0x54>
		return 1;
  4002dc:	2001      	movs	r0, #1
  4002de:	bd38      	pop	{r3, r4, r5, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4002e0:	2000      	movs	r0, #0
}
  4002e2:	bd38      	pop	{r3, r4, r5, pc}
  4002e4:	400e0600 	.word	0x400e0600
  4002e8:	400e0800 	.word	0x400e0800
  4002ec:	40024000 	.word	0x40024000
  4002f0:	40028000 	.word	0x40028000

004002f4 <main>:
        break;               
    }
}

int main(void)
{
  4002f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4002f8:	b097      	sub	sp, #92	; 0x5c
    sysclk_init();
  4002fa:	f7ff ff15 	bl	400128 <sysclk_init>
    board_init();
  4002fe:	f001 f9cd 	bl	40169c <board_init>

    delay_init();
    pmc_enable_periph_clk(IMU_TWI_ID);
  400302:	2013      	movs	r0, #19
  400304:	f001 fda6 	bl	401e54 <pmc_enable_periph_clk>
    pmc_enable_periph_clk(ID_PWM);
  400308:	201f      	movs	r0, #31
  40030a:	f001 fda3 	bl	401e54 <pmc_enable_periph_clk>
    config_init();
  40030e:	f000 f8e3 	bl	4004d8 <config_init>
    cph_millis_init();
  400312:	f000 f8f3 	bl	4004fc <cph_millis_init>
    cli_init();
  400316:	f000 f927 	bl	400568 <cli_init>
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40031a:	2009      	movs	r0, #9
  40031c:	f001 fd9a 	bl	401e54 <pmc_enable_periph_clk>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400320:	4c57      	ldr	r4, [pc, #348]	; (400480 <main+0x18c>)
  400322:	4b58      	ldr	r3, [pc, #352]	; (400484 <main+0x190>)
  400324:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400326:	4a58      	ldr	r2, [pc, #352]	; (400488 <main+0x194>)
  400328:	4b58      	ldr	r3, [pc, #352]	; (40048c <main+0x198>)
  40032a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40032c:	4a58      	ldr	r2, [pc, #352]	; (400490 <main+0x19c>)
  40032e:	4b59      	ldr	r3, [pc, #356]	; (400494 <main+0x1a0>)
  400330:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400332:	4b59      	ldr	r3, [pc, #356]	; (400498 <main+0x1a4>)
  400334:	9313      	str	r3, [sp, #76]	; 0x4c
	uart_settings.ul_baudrate = opt->baudrate;
  400336:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40033a:	9314      	str	r3, [sp, #80]	; 0x50
	uart_settings.ul_mode = opt->paritytype;
  40033c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400340:	9315      	str	r3, [sp, #84]	; 0x54
  400342:	2009      	movs	r0, #9
  400344:	f001 fd86 	bl	401e54 <pmc_enable_periph_clk>
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART1);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400348:	a913      	add	r1, sp, #76	; 0x4c
  40034a:	4620      	mov	r0, r4
  40034c:	f001 fdb0 	bl	401eb0 <uart_init>
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400350:	4c52      	ldr	r4, [pc, #328]	; (40049c <main+0x1a8>)
  400352:	6823      	ldr	r3, [r4, #0]
  400354:	2100      	movs	r1, #0
  400356:	6898      	ldr	r0, [r3, #8]
  400358:	f003 f8da 	bl	403510 <setbuf>
	setbuf(stdin, NULL);
  40035c:	6823      	ldr	r3, [r4, #0]
  40035e:	2100      	movs	r1, #0
  400360:	6858      	ldr	r0, [r3, #4]
  400362:	f003 f8d5 	bl	403510 <setbuf>
    configure_console();

    puts("\r\n\r\nsam4d32c imu demo...\r\n");
  400366:	484e      	ldr	r0, [pc, #312]	; (4004a0 <main+0x1ac>)
  400368:	f003 f8ca 	bl	403500 <puts>
  40036c:	2405      	movs	r4, #5

    for (int i=0; i<5; i++) {
        printf(".");
  40036e:	4e4d      	ldr	r6, [pc, #308]	; (4004a4 <main+0x1b0>)
        delay_ms(250);
  400370:	4d4d      	ldr	r5, [pc, #308]	; (4004a8 <main+0x1b4>)
    configure_console();

    puts("\r\n\r\nsam4d32c imu demo...\r\n");

    for (int i=0; i<5; i++) {
        printf(".");
  400372:	4630      	mov	r0, r6
  400374:	f003 f852 	bl	40341c <iprintf>
        delay_ms(250);
  400378:	4628      	mov	r0, r5
  40037a:	f006 fc69 	bl	406c50 <__portable_delay_cycles_veneer>
    cli_init();
    configure_console();

    puts("\r\n\r\nsam4d32c imu demo...\r\n");

    for (int i=0; i<5; i++) {
  40037e:	3c01      	subs	r4, #1
  400380:	d1f7      	bne.n	400372 <main+0x7e>
        printf(".");
        delay_ms(250);
    }
    printf("\r\n");
  400382:	484a      	ldr	r0, [pc, #296]	; (4004ac <main+0x1b8>)
  400384:	f003 f84a 	bl	40341c <iprintf>

    
    if (imu_init()) {
  400388:	f000 fe72 	bl	401070 <imu_init>
  40038c:	2800      	cmp	r0, #0
  40038e:	d072      	beq.n	400476 <main+0x182>

        // servo_init();
        motor_init();
  400390:	f000 ffdc 	bl	40134c <motor_init>
        // }
        
        

        // Calibrate the imu
        printf("calibrating imu...\r\n");
  400394:	4846      	ldr	r0, [pc, #280]	; (4004b0 <main+0x1bc>)
  400396:	f003 f841 	bl	40341c <iprintf>
        imu_calibrate();
  40039a:	f000 fe85 	bl	4010a8 <imu_calibrate>
        printf("calibration complete.\r\n");
  40039e:	4845      	ldr	r0, [pc, #276]	; (4004b4 <main+0x1c0>)
  4003a0:	f003 f83c 	bl	40341c <iprintf>
            motor_tick();

            


            long y = (long) ap.imu.y_axis;
  4003a4:	4f44      	ldr	r7, [pc, #272]	; (4004b8 <main+0x1c4>)

            // long duty = map(x, ANGLE_MIN, ANGLE_MAX, PWM_MIN, PWM_MAX);
            long power_left = map(y, ANGLE_MID, ANGLE_MAX, PWM_MIN, PWM_MAX);
            motor_set_power(motors[0], power_left);
  4003a6:	4c45      	ldr	r4, [pc, #276]	; (4004bc <main+0x1c8>)
  4003a8:	f104 0810 	add.w	r8, r4, #16
        printf("calibrating imu...\r\n");
        imu_calibrate();
        printf("calibration complete.\r\n");

        while(true) {
            cli_tick();
  4003ac:	f000 f9e6 	bl	40077c <cli_tick>
            imu_tick();
  4003b0:	f000 fe86 	bl	4010c0 <imu_tick>
            pid_tick();
  4003b4:	f001 f900 	bl	4015b8 <pid_tick>
            motor_tick();
  4003b8:	f001 f88c 	bl	4014d4 <motor_tick>

            


            long y = (long) ap.imu.y_axis;
  4003bc:	6878      	ldr	r0, [r7, #4]
  4003be:	f006 f8d9 	bl	406574 <__aeabi_f2iz>
  4003c2:	4681      	mov	r9, r0

            // long duty = map(x, ANGLE_MIN, ANGLE_MAX, PWM_MIN, PWM_MAX);
            long power_left = map(y, ANGLE_MID, ANGLE_MAX, PWM_MIN, PWM_MAX);
  4003c4:	f44f 66fa 	mov.w	r6, #2000	; 0x7d0
  4003c8:	9600      	str	r6, [sp, #0]
  4003ca:	f240 437e 	movw	r3, #1150	; 0x47e
  4003ce:	225a      	movs	r2, #90	; 0x5a
  4003d0:	2100      	movs	r1, #0
  4003d2:	f000 f8a5 	bl	400520 <map>
            motor_set_power(motors[0], power_left);
  4003d6:	9011      	str	r0, [sp, #68]	; 0x44
  4003d8:	2544      	movs	r5, #68	; 0x44
  4003da:	462a      	mov	r2, r5
  4003dc:	4641      	mov	r1, r8
  4003de:	4668      	mov	r0, sp
  4003e0:	f002 fb9a 	bl	402b18 <memcpy>
  4003e4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  4003e8:	f001 f876 	bl	4014d8 <motor_set_power>

            long power_right = map(y, ANGLE_MID, ANGLE_MIN, PWM_MIN, PWM_MAX);
  4003ec:	9600      	str	r6, [sp, #0]
  4003ee:	f240 437e 	movw	r3, #1150	; 0x47e
  4003f2:	f06f 0259 	mvn.w	r2, #89	; 0x59
  4003f6:	2100      	movs	r1, #0
  4003f8:	4648      	mov	r0, r9
  4003fa:	f000 f891 	bl	400520 <map>
            motor_set_power(motors[1], power_right);
  4003fe:	9011      	str	r0, [sp, #68]	; 0x44
  400400:	462a      	mov	r2, r5
  400402:	f104 0164 	add.w	r1, r4, #100	; 0x64
  400406:	4668      	mov	r0, sp
  400408:	f002 fb86 	bl	402b18 <memcpy>
  40040c:	f104 0354 	add.w	r3, r4, #84	; 0x54
  400410:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  400412:	f001 f861 	bl	4014d8 <motor_set_power>


            if (config.log_imu) {
  400416:	4b2a      	ldr	r3, [pc, #168]	; (4004c0 <main+0x1cc>)
  400418:	7bdb      	ldrb	r3, [r3, #15]
  40041a:	2b00      	cmp	r3, #0
  40041c:	d0c6      	beq.n	4003ac <main+0xb8>
                if (cph_get_millis() >= f_log_timeout) {
  40041e:	4b29      	ldr	r3, [pc, #164]	; (4004c4 <main+0x1d0>)
  400420:	681a      	ldr	r2, [r3, #0]
  400422:	4b29      	ldr	r3, [pc, #164]	; (4004c8 <main+0x1d4>)
  400424:	681b      	ldr	r3, [r3, #0]
  400426:	429a      	cmp	r2, r3
  400428:	d3c0      	bcc.n	4003ac <main+0xb8>
                    f_log_timeout = cph_get_millis() + 50;
  40042a:	4b26      	ldr	r3, [pc, #152]	; (4004c4 <main+0x1d0>)
  40042c:	681b      	ldr	r3, [r3, #0]
  40042e:	3332      	adds	r3, #50	; 0x32
  400430:	4a25      	ldr	r2, [pc, #148]	; (4004c8 <main+0x1d4>)
  400432:	6013      	str	r3, [r2, #0]
                    printf("roll/pitch/yaw error/pid: %f %f %f %f %f\r\n", ap.imu.x_axis, ap.imu.y_axis, ap.imu.z_axis, error, pid);
  400434:	6838      	ldr	r0, [r7, #0]
  400436:	f005 fa4d 	bl	4058d4 <__aeabi_f2d>
  40043a:	4682      	mov	sl, r0
  40043c:	468b      	mov	fp, r1
  40043e:	4b23      	ldr	r3, [pc, #140]	; (4004cc <main+0x1d8>)
  400440:	6818      	ldr	r0, [r3, #0]
  400442:	f005 fa47 	bl	4058d4 <__aeabi_f2d>
  400446:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40044a:	4b21      	ldr	r3, [pc, #132]	; (4004d0 <main+0x1dc>)
  40044c:	6818      	ldr	r0, [r3, #0]
  40044e:	f005 fa41 	bl	4058d4 <__aeabi_f2d>
  400452:	e9cd 0104 	strd	r0, r1, [sp, #16]
  400456:	68b8      	ldr	r0, [r7, #8]
  400458:	f005 fa3c 	bl	4058d4 <__aeabi_f2d>
  40045c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  400460:	6878      	ldr	r0, [r7, #4]
  400462:	f005 fa37 	bl	4058d4 <__aeabi_f2d>
  400466:	e9cd 0100 	strd	r0, r1, [sp]
  40046a:	4652      	mov	r2, sl
  40046c:	465b      	mov	r3, fp
  40046e:	4819      	ldr	r0, [pc, #100]	; (4004d4 <main+0x1e0>)
  400470:	f002 ffd4 	bl	40341c <iprintf>
  400474:	e79a      	b.n	4003ac <main+0xb8>
    //         delay_ms(500); 
    //     }


    // }
}
  400476:	2000      	movs	r0, #0
  400478:	b017      	add	sp, #92	; 0x5c
  40047a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40047e:	bf00      	nop
  400480:	400e0800 	.word	0x400e0800
  400484:	20000504 	.word	0x20000504
  400488:	0040027d 	.word	0x0040027d
  40048c:	20000500 	.word	0x20000500
  400490:	004001fd 	.word	0x004001fd
  400494:	200004fc 	.word	0x200004fc
  400498:	07270e00 	.word	0x07270e00
  40049c:	20000078 	.word	0x20000078
  4004a0:	00406600 	.word	0x00406600
  4004a4:	0040661c 	.word	0x0040661c
  4004a8:	0020b28a 	.word	0x0020b28a
  4004ac:	00406618 	.word	0x00406618
  4004b0:	00406620 	.word	0x00406620
  4004b4:	00406638 	.word	0x00406638
  4004b8:	200007ec 	.word	0x200007ec
  4004bc:	20000534 	.word	0x20000534
  4004c0:	200006d4 	.word	0x200006d4
  4004c4:	20000208 	.word	0x20000208
  4004c8:	20000204 	.word	0x20000204
  4004cc:	20000454 	.word	0x20000454
  4004d0:	20000460 	.word	0x20000460
  4004d4:	00406650 	.word	0x00406650

004004d8 <config_init>:
	// config.axis_swap_xy = false;
	// config.fpv_freeze_pitch = false;
	// config.fpv_freeze_roll = false;
	// config.max_pwm_fpv_pitch = 80;
	// config.max_pwm_fpv_roll = 80;
    config.gyro_calibrate = true;
  4004d8:	4b03      	ldr	r3, [pc, #12]	; (4004e8 <config_init+0x10>)
  4004da:	2201      	movs	r2, #1
  4004dc:	701a      	strb	r2, [r3, #0]
	config.accel_calibrate = false;
  4004de:	2200      	movs	r2, #0
  4004e0:	705a      	strb	r2, [r3, #1]
	config.log_motor = false;
  4004e2:	739a      	strb	r2, [r3, #14]
	config.log_imu = false;
  4004e4:	73da      	strb	r2, [r3, #15]
  4004e6:	4770      	bx	lr
  4004e8:	200006d4 	.word	0x200006d4

004004ec <SysTick_Handler>:


volatile uint32_t g_cph_millis = 0;

void SysTick_Handler(void) {
	g_cph_millis++;
  4004ec:	4a02      	ldr	r2, [pc, #8]	; (4004f8 <SysTick_Handler+0xc>)
  4004ee:	6813      	ldr	r3, [r2, #0]
  4004f0:	3301      	adds	r3, #1
  4004f2:	6013      	str	r3, [r2, #0]
  4004f4:	4770      	bx	lr
  4004f6:	bf00      	nop
  4004f8:	20000208 	.word	0x20000208

004004fc <cph_millis_init>:
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  4004fc:	4b05      	ldr	r3, [pc, #20]	; (400514 <cph_millis_init+0x18>)
  4004fe:	4a06      	ldr	r2, [pc, #24]	; (400518 <cph_millis_init+0x1c>)
  400500:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400502:	21f0      	movs	r1, #240	; 0xf0
  400504:	4a05      	ldr	r2, [pc, #20]	; (40051c <cph_millis_init+0x20>)
  400506:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  40050a:	2200      	movs	r2, #0
  40050c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  40050e:	2207      	movs	r2, #7
  400510:	601a      	str	r2, [r3, #0]
  400512:	4770      	bx	lr
  400514:	e000e010 	.word	0xe000e010
  400518:	0001d4bf 	.word	0x0001d4bf
  40051c:	e000ed00 	.word	0xe000ed00

00400520 <map>:
#include "cph_util.h"

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
  400520:	b410      	push	{r4}
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
  400522:	1a40      	subs	r0, r0, r1
  400524:	9c01      	ldr	r4, [sp, #4]
  400526:	1ae4      	subs	r4, r4, r3
  400528:	fb04 f000 	mul.w	r0, r4, r0
  40052c:	1a52      	subs	r2, r2, r1
  40052e:	fb90 f0f2 	sdiv	r0, r0, r2
  400532:	4418      	add	r0, r3
  400534:	bc10      	pop	{r4}
  400536:	4770      	bx	lr

00400538 <init_buffer>:
	init_buffer();
	init_lines();
}

void init_buffer()
{
  400538:	b508      	push	{r3, lr}
	cli_line_index = 0;
  40053a:	2100      	movs	r1, #0
  40053c:	4b03      	ldr	r3, [pc, #12]	; (40054c <init_buffer+0x14>)
  40053e:	6019      	str	r1, [r3, #0]
	memset(cli_line_buffer, '\0', sizeof(cli_line_buffer));
  400540:	2281      	movs	r2, #129	; 0x81
  400542:	4803      	ldr	r0, [pc, #12]	; (400550 <init_buffer+0x18>)
  400544:	f002 faf3 	bl	402b2e <memset>
  400548:	bd08      	pop	{r3, pc}
  40054a:	bf00      	nop
  40054c:	20000414 	.word	0x20000414
  400550:	200006e4 	.word	0x200006e4

00400554 <init_lines>:
}

void init_lines()
{
  400554:	b508      	push	{r3, lr}
	memset(cli_lines, '\0', sizeof(cli_lines));
  400556:	2281      	movs	r2, #129	; 0x81
  400558:	2100      	movs	r1, #0
  40055a:	4802      	ldr	r0, [pc, #8]	; (400564 <init_lines+0x10>)
  40055c:	f002 fae7 	bl	402b2e <memset>
  400560:	bd08      	pop	{r3, pc}
  400562:	bf00      	nop
  400564:	20000768 	.word	0x20000768

00400568 <cli_init>:
char cli_line_buffer[CLI_MAX_CHARS+1];
int cli_line_index = 0;


void cli_init()
{
  400568:	b508      	push	{r3, lr}
	init_buffer();
  40056a:	f7ff ffe5 	bl	400538 <init_buffer>
	init_lines();
  40056e:	f7ff fff1 	bl	400554 <init_lines>
  400572:	bd08      	pop	{r3, pc}

00400574 <cli_handle_command>:

}

//printf("motor0: %d\r\n", atoi(parm));
void cli_handle_command(char *cmd, char *parm)
{
  400574:	b570      	push	{r4, r5, r6, lr}
  400576:	b092      	sub	sp, #72	; 0x48
  400578:	4604      	mov	r4, r0
  40057a:	460d      	mov	r5, r1

	if (strcmp(cmd, "log_motor") == 0) {
  40057c:	493e      	ldr	r1, [pc, #248]	; (400678 <cli_handle_command+0x104>)
  40057e:	f003 f879 	bl	403674 <strcmp>
  400582:	b950      	cbnz	r0, 40059a <cli_handle_command+0x26>
		config.log_motor = atoi(parm);
  400584:	4628      	mov	r0, r5
  400586:	f002 fa97 	bl	402ab8 <atoi>
  40058a:	1c01      	adds	r1, r0, #0
  40058c:	bf18      	it	ne
  40058e:	2101      	movne	r1, #1
  400590:	4b3a      	ldr	r3, [pc, #232]	; (40067c <cli_handle_command+0x108>)
  400592:	7399      	strb	r1, [r3, #14]
		printf("log_motor: %d\r\n", config.log_motor);
  400594:	483a      	ldr	r0, [pc, #232]	; (400680 <cli_handle_command+0x10c>)
  400596:	f002 ff41 	bl	40341c <iprintf>
	}

	if (strcmp(cmd, "log_imu") == 0) {
  40059a:	493a      	ldr	r1, [pc, #232]	; (400684 <cli_handle_command+0x110>)
  40059c:	4620      	mov	r0, r4
  40059e:	f003 f869 	bl	403674 <strcmp>
  4005a2:	b950      	cbnz	r0, 4005ba <cli_handle_command+0x46>
		config.log_imu = atoi(parm);
  4005a4:	4628      	mov	r0, r5
  4005a6:	f002 fa87 	bl	402ab8 <atoi>
  4005aa:	1c01      	adds	r1, r0, #0
  4005ac:	bf18      	it	ne
  4005ae:	2101      	movne	r1, #1
  4005b0:	4b32      	ldr	r3, [pc, #200]	; (40067c <cli_handle_command+0x108>)
  4005b2:	73d9      	strb	r1, [r3, #15]
		printf("log_imu: %d\r\n", config.log_imu);
  4005b4:	4834      	ldr	r0, [pc, #208]	; (400688 <cli_handle_command+0x114>)
  4005b6:	f002 ff31 	bl	40341c <iprintf>
	}	

	if (strcmp(cmd, "motor_min") == 0) {
  4005ba:	4934      	ldr	r1, [pc, #208]	; (40068c <cli_handle_command+0x118>)
  4005bc:	4620      	mov	r0, r4
  4005be:	f003 f859 	bl	403674 <strcmp>
  4005c2:	b9c8      	cbnz	r0, 4005f8 <cli_handle_command+0x84>
		printf("motor min command issued\r\n");
  4005c4:	4832      	ldr	r0, [pc, #200]	; (400690 <cli_handle_command+0x11c>)
  4005c6:	f002 ff29 	bl	40341c <iprintf>
		motor_min(motors[0]);
  4005ca:	4d32      	ldr	r5, [pc, #200]	; (400694 <cli_handle_command+0x120>)
  4005cc:	2644      	movs	r6, #68	; 0x44
  4005ce:	4632      	mov	r2, r6
  4005d0:	f105 0110 	add.w	r1, r5, #16
  4005d4:	4668      	mov	r0, sp
  4005d6:	f002 fa9f 	bl	402b18 <memcpy>
  4005da:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  4005de:	f000 ff97 	bl	401510 <motor_min>
		motor_min(motors[1]);
  4005e2:	4632      	mov	r2, r6
  4005e4:	f105 0164 	add.w	r1, r5, #100	; 0x64
  4005e8:	4668      	mov	r0, sp
  4005ea:	f002 fa95 	bl	402b18 <memcpy>
  4005ee:	3554      	adds	r5, #84	; 0x54
  4005f0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  4005f4:	f000 ff8c 	bl	401510 <motor_min>
	}

	if (strcmp(cmd, "motor_mid") == 0) {
  4005f8:	4927      	ldr	r1, [pc, #156]	; (400698 <cli_handle_command+0x124>)
  4005fa:	4620      	mov	r0, r4
  4005fc:	f003 f83a 	bl	403674 <strcmp>
  400600:	b9c8      	cbnz	r0, 400636 <cli_handle_command+0xc2>
		printf("motor mid command issued\r\n");
  400602:	4826      	ldr	r0, [pc, #152]	; (40069c <cli_handle_command+0x128>)
  400604:	f002 ff0a 	bl	40341c <iprintf>
		motor_mid(motors[0]);
  400608:	4d22      	ldr	r5, [pc, #136]	; (400694 <cli_handle_command+0x120>)
  40060a:	2644      	movs	r6, #68	; 0x44
  40060c:	4632      	mov	r2, r6
  40060e:	f105 0110 	add.w	r1, r5, #16
  400612:	4668      	mov	r0, sp
  400614:	f002 fa80 	bl	402b18 <memcpy>
  400618:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  40061c:	f000 ff94 	bl	401548 <motor_mid>
		motor_mid(motors[1]);
  400620:	4632      	mov	r2, r6
  400622:	f105 0164 	add.w	r1, r5, #100	; 0x64
  400626:	4668      	mov	r0, sp
  400628:	f002 fa76 	bl	402b18 <memcpy>
  40062c:	3554      	adds	r5, #84	; 0x54
  40062e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  400632:	f000 ff89 	bl	401548 <motor_mid>
	}

	if (strcmp(cmd, "motor_max") == 0) {
  400636:	491a      	ldr	r1, [pc, #104]	; (4006a0 <cli_handle_command+0x12c>)
  400638:	4620      	mov	r0, r4
  40063a:	f003 f81b 	bl	403674 <strcmp>
  40063e:	b9c8      	cbnz	r0, 400674 <cli_handle_command+0x100>
		printf("motor max command issued\r\n");
  400640:	4818      	ldr	r0, [pc, #96]	; (4006a4 <cli_handle_command+0x130>)
  400642:	f002 feeb 	bl	40341c <iprintf>
		motor_max(motors[0]);
  400646:	4c13      	ldr	r4, [pc, #76]	; (400694 <cli_handle_command+0x120>)
  400648:	2544      	movs	r5, #68	; 0x44
  40064a:	462a      	mov	r2, r5
  40064c:	f104 0110 	add.w	r1, r4, #16
  400650:	4668      	mov	r0, sp
  400652:	f002 fa61 	bl	402b18 <memcpy>
  400656:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  40065a:	f000 ff91 	bl	401580 <motor_max>
		motor_max(motors[1]);
  40065e:	462a      	mov	r2, r5
  400660:	f104 0164 	add.w	r1, r4, #100	; 0x64
  400664:	4668      	mov	r0, sp
  400666:	f002 fa57 	bl	402b18 <memcpy>
  40066a:	3454      	adds	r4, #84	; 0x54
  40066c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  400670:	f000 ff86 	bl	401580 <motor_max>
	} 
}
  400674:	b012      	add	sp, #72	; 0x48
  400676:	bd70      	pop	{r4, r5, r6, pc}
  400678:	0040667c 	.word	0x0040667c
  40067c:	200006d4 	.word	0x200006d4
  400680:	00406688 	.word	0x00406688
  400684:	00406698 	.word	0x00406698
  400688:	004066a0 	.word	0x004066a0
  40068c:	004066b0 	.word	0x004066b0
  400690:	004066bc 	.word	0x004066bc
  400694:	20000534 	.word	0x20000534
  400698:	004066d8 	.word	0x004066d8
  40069c:	004066e4 	.word	0x004066e4
  4006a0:	00406700 	.word	0x00406700
  4006a4:	0040670c 	.word	0x0040670c

004006a8 <cli_put_char>:
	return false;
}

void cli_put_char(unsigned char c)
{
	int i = (unsigned int)(cli_buffer.head + 1) % CLI_RX_BUFFER_SIZE;
  4006a8:	4a07      	ldr	r2, [pc, #28]	; (4006c8 <cli_put_char+0x20>)
  4006aa:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
  4006ae:	1c4b      	adds	r3, r1, #1
  4006b0:	f3c3 0308 	ubfx	r3, r3, #0, #9

	// if we should be storing the received character into the location
	// just before the tail (meaning that the head would advance to the
	// current location of the tail), we're about to overflow the buffer
	// and so we don't write the character or advance the head.
	if (i != cli_buffer.tail) {
  4006b4:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
  4006b8:	4293      	cmp	r3, r2
  4006ba:	d003      	beq.n	4006c4 <cli_put_char+0x1c>
		cli_buffer.buffer[cli_buffer.head] = c;
  4006bc:	4a02      	ldr	r2, [pc, #8]	; (4006c8 <cli_put_char+0x20>)
  4006be:	5450      	strb	r0, [r2, r1]
		cli_buffer.head = i;
  4006c0:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  4006c4:	4770      	bx	lr
  4006c6:	bf00      	nop
  4006c8:	2000020c 	.word	0x2000020c

004006cc <cli_read_device>:
{
	memset(cli_lines, '\0', sizeof(cli_lines));
}

void cli_read_device(void)
{
  4006cc:	b500      	push	{lr}
  4006ce:	b083      	sub	sp, #12
    uint8_t uc_char;
	uint8_t uc_flag;

	if (uart_is_rx_ready(CONSOLE_UART)) {
  4006d0:	4808      	ldr	r0, [pc, #32]	; (4006f4 <cli_read_device+0x28>)
  4006d2:	f001 fc09 	bl	401ee8 <uart_is_rx_ready>
  4006d6:	b150      	cbz	r0, 4006ee <cli_read_device+0x22>
		uc_flag = uart_read(CONSOLE_UART, &uc_char);
  4006d8:	f10d 0107 	add.w	r1, sp, #7
  4006dc:	4805      	ldr	r0, [pc, #20]	; (4006f4 <cli_read_device+0x28>)
  4006de:	f001 fc0f 	bl	401f00 <uart_read>
		if (!uc_flag) {
  4006e2:	b2c0      	uxtb	r0, r0
  4006e4:	b918      	cbnz	r0, 4006ee <cli_read_device+0x22>
			cli_put_char(uc_char);
  4006e6:	f89d 0007 	ldrb.w	r0, [sp, #7]
  4006ea:	f7ff ffdd 	bl	4006a8 <cli_put_char>
		}
	}
}
  4006ee:	b003      	add	sp, #12
  4006f0:	f85d fb04 	ldr.w	pc, [sp], #4
  4006f4:	400e0800 	.word	0x400e0800

004006f8 <cli_data_available>:
}

uint8_t cli_data_available()
{

	return (uint8_t)(CLI_RX_BUFFER_SIZE + cli_buffer.head - cli_buffer.tail) % CLI_RX_BUFFER_SIZE;
  4006f8:	4a03      	ldr	r2, [pc, #12]	; (400708 <cli_data_available+0x10>)
  4006fa:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
  4006fe:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
  400702:	1a18      	subs	r0, r3, r0
}
  400704:	b2c0      	uxtb	r0, r0
  400706:	4770      	bx	lr
  400708:	2000020c 	.word	0x2000020c

0040070c <cli_data_read>:

uint8_t cli_data_read(void)
{
	// if the head isn't ahead of the tail, we don't have any characters
	if (cli_buffer.head == cli_buffer.tail) {
  40070c:	4a08      	ldr	r2, [pc, #32]	; (400730 <cli_data_read+0x24>)
  40070e:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
  400712:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
  400716:	429a      	cmp	r2, r3
  400718:	d007      	beq.n	40072a <cli_data_read+0x1e>
		return -1;
	} else {
		uint8_t c = cli_buffer.buffer[cli_buffer.tail];
  40071a:	4a05      	ldr	r2, [pc, #20]	; (400730 <cli_data_read+0x24>)
  40071c:	5cd0      	ldrb	r0, [r2, r3]
		cli_buffer.tail = (unsigned int)(cli_buffer.tail + 1) % CLI_RX_BUFFER_SIZE;
  40071e:	3301      	adds	r3, #1
  400720:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400724:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
		return c;
  400728:	4770      	bx	lr

uint8_t cli_data_read(void)
{
	// if the head isn't ahead of the tail, we don't have any characters
	if (cli_buffer.head == cli_buffer.tail) {
		return -1;
  40072a:	20ff      	movs	r0, #255	; 0xff
	} else {
		uint8_t c = cli_buffer.buffer[cli_buffer.tail];
		cli_buffer.tail = (unsigned int)(cli_buffer.tail + 1) % CLI_RX_BUFFER_SIZE;
		return c;
	}
  40072c:	4770      	bx	lr
  40072e:	bf00      	nop
  400730:	2000020c 	.word	0x2000020c

00400734 <handle_data>:
	} 
}

// check to see if we have a new line
bool handle_data()
{
  400734:	b508      	push	{r3, lr}

	char c = cli_data_read();
  400736:	f7ff ffe9 	bl	40070c <cli_data_read>

	// ignore null terminated strings
	if(c == '\0') return false;
  40073a:	b190      	cbz	r0, 400762 <handle_data+0x2e>
	// prevent buffer overrun
	if(cli_line_index >= CLI_MAX_CHARS) return false;
  40073c:	4b0c      	ldr	r3, [pc, #48]	; (400770 <handle_data+0x3c>)
  40073e:	681b      	ldr	r3, [r3, #0]
  400740:	2b7f      	cmp	r3, #127	; 0x7f
  400742:	dc10      	bgt.n	400766 <handle_data+0x32>

	// store character in cli_line_buffer
	cli_line_buffer[cli_line_index] = c;
  400744:	490b      	ldr	r1, [pc, #44]	; (400774 <handle_data+0x40>)
  400746:	54c8      	strb	r0, [r1, r3]
	cli_line_index++;
  400748:	3301      	adds	r3, #1
  40074a:	4909      	ldr	r1, [pc, #36]	; (400770 <handle_data+0x3c>)
  40074c:	600b      	str	r3, [r1, #0]

	// check for end of line
	if(c == CLI_TKEND) {
  40074e:	280d      	cmp	r0, #13
  400750:	d10b      	bne.n	40076a <handle_data+0x36>
		// copy new message into buffer
		strcpy(cli_lines, cli_line_buffer);
  400752:	4908      	ldr	r1, [pc, #32]	; (400774 <handle_data+0x40>)
  400754:	4808      	ldr	r0, [pc, #32]	; (400778 <handle_data+0x44>)
  400756:	f002 ff97 	bl	403688 <strcpy>
		init_buffer();
  40075a:	f7ff feed 	bl	400538 <init_buffer>
		return true;
  40075e:	2001      	movs	r0, #1
  400760:	bd08      	pop	{r3, pc}
{

	char c = cli_data_read();

	// ignore null terminated strings
	if(c == '\0') return false;
  400762:	2000      	movs	r0, #0
  400764:	bd08      	pop	{r3, pc}
	// prevent buffer overrun
	if(cli_line_index >= CLI_MAX_CHARS) return false;
  400766:	2000      	movs	r0, #0
  400768:	bd08      	pop	{r3, pc}
		strcpy(cli_lines, cli_line_buffer);
		init_buffer();
		return true;
	}

	return false;
  40076a:	2000      	movs	r0, #0
}
  40076c:	bd08      	pop	{r3, pc}
  40076e:	bf00      	nop
  400770:	20000414 	.word	0x20000414
  400774:	200006e4 	.word	0x200006e4
  400778:	20000768 	.word	0x20000768

0040077c <cli_tick>:
}



void cli_tick()
{
  40077c:	b530      	push	{r4, r5, lr}
  40077e:	b083      	sub	sp, #12
	// read the serial port
	cli_read_device();
  400780:	f7ff ffa4 	bl	4006cc <cli_read_device>

	if (cli_data_available()) {
  400784:	f7ff ffb8 	bl	4006f8 <cli_data_available>
  400788:	b1a8      	cbz	r0, 4007b6 <cli_tick+0x3a>
		if (handle_data()) {
  40078a:	f7ff ffd3 	bl	400734 <handle_data>
  40078e:	b190      	cbz	r0, 4007b6 <cli_tick+0x3a>
			//config_test();

			char *saveptr;
			char *cmd, *parm;

			cmd = strtok_r(cli_lines, CLI_DELIM, &saveptr);
  400790:	4c0a      	ldr	r4, [pc, #40]	; (4007bc <cli_tick+0x40>)
  400792:	aa01      	add	r2, sp, #4
  400794:	4621      	mov	r1, r4
  400796:	480a      	ldr	r0, [pc, #40]	; (4007c0 <cli_tick+0x44>)
  400798:	f002 ffb1 	bl	4036fe <strtok_r>
  40079c:	4605      	mov	r5, r0
			parm = strtok_r(NULL, CLI_DELIM, &saveptr);
  40079e:	aa01      	add	r2, sp, #4
  4007a0:	4621      	mov	r1, r4
  4007a2:	2000      	movs	r0, #0
  4007a4:	f002 ffab 	bl	4036fe <strtok_r>

			// printf("cmd=%s\r\n", cmd);
			// printf("parm=%s\r\n", parm);

			if (parm != NULL)
  4007a8:	4601      	mov	r1, r0
  4007aa:	b110      	cbz	r0, 4007b2 <cli_tick+0x36>
				cli_handle_command(cmd, parm);
  4007ac:	4628      	mov	r0, r5
  4007ae:	f7ff fee1 	bl	400574 <cli_handle_command>


			// reset cli_lines
			init_lines();
  4007b2:	f7ff fecf 	bl	400554 <init_lines>

		}
	}

}
  4007b6:	b003      	add	sp, #12
  4007b8:	bd30      	pop	{r4, r5, pc}
  4007ba:	bf00      	nop
  4007bc:	00406728 	.word	0x00406728
  4007c0:	20000768 	.word	0x20000768

004007c4 <write_register8>:
int16_t read_register16(uint8_t reg);
uint8_t read_bytes(uint8_t reg, int8_t length, uint8_t *data);


void write_register8(uint8_t reg, uint8_t value)
{
  4007c4:	b500      	push	{lr}
  4007c6:	b089      	sub	sp, #36	; 0x24
  4007c8:	f88d 1007 	strb.w	r1, [sp, #7]
    twi_packet_t packet_tx;

    packet_tx.chip = IMU_ADDRESS;
  4007cc:	2368      	movs	r3, #104	; 0x68
  4007ce:	f88d 301c 	strb.w	r3, [sp, #28]
    packet_tx.addr[0] = reg;
  4007d2:	f88d 000c 	strb.w	r0, [sp, #12]
    packet_tx.addr_length = sizeof(uint8_t);
  4007d6:	2301      	movs	r3, #1
  4007d8:	9304      	str	r3, [sp, #16]
    packet_tx.buffer = &value;
  4007da:	f10d 0207 	add.w	r2, sp, #7
  4007de:	9205      	str	r2, [sp, #20]
    packet_tx.length = sizeof(uint8_t);
  4007e0:	9306      	str	r3, [sp, #24]

    uint32_t status = twi_master_write(IMU_TWI, &packet_tx);
  4007e2:	a903      	add	r1, sp, #12
  4007e4:	4806      	ldr	r0, [pc, #24]	; (400800 <write_register8+0x3c>)
  4007e6:	f001 f8b3 	bl	401950 <twi_master_write>

    // printf("write_register status: %d\r\n", status);
    
    if (status == TWI_SUCCESS) {
  4007ea:	b910      	cbnz	r0, 4007f2 <write_register8+0x2e>
        puts("write_register: success\r\n");
  4007ec:	4805      	ldr	r0, [pc, #20]	; (400804 <write_register8+0x40>)
  4007ee:	f002 fe87 	bl	403500 <puts>
    }

    delay_ms(TWI_WAIT_TIME);
  4007f2:	4805      	ldr	r0, [pc, #20]	; (400808 <write_register8+0x44>)
  4007f4:	f006 fa2c 	bl	406c50 <__portable_delay_cycles_veneer>
}
  4007f8:	b009      	add	sp, #36	; 0x24
  4007fa:	f85d fb04 	ldr.w	pc, [sp], #4
  4007fe:	bf00      	nop
  400800:	40018000 	.word	0x40018000
  400804:	0040672c 	.word	0x0040672c
  400808:	00014ed3 	.word	0x00014ed3

0040080c <read_register8>:

    delay_ms(TWI_WAIT_TIME);
}

uint8_t read_register8(uint8_t reg)
{
  40080c:	b510      	push	{r4, lr}
  40080e:	b086      	sub	sp, #24
    uint8_t value = 0;
    twi_packet_t packet_rx;

    memset(mpu_buffer, 0, sizeof(mpu_buffer));
  400810:	4b0e      	ldr	r3, [pc, #56]	; (40084c <read_register8+0x40>)
  400812:	2200      	movs	r2, #0
  400814:	601a      	str	r2, [r3, #0]
  400816:	605a      	str	r2, [r3, #4]
  400818:	609a      	str	r2, [r3, #8]
  40081a:	60da      	str	r2, [r3, #12]

    packet_rx.chip = IMU_ADDRESS;
  40081c:	2268      	movs	r2, #104	; 0x68
  40081e:	f88d 2014 	strb.w	r2, [sp, #20]
    packet_rx.addr[0] = reg;
  400822:	f88d 0004 	strb.w	r0, [sp, #4]
    packet_rx.addr_length = sizeof(uint8_t);
  400826:	2201      	movs	r2, #1
  400828:	9202      	str	r2, [sp, #8]
    packet_rx.buffer = &mpu_buffer;
  40082a:	9303      	str	r3, [sp, #12]
    packet_rx.length = sizeof(uint8_t);
  40082c:	9204      	str	r2, [sp, #16]

    uint32_t status = twi_master_read(IMU_TWI, &packet_rx);
  40082e:	a901      	add	r1, sp, #4
  400830:	4807      	ldr	r0, [pc, #28]	; (400850 <read_register8+0x44>)
  400832:	f001 f825 	bl	401880 <twi_master_read>

    // printf("read_register status: %d\r\n", status);
    
    if (status == TWI_SUCCESS) {
  400836:	b910      	cbnz	r0, 40083e <read_register8+0x32>
        // puts("read_register: success\r\n");
        value = mpu_buffer[0];
  400838:	4b04      	ldr	r3, [pc, #16]	; (40084c <read_register8+0x40>)
  40083a:	781c      	ldrb	r4, [r3, #0]
  40083c:	e000      	b.n	400840 <read_register8+0x34>
    delay_ms(TWI_WAIT_TIME);
}

uint8_t read_register8(uint8_t reg)
{
    uint8_t value = 0;
  40083e:	2400      	movs	r4, #0
    if (status == TWI_SUCCESS) {
        // puts("read_register: success\r\n");
        value = mpu_buffer[0];
    }

    delay_ms(TWI_WAIT_TIME);
  400840:	4804      	ldr	r0, [pc, #16]	; (400854 <read_register8+0x48>)
  400842:	f006 fa05 	bl	406c50 <__portable_delay_cycles_veneer>

    return value;
}
  400846:	4620      	mov	r0, r4
  400848:	b006      	add	sp, #24
  40084a:	bd10      	pop	{r4, pc}
  40084c:	20000418 	.word	0x20000418
  400850:	40018000 	.word	0x40018000
  400854:	00014ed3 	.word	0x00014ed3

00400858 <read_bytes>:

    return value;
}

uint8_t read_bytes(uint8_t reg, int8_t length, uint8_t *data)
{
  400858:	b510      	push	{r4, lr}
  40085a:	b086      	sub	sp, #24
  40085c:	460c      	mov	r4, r1
    // uint8_t value = 0;
    twi_packet_t packet_rx;

    memset(mpu_buffer, 0, sizeof(mpu_buffer));
  40085e:	4b0c      	ldr	r3, [pc, #48]	; (400890 <read_bytes+0x38>)
  400860:	2100      	movs	r1, #0
  400862:	6019      	str	r1, [r3, #0]
  400864:	6059      	str	r1, [r3, #4]
  400866:	6099      	str	r1, [r3, #8]
  400868:	60d9      	str	r1, [r3, #12]

    packet_rx.chip = IMU_ADDRESS;
  40086a:	2368      	movs	r3, #104	; 0x68
  40086c:	f88d 3014 	strb.w	r3, [sp, #20]
    packet_rx.addr[0] = reg;
  400870:	f88d 0004 	strb.w	r0, [sp, #4]
    packet_rx.addr_length = sizeof(uint8_t);
  400874:	2301      	movs	r3, #1
  400876:	9302      	str	r3, [sp, #8]
    packet_rx.buffer = data;
  400878:	9203      	str	r2, [sp, #12]
    packet_rx.length = length;
  40087a:	9404      	str	r4, [sp, #16]

    uint32_t status = twi_master_read(IMU_TWI, &packet_rx);
  40087c:	a901      	add	r1, sp, #4
  40087e:	4805      	ldr	r0, [pc, #20]	; (400894 <read_bytes+0x3c>)
  400880:	f000 fffe 	bl	401880 <twi_master_read>
    if (status == TWI_SUCCESS) {
        // puts("read_register: success\r\n");
        // value = mpu_buffer[0];
    }

    delay_ms(TWI_WAIT_TIME);
  400884:	4804      	ldr	r0, [pc, #16]	; (400898 <read_bytes+0x40>)
  400886:	f006 f9e3 	bl	406c50 <__portable_delay_cycles_veneer>

    return length;
}
  40088a:	b2e0      	uxtb	r0, r4
  40088c:	b006      	add	sp, #24
  40088e:	bd10      	pop	{r4, pc}
  400890:	20000418 	.word	0x20000418
  400894:	40018000 	.word	0x40018000
  400898:	00014ed3 	.word	0x00014ed3

0040089c <write_register_bit>:


void write_register_bit(uint8_t reg, uint8_t pos, bool state)
{
  40089c:	b570      	push	{r4, r5, r6, lr}
  40089e:	4604      	mov	r4, r0
  4008a0:	460d      	mov	r5, r1
  4008a2:	4616      	mov	r6, r2
    uint8_t value;
    value = read_register8(reg);
  4008a4:	f7ff ffb2 	bl	40080c <read_register8>

    if (state) {
  4008a8:	b126      	cbz	r6, 4008b4 <write_register_bit+0x18>
        value |= (1 << pos);
  4008aa:	2101      	movs	r1, #1
  4008ac:	40a9      	lsls	r1, r5
  4008ae:	4301      	orrs	r1, r0
  4008b0:	b2c9      	uxtb	r1, r1
  4008b2:	e004      	b.n	4008be <write_register_bit+0x22>
    } else {
        value &= ~(1 << pos);
  4008b4:	2101      	movs	r1, #1
  4008b6:	40a9      	lsls	r1, r5
  4008b8:	ea20 0101 	bic.w	r1, r0, r1
  4008bc:	b2c9      	uxtb	r1, r1
    }

    write_register8(reg, value);
  4008be:	4620      	mov	r0, r4
  4008c0:	f7ff ff80 	bl	4007c4 <write_register8>
  4008c4:	bd70      	pop	{r4, r5, r6, pc}
  4008c6:	bf00      	nop

004008c8 <read_register_bit>:
}

bool read_register_bit(uint8_t reg, uint8_t pos)
{
  4008c8:	b510      	push	{r4, lr}
  4008ca:	460c      	mov	r4, r1
    uint8_t value;
    value = read_register8(reg);
  4008cc:	f7ff ff9e 	bl	40080c <read_register8>
    return ((value >> pos) & 1);
  4008d0:	4120      	asrs	r0, r4
}
  4008d2:	f000 0001 	and.w	r0, r0, #1
  4008d6:	bd10      	pop	{r4, pc}

004008d8 <mpu_init>:

bool mpu_init(void)
{
  4008d8:	b500      	push	{lr}
  4008da:	b085      	sub	sp, #20
    twi_options_t opt;

	/* Configure the options of TWI driver */
	opt.master_clk = sysclk_get_peripheral_hz();
  4008dc:	4b0d      	ldr	r3, [pc, #52]	; (400914 <mpu_init+0x3c>)
  4008de:	9301      	str	r3, [sp, #4]
    opt.speed      = TWI_CLK;
  4008e0:	4b0d      	ldr	r3, [pc, #52]	; (400918 <mpu_init+0x40>)
  4008e2:	9302      	str	r3, [sp, #8]

    if (twi_master_init(IMU_TWI, &opt) != TWI_SUCCESS) {
  4008e4:	a901      	add	r1, sp, #4
  4008e6:	480d      	ldr	r0, [pc, #52]	; (40091c <mpu_init+0x44>)
  4008e8:	f000 ff9a 	bl	401820 <twi_master_init>
  4008ec:	b138      	cbz	r0, 4008fe <mpu_init+0x26>
        
        puts("twi_master_init: failed\r\n");
  4008ee:	480c      	ldr	r0, [pc, #48]	; (400920 <mpu_init+0x48>)
  4008f0:	f002 fe06 	bl	403500 <puts>
        // Give I2C time to settle
        delay_ms(TWI_WAIT_TIME);
  4008f4:	480b      	ldr	r0, [pc, #44]	; (400924 <mpu_init+0x4c>)
  4008f6:	f006 f9ab 	bl	406c50 <__portable_delay_cycles_veneer>
        return false;
  4008fa:	2000      	movs	r0, #0
  4008fc:	e006      	b.n	40090c <mpu_init+0x34>
        
    } else {
        puts("twi_master_init: success\r\n");
  4008fe:	480a      	ldr	r0, [pc, #40]	; (400928 <mpu_init+0x50>)
  400900:	f002 fdfe 	bl	403500 <puts>
        // Give I2C time to settle
        delay_ms(TWI_WAIT_TIME);
  400904:	4807      	ldr	r0, [pc, #28]	; (400924 <mpu_init+0x4c>)
  400906:	f006 f9a3 	bl	406c50 <__portable_delay_cycles_veneer>
        return true;
  40090a:	2001      	movs	r0, #1
    }
    
}
  40090c:	b005      	add	sp, #20
  40090e:	f85d fb04 	ldr.w	pc, [sp], #4
  400912:	bf00      	nop
  400914:	07270e00 	.word	0x07270e00
  400918:	00061a80 	.word	0x00061a80
  40091c:	40018000 	.word	0x40018000
  400920:	00406748 	.word	0x00406748
  400924:	00014ed3 	.word	0x00014ed3
  400928:	00406764 	.word	0x00406764

0040092c <mpu_probe>:

bool mpu_probe(void)
{
  40092c:	b508      	push	{r3, lr}
    if (twi_probe(IMU_TWI, IMU_ADDRESS) != TWI_SUCCESS) {
  40092e:	2168      	movs	r1, #104	; 0x68
  400930:	4809      	ldr	r0, [pc, #36]	; (400958 <mpu_probe+0x2c>)
  400932:	f001 f84f 	bl	4019d4 <twi_probe>
  400936:	b138      	cbz	r0, 400948 <mpu_probe+0x1c>
        puts("twi_probe: failed\r\n");
  400938:	4808      	ldr	r0, [pc, #32]	; (40095c <mpu_probe+0x30>)
  40093a:	f002 fde1 	bl	403500 <puts>
        // Give I2C time to settle
        delay_ms(TWI_WAIT_TIME);
  40093e:	4808      	ldr	r0, [pc, #32]	; (400960 <mpu_probe+0x34>)
  400940:	f006 f986 	bl	406c50 <__portable_delay_cycles_veneer>
        return false;
  400944:	2000      	movs	r0, #0
  400946:	bd08      	pop	{r3, pc}
        
    } else {
        puts("twi_probe: success\r\n");
  400948:	4806      	ldr	r0, [pc, #24]	; (400964 <mpu_probe+0x38>)
  40094a:	f002 fdd9 	bl	403500 <puts>
        // Give I2C time to settle
        delay_ms(TWI_WAIT_TIME);
  40094e:	4804      	ldr	r0, [pc, #16]	; (400960 <mpu_probe+0x34>)
  400950:	f006 f97e 	bl	406c50 <__portable_delay_cycles_veneer>
        return true;
  400954:	2001      	movs	r0, #1
    }
}
  400956:	bd08      	pop	{r3, pc}
  400958:	40018000 	.word	0x40018000
  40095c:	00406780 	.word	0x00406780
  400960:	00014ed3 	.word	0x00014ed3
  400964:	00406794 	.word	0x00406794

00400968 <mpu_who_am_i>:

    return true;
}

uint8_t mpu_who_am_i(void)
{
  400968:	b508      	push	{r3, lr}
    uint8_t value = read_register8(MPU6050_RA_WHO_AM_I);
  40096a:	2075      	movs	r0, #117	; 0x75
  40096c:	f7ff ff4e 	bl	40080c <read_register8>
    if (value == 0x68) {
        // puts("who_am_i: success\r\n");
    }

    return value;
}
  400970:	bd08      	pop	{r3, pc}
  400972:	bf00      	nop

00400974 <mpu_set_clock_source>:
    T = read_register16(MPU6050_RA_TEMP_OUT_H);
    return T;
}

void mpu_set_clock_source(uint8_t source)
{
  400974:	b510      	push	{r4, lr}
  400976:	4604      	mov	r4, r0
    uint8_t value;

    value = read_register8(MPU6050_RA_PWR_MGMT_1);
  400978:	206b      	movs	r0, #107	; 0x6b
  40097a:	f7ff ff47 	bl	40080c <read_register8>
    value &= 0b11111000; // mask
  40097e:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
    value |= source;

    write_register8(MPU6050_RA_PWR_MGMT_1, value);
  400982:	4321      	orrs	r1, r4
  400984:	206b      	movs	r0, #107	; 0x6b
  400986:	f7ff ff1d 	bl	4007c4 <write_register8>
  40098a:	bd10      	pop	{r4, pc}

0040098c <mpu_get_clock_source>:
}

uint8_t mpu_get_clock_source(void)
{
  40098c:	b508      	push	{r3, lr}
    uint8_t value;

    value = read_register8(MPU6050_RA_PWR_MGMT_1);
  40098e:	206b      	movs	r0, #107	; 0x6b
  400990:	f7ff ff3c 	bl	40080c <read_register8>
    value &= 0b00000111; // mask

    return (uint8_t)value;
}
  400994:	f000 0007 	and.w	r0, r0, #7
  400998:	bd08      	pop	{r3, pc}
  40099a:	bf00      	nop

0040099c <mpu_set_gyro_scale>:

void mpu_set_gyro_scale(uint8_t scale)
{
  40099c:	b510      	push	{r4, lr}
  40099e:	4604      	mov	r4, r0
    uint8_t value;

    switch (scale) {
  4009a0:	2803      	cmp	r0, #3
  4009a2:	d812      	bhi.n	4009ca <mpu_set_gyro_scale+0x2e>
  4009a4:	e8df f000 	tbb	[pc, r0]
  4009a8:	0e0a0602 	.word	0x0e0a0602
        case MPU6050_GYRO_FS_250:
            dps_per_digit = .007633f;
  4009ac:	4a0d      	ldr	r2, [pc, #52]	; (4009e4 <mpu_set_gyro_scale+0x48>)
  4009ae:	4b0e      	ldr	r3, [pc, #56]	; (4009e8 <mpu_set_gyro_scale+0x4c>)
  4009b0:	601a      	str	r2, [r3, #0]
            break;
  4009b2:	e00a      	b.n	4009ca <mpu_set_gyro_scale+0x2e>
        case MPU6050_GYRO_FS_500:
            dps_per_digit = .015267f;
  4009b4:	4a0d      	ldr	r2, [pc, #52]	; (4009ec <mpu_set_gyro_scale+0x50>)
  4009b6:	4b0c      	ldr	r3, [pc, #48]	; (4009e8 <mpu_set_gyro_scale+0x4c>)
  4009b8:	601a      	str	r2, [r3, #0]
            break;
  4009ba:	e006      	b.n	4009ca <mpu_set_gyro_scale+0x2e>
        case MPU6050_GYRO_FS_1000:
            dps_per_digit = .030487f;
  4009bc:	4a0c      	ldr	r2, [pc, #48]	; (4009f0 <mpu_set_gyro_scale+0x54>)
  4009be:	4b0a      	ldr	r3, [pc, #40]	; (4009e8 <mpu_set_gyro_scale+0x4c>)
  4009c0:	601a      	str	r2, [r3, #0]
            break;
  4009c2:	e002      	b.n	4009ca <mpu_set_gyro_scale+0x2e>
        case MPU6050_GYRO_FS_2000:
            dps_per_digit = .060975f;
  4009c4:	4a0b      	ldr	r2, [pc, #44]	; (4009f4 <mpu_set_gyro_scale+0x58>)
  4009c6:	4b08      	ldr	r3, [pc, #32]	; (4009e8 <mpu_set_gyro_scale+0x4c>)
  4009c8:	601a      	str	r2, [r3, #0]
            break;
    }

    value = read_register8(MPU6050_RA_GYRO_CONFIG);
  4009ca:	201b      	movs	r0, #27
  4009cc:	f7ff ff1e 	bl	40080c <read_register8>
    value &= 0b11100111; // mask
    value |= (scale << 3);
  4009d0:	f020 0018 	bic.w	r0, r0, #24
  4009d4:	ea40 01c4 	orr.w	r1, r0, r4, lsl #3

    write_register8(MPU6050_RA_GYRO_CONFIG, value);
  4009d8:	b2c9      	uxtb	r1, r1
  4009da:	201b      	movs	r0, #27
  4009dc:	f7ff fef2 	bl	4007c4 <write_register8>
  4009e0:	bd10      	pop	{r4, pc}
  4009e2:	bf00      	nop
  4009e4:	3bfa1e3f 	.word	0x3bfa1e3f
  4009e8:	2000043c 	.word	0x2000043c
  4009ec:	3c7a2270 	.word	0x3c7a2270
  4009f0:	3cf9bfdf 	.word	0x3cf9bfdf
  4009f4:	3d79c0ec 	.word	0x3d79c0ec

004009f8 <mpu_get_gyro_scale>:
}

uint8_t mpu_get_gyro_scale(void)
{
  4009f8:	b508      	push	{r3, lr}
    uint8_t value;

    value = read_register8(MPU6050_RA_GYRO_CONFIG);
  4009fa:	201b      	movs	r0, #27
  4009fc:	f7ff ff06 	bl	40080c <read_register8>
    value &= 0b00011000; // mask
    value >>= 3;

    return (uint8_t)value;
}
  400a00:	f3c0 00c1 	ubfx	r0, r0, #3, #2
  400a04:	bd08      	pop	{r3, pc}
  400a06:	bf00      	nop

00400a08 <mpu_set_accel_range>:

void mpu_set_accel_range(uint8_t range)
{
  400a08:	b510      	push	{r4, lr}
  400a0a:	4604      	mov	r4, r0
    uint8_t value;

    switch (range) {
  400a0c:	2803      	cmp	r0, #3
  400a0e:	d812      	bhi.n	400a36 <mpu_set_accel_range+0x2e>
  400a10:	e8df f000 	tbb	[pc, r0]
  400a14:	0e0a0602 	.word	0x0e0a0602
        case MPU6050_ACCEL_FS_2:
        	range_per_digit = .000061f;
  400a18:	4a0d      	ldr	r2, [pc, #52]	; (400a50 <mpu_set_accel_range+0x48>)
  400a1a:	4b0e      	ldr	r3, [pc, #56]	; (400a54 <mpu_set_accel_range+0x4c>)
  400a1c:	601a      	str	r2, [r3, #0]
            break;
  400a1e:	e00a      	b.n	400a36 <mpu_set_accel_range+0x2e>
        case MPU6050_ACCEL_FS_4:
        	range_per_digit = .000122f;
  400a20:	4a0d      	ldr	r2, [pc, #52]	; (400a58 <mpu_set_accel_range+0x50>)
  400a22:	4b0c      	ldr	r3, [pc, #48]	; (400a54 <mpu_set_accel_range+0x4c>)
  400a24:	601a      	str	r2, [r3, #0]
            break;   
  400a26:	e006      	b.n	400a36 <mpu_set_accel_range+0x2e>
        case MPU6050_ACCEL_FS_8:
        	range_per_digit = .000244f;
  400a28:	4a0c      	ldr	r2, [pc, #48]	; (400a5c <mpu_set_accel_range+0x54>)
  400a2a:	4b0a      	ldr	r3, [pc, #40]	; (400a54 <mpu_set_accel_range+0x4c>)
  400a2c:	601a      	str	r2, [r3, #0]
            break;   
  400a2e:	e002      	b.n	400a36 <mpu_set_accel_range+0x2e>
        case MPU6050_ACCEL_FS_16:
        	range_per_digit = .0004882f;
  400a30:	4a0b      	ldr	r2, [pc, #44]	; (400a60 <mpu_set_accel_range+0x58>)
  400a32:	4b08      	ldr	r3, [pc, #32]	; (400a54 <mpu_set_accel_range+0x4c>)
  400a34:	601a      	str	r2, [r3, #0]
	        break;                                                           
    }

    value = read_register8(MPU6050_RA_ACCEL_CONFIG);
  400a36:	201c      	movs	r0, #28
  400a38:	f7ff fee8 	bl	40080c <read_register8>
    value &= 0b11100111; // mask
    value |= (range << 3);
  400a3c:	f020 0018 	bic.w	r0, r0, #24
  400a40:	ea40 01c4 	orr.w	r1, r0, r4, lsl #3

    write_register8(MPU6050_RA_ACCEL_CONFIG, value);
  400a44:	b2c9      	uxtb	r1, r1
  400a46:	201c      	movs	r0, #28
  400a48:	f7ff febc 	bl	4007c4 <write_register8>
  400a4c:	bd10      	pop	{r4, pc}
  400a4e:	bf00      	nop
  400a50:	387fda40 	.word	0x387fda40
  400a54:	20000428 	.word	0x20000428
  400a58:	38ffda40 	.word	0x38ffda40
  400a5c:	397fda40 	.word	0x397fda40
  400a60:	39fff518 	.word	0x39fff518

00400a64 <mpu_set_sleep_enabled>:

    return (uint8_t)value;
}

void mpu_set_sleep_enabled(bool state)
{
  400a64:	b508      	push	{r3, lr}
    write_register_bit(MPU6050_RA_PWR_MGMT_1, 6, state);
  400a66:	4602      	mov	r2, r0
  400a68:	2106      	movs	r1, #6
  400a6a:	206b      	movs	r0, #107	; 0x6b
  400a6c:	f7ff ff16 	bl	40089c <write_register_bit>
  400a70:	bd08      	pop	{r3, pc}
  400a72:	bf00      	nop

00400a74 <mpu_begin>:
        return true;
    }
}

bool mpu_begin(uint8_t scale, uint8_t range)
{
  400a74:	b538      	push	{r3, r4, r5, lr}
  400a76:	4605      	mov	r5, r0
  400a78:	460c      	mov	r4, r1
    // Reset calibration values
    delta_gyro.x_axis = 0;
  400a7a:	4a11      	ldr	r2, [pc, #68]	; (400ac0 <mpu_begin+0x4c>)
  400a7c:	2300      	movs	r3, #0
  400a7e:	6013      	str	r3, [r2, #0]
    delta_gyro.y_axis = 0;
  400a80:	6053      	str	r3, [r2, #4]
    delta_gyro.z_axis = 0;
  400a82:	6093      	str	r3, [r2, #8]
    use_calibrate = false;
  400a84:	2100      	movs	r1, #0
  400a86:	4a0f      	ldr	r2, [pc, #60]	; (400ac4 <mpu_begin+0x50>)
  400a88:	7011      	strb	r1, [r2, #0]

    // Reset threshold values
    threshold_gyro.x_axis = 0;
  400a8a:	4a0f      	ldr	r2, [pc, #60]	; (400ac8 <mpu_begin+0x54>)
  400a8c:	6013      	str	r3, [r2, #0]
    threshold_gyro.y_axis = 0;
  400a8e:	6053      	str	r3, [r2, #4]
    threshold_gyro.z_axis = 0;
  400a90:	6093      	str	r3, [r2, #8]
    actual_threshold = 0;
  400a92:	4a0e      	ldr	r2, [pc, #56]	; (400acc <mpu_begin+0x58>)
  400a94:	6013      	str	r3, [r2, #0]

    if (mpu_who_am_i() != 0x68) {
  400a96:	f7ff ff67 	bl	400968 <mpu_who_am_i>
  400a9a:	2868      	cmp	r0, #104	; 0x68
  400a9c:	d10d      	bne.n	400aba <mpu_begin+0x46>
        return false;
    }

    // Set clock source
    mpu_set_clock_source(MPU6050_CLOCK_PLL_XGYRO);
  400a9e:	2001      	movs	r0, #1
  400aa0:	f7ff ff68 	bl	400974 <mpu_set_clock_source>

    // Set scale and range
    mpu_set_gyro_scale(scale);
  400aa4:	4628      	mov	r0, r5
  400aa6:	f7ff ff79 	bl	40099c <mpu_set_gyro_scale>
    mpu_set_accel_range(range);
  400aaa:	4620      	mov	r0, r4
  400aac:	f7ff ffac 	bl	400a08 <mpu_set_accel_range>

    // Disable sleep mode
    mpu_set_sleep_enabled(false);
  400ab0:	2000      	movs	r0, #0
  400ab2:	f7ff ffd7 	bl	400a64 <mpu_set_sleep_enabled>

    return true;
  400ab6:	2001      	movs	r0, #1
  400ab8:	bd38      	pop	{r3, r4, r5, pc}
    threshold_gyro.y_axis = 0;
    threshold_gyro.z_axis = 0;
    actual_threshold = 0;

    if (mpu_who_am_i() != 0x68) {
        return false;
  400aba:	2000      	movs	r0, #0

    // Disable sleep mode
    mpu_set_sleep_enabled(false);

    return true;
}
  400abc:	bd38      	pop	{r3, r4, r5, pc}
  400abe:	bf00      	nop
  400ac0:	200006b8 	.word	0x200006b8
  400ac4:	20000440 	.word	0x20000440
  400ac8:	20000684 	.word	0x20000684
  400acc:	20000444 	.word	0x20000444

00400ad0 <mpu_get_sleep_enabled>:
{
    write_register_bit(MPU6050_RA_PWR_MGMT_1, 6, state);
}

bool mpu_get_sleep_enabled(void)
{
  400ad0:	b508      	push	{r3, lr}
    return read_register_bit(MPU6050_RA_PWR_MGMT_1, 6);
  400ad2:	2106      	movs	r1, #6
  400ad4:	206b      	movs	r0, #107	; 0x6b
  400ad6:	f7ff fef7 	bl	4008c8 <read_register_bit>
}
  400ada:	bd08      	pop	{r3, pc}

00400adc <mpu_read_gyro>:
    a->is_pos_activity_on_z = ((data >> 2) & 1);

}

void mpu_read_gyro(int16_t *x, int16_t *y, int16_t *z)
{
  400adc:	b570      	push	{r4, r5, r6, lr}
  400ade:	b082      	sub	sp, #8
  400ae0:	4606      	mov	r6, r0
  400ae2:	460d      	mov	r5, r1
  400ae4:	4614      	mov	r4, r2
    uint8_t i2c_buffer[6];
    memset(i2c_buffer, 0, sizeof(i2c_buffer));
  400ae6:	2300      	movs	r3, #0
  400ae8:	9300      	str	r3, [sp, #0]
  400aea:	f8ad 3004 	strh.w	r3, [sp, #4]
    
    read_bytes(MPU6050_RA_GYRO_XOUT_H, 6, i2c_buffer);
  400aee:	466a      	mov	r2, sp
  400af0:	2106      	movs	r1, #6
  400af2:	2043      	movs	r0, #67	; 0x43
  400af4:	f7ff feb0 	bl	400858 <read_bytes>

    *x = (((int16_t)i2c_buffer[0]) << 8) | i2c_buffer[1];
  400af8:	f89d 2000 	ldrb.w	r2, [sp]
  400afc:	f89d 3001 	ldrb.w	r3, [sp, #1]
  400b00:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400b04:	8033      	strh	r3, [r6, #0]
    *y = (((int16_t)i2c_buffer[2]) << 8) | i2c_buffer[3];
  400b06:	f89d 2002 	ldrb.w	r2, [sp, #2]
  400b0a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400b0e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400b12:	802b      	strh	r3, [r5, #0]
    *z = (((int16_t)i2c_buffer[4]) << 8) | i2c_buffer[5];
  400b14:	f89d 2004 	ldrb.w	r2, [sp, #4]
  400b18:	f89d 3005 	ldrb.w	r3, [sp, #5]
  400b1c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400b20:	8023      	strh	r3, [r4, #0]

}
  400b22:	b002      	add	sp, #8
  400b24:	bd70      	pop	{r4, r5, r6, pc}
  400b26:	bf00      	nop

00400b28 <mpu_read_raw_gyro>:

void mpu_read_raw_gyro(void)
{
  400b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    mpu_read_gyro(&gx, &gy, &gz);
  400b2a:	4d0c      	ldr	r5, [pc, #48]	; (400b5c <mpu_read_raw_gyro+0x34>)
  400b2c:	4e0c      	ldr	r6, [pc, #48]	; (400b60 <mpu_read_raw_gyro+0x38>)
  400b2e:	4f0d      	ldr	r7, [pc, #52]	; (400b64 <mpu_read_raw_gyro+0x3c>)
  400b30:	462a      	mov	r2, r5
  400b32:	4631      	mov	r1, r6
  400b34:	4638      	mov	r0, r7
  400b36:	f7ff ffd1 	bl	400adc <mpu_read_gyro>
    raw_gyro.x_axis = (float)gx;
  400b3a:	4c0b      	ldr	r4, [pc, #44]	; (400b68 <mpu_read_raw_gyro+0x40>)
  400b3c:	f9b7 0000 	ldrsh.w	r0, [r7]
  400b40:	f005 fafe 	bl	406140 <__aeabi_i2f>
  400b44:	6020      	str	r0, [r4, #0]
    raw_gyro.y_axis = (float)gy;
  400b46:	f9b6 0000 	ldrsh.w	r0, [r6]
  400b4a:	f005 faf9 	bl	406140 <__aeabi_i2f>
  400b4e:	6060      	str	r0, [r4, #4]
    raw_gyro.z_axis = (float)gz;
  400b50:	f9b5 0000 	ldrsh.w	r0, [r5]
  400b54:	f005 faf4 	bl	406140 <__aeabi_i2f>
  400b58:	60a0      	str	r0, [r4, #8]
  400b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b5c:	200006a8 	.word	0x200006a8
  400b60:	20000520 	.word	0x20000520
  400b64:	200006c4 	.word	0x200006c4
  400b68:	20000514 	.word	0x20000514

00400b6c <mpu_read_normalized_gyro>:

}

t_fp_vector mpu_read_normalized_gyro(void)
{
  400b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b70:	4604      	mov	r4, r0
    mpu_read_raw_gyro();
  400b72:	f7ff ffd9 	bl	400b28 <mpu_read_raw_gyro>

    if (use_calibrate) {
  400b76:	4b3d      	ldr	r3, [pc, #244]	; (400c6c <mpu_read_normalized_gyro+0x100>)
  400b78:	781b      	ldrb	r3, [r3, #0]
  400b7a:	b30b      	cbz	r3, 400bc0 <mpu_read_normalized_gyro+0x54>
        norm_gyro.x_axis = (raw_gyro.x_axis - delta_gyro.x_axis) * dps_per_digit;
  400b7c:	4b3c      	ldr	r3, [pc, #240]	; (400c70 <mpu_read_normalized_gyro+0x104>)
  400b7e:	681e      	ldr	r6, [r3, #0]
  400b80:	4d3c      	ldr	r5, [pc, #240]	; (400c74 <mpu_read_normalized_gyro+0x108>)
  400b82:	4f3d      	ldr	r7, [pc, #244]	; (400c78 <mpu_read_normalized_gyro+0x10c>)
  400b84:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 400c84 <mpu_read_normalized_gyro+0x118>
  400b88:	f8d8 1000 	ldr.w	r1, [r8]
  400b8c:	6838      	ldr	r0, [r7, #0]
  400b8e:	f005 fa21 	bl	405fd4 <__aeabi_fsub>
  400b92:	4631      	mov	r1, r6
  400b94:	f005 fb28 	bl	4061e8 <__aeabi_fmul>
  400b98:	6028      	str	r0, [r5, #0]
        norm_gyro.y_axis = (raw_gyro.y_axis - delta_gyro.y_axis) * dps_per_digit;
  400b9a:	f8d8 1004 	ldr.w	r1, [r8, #4]
  400b9e:	6878      	ldr	r0, [r7, #4]
  400ba0:	f005 fa18 	bl	405fd4 <__aeabi_fsub>
  400ba4:	4631      	mov	r1, r6
  400ba6:	f005 fb1f 	bl	4061e8 <__aeabi_fmul>
  400baa:	6068      	str	r0, [r5, #4]
        norm_gyro.z_axis = (raw_gyro.z_axis - delta_gyro.z_axis) * dps_per_digit;
  400bac:	f8d8 1008 	ldr.w	r1, [r8, #8]
  400bb0:	68b8      	ldr	r0, [r7, #8]
  400bb2:	f005 fa0f 	bl	405fd4 <__aeabi_fsub>
  400bb6:	4631      	mov	r1, r6
  400bb8:	f005 fb16 	bl	4061e8 <__aeabi_fmul>
  400bbc:	60a8      	str	r0, [r5, #8]
  400bbe:	e012      	b.n	400be6 <mpu_read_normalized_gyro+0x7a>
    } else {
        norm_gyro.x_axis = raw_gyro.x_axis  * dps_per_digit;
  400bc0:	4b2b      	ldr	r3, [pc, #172]	; (400c70 <mpu_read_normalized_gyro+0x104>)
  400bc2:	681f      	ldr	r7, [r3, #0]
  400bc4:	4d2b      	ldr	r5, [pc, #172]	; (400c74 <mpu_read_normalized_gyro+0x108>)
  400bc6:	4e2c      	ldr	r6, [pc, #176]	; (400c78 <mpu_read_normalized_gyro+0x10c>)
  400bc8:	4639      	mov	r1, r7
  400bca:	6830      	ldr	r0, [r6, #0]
  400bcc:	f005 fb0c 	bl	4061e8 <__aeabi_fmul>
  400bd0:	6028      	str	r0, [r5, #0]
        norm_gyro.y_axis = raw_gyro.y_axis  * dps_per_digit;
  400bd2:	4639      	mov	r1, r7
  400bd4:	6870      	ldr	r0, [r6, #4]
  400bd6:	f005 fb07 	bl	4061e8 <__aeabi_fmul>
  400bda:	6068      	str	r0, [r5, #4]
        norm_gyro.z_axis = raw_gyro.z_axis  * dps_per_digit;
  400bdc:	4639      	mov	r1, r7
  400bde:	68b0      	ldr	r0, [r6, #8]
  400be0:	f005 fb02 	bl	4061e8 <__aeabi_fmul>
  400be4:	60a8      	str	r0, [r5, #8]
    }

    if (actual_threshold) {
  400be6:	2100      	movs	r1, #0
  400be8:	4b24      	ldr	r3, [pc, #144]	; (400c7c <mpu_read_normalized_gyro+0x110>)
  400bea:	6818      	ldr	r0, [r3, #0]
  400bec:	f005 fc90 	bl	406510 <__aeabi_fcmpeq>
  400bf0:	2800      	cmp	r0, #0
  400bf2:	d132      	bne.n	400c5a <mpu_read_normalized_gyro+0xee>
        if (abs(norm_gyro.x_axis) < threshold_gyro.x_axis) norm_gyro.x_axis = 0;
  400bf4:	4b1f      	ldr	r3, [pc, #124]	; (400c74 <mpu_read_normalized_gyro+0x108>)
  400bf6:	6818      	ldr	r0, [r3, #0]
  400bf8:	f005 fcbc 	bl	406574 <__aeabi_f2iz>
  400bfc:	2800      	cmp	r0, #0
  400bfe:	bfb8      	it	lt
  400c00:	4240      	neglt	r0, r0
  400c02:	f005 fa9d 	bl	406140 <__aeabi_i2f>
  400c06:	4b1e      	ldr	r3, [pc, #120]	; (400c80 <mpu_read_normalized_gyro+0x114>)
  400c08:	6819      	ldr	r1, [r3, #0]
  400c0a:	f005 fc8b 	bl	406524 <__aeabi_fcmplt>
  400c0e:	b110      	cbz	r0, 400c16 <mpu_read_normalized_gyro+0xaa>
  400c10:	2200      	movs	r2, #0
  400c12:	4b18      	ldr	r3, [pc, #96]	; (400c74 <mpu_read_normalized_gyro+0x108>)
  400c14:	601a      	str	r2, [r3, #0]
        if (abs(norm_gyro.y_axis) < threshold_gyro.y_axis) norm_gyro.y_axis = 0;
  400c16:	4b17      	ldr	r3, [pc, #92]	; (400c74 <mpu_read_normalized_gyro+0x108>)
  400c18:	6858      	ldr	r0, [r3, #4]
  400c1a:	f005 fcab 	bl	406574 <__aeabi_f2iz>
  400c1e:	2800      	cmp	r0, #0
  400c20:	bfb8      	it	lt
  400c22:	4240      	neglt	r0, r0
  400c24:	f005 fa8c 	bl	406140 <__aeabi_i2f>
  400c28:	4b15      	ldr	r3, [pc, #84]	; (400c80 <mpu_read_normalized_gyro+0x114>)
  400c2a:	6859      	ldr	r1, [r3, #4]
  400c2c:	f005 fc7a 	bl	406524 <__aeabi_fcmplt>
  400c30:	b110      	cbz	r0, 400c38 <mpu_read_normalized_gyro+0xcc>
  400c32:	2200      	movs	r2, #0
  400c34:	4b0f      	ldr	r3, [pc, #60]	; (400c74 <mpu_read_normalized_gyro+0x108>)
  400c36:	605a      	str	r2, [r3, #4]
        if (abs(norm_gyro.z_axis) < threshold_gyro.z_axis) norm_gyro.z_axis = 0;
  400c38:	4b0e      	ldr	r3, [pc, #56]	; (400c74 <mpu_read_normalized_gyro+0x108>)
  400c3a:	6898      	ldr	r0, [r3, #8]
  400c3c:	f005 fc9a 	bl	406574 <__aeabi_f2iz>
  400c40:	2800      	cmp	r0, #0
  400c42:	bfb8      	it	lt
  400c44:	4240      	neglt	r0, r0
  400c46:	f005 fa7b 	bl	406140 <__aeabi_i2f>
  400c4a:	4b0d      	ldr	r3, [pc, #52]	; (400c80 <mpu_read_normalized_gyro+0x114>)
  400c4c:	6899      	ldr	r1, [r3, #8]
  400c4e:	f005 fc69 	bl	406524 <__aeabi_fcmplt>
  400c52:	b110      	cbz	r0, 400c5a <mpu_read_normalized_gyro+0xee>
  400c54:	2200      	movs	r2, #0
  400c56:	4b07      	ldr	r3, [pc, #28]	; (400c74 <mpu_read_normalized_gyro+0x108>)
  400c58:	609a      	str	r2, [r3, #8]
    }

    return norm_gyro;
  400c5a:	4b06      	ldr	r3, [pc, #24]	; (400c74 <mpu_read_normalized_gyro+0x108>)
  400c5c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  400c60:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
  400c64:	4620      	mov	r0, r4
  400c66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c6a:	bf00      	nop
  400c6c:	20000440 	.word	0x20000440
  400c70:	2000043c 	.word	0x2000043c
  400c74:	200006c8 	.word	0x200006c8
  400c78:	20000514 	.word	0x20000514
  400c7c:	20000444 	.word	0x20000444
  400c80:	20000684 	.word	0x20000684
  400c84:	200006b8 	.word	0x200006b8

00400c88 <mpu_read_acceleration>:



void mpu_read_acceleration(int16_t *x, int16_t *y, int16_t *z)
{
  400c88:	b570      	push	{r4, r5, r6, lr}
  400c8a:	b082      	sub	sp, #8
  400c8c:	4606      	mov	r6, r0
  400c8e:	460d      	mov	r5, r1
  400c90:	4614      	mov	r4, r2
    uint8_t i2c_buffer[6];
    memset(i2c_buffer, 0, sizeof(i2c_buffer));
  400c92:	2300      	movs	r3, #0
  400c94:	9300      	str	r3, [sp, #0]
  400c96:	f8ad 3004 	strh.w	r3, [sp, #4]
    
    read_bytes(MPU6050_RA_ACCEL_XOUT_H, 6, i2c_buffer);
  400c9a:	466a      	mov	r2, sp
  400c9c:	2106      	movs	r1, #6
  400c9e:	203b      	movs	r0, #59	; 0x3b
  400ca0:	f7ff fdda 	bl	400858 <read_bytes>

    *x = (((int16_t)i2c_buffer[0]) << 8) | i2c_buffer[1];
  400ca4:	f89d 2000 	ldrb.w	r2, [sp]
  400ca8:	f89d 3001 	ldrb.w	r3, [sp, #1]
  400cac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400cb0:	8033      	strh	r3, [r6, #0]
    *y = (((int16_t)i2c_buffer[2]) << 8) | i2c_buffer[3];
  400cb2:	f89d 2002 	ldrb.w	r2, [sp, #2]
  400cb6:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400cba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400cbe:	802b      	strh	r3, [r5, #0]
    *z = (((int16_t)i2c_buffer[4]) << 8) | i2c_buffer[5];
  400cc0:	f89d 2004 	ldrb.w	r2, [sp, #4]
  400cc4:	f89d 3005 	ldrb.w	r3, [sp, #5]
  400cc8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400ccc:	8023      	strh	r3, [r4, #0]
}
  400cce:	b002      	add	sp, #8
  400cd0:	bd70      	pop	{r4, r5, r6, pc}
  400cd2:	bf00      	nop

00400cd4 <mpu_read_raw_acceleration>:

void mpu_read_raw_acceleration(void)
{
  400cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    mpu_read_acceleration(&ax, &ay, &az);
  400cd6:	4d0c      	ldr	r5, [pc, #48]	; (400d08 <mpu_read_raw_acceleration+0x34>)
  400cd8:	4e0c      	ldr	r6, [pc, #48]	; (400d0c <mpu_read_raw_acceleration+0x38>)
  400cda:	4f0d      	ldr	r7, [pc, #52]	; (400d10 <mpu_read_raw_acceleration+0x3c>)
  400cdc:	462a      	mov	r2, r5
  400cde:	4631      	mov	r1, r6
  400ce0:	4638      	mov	r0, r7
  400ce2:	f7ff ffd1 	bl	400c88 <mpu_read_acceleration>
    raw_accel.x_axis = (float)ax;
  400ce6:	4c0b      	ldr	r4, [pc, #44]	; (400d14 <mpu_read_raw_acceleration+0x40>)
  400ce8:	f9b7 0000 	ldrsh.w	r0, [r7]
  400cec:	f005 fa28 	bl	406140 <__aeabi_i2f>
  400cf0:	6020      	str	r0, [r4, #0]
    raw_accel.y_axis = (float)ay;
  400cf2:	f9b6 0000 	ldrsh.w	r0, [r6]
  400cf6:	f005 fa23 	bl	406140 <__aeabi_i2f>
  400cfa:	6060      	str	r0, [r4, #4]
    raw_accel.z_axis = (float)az;
  400cfc:	f9b5 0000 	ldrsh.w	r0, [r5]
  400d00:	f005 fa1e 	bl	406140 <__aeabi_i2f>
  400d04:	60a0      	str	r0, [r4, #8]
  400d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d08:	20000522 	.word	0x20000522
  400d0c:	200006c6 	.word	0x200006c6
  400d10:	20000530 	.word	0x20000530
  400d14:	200006ac 	.word	0x200006ac

00400d18 <mpu_read_normalized_acceleration>:
}

void mpu_read_normalized_acceleration(void)
{
  400d18:	b570      	push	{r4, r5, r6, lr}
    mpu_read_raw_acceleration();
  400d1a:	f7ff ffdb 	bl	400cd4 <mpu_read_raw_acceleration>

    norm_accel.x_axis = raw_accel.x_axis * range_per_digit * 9.80665f;
  400d1e:	4b0e      	ldr	r3, [pc, #56]	; (400d58 <mpu_read_normalized_acceleration+0x40>)
  400d20:	681d      	ldr	r5, [r3, #0]
  400d22:	4c0e      	ldr	r4, [pc, #56]	; (400d5c <mpu_read_normalized_acceleration+0x44>)
  400d24:	4e0e      	ldr	r6, [pc, #56]	; (400d60 <mpu_read_normalized_acceleration+0x48>)
  400d26:	6831      	ldr	r1, [r6, #0]
  400d28:	4628      	mov	r0, r5
  400d2a:	f005 fa5d 	bl	4061e8 <__aeabi_fmul>
  400d2e:	490d      	ldr	r1, [pc, #52]	; (400d64 <mpu_read_normalized_acceleration+0x4c>)
  400d30:	f005 fa5a 	bl	4061e8 <__aeabi_fmul>
  400d34:	6020      	str	r0, [r4, #0]
    norm_accel.y_axis = raw_accel.y_axis * range_per_digit * 9.80665f;
  400d36:	6871      	ldr	r1, [r6, #4]
  400d38:	4628      	mov	r0, r5
  400d3a:	f005 fa55 	bl	4061e8 <__aeabi_fmul>
  400d3e:	4909      	ldr	r1, [pc, #36]	; (400d64 <mpu_read_normalized_acceleration+0x4c>)
  400d40:	f005 fa52 	bl	4061e8 <__aeabi_fmul>
  400d44:	6060      	str	r0, [r4, #4]
    norm_accel.z_axis = raw_accel.z_axis * range_per_digit * 9.80665f;
  400d46:	68b1      	ldr	r1, [r6, #8]
  400d48:	4628      	mov	r0, r5
  400d4a:	f005 fa4d 	bl	4061e8 <__aeabi_fmul>
  400d4e:	4905      	ldr	r1, [pc, #20]	; (400d64 <mpu_read_normalized_acceleration+0x4c>)
  400d50:	f005 fa4a 	bl	4061e8 <__aeabi_fmul>
  400d54:	60a0      	str	r0, [r4, #8]
  400d56:	bd70      	pop	{r4, r5, r6, pc}
  400d58:	20000428 	.word	0x20000428
  400d5c:	2000069c 	.word	0x2000069c
  400d60:	200006ac 	.word	0x200006ac
  400d64:	411ce80a 	.word	0x411ce80a

00400d68 <mpu_log_settings>:

    return norm_accel;
}

void mpu_log_settings(void)
{
  400d68:	b508      	push	{r3, lr}
    printf("Device: 0x%1x\r\n", mpu_who_am_i());
  400d6a:	f7ff fdfd 	bl	400968 <mpu_who_am_i>
  400d6e:	4601      	mov	r1, r0
  400d70:	482b      	ldr	r0, [pc, #172]	; (400e20 <mpu_log_settings+0xb8>)
  400d72:	f002 fb53 	bl	40341c <iprintf>
    printf("Sleep Mode: %s\r\n", mpu_get_sleep_enabled() ? "Enabled" : "Disabled");
  400d76:	f7ff feab 	bl	400ad0 <mpu_get_sleep_enabled>
  400d7a:	492a      	ldr	r1, [pc, #168]	; (400e24 <mpu_log_settings+0xbc>)
  400d7c:	4a2a      	ldr	r2, [pc, #168]	; (400e28 <mpu_log_settings+0xc0>)
  400d7e:	2800      	cmp	r0, #0
  400d80:	bf18      	it	ne
  400d82:	4611      	movne	r1, r2
  400d84:	4829      	ldr	r0, [pc, #164]	; (400e2c <mpu_log_settings+0xc4>)
  400d86:	f002 fb49 	bl	40341c <iprintf>
    printf("Clock Source: ");
  400d8a:	4829      	ldr	r0, [pc, #164]	; (400e30 <mpu_log_settings+0xc8>)
  400d8c:	f002 fb46 	bl	40341c <iprintf>
    switch (mpu_get_clock_source()) {
  400d90:	f7ff fdfc 	bl	40098c <mpu_get_clock_source>
  400d94:	b110      	cbz	r0, 400d9c <mpu_log_settings+0x34>
  400d96:	2801      	cmp	r0, #1
  400d98:	d004      	beq.n	400da4 <mpu_log_settings+0x3c>
  400d9a:	e006      	b.n	400daa <mpu_log_settings+0x42>
        case MPU6050_CLOCK_INTERNAL:
        printf("Internal 8MHz oscillator\r\n");
  400d9c:	4825      	ldr	r0, [pc, #148]	; (400e34 <mpu_log_settings+0xcc>)
  400d9e:	f002 fb3d 	bl	40341c <iprintf>
        break;
  400da2:	e002      	b.n	400daa <mpu_log_settings+0x42>
        case MPU6050_CLOCK_PLL_XGYRO:
        printf("PLL with X axis gyroscope reference\r\n");
  400da4:	4824      	ldr	r0, [pc, #144]	; (400e38 <mpu_log_settings+0xd0>)
  400da6:	f002 fb39 	bl	40341c <iprintf>
        break;
    }
    printf("Gyroscope: ");
  400daa:	4824      	ldr	r0, [pc, #144]	; (400e3c <mpu_log_settings+0xd4>)
  400dac:	f002 fb36 	bl	40341c <iprintf>
        switch (mpu_get_gyro_scale()) {
  400db0:	f7ff fe22 	bl	4009f8 <mpu_get_gyro_scale>
  400db4:	2803      	cmp	r0, #3
  400db6:	d812      	bhi.n	400dde <mpu_log_settings+0x76>
  400db8:	e8df f000 	tbb	[pc, r0]
  400dbc:	0e0a0602 	.word	0x0e0a0602
        case MPU6050_GYRO_FS_250:
        printf("250 dps\r\n");
  400dc0:	481f      	ldr	r0, [pc, #124]	; (400e40 <mpu_log_settings+0xd8>)
  400dc2:	f002 fb2b 	bl	40341c <iprintf>
        break;
  400dc6:	e00a      	b.n	400dde <mpu_log_settings+0x76>
        case MPU6050_GYRO_FS_500:
        printf("500 dps\r\n");
  400dc8:	481e      	ldr	r0, [pc, #120]	; (400e44 <mpu_log_settings+0xdc>)
  400dca:	f002 fb27 	bl	40341c <iprintf>
        break;
  400dce:	e006      	b.n	400dde <mpu_log_settings+0x76>
        case MPU6050_GYRO_FS_1000:
        printf("1000 dps\r\n");
  400dd0:	481d      	ldr	r0, [pc, #116]	; (400e48 <mpu_log_settings+0xe0>)
  400dd2:	f002 fb23 	bl	40341c <iprintf>
        break;
  400dd6:	e002      	b.n	400dde <mpu_log_settings+0x76>
        case MPU6050_GYRO_FS_2000:
        printf("2000 dps\r\n");
  400dd8:	481c      	ldr	r0, [pc, #112]	; (400e4c <mpu_log_settings+0xe4>)
  400dda:	f002 fb1f 	bl	40341c <iprintf>
        break;
    }
    printf("use_calibrate: %d\r\n", use_calibrate);
  400dde:	4b1c      	ldr	r3, [pc, #112]	; (400e50 <mpu_log_settings+0xe8>)
  400de0:	7819      	ldrb	r1, [r3, #0]
  400de2:	481c      	ldr	r0, [pc, #112]	; (400e54 <mpu_log_settings+0xec>)
  400de4:	f002 fb1a 	bl	40341c <iprintf>
    printf("actual_threshold: %f\r\n", actual_threshold);
  400de8:	4b1b      	ldr	r3, [pc, #108]	; (400e58 <mpu_log_settings+0xf0>)
  400dea:	6818      	ldr	r0, [r3, #0]
  400dec:	f004 fd72 	bl	4058d4 <__aeabi_f2d>
  400df0:	4602      	mov	r2, r0
  400df2:	460b      	mov	r3, r1
  400df4:	4819      	ldr	r0, [pc, #100]	; (400e5c <mpu_log_settings+0xf4>)
  400df6:	f002 fb11 	bl	40341c <iprintf>
    printf("dps_per_digit: %f\r\n", dps_per_digit);
  400dfa:	4b19      	ldr	r3, [pc, #100]	; (400e60 <mpu_log_settings+0xf8>)
  400dfc:	6818      	ldr	r0, [r3, #0]
  400dfe:	f004 fd69 	bl	4058d4 <__aeabi_f2d>
  400e02:	4602      	mov	r2, r0
  400e04:	460b      	mov	r3, r1
  400e06:	4817      	ldr	r0, [pc, #92]	; (400e64 <mpu_log_settings+0xfc>)
  400e08:	f002 fb08 	bl	40341c <iprintf>
    printf("range_per_digit: %f\r\n", range_per_digit);
  400e0c:	4b16      	ldr	r3, [pc, #88]	; (400e68 <mpu_log_settings+0x100>)
  400e0e:	6818      	ldr	r0, [r3, #0]
  400e10:	f004 fd60 	bl	4058d4 <__aeabi_f2d>
  400e14:	4602      	mov	r2, r0
  400e16:	460b      	mov	r3, r1
  400e18:	4814      	ldr	r0, [pc, #80]	; (400e6c <mpu_log_settings+0x104>)
  400e1a:	f002 faff 	bl	40341c <iprintf>
  400e1e:	bd08      	pop	{r3, pc}
  400e20:	004067c0 	.word	0x004067c0
  400e24:	004067b4 	.word	0x004067b4
  400e28:	004067ac 	.word	0x004067ac
  400e2c:	004067d0 	.word	0x004067d0
  400e30:	004067e4 	.word	0x004067e4
  400e34:	004067f4 	.word	0x004067f4
  400e38:	00406810 	.word	0x00406810
  400e3c:	00406838 	.word	0x00406838
  400e40:	00406844 	.word	0x00406844
  400e44:	00406850 	.word	0x00406850
  400e48:	0040685c 	.word	0x0040685c
  400e4c:	00406868 	.word	0x00406868
  400e50:	20000440 	.word	0x20000440
  400e54:	00406874 	.word	0x00406874
  400e58:	20000444 	.word	0x20000444
  400e5c:	00406888 	.word	0x00406888
  400e60:	2000043c 	.word	0x2000043c
  400e64:	004068a0 	.word	0x004068a0
  400e68:	20000428 	.word	0x20000428
  400e6c:	004068b4 	.word	0x004068b4

00400e70 <mpu_set_threshold>:
{
	return actual_threshold;
}

void mpu_set_threshold(uint8_t multiple)
{
  400e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (multiple > 0) {
  400e72:	4604      	mov	r4, r0
  400e74:	b1d8      	cbz	r0, 400eae <mpu_set_threshold+0x3e>
		if (!use_calibrate) {
  400e76:	4b13      	ldr	r3, [pc, #76]	; (400ec4 <mpu_set_threshold+0x54>)
  400e78:	781b      	ldrb	r3, [r3, #0]
  400e7a:	b913      	cbnz	r3, 400e82 <mpu_set_threshold+0x12>
			mpu_calibrate_gyro(GYRO_SAMPLES);
  400e7c:	2032      	movs	r0, #50	; 0x32
  400e7e:	f000 f829 	bl	400ed4 <mpu_calibrate_gyro>
		}

		threshold_gyro.x_axis = threshold.x_axis * multiple;
  400e82:	4620      	mov	r0, r4
  400e84:	f005 f95c 	bl	406140 <__aeabi_i2f>
  400e88:	4607      	mov	r7, r0
  400e8a:	4d0f      	ldr	r5, [pc, #60]	; (400ec8 <mpu_set_threshold+0x58>)
  400e8c:	4e0f      	ldr	r6, [pc, #60]	; (400ecc <mpu_set_threshold+0x5c>)
  400e8e:	4601      	mov	r1, r0
  400e90:	6830      	ldr	r0, [r6, #0]
  400e92:	f005 f9a9 	bl	4061e8 <__aeabi_fmul>
  400e96:	6028      	str	r0, [r5, #0]
		threshold_gyro.y_axis = threshold.y_axis * multiple;
  400e98:	4639      	mov	r1, r7
  400e9a:	6870      	ldr	r0, [r6, #4]
  400e9c:	f005 f9a4 	bl	4061e8 <__aeabi_fmul>
  400ea0:	6068      	str	r0, [r5, #4]
		threshold_gyro.z_axis = threshold.z_axis * multiple;
  400ea2:	4639      	mov	r1, r7
  400ea4:	68b0      	ldr	r0, [r6, #8]
  400ea6:	f005 f99f 	bl	4061e8 <__aeabi_fmul>
  400eaa:	60a8      	str	r0, [r5, #8]
  400eac:	e004      	b.n	400eb8 <mpu_set_threshold+0x48>
	} else {
		threshold_gyro.x_axis = 0;
  400eae:	4b06      	ldr	r3, [pc, #24]	; (400ec8 <mpu_set_threshold+0x58>)
  400eb0:	2200      	movs	r2, #0
  400eb2:	601a      	str	r2, [r3, #0]
		threshold_gyro.y_axis = 0;
  400eb4:	605a      	str	r2, [r3, #4]
		threshold_gyro.z_axis = 0;
  400eb6:	609a      	str	r2, [r3, #8]
	}

	actual_threshold = multiple;
  400eb8:	4620      	mov	r0, r4
  400eba:	f005 f93d 	bl	406138 <__aeabi_ui2f>
  400ebe:	4b04      	ldr	r3, [pc, #16]	; (400ed0 <mpu_set_threshold+0x60>)
  400ec0:	6018      	str	r0, [r3, #0]
  400ec2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ec4:	20000440 	.word	0x20000440
  400ec8:	20000684 	.word	0x20000684
  400ecc:	20000508 	.word	0x20000508
  400ed0:	20000444 	.word	0x20000444

00400ed4 <mpu_calibrate_gyro>:

}


void mpu_calibrate_gyro(uint8_t samples)
{
  400ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ed8:	b085      	sub	sp, #20
	use_calibrate = true;
  400eda:	2201      	movs	r2, #1
  400edc:	4b5e      	ldr	r3, [pc, #376]	; (401058 <mpu_calibrate_gyro+0x184>)
  400ede:	701a      	strb	r2, [r3, #0]
	float sum_z = 0;
	float sigma_x = 0;
	float sigma_y = 0;
	float sigma_z = 0;

	for (uint8_t i=0; i<samples; i++) {
  400ee0:	4681      	mov	r9, r0
  400ee2:	2800      	cmp	r0, #0
  400ee4:	d048      	beq.n	400f78 <mpu_calibrate_gyro+0xa4>
  400ee6:	2400      	movs	r4, #0
  400ee8:	f04f 0a00 	mov.w	sl, #0
  400eec:	46d3      	mov	fp, sl
  400eee:	f8cd a00c 	str.w	sl, [sp, #12]
  400ef2:	f8cd a008 	str.w	sl, [sp, #8]
  400ef6:	f8cd a004 	str.w	sl, [sp, #4]
  400efa:	f8cd a000 	str.w	sl, [sp]

        mpu_read_raw_gyro();

		sum_x += raw_gyro.x_axis;
  400efe:	f8df 816c 	ldr.w	r8, [pc, #364]	; 40106c <mpu_calibrate_gyro+0x198>
	float sigma_y = 0;
	float sigma_z = 0;

	for (uint8_t i=0; i<samples; i++) {

        mpu_read_raw_gyro();
  400f02:	f7ff fe11 	bl	400b28 <mpu_read_raw_gyro>

		sum_x += raw_gyro.x_axis;
  400f06:	f8d8 7000 	ldr.w	r7, [r8]
  400f0a:	4639      	mov	r1, r7
  400f0c:	9800      	ldr	r0, [sp, #0]
  400f0e:	f005 f863 	bl	405fd8 <__addsf3>
  400f12:	9000      	str	r0, [sp, #0]
		sum_y += raw_gyro.y_axis;
  400f14:	f8d8 6004 	ldr.w	r6, [r8, #4]
  400f18:	4631      	mov	r1, r6
  400f1a:	9801      	ldr	r0, [sp, #4]
  400f1c:	f005 f85c 	bl	405fd8 <__addsf3>
  400f20:	9001      	str	r0, [sp, #4]
		sum_z += raw_gyro.z_axis;
  400f22:	f8d8 5008 	ldr.w	r5, [r8, #8]
  400f26:	4629      	mov	r1, r5
  400f28:	9802      	ldr	r0, [sp, #8]
  400f2a:	f005 f855 	bl	405fd8 <__addsf3>
  400f2e:	9002      	str	r0, [sp, #8]

        // Sum
		sigma_x += raw_gyro.x_axis * raw_gyro.x_axis;
  400f30:	4639      	mov	r1, r7
  400f32:	4638      	mov	r0, r7
  400f34:	f005 f958 	bl	4061e8 <__aeabi_fmul>
  400f38:	4601      	mov	r1, r0
  400f3a:	9803      	ldr	r0, [sp, #12]
  400f3c:	f005 f84c 	bl	405fd8 <__addsf3>
  400f40:	9003      	str	r0, [sp, #12]
		sigma_y += raw_gyro.y_axis * raw_gyro.y_axis;
  400f42:	4631      	mov	r1, r6
  400f44:	4630      	mov	r0, r6
  400f46:	f005 f94f 	bl	4061e8 <__aeabi_fmul>
  400f4a:	4601      	mov	r1, r0
  400f4c:	4658      	mov	r0, fp
  400f4e:	f005 f843 	bl	405fd8 <__addsf3>
  400f52:	4683      	mov	fp, r0
		sigma_z += raw_gyro.z_axis * raw_gyro.z_axis;
  400f54:	4629      	mov	r1, r5
  400f56:	4628      	mov	r0, r5
  400f58:	f005 f946 	bl	4061e8 <__aeabi_fmul>
  400f5c:	4601      	mov	r1, r0
  400f5e:	4650      	mov	r0, sl
  400f60:	f005 f83a 	bl	405fd8 <__addsf3>
  400f64:	4682      	mov	sl, r0

		delay_ms(5);
  400f66:	f24a 706a 	movw	r0, #42858	; 0xa76a
  400f6a:	f005 fe71 	bl	406c50 <__portable_delay_cycles_veneer>
	float sum_z = 0;
	float sigma_x = 0;
	float sigma_y = 0;
	float sigma_z = 0;

	for (uint8_t i=0; i<samples; i++) {
  400f6e:	3401      	adds	r4, #1
  400f70:	b2e4      	uxtb	r4, r4
  400f72:	45a1      	cmp	r9, r4
  400f74:	d1c5      	bne.n	400f02 <mpu_calibrate_gyro+0x2e>
  400f76:	e00a      	b.n	400f8e <mpu_calibrate_gyro+0xba>
	float sum_x = 0;
	float sum_y = 0;
	float sum_z = 0;
	float sigma_x = 0;
	float sigma_y = 0;
	float sigma_z = 0;
  400f78:	f04f 0a00 	mov.w	sl, #0

	float sum_x = 0;
	float sum_y = 0;
	float sum_z = 0;
	float sigma_x = 0;
	float sigma_y = 0;
  400f7c:	46d3      	mov	fp, sl
	use_calibrate = true;

	float sum_x = 0;
	float sum_y = 0;
	float sum_z = 0;
	float sigma_x = 0;
  400f7e:	f8cd a00c 	str.w	sl, [sp, #12]
{
	use_calibrate = true;

	float sum_x = 0;
	float sum_y = 0;
	float sum_z = 0;
  400f82:	f8cd a008 	str.w	sl, [sp, #8]
void mpu_calibrate_gyro(uint8_t samples)
{
	use_calibrate = true;

	float sum_x = 0;
	float sum_y = 0;
  400f86:	f8cd a004 	str.w	sl, [sp, #4]

void mpu_calibrate_gyro(uint8_t samples)
{
	use_calibrate = true;

	float sum_x = 0;
  400f8a:	f8cd a000 	str.w	sl, [sp]

		delay_ms(5);
	}

	// Calculate delta vectors
	delta_gyro.x_axis = sum_x/samples;
  400f8e:	4648      	mov	r0, r9
  400f90:	f005 f8d6 	bl	406140 <__aeabi_i2f>
  400f94:	4605      	mov	r5, r0
  400f96:	4601      	mov	r1, r0
  400f98:	9800      	ldr	r0, [sp, #0]
  400f9a:	f005 f9d9 	bl	406350 <__aeabi_fdiv>
  400f9e:	4606      	mov	r6, r0
  400fa0:	4c2e      	ldr	r4, [pc, #184]	; (40105c <mpu_calibrate_gyro+0x188>)
  400fa2:	6020      	str	r0, [r4, #0]
	delta_gyro.y_axis = sum_y/samples;
  400fa4:	4629      	mov	r1, r5
  400fa6:	9801      	ldr	r0, [sp, #4]
  400fa8:	f005 f9d2 	bl	406350 <__aeabi_fdiv>
  400fac:	6060      	str	r0, [r4, #4]
	delta_gyro.z_axis = sum_z/samples;
  400fae:	4629      	mov	r1, r5
  400fb0:	9802      	ldr	r0, [sp, #8]
  400fb2:	f005 f9cd 	bl	406350 <__aeabi_fdiv>
  400fb6:	60a0      	str	r0, [r4, #8]

	// Calculate threshold vectors
	threshold.x_axis = sqrt((sigma_x/50) - (delta_gyro.x_axis * delta_gyro.x_axis));
  400fb8:	9f03      	ldr	r7, [sp, #12]
  400fba:	4929      	ldr	r1, [pc, #164]	; (401060 <mpu_calibrate_gyro+0x18c>)
  400fbc:	4638      	mov	r0, r7
  400fbe:	f005 f9c7 	bl	406350 <__aeabi_fdiv>
  400fc2:	4605      	mov	r5, r0
  400fc4:	4631      	mov	r1, r6
  400fc6:	4630      	mov	r0, r6
  400fc8:	f005 f90e 	bl	4061e8 <__aeabi_fmul>
  400fcc:	4601      	mov	r1, r0
  400fce:	4628      	mov	r0, r5
  400fd0:	f005 f800 	bl	405fd4 <__aeabi_fsub>
  400fd4:	f004 fc7e 	bl	4058d4 <__aeabi_f2d>
  400fd8:	f001 f9e2 	bl	4023a0 <sqrt>
  400fdc:	4e21      	ldr	r6, [pc, #132]	; (401064 <mpu_calibrate_gyro+0x190>)
  400fde:	f004 ffa5 	bl	405f2c <__aeabi_d2f>
  400fe2:	6030      	str	r0, [r6, #0]
	threshold.y_axis = sqrt((sigma_y/50) - (delta_gyro.y_axis * delta_gyro.y_axis));
  400fe4:	6865      	ldr	r5, [r4, #4]
  400fe6:	491e      	ldr	r1, [pc, #120]	; (401060 <mpu_calibrate_gyro+0x18c>)
  400fe8:	4658      	mov	r0, fp
  400fea:	f005 f9b1 	bl	406350 <__aeabi_fdiv>
  400fee:	4607      	mov	r7, r0
  400ff0:	4629      	mov	r1, r5
  400ff2:	4628      	mov	r0, r5
  400ff4:	f005 f8f8 	bl	4061e8 <__aeabi_fmul>
  400ff8:	4601      	mov	r1, r0
  400ffa:	4638      	mov	r0, r7
  400ffc:	f004 ffea 	bl	405fd4 <__aeabi_fsub>
  401000:	f004 fc68 	bl	4058d4 <__aeabi_f2d>
  401004:	f001 f9cc 	bl	4023a0 <sqrt>
  401008:	f004 ff90 	bl	405f2c <__aeabi_d2f>
  40100c:	6070      	str	r0, [r6, #4]
	threshold.z_axis = sqrt((sigma_z/50) - (delta_gyro.z_axis * delta_gyro.z_axis));
  40100e:	68a4      	ldr	r4, [r4, #8]
  401010:	4913      	ldr	r1, [pc, #76]	; (401060 <mpu_calibrate_gyro+0x18c>)
  401012:	4650      	mov	r0, sl
  401014:	f005 f99c 	bl	406350 <__aeabi_fdiv>
  401018:	4605      	mov	r5, r0
  40101a:	4621      	mov	r1, r4
  40101c:	4620      	mov	r0, r4
  40101e:	f005 f8e3 	bl	4061e8 <__aeabi_fmul>
  401022:	4601      	mov	r1, r0
  401024:	4628      	mov	r0, r5
  401026:	f004 ffd5 	bl	405fd4 <__aeabi_fsub>
  40102a:	f004 fc53 	bl	4058d4 <__aeabi_f2d>
  40102e:	f001 f9b7 	bl	4023a0 <sqrt>
  401032:	f004 ff7b 	bl	405f2c <__aeabi_d2f>
  401036:	60b0      	str	r0, [r6, #8]

	if (actual_threshold > 0) {
  401038:	4b0b      	ldr	r3, [pc, #44]	; (401068 <mpu_calibrate_gyro+0x194>)
  40103a:	681c      	ldr	r4, [r3, #0]
  40103c:	2100      	movs	r1, #0
  40103e:	4620      	mov	r0, r4
  401040:	f005 fa8e 	bl	406560 <__aeabi_fcmpgt>
  401044:	b128      	cbz	r0, 401052 <mpu_calibrate_gyro+0x17e>
		mpu_set_threshold(actual_threshold);
  401046:	4620      	mov	r0, r4
  401048:	f005 faba 	bl	4065c0 <__aeabi_f2uiz>
  40104c:	b2c0      	uxtb	r0, r0
  40104e:	f7ff ff0f 	bl	400e70 <mpu_set_threshold>
	}

}
  401052:	b005      	add	sp, #20
  401054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401058:	20000440 	.word	0x20000440
  40105c:	200006b8 	.word	0x200006b8
  401060:	42480000 	.word	0x42480000
  401064:	20000508 	.word	0x20000508
  401068:	20000444 	.word	0x20000444
  40106c:	20000514 	.word	0x20000514

00401070 <imu_init>:
float last_gyro_angle_x = 0.0f;
float last_gyro_angle_y = 0.0f;
float last_gyro_angle_z = 0.0f;

bool imu_init(void)
{
  401070:	b510      	push	{r4, lr}
    ap.imu.x_axis = 0.0f;
  401072:	4b0c      	ldr	r3, [pc, #48]	; (4010a4 <imu_init+0x34>)
  401074:	2200      	movs	r2, #0
  401076:	601a      	str	r2, [r3, #0]
    ap.imu.y_axis = 0.0f;
  401078:	605a      	str	r2, [r3, #4]
    ap.imu.z_axis = 0.0f;
  40107a:	609a      	str	r2, [r3, #8]

    ap.setpoint.x_axis = 0.0f;
  40107c:	60da      	str	r2, [r3, #12]
    ap.setpoint.y_axis = 0.0f;
  40107e:	611a      	str	r2, [r3, #16]
    ap.setpoint.z_axis = 0.0f;
  401080:	615a      	str	r2, [r3, #20]

    ap.command.x_axis = 0.0f;
  401082:	619a      	str	r2, [r3, #24]
    ap.command.y_axis = 0.0f;
  401084:	61da      	str	r2, [r3, #28]
    ap.command.z_axis = 0.0f;
  401086:	621a      	str	r2, [r3, #32]

    return (mpu_init() & mpu_probe() & mpu_begin(MPU6050_GYRO_FS_250, MPU6050_ACCEL_FS_2));
  401088:	f7ff fc26 	bl	4008d8 <mpu_init>
  40108c:	4604      	mov	r4, r0
  40108e:	f7ff fc4d 	bl	40092c <mpu_probe>
  401092:	4020      	ands	r0, r4
  401094:	b2c4      	uxtb	r4, r0
  401096:	2100      	movs	r1, #0
  401098:	4608      	mov	r0, r1
  40109a:	f7ff fceb 	bl	400a74 <mpu_begin>
}
  40109e:	4020      	ands	r0, r4
  4010a0:	bd10      	pop	{r4, pc}
  4010a2:	bf00      	nop
  4010a4:	200007ec 	.word	0x200007ec

004010a8 <imu_calibrate>:

void imu_calibrate(void)
{
  4010a8:	b508      	push	{r3, lr}
    mpu_calibrate_gyro(GYRO_SAMPLES);
  4010aa:	2032      	movs	r0, #50	; 0x32
  4010ac:	f7ff ff12 	bl	400ed4 <mpu_calibrate_gyro>
    mpu_set_threshold(0);
  4010b0:	2000      	movs	r0, #0
  4010b2:	f7ff fedd 	bl	400e70 <mpu_set_threshold>
    mpu_log_settings();
  4010b6:	f7ff fe57 	bl	400d68 <mpu_log_settings>
  4010ba:	bd08      	pop	{r3, pc}
  4010bc:	0000      	movs	r0, r0
	...

004010c0 <imu_tick>:
}

void imu_tick(void)
{
  4010c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4010c4:	b08d      	sub	sp, #52	; 0x34
    clock_time_t t_now = cph_get_millis();
  4010c6:	4b82      	ldr	r3, [pc, #520]	; (4012d0 <imu_tick+0x210>)
  4010c8:	681d      	ldr	r5, [r3, #0]

    mpu_read_normalized_gyro();
  4010ca:	a808      	add	r0, sp, #32
  4010cc:	f7ff fd4e 	bl	400b6c <mpu_read_normalized_gyro>
    mpu_read_normalized_acceleration();
  4010d0:	f7ff fe22 	bl	400d18 <mpu_read_normalized_acceleration>

    float gyro_x = (norm_gyro.x_axis*M_PI)/180.0f;
  4010d4:	4c7f      	ldr	r4, [pc, #508]	; (4012d4 <imu_tick+0x214>)
  4010d6:	6820      	ldr	r0, [r4, #0]
  4010d8:	f004 fbfc 	bl	4058d4 <__aeabi_f2d>
  4010dc:	a37a      	add	r3, pc, #488	; (adr r3, 4012c8 <imu_tick+0x208>)
  4010de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4010e2:	f004 fc4b 	bl	40597c <__aeabi_dmul>
  4010e6:	2200      	movs	r2, #0
  4010e8:	4b7b      	ldr	r3, [pc, #492]	; (4012d8 <imu_tick+0x218>)
  4010ea:	f004 fd71 	bl	405bd0 <__aeabi_ddiv>
  4010ee:	f004 ff1d 	bl	405f2c <__aeabi_d2f>
  4010f2:	9005      	str	r0, [sp, #20]
    float gyro_y = (norm_gyro.y_axis*M_PI)/180.0f;
  4010f4:	6860      	ldr	r0, [r4, #4]
  4010f6:	f004 fbed 	bl	4058d4 <__aeabi_f2d>
  4010fa:	a373      	add	r3, pc, #460	; (adr r3, 4012c8 <imu_tick+0x208>)
  4010fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  401100:	f004 fc3c 	bl	40597c <__aeabi_dmul>
  401104:	2200      	movs	r2, #0
  401106:	4b74      	ldr	r3, [pc, #464]	; (4012d8 <imu_tick+0x218>)
  401108:	f004 fd62 	bl	405bd0 <__aeabi_ddiv>
  40110c:	f004 ff0e 	bl	405f2c <__aeabi_d2f>
  401110:	9006      	str	r0, [sp, #24]
    float gyro_z = (norm_gyro.z_axis*M_PI)/180.0f;
  401112:	68a0      	ldr	r0, [r4, #8]
  401114:	f004 fbde 	bl	4058d4 <__aeabi_f2d>
  401118:	a36b      	add	r3, pc, #428	; (adr r3, 4012c8 <imu_tick+0x208>)
  40111a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40111e:	f004 fc2d 	bl	40597c <__aeabi_dmul>
  401122:	2200      	movs	r2, #0
  401124:	4b6c      	ldr	r3, [pc, #432]	; (4012d8 <imu_tick+0x218>)
  401126:	f004 fd53 	bl	405bd0 <__aeabi_ddiv>
  40112a:	f004 feff 	bl	405f2c <__aeabi_d2f>
  40112e:	9007      	str	r0, [sp, #28]



    float accel_angle_y = atan2(norm_accel.x_axis, sqrt( pow(norm_accel.y_axis, 2) + pow(norm_accel.z_axis, 2))) * 180.0f / M_PI;
  401130:	4c6a      	ldr	r4, [pc, #424]	; (4012dc <imu_tick+0x21c>)
  401132:	6820      	ldr	r0, [r4, #0]
  401134:	f004 fbce 	bl	4058d4 <__aeabi_f2d>
  401138:	e9cd 0100 	strd	r0, r1, [sp]
  40113c:	6860      	ldr	r0, [r4, #4]
  40113e:	f004 fbc9 	bl	4058d4 <__aeabi_f2d>
  401142:	4682      	mov	sl, r0
  401144:	468b      	mov	fp, r1
  401146:	68a0      	ldr	r0, [r4, #8]
  401148:	f004 fbc4 	bl	4058d4 <__aeabi_f2d>
  40114c:	4606      	mov	r6, r0
  40114e:	460f      	mov	r7, r1
  401150:	4632      	mov	r2, r6
  401152:	463b      	mov	r3, r7
  401154:	4630      	mov	r0, r6
  401156:	4639      	mov	r1, r7
  401158:	f004 fc10 	bl	40597c <__aeabi_dmul>
  40115c:	4680      	mov	r8, r0
  40115e:	4689      	mov	r9, r1
  401160:	4652      	mov	r2, sl
  401162:	465b      	mov	r3, fp
  401164:	4650      	mov	r0, sl
  401166:	4659      	mov	r1, fp
  401168:	f004 fc08 	bl	40597c <__aeabi_dmul>
  40116c:	4602      	mov	r2, r0
  40116e:	460b      	mov	r3, r1
  401170:	4640      	mov	r0, r8
  401172:	4649      	mov	r1, r9
  401174:	f004 fa50 	bl	405618 <__adddf3>
  401178:	f001 f912 	bl	4023a0 <sqrt>
  40117c:	4602      	mov	r2, r0
  40117e:	460b      	mov	r3, r1
  401180:	e9dd 0100 	ldrd	r0, r1, [sp]
  401184:	f001 f90a 	bl	40239c <atan2>
  401188:	e9cd 0100 	strd	r0, r1, [sp]
    float accel_angle_x = atan2(norm_accel.y_axis, sqrt( pow(norm_accel.x_axis, 2) + pow(norm_accel.z_axis, 2))) * 180.0f / M_PI;
  40118c:	6860      	ldr	r0, [r4, #4]
  40118e:	f004 fba1 	bl	4058d4 <__aeabi_f2d>
  401192:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401196:	6820      	ldr	r0, [r4, #0]
  401198:	f004 fb9c 	bl	4058d4 <__aeabi_f2d>
  40119c:	4682      	mov	sl, r0
  40119e:	468b      	mov	fp, r1
  4011a0:	68a0      	ldr	r0, [r4, #8]
  4011a2:	f004 fb97 	bl	4058d4 <__aeabi_f2d>
  4011a6:	4606      	mov	r6, r0
  4011a8:	460f      	mov	r7, r1
  4011aa:	4652      	mov	r2, sl
  4011ac:	465b      	mov	r3, fp
  4011ae:	4650      	mov	r0, sl
  4011b0:	4659      	mov	r1, fp
  4011b2:	f004 fbe3 	bl	40597c <__aeabi_dmul>
  4011b6:	4680      	mov	r8, r0
  4011b8:	4689      	mov	r9, r1
  4011ba:	4632      	mov	r2, r6
  4011bc:	463b      	mov	r3, r7
  4011be:	4630      	mov	r0, r6
  4011c0:	4639      	mov	r1, r7
  4011c2:	f004 fbdb 	bl	40597c <__aeabi_dmul>
  4011c6:	4602      	mov	r2, r0
  4011c8:	460b      	mov	r3, r1
  4011ca:	4640      	mov	r0, r8
  4011cc:	4649      	mov	r1, r9
  4011ce:	f004 fa23 	bl	405618 <__adddf3>
  4011d2:	f001 f8e5 	bl	4023a0 <sqrt>
  4011d6:	4602      	mov	r2, r0
  4011d8:	460b      	mov	r3, r1
  4011da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4011de:	f001 f8dd 	bl	40239c <atan2>
  4011e2:	4680      	mov	r8, r0
  4011e4:	4689      	mov	r9, r1
    float accel_angle_z = 0;

    // Compute filtered angles
    clock_time_t delta_t = (t_now-last_time_read);
  4011e6:	f8df a118 	ldr.w	sl, [pc, #280]	; 401300 <imu_tick+0x240>
    float dt = ((float)delta_t/1000.0f);
  4011ea:	f8da 0000 	ldr.w	r0, [sl]
  4011ee:	1a28      	subs	r0, r5, r0
  4011f0:	f004 ffa2 	bl	406138 <__aeabi_ui2f>
  4011f4:	493a      	ldr	r1, [pc, #232]	; (4012e0 <imu_tick+0x220>)
  4011f6:	f005 f8ab 	bl	406350 <__aeabi_fdiv>
  4011fa:	4604      	mov	r4, r0
    // Compute drifting gyro angles
    float unfiltered_gyro_angle_x = gyro_x * dt + last_gyro_angle_x;
    float unfiltered_gyro_angle_y = gyro_y * dt + last_gyro_angle_y;
    float unfiltered_gyro_angle_z = gyro_z * dt + last_gyro_angle_z;

    float angle_x = alpha * gyro_angle_x + (1.0f - alpha) * accel_angle_x;
  4011fc:	4601      	mov	r1, r0
  4011fe:	9805      	ldr	r0, [sp, #20]
  401200:	f004 fff2 	bl	4061e8 <__aeabi_fmul>

    // Compute filtered angles
    clock_time_t delta_t = (t_now-last_time_read);
    float dt = ((float)delta_t/1000.0f);

    float gyro_angle_x = gyro_x * dt + last_angle_x;
  401204:	4f37      	ldr	r7, [pc, #220]	; (4012e4 <imu_tick+0x224>)
    // Compute drifting gyro angles
    float unfiltered_gyro_angle_x = gyro_x * dt + last_gyro_angle_x;
    float unfiltered_gyro_angle_y = gyro_y * dt + last_gyro_angle_y;
    float unfiltered_gyro_angle_z = gyro_z * dt + last_gyro_angle_z;

    float angle_x = alpha * gyro_angle_x + (1.0f - alpha) * accel_angle_x;
  401206:	6839      	ldr	r1, [r7, #0]
  401208:	f004 fee6 	bl	405fd8 <__addsf3>
  40120c:	4936      	ldr	r1, [pc, #216]	; (4012e8 <imu_tick+0x228>)
  40120e:	f004 ffeb 	bl	4061e8 <__aeabi_fmul>
  401212:	4683      	mov	fp, r0
  401214:	2200      	movs	r2, #0
  401216:	4b30      	ldr	r3, [pc, #192]	; (4012d8 <imu_tick+0x218>)
  401218:	4640      	mov	r0, r8
  40121a:	4649      	mov	r1, r9
  40121c:	f004 fbae 	bl	40597c <__aeabi_dmul>
  401220:	a329      	add	r3, pc, #164	; (adr r3, 4012c8 <imu_tick+0x208>)
  401222:	e9d3 2300 	ldrd	r2, r3, [r3]
  401226:	f004 fcd3 	bl	405bd0 <__aeabi_ddiv>
  40122a:	f004 fe7f 	bl	405f2c <__aeabi_d2f>
  40122e:	492f      	ldr	r1, [pc, #188]	; (4012ec <imu_tick+0x22c>)
  401230:	f004 ffda 	bl	4061e8 <__aeabi_fmul>
  401234:	4601      	mov	r1, r0
  401236:	4658      	mov	r0, fp
  401238:	f004 fece 	bl	405fd8 <__addsf3>
  40123c:	4680      	mov	r8, r0
    float angle_y = alpha * gyro_angle_y + (1.0f - alpha) * accel_angle_y;
  40123e:	4621      	mov	r1, r4
  401240:	9806      	ldr	r0, [sp, #24]
  401242:	f004 ffd1 	bl	4061e8 <__aeabi_fmul>
    // Compute filtered angles
    clock_time_t delta_t = (t_now-last_time_read);
    float dt = ((float)delta_t/1000.0f);

    float gyro_angle_x = gyro_x * dt + last_angle_x;
    float gyro_angle_y = gyro_y * dt + last_angle_y;
  401246:	4e2a      	ldr	r6, [pc, #168]	; (4012f0 <imu_tick+0x230>)
    float unfiltered_gyro_angle_x = gyro_x * dt + last_gyro_angle_x;
    float unfiltered_gyro_angle_y = gyro_y * dt + last_gyro_angle_y;
    float unfiltered_gyro_angle_z = gyro_z * dt + last_gyro_angle_z;

    float angle_x = alpha * gyro_angle_x + (1.0f - alpha) * accel_angle_x;
    float angle_y = alpha * gyro_angle_y + (1.0f - alpha) * accel_angle_y;
  401248:	6831      	ldr	r1, [r6, #0]
  40124a:	f004 fec5 	bl	405fd8 <__addsf3>
  40124e:	4926      	ldr	r1, [pc, #152]	; (4012e8 <imu_tick+0x228>)
  401250:	f004 ffca 	bl	4061e8 <__aeabi_fmul>
  401254:	4681      	mov	r9, r0
  401256:	2200      	movs	r2, #0
  401258:	4b1f      	ldr	r3, [pc, #124]	; (4012d8 <imu_tick+0x218>)
  40125a:	e9dd 0100 	ldrd	r0, r1, [sp]
  40125e:	f004 fb8d 	bl	40597c <__aeabi_dmul>
  401262:	a319      	add	r3, pc, #100	; (adr r3, 4012c8 <imu_tick+0x208>)
  401264:	e9d3 2300 	ldrd	r2, r3, [r3]
  401268:	f004 fcb2 	bl	405bd0 <__aeabi_ddiv>
  40126c:	f004 fe5e 	bl	405f2c <__aeabi_d2f>
  401270:	491e      	ldr	r1, [pc, #120]	; (4012ec <imu_tick+0x22c>)
  401272:	f004 ffb9 	bl	4061e8 <__aeabi_fmul>
  401276:	4601      	mov	r1, r0
  401278:	4648      	mov	r0, r9
  40127a:	f004 fead 	bl	405fd8 <__addsf3>
  40127e:	4681      	mov	r9, r0
    float angle_z = alpha * gyro_angle_z + (1.0f - alpha) * accel_angle_z;
  401280:	4621      	mov	r1, r4
  401282:	9807      	ldr	r0, [sp, #28]
  401284:	f004 ffb0 	bl	4061e8 <__aeabi_fmul>
    clock_time_t delta_t = (t_now-last_time_read);
    float dt = ((float)delta_t/1000.0f);

    float gyro_angle_x = gyro_x * dt + last_angle_x;
    float gyro_angle_y = gyro_y * dt + last_angle_y;
    float gyro_angle_z = gyro_z * dt + last_angle_z;
  401288:	4c1a      	ldr	r4, [pc, #104]	; (4012f4 <imu_tick+0x234>)
    float unfiltered_gyro_angle_y = gyro_y * dt + last_gyro_angle_y;
    float unfiltered_gyro_angle_z = gyro_z * dt + last_gyro_angle_z;

    float angle_x = alpha * gyro_angle_x + (1.0f - alpha) * accel_angle_x;
    float angle_y = alpha * gyro_angle_y + (1.0f - alpha) * accel_angle_y;
    float angle_z = alpha * gyro_angle_z + (1.0f - alpha) * accel_angle_z;
  40128a:	6821      	ldr	r1, [r4, #0]
  40128c:	f004 fea4 	bl	405fd8 <__addsf3>
  401290:	4915      	ldr	r1, [pc, #84]	; (4012e8 <imu_tick+0x228>)
  401292:	f004 ffa9 	bl	4061e8 <__aeabi_fmul>
  401296:	2100      	movs	r1, #0
  401298:	f004 fe9e 	bl	405fd8 <__addsf3>


    last_time_read = t_now;
  40129c:	f8ca 5000 	str.w	r5, [sl]
    last_angle_x = angle_x;
  4012a0:	f8c7 8000 	str.w	r8, [r7]
    last_angle_y = angle_y;
  4012a4:	f8c6 9000 	str.w	r9, [r6]
    last_angle_z = angle_z;
  4012a8:	6020      	str	r0, [r4, #0]

    imu_complementary.x_axis = angle_x;
  4012aa:	4b13      	ldr	r3, [pc, #76]	; (4012f8 <imu_tick+0x238>)
  4012ac:	f8c3 8000 	str.w	r8, [r3]
    imu_complementary.y_axis = angle_y;
  4012b0:	f8c3 9004 	str.w	r9, [r3, #4]
    imu_complementary.z_axis = angle_z;
  4012b4:	6098      	str	r0, [r3, #8]

    ap.imu.x_axis = angle_x;
  4012b6:	4b11      	ldr	r3, [pc, #68]	; (4012fc <imu_tick+0x23c>)
  4012b8:	f8c3 8000 	str.w	r8, [r3]
    ap.imu.y_axis = angle_y;
  4012bc:	f8c3 9004 	str.w	r9, [r3, #4]
    ap.imu.z_axis = angle_z;
  4012c0:	6098      	str	r0, [r3, #8]


  4012c2:	b00d      	add	sp, #52	; 0x34
  4012c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4012c8:	54442d18 	.word	0x54442d18
  4012cc:	400921fb 	.word	0x400921fb
  4012d0:	20000208 	.word	0x20000208
  4012d4:	200006c8 	.word	0x200006c8
  4012d8:	40668000 	.word	0x40668000
  4012dc:	2000069c 	.word	0x2000069c
  4012e0:	447a0000 	.word	0x447a0000
  4012e4:	20000430 	.word	0x20000430
  4012e8:	3f75c28f 	.word	0x3f75c28f
  4012ec:	3d23d710 	.word	0x3d23d710
  4012f0:	20000434 	.word	0x20000434
  4012f4:	20000438 	.word	0x20000438
  4012f8:	20000810 	.word	0x20000810
  4012fc:	200007ec 	.word	0x200007ec
  401300:	2000042c 	.word	0x2000042c

00401304 <motor_config_pins>:
	motors[1].angle_max = AP_ANGLE_MAX;
	motors[1].timeout = 1000;
}

void motor_config_pins(motor_config_t motor_cfg)
{
  401304:	b084      	sub	sp, #16
  401306:	b538      	push	{r3, r4, r5, lr}
  401308:	ac04      	add	r4, sp, #16
  40130a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	pio_configure_pin(motor_cfg.ul_pin, motor_cfg.ul_flag);
  40130e:	9906      	ldr	r1, [sp, #24]
  401310:	9805      	ldr	r0, [sp, #20]
  401312:	f000 fbed 	bl	401af0 <pio_configure_pin>

	pmc_enable_periph_clk(motor_cfg.ul_periph_clkid);
  401316:	9807      	ldr	r0, [sp, #28]
  401318:	f000 fd9c 	bl	401e54 <pmc_enable_periph_clk>

	pwm_channel_disable(motor_cfg.p_pwm, motor_cfg.ul_channel);
  40131c:	ad04      	add	r5, sp, #16
  40131e:	9908      	ldr	r1, [sp, #32]
  401320:	f855 0b14 	ldr.w	r0, [r5], #20
  401324:	f000 fee2 	bl	4020ec <pwm_channel_disable>
	pwm_init(motor_cfg.p_pwm, &motor_cfg.clock_setting);
  401328:	ac04      	add	r4, sp, #16
  40132a:	4629      	mov	r1, r5
  40132c:	f854 0b20 	ldr.w	r0, [r4], #32
  401330:	f000 fe30 	bl	401f94 <pwm_init>

	pwm_channel_init(motor_cfg.p_pwm, &motor_cfg.pwm_channel.channel);
  401334:	4621      	mov	r1, r4
  401336:	9804      	ldr	r0, [sp, #16]
  401338:	f000 fe50 	bl	401fdc <pwm_channel_init>
	pwm_channel_enable(motor_cfg.p_pwm, motor_cfg.ul_channel);
  40133c:	9908      	ldr	r1, [sp, #32]
  40133e:	9804      	ldr	r0, [sp, #16]
  401340:	f000 fece 	bl	4020e0 <pwm_channel_enable>
}
  401344:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401348:	b004      	add	sp, #16
  40134a:	4770      	bx	lr

0040134c <motor_init>:
uint32_t motor_current_duty = 0;
void motor_config_pins(motor_config_t motor_cfg);


void motor_init(void)
{
  40134c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401350:	b0b3      	sub	sp, #204	; 0xcc
	printf("motor_init\r\n");
  401352:	485b      	ldr	r0, [pc, #364]	; (4014c0 <motor_init+0x174>)
  401354:	f002 f862 	bl	40341c <iprintf>
        .ul_clka = MOTOR_PWM_CLOCKSOURCE_FREQ,
		.ul_clkb = MOTOR_PWM_CLOCKSOURCE_FREQ,
		.ul_mck = sysclk_get_cpu_hz()
	};

	motor_config_t motor_cfg0 = {
  401358:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  40135c:	2248      	movs	r2, #72	; 0x48
  40135e:	2100      	movs	r1, #0
  401360:	4648      	mov	r0, r9
  401362:	f001 fbe4 	bl	402b2e <memset>
		.pwm_channel.ul_period = MOTOR_PWM_PERIOD_TICKS,
		.pwm_channel.ul_duty = MOTOR_PWM_MIN,
		.pwm_channel.channel = EXT1_PWM_CHANNEL
	};

	motor_config_t motor_cfg1 = {
  401366:	2248      	movs	r2, #72	; 0x48
  401368:	2100      	movs	r1, #0
  40136a:	a80e      	add	r0, sp, #56	; 0x38
  40136c:	f001 fbdf 	bl	402b2e <memset>
	};

	


	motor_config_pins(motor_cfg0);
  401370:	4b54      	ldr	r3, [pc, #336]	; (4014c4 <motor_init+0x178>)
  401372:	9320      	str	r3, [sp, #128]	; 0x80
  401374:	2417      	movs	r4, #23
  401376:	9421      	str	r4, [sp, #132]	; 0x84
  401378:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
  40137c:	9722      	str	r7, [sp, #136]	; 0x88
  40137e:	231f      	movs	r3, #31
  401380:	9323      	str	r3, [sp, #140]	; 0x8c
  401382:	4e51      	ldr	r6, [pc, #324]	; (4014c8 <motor_init+0x17c>)
  401384:	9625      	str	r6, [sp, #148]	; 0x94
  401386:	9626      	str	r6, [sp, #152]	; 0x98
  401388:	4b50      	ldr	r3, [pc, #320]	; (4014cc <motor_init+0x180>)
  40138a:	9327      	str	r3, [sp, #156]	; 0x9c
  40138c:	f04f 080b 	mov.w	r8, #11
  401390:	f8cd 80a4 	str.w	r8, [sp, #164]	; 0xa4
  401394:	2501      	movs	r5, #1
  401396:	f88d 50aa 	strb.w	r5, [sp, #170]	; 0xaa
  40139a:	f240 4a7e 	movw	sl, #1150	; 0x47e
  40139e:	f8cd a0ac 	str.w	sl, [sp, #172]	; 0xac
  4013a2:	f644 6b20 	movw	fp, #20000	; 0x4e20
  4013a6:	f8cd b0b0 	str.w	fp, [sp, #176]	; 0xb0
  4013aa:	46ee      	mov	lr, sp
  4013ac:	f10d 0c90 	add.w	ip, sp, #144	; 0x90
  4013b0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  4013b4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
  4013b8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  4013bc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
  4013c0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  4013c4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
  4013c8:	e89c 0003 	ldmia.w	ip, {r0, r1}
  4013cc:	e88e 0003 	stmia.w	lr, {r0, r1}
  4013d0:	e899 000f 	ldmia.w	r9, {r0, r1, r2, r3}
  4013d4:	f7ff ff96 	bl	401304 <motor_config_pins>
	motor_config_pins(motor_cfg1);
  4013d8:	4b3a      	ldr	r3, [pc, #232]	; (4014c4 <motor_init+0x178>)
  4013da:	930e      	str	r3, [sp, #56]	; 0x38
  4013dc:	2353      	movs	r3, #83	; 0x53
  4013de:	930f      	str	r3, [sp, #60]	; 0x3c
  4013e0:	9710      	str	r7, [sp, #64]	; 0x40
  4013e2:	231f      	movs	r3, #31
  4013e4:	9311      	str	r3, [sp, #68]	; 0x44
  4013e6:	9512      	str	r5, [sp, #72]	; 0x48
  4013e8:	9613      	str	r6, [sp, #76]	; 0x4c
  4013ea:	9614      	str	r6, [sp, #80]	; 0x50
  4013ec:	4b37      	ldr	r3, [pc, #220]	; (4014cc <motor_init+0x180>)
  4013ee:	9315      	str	r3, [sp, #84]	; 0x54
  4013f0:	9516      	str	r5, [sp, #88]	; 0x58
  4013f2:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
  4013f6:	f88d 5062 	strb.w	r5, [sp, #98]	; 0x62
  4013fa:	f8cd a064 	str.w	sl, [sp, #100]	; 0x64
  4013fe:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
  401402:	46ee      	mov	lr, sp
  401404:	f10d 0c48 	add.w	ip, sp, #72	; 0x48
  401408:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  40140c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
  401410:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  401414:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
  401418:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  40141c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
  401420:	e89c 0003 	ldmia.w	ip, {r0, r1}
  401424:	e88e 0003 	stmia.w	lr, {r0, r1}
  401428:	ab0e      	add	r3, sp, #56	; 0x38
  40142a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  40142c:	f7ff ff6a 	bl	401304 <motor_config_pins>

	motors[0].config = motor_cfg0;
  401430:	4b24      	ldr	r3, [pc, #144]	; (4014c4 <motor_init+0x178>)
  401432:	9320      	str	r3, [sp, #128]	; 0x80
  401434:	9421      	str	r4, [sp, #132]	; 0x84
  401436:	9722      	str	r7, [sp, #136]	; 0x88
  401438:	231f      	movs	r3, #31
  40143a:	9323      	str	r3, [sp, #140]	; 0x8c
  40143c:	9625      	str	r6, [sp, #148]	; 0x94
  40143e:	9626      	str	r6, [sp, #152]	; 0x98
  401440:	4b22      	ldr	r3, [pc, #136]	; (4014cc <motor_init+0x180>)
  401442:	9327      	str	r3, [sp, #156]	; 0x9c
  401444:	f8cd 80a4 	str.w	r8, [sp, #164]	; 0xa4
  401448:	f88d 50aa 	strb.w	r5, [sp, #170]	; 0xaa
  40144c:	f8cd a0ac 	str.w	sl, [sp, #172]	; 0xac
  401450:	f8cd b0b0 	str.w	fp, [sp, #176]	; 0xb0
  401454:	4c1e      	ldr	r4, [pc, #120]	; (4014d0 <motor_init+0x184>)
  401456:	2248      	movs	r2, #72	; 0x48
  401458:	4649      	mov	r1, r9
  40145a:	4620      	mov	r0, r4
  40145c:	f001 fb5c 	bl	402b18 <memcpy>
	motors[0].angle_min = AP_ANGLE_MIN;
  401460:	f06f 0359 	mvn.w	r3, #89	; 0x59
  401464:	64a3      	str	r3, [r4, #72]	; 0x48
	motors[0].angle_max = AP_ANGLE_MAX;
  401466:	235a      	movs	r3, #90	; 0x5a
  401468:	64e3      	str	r3, [r4, #76]	; 0x4c
	motors[0].timeout = 1000;
  40146a:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
  40146e:	f8c4 9050 	str.w	r9, [r4, #80]	; 0x50

	motors[1].config = motor_cfg1;
  401472:	4b14      	ldr	r3, [pc, #80]	; (4014c4 <motor_init+0x178>)
  401474:	930e      	str	r3, [sp, #56]	; 0x38
  401476:	2353      	movs	r3, #83	; 0x53
  401478:	930f      	str	r3, [sp, #60]	; 0x3c
  40147a:	9710      	str	r7, [sp, #64]	; 0x40
  40147c:	231f      	movs	r3, #31
  40147e:	9311      	str	r3, [sp, #68]	; 0x44
  401480:	9512      	str	r5, [sp, #72]	; 0x48
  401482:	9613      	str	r6, [sp, #76]	; 0x4c
  401484:	9614      	str	r6, [sp, #80]	; 0x50
  401486:	4b11      	ldr	r3, [pc, #68]	; (4014cc <motor_init+0x180>)
  401488:	9315      	str	r3, [sp, #84]	; 0x54
  40148a:	9516      	str	r5, [sp, #88]	; 0x58
  40148c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
  401490:	f88d 5062 	strb.w	r5, [sp, #98]	; 0x62
  401494:	f8cd a064 	str.w	sl, [sp, #100]	; 0x64
  401498:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
  40149c:	2248      	movs	r2, #72	; 0x48
  40149e:	a90e      	add	r1, sp, #56	; 0x38
  4014a0:	f104 0054 	add.w	r0, r4, #84	; 0x54
  4014a4:	f001 fb38 	bl	402b18 <memcpy>
	motors[1].angle_min = AP_ANGLE_MIN;
  4014a8:	f06f 0359 	mvn.w	r3, #89	; 0x59
  4014ac:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	motors[1].angle_max = AP_ANGLE_MAX;
  4014b0:	235a      	movs	r3, #90	; 0x5a
  4014b2:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	motors[1].timeout = 1000;
  4014b6:	f8c4 90a4 	str.w	r9, [r4, #164]	; 0xa4
}
  4014ba:	b033      	add	sp, #204	; 0xcc
  4014bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4014c0:	004068cc 	.word	0x004068cc
  4014c4:	40020000 	.word	0x40020000
  4014c8:	000f4240 	.word	0x000f4240
  4014cc:	07270e00 	.word	0x07270e00
  4014d0:	20000534 	.word	0x20000534

004014d4 <motor_tick>:
	pwm_channel_init(motor_cfg.p_pwm, &motor_cfg.pwm_channel.channel);
	pwm_channel_enable(motor_cfg.p_pwm, motor_cfg.ul_channel);
}

void motor_tick(void)
{
  4014d4:	4770      	bx	lr
  4014d6:	bf00      	nop

004014d8 <motor_set_power>:

}

void motor_set_power(motor_t motor, uint32_t power)
{
  4014d8:	b084      	sub	sp, #16
  4014da:	b508      	push	{r3, lr}
  4014dc:	f10d 0e08 	add.w	lr, sp, #8
  4014e0:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
  4014e4:	9917      	ldr	r1, [sp, #92]	; 0x5c
	motor.config.pwm_channel.ul_duty = power;
  4014e6:	910d      	str	r1, [sp, #52]	; 0x34
	// printf("motor_output: %d\r\n", motor.config.pwm_channel.ul_duty);
	if (config.log_motor) {
  4014e8:	4b07      	ldr	r3, [pc, #28]	; (401508 <motor_set_power+0x30>)
  4014ea:	7b9b      	ldrb	r3, [r3, #14]
  4014ec:	b113      	cbz	r3, 4014f4 <motor_set_power+0x1c>
		printf("motor_output: %d\r\n", motor.config.pwm_channel.ul_duty);
  4014ee:	4807      	ldr	r0, [pc, #28]	; (40150c <motor_set_power+0x34>)
  4014f0:	f001 ff94 	bl	40341c <iprintf>
	}
	pwm_channel_update_duty(motor.config.p_pwm, &motor.config.pwm_channel, motor.config.pwm_channel.ul_duty);
  4014f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4014f6:	a90a      	add	r1, sp, #40	; 0x28
  4014f8:	9802      	ldr	r0, [sp, #8]
  4014fa:	f000 fde3 	bl	4020c4 <pwm_channel_update_duty>
}
  4014fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  401502:	b004      	add	sp, #16
  401504:	4770      	bx	lr
  401506:	bf00      	nop
  401508:	200006d4 	.word	0x200006d4
  40150c:	004068dc 	.word	0x004068dc

00401510 <motor_min>:

void motor_min(motor_t motor)
{
  401510:	b084      	sub	sp, #16
  401512:	b500      	push	{lr}
  401514:	b093      	sub	sp, #76	; 0x4c
  401516:	f10d 0e50 	add.w	lr, sp, #80	; 0x50
  40151a:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
    motor_current_duty = MOTOR_PWM_MIN;
  40151e:	f240 437e 	movw	r3, #1150	; 0x47e
  401522:	4a08      	ldr	r2, [pc, #32]	; (401544 <motor_min+0x34>)
  401524:	6013      	str	r3, [r2, #0]
    motor_set_power(motor, MOTOR_PWM_MIN);
  401526:	9311      	str	r3, [sp, #68]	; 0x44
  401528:	2244      	movs	r2, #68	; 0x44
  40152a:	a918      	add	r1, sp, #96	; 0x60
  40152c:	4668      	mov	r0, sp
  40152e:	f001 faf3 	bl	402b18 <memcpy>
  401532:	ab14      	add	r3, sp, #80	; 0x50
  401534:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401536:	f7ff ffcf 	bl	4014d8 <motor_set_power>
}
  40153a:	b013      	add	sp, #76	; 0x4c
  40153c:	f85d eb04 	ldr.w	lr, [sp], #4
  401540:	b004      	add	sp, #16
  401542:	4770      	bx	lr
  401544:	20000448 	.word	0x20000448

00401548 <motor_mid>:

void motor_mid(motor_t motor)
{
  401548:	b084      	sub	sp, #16
  40154a:	b500      	push	{lr}
  40154c:	b093      	sub	sp, #76	; 0x4c
  40154e:	f10d 0e50 	add.w	lr, sp, #80	; 0x50
  401552:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
    motor_current_duty = MOTOR_PWM_MID;
  401556:	f240 5346 	movw	r3, #1350	; 0x546
  40155a:	4a08      	ldr	r2, [pc, #32]	; (40157c <motor_mid+0x34>)
  40155c:	6013      	str	r3, [r2, #0]
	motor_set_power(motor, motor_current_duty);
  40155e:	9311      	str	r3, [sp, #68]	; 0x44
  401560:	2244      	movs	r2, #68	; 0x44
  401562:	a918      	add	r1, sp, #96	; 0x60
  401564:	4668      	mov	r0, sp
  401566:	f001 fad7 	bl	402b18 <memcpy>
  40156a:	ab14      	add	r3, sp, #80	; 0x50
  40156c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  40156e:	f7ff ffb3 	bl	4014d8 <motor_set_power>
}
  401572:	b013      	add	sp, #76	; 0x4c
  401574:	f85d eb04 	ldr.w	lr, [sp], #4
  401578:	b004      	add	sp, #16
  40157a:	4770      	bx	lr
  40157c:	20000448 	.word	0x20000448

00401580 <motor_max>:

void motor_max(motor_t motor)
{
  401580:	b084      	sub	sp, #16
  401582:	b500      	push	{lr}
  401584:	b093      	sub	sp, #76	; 0x4c
  401586:	f10d 0e50 	add.w	lr, sp, #80	; 0x50
  40158a:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
    motor_current_duty = MOTOR_PWM_MAX;
  40158e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
  401592:	4a08      	ldr	r2, [pc, #32]	; (4015b4 <motor_max+0x34>)
  401594:	6013      	str	r3, [r2, #0]
    motor_set_power(motor, motor_current_duty);
  401596:	9311      	str	r3, [sp, #68]	; 0x44
  401598:	2244      	movs	r2, #68	; 0x44
  40159a:	a918      	add	r1, sp, #96	; 0x60
  40159c:	4668      	mov	r0, sp
  40159e:	f001 fabb 	bl	402b18 <memcpy>
  4015a2:	ab14      	add	r3, sp, #80	; 0x50
  4015a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4015a6:	f7ff ff97 	bl	4014d8 <motor_set_power>
}
  4015aa:	b013      	add	sp, #76	; 0x4c
  4015ac:	f85d eb04 	ldr.w	lr, [sp], #4
  4015b0:	b004      	add	sp, #16
  4015b2:	4770      	bx	lr
  4015b4:	20000448 	.word	0x20000448

004015b8 <pid_tick>:
float kd = 0.0;
float desired_angle = 0.0f;


void pid_tick(void)
{
  4015b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    previous_error = time;
  4015bc:	4c27      	ldr	r4, [pc, #156]	; (40165c <pid_tick+0xa4>)
  4015be:	6820      	ldr	r0, [r4, #0]
  4015c0:	f004 fdba 	bl	406138 <__aeabi_ui2f>
  4015c4:	4680      	mov	r8, r0
    time = cph_get_millis();
  4015c6:	4b26      	ldr	r3, [pc, #152]	; (401660 <pid_tick+0xa8>)
  4015c8:	681b      	ldr	r3, [r3, #0]
  4015ca:	6023      	str	r3, [r4, #0]
    elapsed_time = (time - previous_time)/1000;
  4015cc:	4a25      	ldr	r2, [pc, #148]	; (401664 <pid_tick+0xac>)
  4015ce:	6814      	ldr	r4, [r2, #0]
  4015d0:	1b1b      	subs	r3, r3, r4
  4015d2:	4c25      	ldr	r4, [pc, #148]	; (401668 <pid_tick+0xb0>)
  4015d4:	fba4 3403 	umull	r3, r4, r4, r3
  4015d8:	09a4      	lsrs	r4, r4, #6
  4015da:	4b24      	ldr	r3, [pc, #144]	; (40166c <pid_tick+0xb4>)
  4015dc:	601c      	str	r4, [r3, #0]

    error = ap.imu.y_axis - desired_angle;
  4015de:	4b24      	ldr	r3, [pc, #144]	; (401670 <pid_tick+0xb8>)
  4015e0:	6819      	ldr	r1, [r3, #0]
  4015e2:	4b24      	ldr	r3, [pc, #144]	; (401674 <pid_tick+0xbc>)
  4015e4:	6858      	ldr	r0, [r3, #4]
  4015e6:	f004 fcf5 	bl	405fd4 <__aeabi_fsub>
  4015ea:	4605      	mov	r5, r0
  4015ec:	4b22      	ldr	r3, [pc, #136]	; (401678 <pid_tick+0xc0>)
  4015ee:	6018      	str	r0, [r3, #0]
    pid_p = kp*error;
  4015f0:	4b22      	ldr	r3, [pc, #136]	; (40167c <pid_tick+0xc4>)
  4015f2:	6819      	ldr	r1, [r3, #0]
  4015f4:	f004 fdf8 	bl	4061e8 <__aeabi_fmul>
  4015f8:	4606      	mov	r6, r0
  4015fa:	4b21      	ldr	r3, [pc, #132]	; (401680 <pid_tick+0xc8>)
  4015fc:	6018      	str	r0, [r3, #0]

    // if (-3.0f < error < 3.0f) {
    //     pid_i = pid_i +(ki*error);
    // }

    pid_i = pid_i +(ki*error);
  4015fe:	4b21      	ldr	r3, [pc, #132]	; (401684 <pid_tick+0xcc>)
  401600:	6819      	ldr	r1, [r3, #0]
  401602:	4628      	mov	r0, r5
  401604:	f004 fdf0 	bl	4061e8 <__aeabi_fmul>
  401608:	f8df 908c 	ldr.w	r9, [pc, #140]	; 401698 <pid_tick+0xe0>
  40160c:	f8d9 1000 	ldr.w	r1, [r9]
  401610:	f004 fce2 	bl	405fd8 <__addsf3>
  401614:	4607      	mov	r7, r0
  401616:	f8c9 0000 	str.w	r0, [r9]

    pid_d = kd * ((error-previous_error)/elapsed_time);
  40161a:	4641      	mov	r1, r8
  40161c:	4628      	mov	r0, r5
  40161e:	f004 fcd9 	bl	405fd4 <__aeabi_fsub>
  401622:	4680      	mov	r8, r0
  401624:	4620      	mov	r0, r4
  401626:	f004 fd87 	bl	406138 <__aeabi_ui2f>
  40162a:	4601      	mov	r1, r0
  40162c:	4640      	mov	r0, r8
  40162e:	f004 fe8f 	bl	406350 <__aeabi_fdiv>
  401632:	4b15      	ldr	r3, [pc, #84]	; (401688 <pid_tick+0xd0>)
  401634:	6819      	ldr	r1, [r3, #0]
  401636:	f004 fdd7 	bl	4061e8 <__aeabi_fmul>
  40163a:	4604      	mov	r4, r0
  40163c:	4b13      	ldr	r3, [pc, #76]	; (40168c <pid_tick+0xd4>)
  40163e:	6018      	str	r0, [r3, #0]

    pid = pid_p + pid_i + pid_d;
  401640:	4639      	mov	r1, r7
  401642:	4630      	mov	r0, r6
  401644:	f004 fcc8 	bl	405fd8 <__addsf3>
  401648:	4621      	mov	r1, r4
  40164a:	f004 fcc5 	bl	405fd8 <__addsf3>
  40164e:	4b10      	ldr	r3, [pc, #64]	; (401690 <pid_tick+0xd8>)
  401650:	6018      	str	r0, [r3, #0]

    previous_error = error;
  401652:	4b10      	ldr	r3, [pc, #64]	; (401694 <pid_tick+0xdc>)
  401654:	601d      	str	r5, [r3, #0]
  401656:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40165a:	bf00      	nop
  40165c:	2000046c 	.word	0x2000046c
  401660:	20000208 	.word	0x20000208
  401664:	20000470 	.word	0x20000470
  401668:	10624dd3 	.word	0x10624dd3
  40166c:	20000474 	.word	0x20000474
  401670:	20000458 	.word	0x20000458
  401674:	200007ec 	.word	0x200007ec
  401678:	20000460 	.word	0x20000460
  40167c:	2000000c 	.word	0x2000000c
  401680:	20000478 	.word	0x20000478
  401684:	20000468 	.word	0x20000468
  401688:	20000464 	.word	0x20000464
  40168c:	2000044c 	.word	0x2000044c
  401690:	20000454 	.word	0x20000454
  401694:	20000450 	.word	0x20000450
  401698:	2000045c 	.word	0x2000045c

0040169c <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  40169c:	b570      	push	{r4, r5, r6, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  40169e:	482c      	ldr	r0, [pc, #176]	; (401750 <board_init+0xb4>)
  4016a0:	f000 fc02 	bl	401ea8 <wdt_disable>
  4016a4:	200b      	movs	r0, #11
  4016a6:	f000 fbd5 	bl	401e54 <pmc_enable_periph_clk>
  4016aa:	200c      	movs	r0, #12
  4016ac:	f000 fbd2 	bl	401e54 <pmc_enable_periph_clk>
  4016b0:	200d      	movs	r0, #13
  4016b2:	f000 fbcf 	bl	401e54 <pmc_enable_periph_clk>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4016b6:	4b27      	ldr	r3, [pc, #156]	; (401754 <board_init+0xb8>)
  4016b8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4016bc:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4016be:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4016c0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4016c4:	4c24      	ldr	r4, [pc, #144]	; (401758 <board_init+0xbc>)
  4016c6:	2504      	movs	r5, #4
  4016c8:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4016ca:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  4016ce:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4016d0:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4016d4:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4016d6:	6265      	str	r5, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4016d8:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4016dc:	6f22      	ldr	r2, [r4, #112]	; 0x70
  4016de:	f022 0204 	bic.w	r2, r2, #4
  4016e2:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4016e4:	6f62      	ldr	r2, [r4, #116]	; 0x74
  4016e6:	f022 0204 	bic.w	r2, r2, #4
  4016ea:	6762      	str	r2, [r4, #116]	; 0x74
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4016ec:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  4016f0:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4016f2:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4016f4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4016f8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4016fc:	6322      	str	r2, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4016fe:	6122      	str	r2, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401700:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401704:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401708:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40170a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40170c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_level(IO1_LED3_PIN, !IO1_LED3_ACTIVE);
	ioport_set_pin_dir(IO1_LED3_PIN, IOPORT_DIR_OUTPUT);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART1_PIO, PINS_UART1, PINS_UART1_FLAGS);
  401710:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401714:	210c      	movs	r1, #12
  401716:	4811      	ldr	r0, [pc, #68]	; (40175c <board_init+0xc0>)
  401718:	f000 fa76 	bl	401c08 <pio_configure_pin_group>
#endif


#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  40171c:	4e10      	ldr	r6, [pc, #64]	; (401760 <board_init+0xc4>)
  40171e:	4631      	mov	r1, r6
  401720:	2003      	movs	r0, #3
  401722:	f000 f9e5 	bl	401af0 <pio_configure_pin>
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  401726:	4631      	mov	r1, r6
  401728:	4628      	mov	r0, r5
  40172a:	f000 f9e1 	bl	401af0 <pio_configure_pin>
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  40172e:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  401730:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  401734:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  401736:	6265      	str	r5, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401738:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40173c:	6f23      	ldr	r3, [r4, #112]	; 0x70
  40173e:	f023 0304 	bic.w	r3, r3, #4
  401742:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  401744:	6f63      	ldr	r3, [r4, #116]	; 0x74
  401746:	f023 0304 	bic.w	r3, r3, #4
  40174a:	6763      	str	r3, [r4, #116]	; 0x74
  40174c:	bd70      	pop	{r4, r5, r6, pc}
  40174e:	bf00      	nop
  401750:	400e1450 	.word	0x400e1450
  401754:	400e1200 	.word	0x400e1200
  401758:	400e0e00 	.word	0x400e0e00
  40175c:	400e1000 	.word	0x400e1000
  401760:	08000001 	.word	0x08000001

00401764 <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401764:	4b2b      	ldr	r3, [pc, #172]	; (401814 <twi_set_speed+0xb0>)
  401766:	4299      	cmp	r1, r3
  401768:	d849      	bhi.n	4017fe <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  40176a:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  40176e:	4299      	cmp	r1, r3
  401770:	d92b      	bls.n	4017ca <twi_set_speed+0x66>
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  401772:	b410      	push	{r4}
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  401774:	4c28      	ldr	r4, [pc, #160]	; (401818 <twi_set_speed+0xb4>)
  401776:	fba4 3402 	umull	r3, r4, r4, r2
  40177a:	0ba4      	lsrs	r4, r4, #14
  40177c:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40177e:	4b27      	ldr	r3, [pc, #156]	; (40181c <twi_set_speed+0xb8>)
  401780:	440b      	add	r3, r1
  401782:	009b      	lsls	r3, r3, #2
  401784:	fbb2 f2f3 	udiv	r2, r2, r3
  401788:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40178a:	2cff      	cmp	r4, #255	; 0xff
  40178c:	d939      	bls.n	401802 <twi_set_speed+0x9e>
  40178e:	2300      	movs	r3, #0
			/* Increase clock divider */
			ckdiv++;
  401790:	3301      	adds	r3, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  401792:	0864      	lsrs	r4, r4, #1
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401794:	2cff      	cmp	r4, #255	; 0xff
  401796:	d902      	bls.n	40179e <twi_set_speed+0x3a>
  401798:	2b07      	cmp	r3, #7
  40179a:	d1f9      	bne.n	401790 <twi_set_speed+0x2c>
  40179c:	e00a      	b.n	4017b4 <twi_set_speed+0x50>
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40179e:	2aff      	cmp	r2, #255	; 0xff
  4017a0:	d908      	bls.n	4017b4 <twi_set_speed+0x50>
  4017a2:	2b06      	cmp	r3, #6
  4017a4:	d900      	bls.n	4017a8 <twi_set_speed+0x44>
  4017a6:	e005      	b.n	4017b4 <twi_set_speed+0x50>
			/* Increase clock divider */
			ckdiv++;
  4017a8:	3301      	adds	r3, #1
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  4017aa:	0852      	lsrs	r2, r2, #1
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4017ac:	2aff      	cmp	r2, #255	; 0xff
  4017ae:	d901      	bls.n	4017b4 <twi_set_speed+0x50>
  4017b0:	2b06      	cmp	r3, #6
  4017b2:	d9f9      	bls.n	4017a8 <twi_set_speed+0x44>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  4017b4:	0212      	lsls	r2, r2, #8
  4017b6:	b292      	uxth	r2, r2
  4017b8:	041b      	lsls	r3, r3, #16
  4017ba:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  4017be:	431a      	orrs	r2, r3
  4017c0:	b2e4      	uxtb	r4, r4
  4017c2:	4322      	orrs	r2, r4
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
  4017c4:	6102      	str	r2, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  4017c6:	2000      	movs	r0, #0
  4017c8:	e021      	b.n	40180e <twi_set_speed+0xaa>
		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4017ca:	0049      	lsls	r1, r1, #1
  4017cc:	fbb2 f2f1 	udiv	r2, r2, r1
  4017d0:	3a04      	subs	r2, #4

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4017d2:	2aff      	cmp	r2, #255	; 0xff
  4017d4:	d907      	bls.n	4017e6 <twi_set_speed+0x82>
  4017d6:	2300      	movs	r3, #0
			/* Increase clock divider */
			ckdiv++;
  4017d8:	3301      	adds	r3, #1
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  4017da:	0852      	lsrs	r2, r2, #1
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4017dc:	2aff      	cmp	r2, #255	; 0xff
  4017de:	d903      	bls.n	4017e8 <twi_set_speed+0x84>
  4017e0:	2b07      	cmp	r3, #7
  4017e2:	d1f9      	bne.n	4017d8 <twi_set_speed+0x74>
  4017e4:	e000      	b.n	4017e8 <twi_set_speed+0x84>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  4017e6:	2300      	movs	r3, #0
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4017e8:	0211      	lsls	r1, r2, #8
  4017ea:	b289      	uxth	r1, r1
  4017ec:	041b      	lsls	r3, r3, #16
  4017ee:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  4017f2:	430b      	orrs	r3, r1
  4017f4:	b2d2      	uxtb	r2, r2
  4017f6:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
  4017f8:	6102      	str	r2, [r0, #16]
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  4017fa:	2000      	movs	r0, #0
}
  4017fc:	4770      	bx	lr
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  4017fe:	2001      	movs	r0, #1
  401800:	4770      	bx	lr
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401802:	2aff      	cmp	r2, #255	; 0xff
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  401804:	bf88      	it	hi
  401806:	2300      	movhi	r3, #0
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401808:	d8ce      	bhi.n	4017a8 <twi_set_speed+0x44>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40180a:	2300      	movs	r3, #0
  40180c:	e7d2      	b.n	4017b4 <twi_set_speed+0x50>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
}
  40180e:	bc10      	pop	{r4}
  401810:	4770      	bx	lr
  401812:	bf00      	nop
  401814:	00061a80 	.word	0x00061a80
  401818:	057619f1 	.word	0x057619f1
  40181c:	3ffd1200 	.word	0x3ffd1200

00401820 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  401820:	b538      	push	{r3, r4, r5, lr}
  401822:	4604      	mov	r4, r0
  401824:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  401826:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  40182a:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  40182c:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40182e:	2380      	movs	r3, #128	; 0x80
  401830:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  401832:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  401834:	2308      	movs	r3, #8
  401836:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  401838:	2320      	movs	r3, #32
  40183a:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  40183c:	2304      	movs	r3, #4
  40183e:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  401840:	680a      	ldr	r2, [r1, #0]
  401842:	6849      	ldr	r1, [r1, #4]
  401844:	f7ff ff8e 	bl	401764 <twi_set_speed>
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
	uint32_t status = TWI_SUCCESS;
  401848:	2801      	cmp	r0, #1
  40184a:	bf14      	ite	ne
  40184c:	2000      	movne	r0, #0
  40184e:	2001      	moveq	r0, #1
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  401850:	7a6b      	ldrb	r3, [r5, #9]
  401852:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  401854:	bf04      	itt	eq
  401856:	2340      	moveq	r3, #64	; 0x40
  401858:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  40185a:	bd38      	pop	{r3, r4, r5, pc}

0040185c <twi_mk_addr>:
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  40185c:	460a      	mov	r2, r1
  40185e:	b159      	cbz	r1, 401878 <twi_mk_addr+0x1c>
		return 0;

	val = addr[0];
  401860:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
  401862:	2901      	cmp	r1, #1
		val <<= 8;
		val |= addr[1];
  401864:	bfc4      	itt	gt
  401866:	7841      	ldrbgt	r1, [r0, #1]
  401868:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	}
	if (len > 2) {
  40186c:	2a02      	cmp	r2, #2
  40186e:	dd05      	ble.n	40187c <twi_mk_addr+0x20>
		val <<= 8;
		val |= addr[2];
  401870:	7880      	ldrb	r0, [r0, #2]
  401872:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  401876:	4770      	bx	lr
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  401878:	2000      	movs	r0, #0
  40187a:	4770      	bx	lr
  40187c:	4618      	mov	r0, r3
	if (len > 2) {
		val <<= 8;
		val |= addr[2];
	}
	return val;
}
  40187e:	4770      	bx	lr

00401880 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  401880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
  401884:	68cc      	ldr	r4, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  401886:	2c00      	cmp	r4, #0
  401888:	d045      	beq.n	401916 <twi_master_read+0x96>
  40188a:	460b      	mov	r3, r1
  40188c:	4605      	mov	r5, r0
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
  40188e:	688e      	ldr	r6, [r1, #8]
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  401890:	2000      	movs	r0, #0
  401892:	6068      	str	r0, [r5, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  401894:	684a      	ldr	r2, [r1, #4]
  401896:	0212      	lsls	r2, r2, #8
  401898:	f402 7240 	and.w	r2, r2, #768	; 0x300
  40189c:	f442 5180 	orr.w	r1, r2, #4096	; 0x1000
  4018a0:	7c1a      	ldrb	r2, [r3, #16]
  4018a2:	0412      	lsls	r2, r2, #16
  4018a4:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
  4018a8:	430a      	orrs	r2, r1
  4018aa:	606a      	str	r2, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4018ac:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4018ae:	6859      	ldr	r1, [r3, #4]
  4018b0:	4618      	mov	r0, r3
  4018b2:	f7ff ffd3 	bl	40185c <twi_mk_addr>
  4018b6:	60e8      	str	r0, [r5, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4018b8:	2c01      	cmp	r4, #1
  4018ba:	d104      	bne.n	4018c6 <twi_master_read+0x46>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4018bc:	2303      	movs	r3, #3
  4018be:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
  4018c0:	f04f 0e01 	mov.w	lr, #1
  4018c4:	e033      	b.n	40192e <twi_master_read+0xae>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4018c6:	2301      	movs	r3, #1
  4018c8:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
  4018ca:	f04f 0e00 	mov.w	lr, #0
  4018ce:	e02e      	b.n	40192e <twi_master_read+0xae>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
  4018d0:	460a      	mov	r2, r1
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4018d2:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  4018d4:	f413 7f80 	tst.w	r3, #256	; 0x100
  4018d8:	d120      	bne.n	40191c <twi_master_read+0x9c>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4018da:	1e51      	subs	r1, r2, #1
  4018dc:	b30a      	cbz	r2, 401922 <twi_master_read+0xa2>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4018de:	2c01      	cmp	r4, #1
  4018e0:	d106      	bne.n	4018f0 <twi_master_read+0x70>
  4018e2:	f1be 0f00 	cmp.w	lr, #0
  4018e6:	d12f      	bne.n	401948 <twi_master_read+0xc8>
			p_twi->TWI_CR = TWI_CR_STOP;
  4018e8:	f8c5 8000 	str.w	r8, [r5]
			stop_sent = 1;
  4018ec:	46e6      	mov	lr, ip
  4018ee:	e02b      	b.n	401948 <twi_master_read+0xc8>
		}

		if (!(status & TWI_SR_RXRDY)) {
  4018f0:	f013 0f02 	tst.w	r3, #2
  4018f4:	d005      	beq.n	401902 <twi_master_read+0x82>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4018f6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4018f8:	7033      	strb	r3, [r6, #0]

		cnt--;
  4018fa:	3c01      	subs	r4, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4018fc:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  4018fe:	463a      	mov	r2, r7
  401900:	e000      	b.n	401904 <twi_master_read+0x84>
  401902:	460a      	mov	r2, r1
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  401904:	2c00      	cmp	r4, #0
  401906:	d1e4      	bne.n	4018d2 <twi_master_read+0x52>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  401908:	6a2b      	ldr	r3, [r5, #32]
  40190a:	f013 0f01 	tst.w	r3, #1
  40190e:	d0fb      	beq.n	401908 <twi_master_read+0x88>
	}

	p_twi->TWI_SR;
  401910:	6a2b      	ldr	r3, [r5, #32]

	return TWI_SUCCESS;
  401912:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  401916:	2001      	movs	r0, #1
  401918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40191c:	2005      	movs	r0, #5
  40191e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  401922:	2009      	movs	r0, #9
  401924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  401928:	2005      	movs	r0, #5
  40192a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40192e:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  401930:	f413 7080 	ands.w	r0, r3, #256	; 0x100
  401934:	d1f8      	bne.n	401928 <twi_master_read+0xa8>
  401936:	f247 512f 	movw	r1, #29999	; 0x752f
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  40193a:	f247 5730 	movw	r7, #30000	; 0x7530
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40193e:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
  401942:	f04f 0c01 	mov.w	ip, #1
  401946:	e7ca      	b.n	4018de <twi_master_read+0x5e>
		}

		if (!(status & TWI_SR_RXRDY)) {
  401948:	f013 0f02 	tst.w	r3, #2
  40194c:	d0c0      	beq.n	4018d0 <twi_master_read+0x50>
  40194e:	e7d2      	b.n	4018f6 <twi_master_read+0x76>

00401950 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  401950:	b570      	push	{r4, r5, r6, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
  401952:	68cd      	ldr	r5, [r1, #12]
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
  401954:	2d00      	cmp	r5, #0
  401956:	d034      	beq.n	4019c2 <twi_master_write+0x72>
  401958:	460b      	mov	r3, r1
  40195a:	4604      	mov	r4, r0
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
  40195c:	688e      	ldr	r6, [r1, #8]
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40195e:	2000      	movs	r0, #0
  401960:	6060      	str	r0, [r4, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401962:	7c0a      	ldrb	r2, [r1, #16]
  401964:	0412      	lsls	r2, r2, #16
  401966:	f402 01fe 	and.w	r1, r2, #8323072	; 0x7f0000
  40196a:	685a      	ldr	r2, [r3, #4]
  40196c:	0212      	lsls	r2, r2, #8
  40196e:	f402 7240 	and.w	r2, r2, #768	; 0x300
  401972:	430a      	orrs	r2, r1
  401974:	6062      	str	r2, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  401976:	60e0      	str	r0, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  401978:	6859      	ldr	r1, [r3, #4]
  40197a:	4618      	mov	r0, r3
  40197c:	f7ff ff6e 	bl	40185c <twi_mk_addr>
  401980:	60e0      	str	r0, [r4, #12]

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  401982:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  401984:	f413 7f80 	tst.w	r3, #256	; 0x100
  401988:	d004      	beq.n	401994 <twi_master_write+0x44>
  40198a:	e01c      	b.n	4019c6 <twi_master_write+0x76>
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40198c:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  40198e:	f413 7f80 	tst.w	r3, #256	; 0x100
  401992:	d11a      	bne.n	4019ca <twi_master_write+0x7a>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  401994:	f013 0f04 	tst.w	r3, #4
  401998:	d003      	beq.n	4019a2 <twi_master_write+0x52>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  40199a:	7833      	ldrb	r3, [r6, #0]
  40199c:	6363      	str	r3, [r4, #52]	; 0x34

		cnt--;
  40199e:	3d01      	subs	r5, #1
		}

		if (!(status & TWI_SR_TXRDY)) {
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4019a0:	3601      	adds	r6, #1
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  4019a2:	2d00      	cmp	r5, #0
  4019a4:	d1f2      	bne.n	40198c <twi_master_write+0x3c>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  4019a6:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  4019a8:	f413 7080 	ands.w	r0, r3, #256	; 0x100
  4019ac:	d10f      	bne.n	4019ce <twi_master_write+0x7e>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  4019ae:	f013 0f04 	tst.w	r3, #4
  4019b2:	d0f8      	beq.n	4019a6 <twi_master_write+0x56>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  4019b4:	2302      	movs	r3, #2
  4019b6:	6023      	str	r3, [r4, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4019b8:	6a23      	ldr	r3, [r4, #32]
  4019ba:	f013 0f01 	tst.w	r3, #1
  4019be:	d0fb      	beq.n	4019b8 <twi_master_write+0x68>
  4019c0:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4019c2:	2001      	movs	r0, #1
  4019c4:	bd70      	pop	{r4, r5, r6, pc}

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4019c6:	2005      	movs	r0, #5
  4019c8:	bd70      	pop	{r4, r5, r6, pc}
  4019ca:	2005      	movs	r0, #5
  4019cc:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4019ce:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  4019d0:	bd70      	pop	{r4, r5, r6, pc}
  4019d2:	bf00      	nop

004019d4 <twi_probe>:
 * \param uc_slave_addr Address of the remote chip to search for.
 *
 * \return TWI_SUCCESS if a chip was found, error code otherwise.
 */
uint32_t twi_probe(Twi *p_twi, uint8_t uc_slave_addr)
{
  4019d4:	b500      	push	{lr}
  4019d6:	b087      	sub	sp, #28
	twi_packet_t packet;
	uint8_t data = 0;
  4019d8:	2300      	movs	r3, #0
  4019da:	aa06      	add	r2, sp, #24
  4019dc:	f802 3d15 	strb.w	r3, [r2, #-21]!

	/* Data to send */
	packet.buffer = &data;
  4019e0:	9203      	str	r2, [sp, #12]
	/* Data length */
	packet.length = 1;
  4019e2:	2201      	movs	r2, #1
  4019e4:	9204      	str	r2, [sp, #16]
	/* Slave chip address */
	packet.chip = (uint32_t) uc_slave_addr;
  4019e6:	f88d 1014 	strb.w	r1, [sp, #20]
	/* Internal chip address */
	packet.addr[0] = 0;
  4019ea:	f88d 3004 	strb.w	r3, [sp, #4]
	/* Address length */
	packet.addr_length = 0;
  4019ee:	9302      	str	r3, [sp, #8]

	/* Perform a master write access */
	return (twi_master_write(p_twi, &packet));
  4019f0:	a901      	add	r1, sp, #4
  4019f2:	f7ff ffad 	bl	401950 <twi_master_write>
}
  4019f6:	b007      	add	sp, #28
  4019f8:	f85d fb04 	ldr.w	pc, [sp], #4

004019fc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4019fc:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4019fe:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401a02:	d02f      	beq.n	401a64 <pio_set_peripheral+0x68>
  401a04:	d807      	bhi.n	401a16 <pio_set_peripheral+0x1a>
  401a06:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401a0a:	d014      	beq.n	401a36 <pio_set_peripheral+0x3a>
  401a0c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401a10:	d01e      	beq.n	401a50 <pio_set_peripheral+0x54>
  401a12:	b939      	cbnz	r1, 401a24 <pio_set_peripheral+0x28>
  401a14:	4770      	bx	lr
  401a16:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401a1a:	d036      	beq.n	401a8a <pio_set_peripheral+0x8e>
  401a1c:	d804      	bhi.n	401a28 <pio_set_peripheral+0x2c>
  401a1e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401a22:	d029      	beq.n	401a78 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401a24:	6042      	str	r2, [r0, #4]
  401a26:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401a28:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401a2c:	d02d      	beq.n	401a8a <pio_set_peripheral+0x8e>
  401a2e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401a32:	d02a      	beq.n	401a8a <pio_set_peripheral+0x8e>
  401a34:	e7f6      	b.n	401a24 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401a36:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401a38:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401a3a:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401a3c:	43d3      	mvns	r3, r2
  401a3e:	4021      	ands	r1, r4
  401a40:	4019      	ands	r1, r3
  401a42:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401a44:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401a46:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401a48:	4021      	ands	r1, r4
  401a4a:	400b      	ands	r3, r1
  401a4c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401a4e:	e01a      	b.n	401a86 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401a50:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401a52:	4313      	orrs	r3, r2
  401a54:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401a56:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401a58:	6f43      	ldr	r3, [r0, #116]	; 0x74
  401a5a:	400b      	ands	r3, r1
  401a5c:	ea23 0302 	bic.w	r3, r3, r2
  401a60:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401a62:	e7df      	b.n	401a24 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401a64:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401a66:	6f03      	ldr	r3, [r0, #112]	; 0x70
  401a68:	400b      	ands	r3, r1
  401a6a:	ea23 0302 	bic.w	r3, r3, r2
  401a6e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401a70:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401a72:	4313      	orrs	r3, r2
  401a74:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401a76:	e7d5      	b.n	401a24 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401a78:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401a7a:	4313      	orrs	r3, r2
  401a7c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401a7e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401a80:	4313      	orrs	r3, r2
  401a82:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401a84:	e7ce      	b.n	401a24 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401a86:	6042      	str	r2, [r0, #4]
}
  401a88:	bc10      	pop	{r4}
  401a8a:	4770      	bx	lr

00401a8c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401a8c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401a8e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  401a92:	bf14      	ite	ne
  401a94:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401a96:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401a98:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401a9c:	bf14      	ite	ne
  401a9e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401aa0:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401aa2:	f012 0f02 	tst.w	r2, #2
  401aa6:	d002      	beq.n	401aae <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  401aa8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401aac:	e004      	b.n	401ab8 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401aae:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  401ab2:	bf18      	it	ne
  401ab4:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401ab8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401aba:	6001      	str	r1, [r0, #0]
  401abc:	4770      	bx	lr
  401abe:	bf00      	nop

00401ac0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401ac0:	b410      	push	{r4}
  401ac2:	9c01      	ldr	r4, [sp, #4]
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401ac4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401ac6:	b10c      	cbz	r4, 401acc <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  401ac8:	6641      	str	r1, [r0, #100]	; 0x64
  401aca:	e000      	b.n	401ace <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401acc:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401ace:	b10b      	cbz	r3, 401ad4 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  401ad0:	6501      	str	r1, [r0, #80]	; 0x50
  401ad2:	e000      	b.n	401ad6 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401ad4:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401ad6:	b10a      	cbz	r2, 401adc <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  401ad8:	6301      	str	r1, [r0, #48]	; 0x30
  401ada:	e000      	b.n	401ade <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401adc:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401ade:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401ae0:	6001      	str	r1, [r0, #0]
}
  401ae2:	bc10      	pop	{r4}
  401ae4:	4770      	bx	lr
  401ae6:	bf00      	nop

00401ae8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401ae8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401aea:	4770      	bx	lr

00401aec <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401aec:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401aee:	4770      	bx	lr

00401af0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401af0:	b570      	push	{r4, r5, r6, lr}
  401af2:	b082      	sub	sp, #8
  401af4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401af6:	0943      	lsrs	r3, r0, #5
  401af8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401afc:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401b00:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401b02:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  401b06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401b0a:	d047      	beq.n	401b9c <pio_configure_pin+0xac>
  401b0c:	d809      	bhi.n	401b22 <pio_configure_pin+0x32>
  401b0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401b12:	d021      	beq.n	401b58 <pio_configure_pin+0x68>
  401b14:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401b18:	d02f      	beq.n	401b7a <pio_configure_pin+0x8a>
  401b1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401b1e:	d16f      	bne.n	401c00 <pio_configure_pin+0x110>
  401b20:	e009      	b.n	401b36 <pio_configure_pin+0x46>
  401b22:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401b26:	d055      	beq.n	401bd4 <pio_configure_pin+0xe4>
  401b28:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401b2c:	d052      	beq.n	401bd4 <pio_configure_pin+0xe4>
  401b2e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401b32:	d044      	beq.n	401bbe <pio_configure_pin+0xce>
  401b34:	e064      	b.n	401c00 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401b36:	f000 001f 	and.w	r0, r0, #31
  401b3a:	2601      	movs	r6, #1
  401b3c:	4086      	lsls	r6, r0
  401b3e:	4632      	mov	r2, r6
  401b40:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401b44:	4620      	mov	r0, r4
  401b46:	f7ff ff59 	bl	4019fc <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b4a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401b4e:	bf14      	ite	ne
  401b50:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401b52:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401b54:	2001      	movs	r0, #1
  401b56:	e054      	b.n	401c02 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401b58:	f000 001f 	and.w	r0, r0, #31
  401b5c:	2601      	movs	r6, #1
  401b5e:	4086      	lsls	r6, r0
  401b60:	4632      	mov	r2, r6
  401b62:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401b66:	4620      	mov	r0, r4
  401b68:	f7ff ff48 	bl	4019fc <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b6c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401b70:	bf14      	ite	ne
  401b72:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401b74:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401b76:	2001      	movs	r0, #1
  401b78:	e043      	b.n	401c02 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401b7a:	f000 001f 	and.w	r0, r0, #31
  401b7e:	2601      	movs	r6, #1
  401b80:	4086      	lsls	r6, r0
  401b82:	4632      	mov	r2, r6
  401b84:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401b88:	4620      	mov	r0, r4
  401b8a:	f7ff ff37 	bl	4019fc <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b8e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401b92:	bf14      	ite	ne
  401b94:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401b96:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401b98:	2001      	movs	r0, #1
  401b9a:	e032      	b.n	401c02 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401b9c:	f000 001f 	and.w	r0, r0, #31
  401ba0:	2601      	movs	r6, #1
  401ba2:	4086      	lsls	r6, r0
  401ba4:	4632      	mov	r2, r6
  401ba6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401baa:	4620      	mov	r0, r4
  401bac:	f7ff ff26 	bl	4019fc <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401bb0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401bb4:	bf14      	ite	ne
  401bb6:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401bb8:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401bba:	2001      	movs	r0, #1
  401bbc:	e021      	b.n	401c02 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401bbe:	f000 011f 	and.w	r1, r0, #31
  401bc2:	2601      	movs	r6, #1
  401bc4:	462a      	mov	r2, r5
  401bc6:	fa06 f101 	lsl.w	r1, r6, r1
  401bca:	4620      	mov	r0, r4
  401bcc:	f7ff ff5e 	bl	401a8c <pio_set_input>

	default:
		return 0;
	}

	return 1;
  401bd0:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  401bd2:	e016      	b.n	401c02 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401bd4:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  401bd8:	f000 011f 	and.w	r1, r0, #31
  401bdc:	2601      	movs	r6, #1
  401bde:	ea05 0306 	and.w	r3, r5, r6
  401be2:	9300      	str	r3, [sp, #0]
  401be4:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401be8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401bec:	bf14      	ite	ne
  401bee:	2200      	movne	r2, #0
  401bf0:	2201      	moveq	r2, #1
  401bf2:	fa06 f101 	lsl.w	r1, r6, r1
  401bf6:	4620      	mov	r0, r4
  401bf8:	f7ff ff62 	bl	401ac0 <pio_set_output>

	default:
		return 0;
	}

	return 1;
  401bfc:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401bfe:	e000      	b.n	401c02 <pio_configure_pin+0x112>

	default:
		return 0;
  401c00:	2000      	movs	r0, #0
	}

	return 1;
}
  401c02:	b002      	add	sp, #8
  401c04:	bd70      	pop	{r4, r5, r6, pc}
  401c06:	bf00      	nop

00401c08 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401c08:	b570      	push	{r4, r5, r6, lr}
  401c0a:	b082      	sub	sp, #8
  401c0c:	4605      	mov	r5, r0
  401c0e:	460e      	mov	r6, r1
  401c10:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401c12:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  401c16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401c1a:	d038      	beq.n	401c8e <pio_configure_pin_group+0x86>
  401c1c:	d809      	bhi.n	401c32 <pio_configure_pin_group+0x2a>
  401c1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401c22:	d01c      	beq.n	401c5e <pio_configure_pin_group+0x56>
  401c24:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401c28:	d025      	beq.n	401c76 <pio_configure_pin_group+0x6e>
  401c2a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401c2e:	d150      	bne.n	401cd2 <pio_configure_pin_group+0xca>
  401c30:	e009      	b.n	401c46 <pio_configure_pin_group+0x3e>
  401c32:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401c36:	d03a      	beq.n	401cae <pio_configure_pin_group+0xa6>
  401c38:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401c3c:	d037      	beq.n	401cae <pio_configure_pin_group+0xa6>
  401c3e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401c42:	d030      	beq.n	401ca6 <pio_configure_pin_group+0x9e>
  401c44:	e045      	b.n	401cd2 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401c46:	460a      	mov	r2, r1
  401c48:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401c4c:	f7ff fed6 	bl	4019fc <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401c50:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401c54:	bf14      	ite	ne
  401c56:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401c58:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401c5a:	2001      	movs	r0, #1
  401c5c:	e03a      	b.n	401cd4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401c5e:	460a      	mov	r2, r1
  401c60:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401c64:	f7ff feca 	bl	4019fc <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401c68:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401c6c:	bf14      	ite	ne
  401c6e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401c70:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401c72:	2001      	movs	r0, #1
  401c74:	e02e      	b.n	401cd4 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401c76:	460a      	mov	r2, r1
  401c78:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401c7c:	f7ff febe 	bl	4019fc <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401c80:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401c84:	bf14      	ite	ne
  401c86:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401c88:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401c8a:	2001      	movs	r0, #1
  401c8c:	e022      	b.n	401cd4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401c8e:	460a      	mov	r2, r1
  401c90:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401c94:	f7ff feb2 	bl	4019fc <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401c98:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401c9c:	bf14      	ite	ne
  401c9e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401ca0:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401ca2:	2001      	movs	r0, #1
  401ca4:	e016      	b.n	401cd4 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401ca6:	f7ff fef1 	bl	401a8c <pio_set_input>

	default:
		return 0;
	}

	return 1;
  401caa:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  401cac:	e012      	b.n	401cd4 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401cae:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  401cb2:	f004 0301 	and.w	r3, r4, #1
  401cb6:	9300      	str	r3, [sp, #0]
  401cb8:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401cbc:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401cc0:	bf14      	ite	ne
  401cc2:	2200      	movne	r2, #0
  401cc4:	2201      	moveq	r2, #1
  401cc6:	4631      	mov	r1, r6
  401cc8:	4628      	mov	r0, r5
  401cca:	f7ff fef9 	bl	401ac0 <pio_set_output>

	default:
		return 0;
	}

	return 1;
  401cce:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401cd0:	e000      	b.n	401cd4 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  401cd2:	2000      	movs	r0, #0
	}

	return 1;
}
  401cd4:	b002      	add	sp, #8
  401cd6:	bd70      	pop	{r4, r5, r6, pc}

00401cd8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401cdc:	4681      	mov	r9, r0
  401cde:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401ce0:	f7ff ff02 	bl	401ae8 <pio_get_interrupt_status>
  401ce4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401ce6:	4648      	mov	r0, r9
  401ce8:	f7ff ff00 	bl	401aec <pio_get_interrupt_mask>

	/* Check pending events */
	if (status != 0) {
  401cec:	4005      	ands	r5, r0
  401cee:	d013      	beq.n	401d18 <pio_handler_process+0x40>
  401cf0:	4c0e      	ldr	r4, [pc, #56]	; (401d2c <pio_handler_process+0x54>)
  401cf2:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401cf6:	6823      	ldr	r3, [r4, #0]
  401cf8:	4543      	cmp	r3, r8
  401cfa:	d108      	bne.n	401d0e <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401cfc:	6861      	ldr	r1, [r4, #4]
  401cfe:	4229      	tst	r1, r5
  401d00:	d005      	beq.n	401d0e <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d02:	68e3      	ldr	r3, [r4, #12]
  401d04:	4640      	mov	r0, r8
  401d06:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401d08:	6863      	ldr	r3, [r4, #4]
  401d0a:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401d0e:	42b4      	cmp	r4, r6
  401d10:	d002      	beq.n	401d18 <pio_handler_process+0x40>
  401d12:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401d14:	2d00      	cmp	r5, #0
  401d16:	d1ee      	bne.n	401cf6 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401d18:	4b05      	ldr	r3, [pc, #20]	; (401d30 <pio_handler_process+0x58>)
  401d1a:	681b      	ldr	r3, [r3, #0]
  401d1c:	b123      	cbz	r3, 401d28 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  401d1e:	4b05      	ldr	r3, [pc, #20]	; (401d34 <pio_handler_process+0x5c>)
  401d20:	681b      	ldr	r3, [r3, #0]
  401d22:	b10b      	cbz	r3, 401d28 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401d24:	4648      	mov	r0, r9
  401d26:	4798      	blx	r3
  401d28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d2c:	20000480 	.word	0x20000480
  401d30:	2000081c 	.word	0x2000081c
  401d34:	2000047c 	.word	0x2000047c

00401d38 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401d38:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401d3a:	210b      	movs	r1, #11
  401d3c:	4801      	ldr	r0, [pc, #4]	; (401d44 <PIOA_Handler+0xc>)
  401d3e:	f7ff ffcb 	bl	401cd8 <pio_handler_process>
  401d42:	bd08      	pop	{r3, pc}
  401d44:	400e0e00 	.word	0x400e0e00

00401d48 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401d48:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401d4a:	210c      	movs	r1, #12
  401d4c:	4801      	ldr	r0, [pc, #4]	; (401d54 <PIOB_Handler+0xc>)
  401d4e:	f7ff ffc3 	bl	401cd8 <pio_handler_process>
  401d52:	bd08      	pop	{r3, pc}
  401d54:	400e1000 	.word	0x400e1000

00401d58 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401d58:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401d5a:	210d      	movs	r1, #13
  401d5c:	4801      	ldr	r0, [pc, #4]	; (401d64 <PIOC_Handler+0xc>)
  401d5e:	f7ff ffbb 	bl	401cd8 <pio_handler_process>
  401d62:	bd08      	pop	{r3, pc}
  401d64:	400e1200 	.word	0x400e1200

00401d68 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401d68:	4a18      	ldr	r2, [pc, #96]	; (401dcc <pmc_switch_mck_to_pllack+0x64>)
  401d6a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401d6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401d70:	4318      	orrs	r0, r3
  401d72:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d74:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401d76:	f013 0f08 	tst.w	r3, #8
  401d7a:	d003      	beq.n	401d84 <pmc_switch_mck_to_pllack+0x1c>
  401d7c:	e009      	b.n	401d92 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401d7e:	3b01      	subs	r3, #1
  401d80:	d103      	bne.n	401d8a <pmc_switch_mck_to_pllack+0x22>
  401d82:	e01e      	b.n	401dc2 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d84:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401d88:	4910      	ldr	r1, [pc, #64]	; (401dcc <pmc_switch_mck_to_pllack+0x64>)
  401d8a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401d8c:	f012 0f08 	tst.w	r2, #8
  401d90:	d0f5      	beq.n	401d7e <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401d92:	4a0e      	ldr	r2, [pc, #56]	; (401dcc <pmc_switch_mck_to_pllack+0x64>)
  401d94:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401d96:	f023 0303 	bic.w	r3, r3, #3
  401d9a:	f043 0302 	orr.w	r3, r3, #2
  401d9e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401da0:	6e90      	ldr	r0, [r2, #104]	; 0x68
  401da2:	f010 0008 	ands.w	r0, r0, #8
  401da6:	d004      	beq.n	401db2 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401da8:	2000      	movs	r0, #0
  401daa:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  401dac:	3b01      	subs	r3, #1
  401dae:	d103      	bne.n	401db8 <pmc_switch_mck_to_pllack+0x50>
  401db0:	e009      	b.n	401dc6 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401db2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401db6:	4905      	ldr	r1, [pc, #20]	; (401dcc <pmc_switch_mck_to_pllack+0x64>)
  401db8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401dba:	f012 0f08 	tst.w	r2, #8
  401dbe:	d0f5      	beq.n	401dac <pmc_switch_mck_to_pllack+0x44>
  401dc0:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401dc2:	2001      	movs	r0, #1
  401dc4:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401dc6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401dc8:	4770      	bx	lr
  401dca:	bf00      	nop
  401dcc:	400e0400 	.word	0x400e0400

00401dd0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401dd0:	b138      	cbz	r0, 401de2 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401dd2:	4911      	ldr	r1, [pc, #68]	; (401e18 <pmc_switch_mainck_to_xtal+0x48>)
  401dd4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401dd6:	4a11      	ldr	r2, [pc, #68]	; (401e1c <pmc_switch_mainck_to_xtal+0x4c>)
  401dd8:	401a      	ands	r2, r3
  401dda:	4b11      	ldr	r3, [pc, #68]	; (401e20 <pmc_switch_mainck_to_xtal+0x50>)
  401ddc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401dde:	620b      	str	r3, [r1, #32]
  401de0:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401de2:	480d      	ldr	r0, [pc, #52]	; (401e18 <pmc_switch_mainck_to_xtal+0x48>)
  401de4:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401de6:	0209      	lsls	r1, r1, #8
  401de8:	b289      	uxth	r1, r1
  401dea:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
  401dee:	f023 0303 	bic.w	r3, r3, #3
  401df2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401df6:	f043 0301 	orr.w	r3, r3, #1
  401dfa:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401dfc:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401dfe:	4602      	mov	r2, r0
  401e00:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401e02:	f013 0f01 	tst.w	r3, #1
  401e06:	d0fb      	beq.n	401e00 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401e08:	4a03      	ldr	r2, [pc, #12]	; (401e18 <pmc_switch_mainck_to_xtal+0x48>)
  401e0a:	6a13      	ldr	r3, [r2, #32]
  401e0c:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401e10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401e14:	6213      	str	r3, [r2, #32]
  401e16:	4770      	bx	lr
  401e18:	400e0400 	.word	0x400e0400
  401e1c:	fec8fffc 	.word	0xfec8fffc
  401e20:	01370002 	.word	0x01370002

00401e24 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401e24:	4b02      	ldr	r3, [pc, #8]	; (401e30 <pmc_osc_is_ready_mainck+0xc>)
  401e26:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401e28:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401e2c:	4770      	bx	lr
  401e2e:	bf00      	nop
  401e30:	400e0400 	.word	0x400e0400

00401e34 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401e34:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401e38:	4b01      	ldr	r3, [pc, #4]	; (401e40 <pmc_disable_pllack+0xc>)
  401e3a:	629a      	str	r2, [r3, #40]	; 0x28
  401e3c:	4770      	bx	lr
  401e3e:	bf00      	nop
  401e40:	400e0400 	.word	0x400e0400

00401e44 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401e44:	4b02      	ldr	r3, [pc, #8]	; (401e50 <pmc_is_locked_pllack+0xc>)
  401e46:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401e48:	f000 0002 	and.w	r0, r0, #2
  401e4c:	4770      	bx	lr
  401e4e:	bf00      	nop
  401e50:	400e0400 	.word	0x400e0400

00401e54 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  401e54:	2822      	cmp	r0, #34	; 0x22
  401e56:	d81e      	bhi.n	401e96 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401e58:	281f      	cmp	r0, #31
  401e5a:	d80c      	bhi.n	401e76 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401e5c:	4b11      	ldr	r3, [pc, #68]	; (401ea4 <pmc_enable_periph_clk+0x50>)
  401e5e:	699a      	ldr	r2, [r3, #24]
  401e60:	2301      	movs	r3, #1
  401e62:	4083      	lsls	r3, r0
  401e64:	4393      	bics	r3, r2
  401e66:	d018      	beq.n	401e9a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401e68:	2301      	movs	r3, #1
  401e6a:	fa03 f000 	lsl.w	r0, r3, r0
  401e6e:	4b0d      	ldr	r3, [pc, #52]	; (401ea4 <pmc_enable_periph_clk+0x50>)
  401e70:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401e72:	2000      	movs	r0, #0
  401e74:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401e76:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401e78:	4b0a      	ldr	r3, [pc, #40]	; (401ea4 <pmc_enable_periph_clk+0x50>)
  401e7a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401e7e:	2301      	movs	r3, #1
  401e80:	4083      	lsls	r3, r0
  401e82:	4393      	bics	r3, r2
  401e84:	d00b      	beq.n	401e9e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401e86:	2301      	movs	r3, #1
  401e88:	fa03 f000 	lsl.w	r0, r3, r0
  401e8c:	4b05      	ldr	r3, [pc, #20]	; (401ea4 <pmc_enable_periph_clk+0x50>)
  401e8e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  401e92:	2000      	movs	r0, #0
  401e94:	4770      	bx	lr
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401e96:	2001      	movs	r0, #1
  401e98:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401e9a:	2000      	movs	r0, #0
  401e9c:	4770      	bx	lr
  401e9e:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  401ea0:	4770      	bx	lr
  401ea2:	bf00      	nop
  401ea4:	400e0400 	.word	0x400e0400

00401ea8 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  401ea8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401eac:	6043      	str	r3, [r0, #4]
  401eae:	4770      	bx	lr

00401eb0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401eb0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401eb2:	23ac      	movs	r3, #172	; 0xac
  401eb4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401eb6:	680b      	ldr	r3, [r1, #0]
  401eb8:	684a      	ldr	r2, [r1, #4]
  401eba:	fbb3 f3f2 	udiv	r3, r3, r2
  401ebe:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401ec0:	1e5c      	subs	r4, r3, #1
  401ec2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  401ec6:	4294      	cmp	r4, r2
  401ec8:	d80a      	bhi.n	401ee0 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  401eca:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401ecc:	688b      	ldr	r3, [r1, #8]
  401ece:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401ed0:	f240 2302 	movw	r3, #514	; 0x202
  401ed4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401ed8:	2350      	movs	r3, #80	; 0x50
  401eda:	6003      	str	r3, [r0, #0]

	return 0;
  401edc:	2000      	movs	r0, #0
  401ede:	e000      	b.n	401ee2 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  401ee0:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  401ee2:	bc10      	pop	{r4}
  401ee4:	4770      	bx	lr
  401ee6:	bf00      	nop

00401ee8 <uart_is_rx_ready>:
 * \retval 1 One data has been received.
 * \retval 0 No data has been received.
 */
uint32_t uart_is_rx_ready(Uart *p_uart)
{
	return (p_uart->UART_SR & UART_SR_RXRDY) > 0;
  401ee8:	6940      	ldr	r0, [r0, #20]
}
  401eea:	f000 0001 	and.w	r0, r0, #1
  401eee:	4770      	bx	lr

00401ef0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401ef0:	6943      	ldr	r3, [r0, #20]
  401ef2:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401ef6:	bf1a      	itte	ne
  401ef8:	61c1      	strne	r1, [r0, #28]
	return 0;
  401efa:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  401efc:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  401efe:	4770      	bx	lr

00401f00 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401f00:	6943      	ldr	r3, [r0, #20]
  401f02:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401f06:	bf1d      	ittte	ne
  401f08:	6983      	ldrne	r3, [r0, #24]
  401f0a:	700b      	strbne	r3, [r1, #0]
	return 0;
  401f0c:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401f0e:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401f10:	4770      	bx	lr
  401f12:	bf00      	nop

00401f14 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401f14:	6943      	ldr	r3, [r0, #20]
  401f16:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401f1a:	bf1d      	ittte	ne
  401f1c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  401f20:	61c1      	strne	r1, [r0, #28]
	return 0;
  401f22:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  401f24:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  401f26:	4770      	bx	lr

00401f28 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401f28:	6943      	ldr	r3, [r0, #20]
  401f2a:	f013 0f01 	tst.w	r3, #1
  401f2e:	d005      	beq.n	401f3c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401f30:	6983      	ldr	r3, [r0, #24]
  401f32:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401f36:	600b      	str	r3, [r1, #0]

	return 0;
  401f38:	2000      	movs	r0, #0
  401f3a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401f3c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  401f3e:	4770      	bx	lr

00401f40 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  401f40:	b4f0      	push	{r4, r5, r6, r7}
  401f42:	b08c      	sub	sp, #48	; 0x30
  401f44:	4607      	mov	r7, r0
  401f46:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  401f48:	ac01      	add	r4, sp, #4
  401f4a:	4d11      	ldr	r5, [pc, #68]	; (401f90 <pwm_clocks_generate+0x50>)
  401f4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401f4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401f50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401f52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401f54:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401f58:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  401f5c:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  401f5e:	2000      	movs	r0, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  401f60:	f852 3b04 	ldr.w	r3, [r2], #4
  401f64:	fbb6 f3f3 	udiv	r3, r6, r3
  401f68:	fbb3 f3f7 	udiv	r3, r3, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  401f6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  401f70:	d905      	bls.n	401f7e <pwm_clocks_generate+0x3e>
			break;
		}
		ul_pre++;
  401f72:	3001      	adds	r0, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  401f74:	280b      	cmp	r0, #11
  401f76:	d1f3      	bne.n	401f60 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  401f78:	f64f 70ff 	movw	r0, #65535	; 0xffff
  401f7c:	e005      	b.n	401f8a <pwm_clocks_generate+0x4a>
		}
		ul_pre++;
	} while (ul_pre < PWM_CLOCK_PRE_MAX);

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  401f7e:	280a      	cmp	r0, #10
		return ul_div | (ul_pre << 8);
  401f80:	bf94      	ite	ls
  401f82:	ea43 2000 	orrls.w	r0, r3, r0, lsl #8
	} else {
		return PWM_INVALID_ARGUMENT;
  401f86:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}
}
  401f8a:	b00c      	add	sp, #48	; 0x30
  401f8c:	bcf0      	pop	{r4, r5, r6, r7}
  401f8e:	4770      	bx	lr
  401f90:	004068f0 	.word	0x004068f0

00401f94 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  401f94:	b570      	push	{r4, r5, r6, lr}
  401f96:	4606      	mov	r6, r0
  401f98:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  401f9a:	6808      	ldr	r0, [r1, #0]
  401f9c:	b140      	cbz	r0, 401fb0 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  401f9e:	6889      	ldr	r1, [r1, #8]
  401fa0:	f7ff ffce 	bl	401f40 <pwm_clocks_generate>
  401fa4:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
  401fa6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401faa:	4298      	cmp	r0, r3
  401fac:	d101      	bne.n	401fb2 <pwm_init+0x1e>
  401fae:	e00e      	b.n	401fce <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
  401fb0:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  401fb2:	6860      	ldr	r0, [r4, #4]
  401fb4:	b140      	cbz	r0, 401fc8 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  401fb6:	68a1      	ldr	r1, [r4, #8]
  401fb8:	f7ff ffc2 	bl	401f40 <pwm_clocks_generate>

		if (result == PWM_INVALID_ARGUMENT) {
  401fbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401fc0:	4298      	cmp	r0, r3
  401fc2:	d007      	beq.n	401fd4 <pwm_init+0x40>
			return result;
		}

		clock |= (result << 16);
  401fc4:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  401fc8:	6035      	str	r5, [r6, #0]
#endif
	return 0;
  401fca:	2000      	movs	r0, #0
  401fcc:	bd70      	pop	{r4, r5, r6, pc}

	/* Clock A */
	if (clock_config->ul_clka != 0) {
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  401fce:	f64f 70ff 	movw	r0, #65535	; 0xffff
  401fd2:	bd70      	pop	{r4, r5, r6, pc}
	/* Clock B */
	if (clock_config->ul_clkb != 0) {
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);

		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  401fd4:	f64f 70ff 	movw	r0, #65535	; 0xffff
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
}
  401fd8:	bd70      	pop	{r4, r5, r6, pc}
  401fda:	bf00      	nop

00401fdc <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  401fdc:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  401fde:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  401fe0:	684a      	ldr	r2, [r1, #4]
  401fe2:	f002 020f 	and.w	r2, r2, #15
  401fe6:	8a8c      	ldrh	r4, [r1, #20]
  401fe8:	4322      	orrs	r2, r4
  401fea:	890c      	ldrh	r4, [r1, #8]
  401fec:	4322      	orrs	r2, r4
  401fee:	7a8c      	ldrb	r4, [r1, #10]
  401ff0:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
  401ff4:	7d8c      	ldrb	r4, [r1, #22]
  401ff6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  401ffa:	7dcc      	ldrb	r4, [r1, #23]
  401ffc:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
  402000:	7e0c      	ldrb	r4, [r1, #24]
  402002:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
  402006:	eb00 1443 	add.w	r4, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  40200a:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  40200e:	68ca      	ldr	r2, [r1, #12]
  402010:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  402014:	690a      	ldr	r2, [r1, #16]
  402016:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  40201a:	7d8a      	ldrb	r2, [r1, #22]
  40201c:	b13a      	cbz	r2, 40202e <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  40201e:	8b8c      	ldrh	r4, [r1, #28]
  402020:	8b4a      	ldrh	r2, [r1, #26]
  402022:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  402026:	eb00 1443 	add.w	r4, r0, r3, lsl #5
  40202a:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  40202e:	6c84      	ldr	r4, [r0, #72]	; 0x48
  402030:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  402034:	409a      	lsls	r2, r3
  402036:	43d2      	mvns	r2, r2
  402038:	ea04 0502 	and.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  40203c:	7fcc      	ldrb	r4, [r1, #31]
  40203e:	fa04 f603 	lsl.w	r6, r4, r3
  402042:	7f8c      	ldrb	r4, [r1, #30]
  402044:	409c      	lsls	r4, r3
  402046:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  40204a:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  40204c:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  40204e:	6c44      	ldr	r4, [r0, #68]	; 0x44
  402050:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  402052:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
  402056:	fa04 f503 	lsl.w	r5, r4, r3
  40205a:	f891 4020 	ldrb.w	r4, [r1, #32]
  40205e:	409c      	lsls	r4, r3
  402060:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402064:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  402066:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  402068:	2201      	movs	r2, #1
  40206a:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
  40206c:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
  402070:	b11c      	cbz	r4, 40207a <pwm_channel_init+0x9e>
		p_pwm->PWM_SCM |= channel;
  402072:	6a04      	ldr	r4, [r0, #32]
  402074:	4314      	orrs	r4, r2
  402076:	6204      	str	r4, [r0, #32]
  402078:	e003      	b.n	402082 <pwm_channel_init+0xa6>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  40207a:	6a04      	ldr	r4, [r0, #32]
  40207c:	ea24 0402 	bic.w	r4, r4, r2
  402080:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  402082:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
  402086:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
  402088:	6e84      	ldr	r4, [r0, #104]	; 0x68
  40208a:	bf0c      	ite	eq
  40208c:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
  40208e:	4394      	bicne	r4, r2
  402090:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  402092:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
  402096:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
  402098:	6e84      	ldr	r4, [r0, #104]	; 0x68
  40209a:	bf0c      	ite	eq
  40209c:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
  4020a0:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
  4020a4:	6682      	str	r2, [r0, #104]	; 0x68
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  4020a6:	00db      	lsls	r3, r3, #3
	fault_enable_reg = p_pwm->PWM_FPE;
  4020a8:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
	fault_enable_reg &= ~(0xFF << ch_num);
  4020aa:	22ff      	movs	r2, #255	; 0xff
  4020ac:	409a      	lsls	r2, r3
  4020ae:	ea24 0202 	bic.w	r2, r4, r2
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  4020b2:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
  4020b6:	fa01 f303 	lsl.w	r3, r1, r3
  4020ba:	4313      	orrs	r3, r2
	p_pwm->PWM_FPE = fault_enable_reg;
  4020bc:	66c3      	str	r3, [r0, #108]	; 0x6c
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
  4020be:	2000      	movs	r0, #0
  4020c0:	bc70      	pop	{r4, r5, r6}
  4020c2:	4770      	bx	lr

004020c4 <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  4020c4:	690b      	ldr	r3, [r1, #16]
  4020c6:	4293      	cmp	r3, r2
  4020c8:	d307      	bcc.n	4020da <pwm_channel_update_duty+0x16>
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;
  4020ca:	680b      	ldr	r3, [r1, #0]
		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
  4020cc:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  4020ce:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  4020d2:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
  4020d6:	2000      	movs	r0, #0
  4020d8:	4770      	bx	lr
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
  4020da:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  4020de:	4770      	bx	lr

004020e0 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  4020e0:	2301      	movs	r3, #1
  4020e2:	fa03 f101 	lsl.w	r1, r3, r1
  4020e6:	6041      	str	r1, [r0, #4]
  4020e8:	4770      	bx	lr
  4020ea:	bf00      	nop

004020ec <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  4020ec:	2301      	movs	r3, #1
  4020ee:	fa03 f101 	lsl.w	r1, r3, r1
  4020f2:	6081      	str	r1, [r0, #8]
  4020f4:	4770      	bx	lr
  4020f6:	bf00      	nop

004020f8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4020f8:	e7fe      	b.n	4020f8 <Dummy_Handler>
  4020fa:	bf00      	nop

004020fc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4020fc:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  4020fe:	4b20      	ldr	r3, [pc, #128]	; (402180 <Reset_Handler+0x84>)
  402100:	4a20      	ldr	r2, [pc, #128]	; (402184 <Reset_Handler+0x88>)
  402102:	429a      	cmp	r2, r3
  402104:	d912      	bls.n	40212c <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  402106:	4b20      	ldr	r3, [pc, #128]	; (402188 <Reset_Handler+0x8c>)
  402108:	4a1d      	ldr	r2, [pc, #116]	; (402180 <Reset_Handler+0x84>)
  40210a:	429a      	cmp	r2, r3
  40210c:	d21e      	bcs.n	40214c <Reset_Handler+0x50>
  40210e:	4611      	mov	r1, r2
  402110:	3b01      	subs	r3, #1
  402112:	1a9b      	subs	r3, r3, r2
  402114:	f023 0303 	bic.w	r3, r3, #3
  402118:	3304      	adds	r3, #4
  40211a:	4a1a      	ldr	r2, [pc, #104]	; (402184 <Reset_Handler+0x88>)
  40211c:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  40211e:	f852 0b04 	ldr.w	r0, [r2], #4
  402122:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  402126:	429a      	cmp	r2, r3
  402128:	d1f9      	bne.n	40211e <Reset_Handler+0x22>
  40212a:	e00f      	b.n	40214c <Reset_Handler+0x50>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  40212c:	4b14      	ldr	r3, [pc, #80]	; (402180 <Reset_Handler+0x84>)
  40212e:	4a15      	ldr	r2, [pc, #84]	; (402184 <Reset_Handler+0x88>)
  402130:	429a      	cmp	r2, r3
  402132:	d20b      	bcs.n	40214c <Reset_Handler+0x50>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  402134:	4b14      	ldr	r3, [pc, #80]	; (402188 <Reset_Handler+0x8c>)
  402136:	4a12      	ldr	r2, [pc, #72]	; (402180 <Reset_Handler+0x84>)
  402138:	1a9a      	subs	r2, r3, r2
  40213a:	4814      	ldr	r0, [pc, #80]	; (40218c <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40213c:	1811      	adds	r1, r2, r0
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40213e:	b12a      	cbz	r2, 40214c <Reset_Handler+0x50>
			*pDest-- = *pSrc--;
  402140:	f851 2904 	ldr.w	r2, [r1], #-4
  402144:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  402148:	4281      	cmp	r1, r0
  40214a:	d1f9      	bne.n	402140 <Reset_Handler+0x44>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  40214c:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40214e:	4b10      	ldr	r3, [pc, #64]	; (402190 <Reset_Handler+0x94>)
  402150:	4a10      	ldr	r2, [pc, #64]	; (402194 <Reset_Handler+0x98>)
  402152:	429a      	cmp	r2, r3
  402154:	d20b      	bcs.n	40216e <Reset_Handler+0x72>
  402156:	1d13      	adds	r3, r2, #4
  402158:	4a0f      	ldr	r2, [pc, #60]	; (402198 <Reset_Handler+0x9c>)
  40215a:	1ad2      	subs	r2, r2, r3
  40215c:	f022 0203 	bic.w	r2, r2, #3
  402160:	441a      	add	r2, r3
  402162:	3b04      	subs	r3, #4
		*pDest++ = 0;
  402164:	2100      	movs	r1, #0
  402166:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40216a:	429a      	cmp	r2, r3
  40216c:	d1fb      	bne.n	402166 <Reset_Handler+0x6a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  40216e:	4b0b      	ldr	r3, [pc, #44]	; (40219c <Reset_Handler+0xa0>)
  402170:	4a0b      	ldr	r2, [pc, #44]	; (4021a0 <Reset_Handler+0xa4>)
  402172:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  402174:	f000 fcaa 	bl	402acc <__libc_init_array>

	/* Branch to main function */
	main();
  402178:	f7fe f8bc 	bl	4002f4 <main>
  40217c:	e7fe      	b.n	40217c <Reset_Handler+0x80>
  40217e:	bf00      	nop
  402180:	20000000 	.word	0x20000000
  402184:	00406c5c 	.word	0x00406c5c
  402188:	200001e8 	.word	0x200001e8
  40218c:	00406c58 	.word	0x00406c58
  402190:	20000824 	.word	0x20000824
  402194:	200001e8 	.word	0x200001e8
  402198:	20000827 	.word	0x20000827
  40219c:	e000ed00 	.word	0xe000ed00
  4021a0:	00400000 	.word	0x00400000

004021a4 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4021a4:	4b3d      	ldr	r3, [pc, #244]	; (40229c <SystemCoreClockUpdate+0xf8>)
  4021a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021a8:	f003 0303 	and.w	r3, r3, #3
  4021ac:	2b03      	cmp	r3, #3
  4021ae:	d85d      	bhi.n	40226c <SystemCoreClockUpdate+0xc8>
  4021b0:	e8df f003 	tbb	[pc, r3]
  4021b4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4021b8:	4b39      	ldr	r3, [pc, #228]	; (4022a0 <SystemCoreClockUpdate+0xfc>)
  4021ba:	695b      	ldr	r3, [r3, #20]
  4021bc:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4021c0:	bf14      	ite	ne
  4021c2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4021c6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4021ca:	4b36      	ldr	r3, [pc, #216]	; (4022a4 <SystemCoreClockUpdate+0x100>)
  4021cc:	601a      	str	r2, [r3, #0]
  4021ce:	e04d      	b.n	40226c <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4021d0:	4b32      	ldr	r3, [pc, #200]	; (40229c <SystemCoreClockUpdate+0xf8>)
  4021d2:	6a1b      	ldr	r3, [r3, #32]
  4021d4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4021d8:	d003      	beq.n	4021e2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4021da:	4a33      	ldr	r2, [pc, #204]	; (4022a8 <SystemCoreClockUpdate+0x104>)
  4021dc:	4b31      	ldr	r3, [pc, #196]	; (4022a4 <SystemCoreClockUpdate+0x100>)
  4021de:	601a      	str	r2, [r3, #0]
  4021e0:	e044      	b.n	40226c <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4021e2:	4a32      	ldr	r2, [pc, #200]	; (4022ac <SystemCoreClockUpdate+0x108>)
  4021e4:	4b2f      	ldr	r3, [pc, #188]	; (4022a4 <SystemCoreClockUpdate+0x100>)
  4021e6:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4021e8:	4b2c      	ldr	r3, [pc, #176]	; (40229c <SystemCoreClockUpdate+0xf8>)
  4021ea:	6a1b      	ldr	r3, [r3, #32]
  4021ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4021f0:	2b10      	cmp	r3, #16
  4021f2:	d002      	beq.n	4021fa <SystemCoreClockUpdate+0x56>
  4021f4:	2b20      	cmp	r3, #32
  4021f6:	d004      	beq.n	402202 <SystemCoreClockUpdate+0x5e>
  4021f8:	e038      	b.n	40226c <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4021fa:	4a2d      	ldr	r2, [pc, #180]	; (4022b0 <SystemCoreClockUpdate+0x10c>)
  4021fc:	4b29      	ldr	r3, [pc, #164]	; (4022a4 <SystemCoreClockUpdate+0x100>)
  4021fe:	601a      	str	r2, [r3, #0]
			break;
  402200:	e034      	b.n	40226c <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402202:	4a29      	ldr	r2, [pc, #164]	; (4022a8 <SystemCoreClockUpdate+0x104>)
  402204:	4b27      	ldr	r3, [pc, #156]	; (4022a4 <SystemCoreClockUpdate+0x100>)
  402206:	601a      	str	r2, [r3, #0]
			break;
  402208:	e030      	b.n	40226c <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40220a:	4b24      	ldr	r3, [pc, #144]	; (40229c <SystemCoreClockUpdate+0xf8>)
  40220c:	6a1b      	ldr	r3, [r3, #32]
  40220e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402212:	d003      	beq.n	40221c <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  402214:	4a24      	ldr	r2, [pc, #144]	; (4022a8 <SystemCoreClockUpdate+0x104>)
  402216:	4b23      	ldr	r3, [pc, #140]	; (4022a4 <SystemCoreClockUpdate+0x100>)
  402218:	601a      	str	r2, [r3, #0]
  40221a:	e012      	b.n	402242 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40221c:	4a23      	ldr	r2, [pc, #140]	; (4022ac <SystemCoreClockUpdate+0x108>)
  40221e:	4b21      	ldr	r3, [pc, #132]	; (4022a4 <SystemCoreClockUpdate+0x100>)
  402220:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402222:	4b1e      	ldr	r3, [pc, #120]	; (40229c <SystemCoreClockUpdate+0xf8>)
  402224:	6a1b      	ldr	r3, [r3, #32]
  402226:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40222a:	2b10      	cmp	r3, #16
  40222c:	d002      	beq.n	402234 <SystemCoreClockUpdate+0x90>
  40222e:	2b20      	cmp	r3, #32
  402230:	d004      	beq.n	40223c <SystemCoreClockUpdate+0x98>
  402232:	e006      	b.n	402242 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402234:	4a1e      	ldr	r2, [pc, #120]	; (4022b0 <SystemCoreClockUpdate+0x10c>)
  402236:	4b1b      	ldr	r3, [pc, #108]	; (4022a4 <SystemCoreClockUpdate+0x100>)
  402238:	601a      	str	r2, [r3, #0]
					break;
  40223a:	e002      	b.n	402242 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40223c:	4a1a      	ldr	r2, [pc, #104]	; (4022a8 <SystemCoreClockUpdate+0x104>)
  40223e:	4b19      	ldr	r3, [pc, #100]	; (4022a4 <SystemCoreClockUpdate+0x100>)
  402240:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  402242:	4b16      	ldr	r3, [pc, #88]	; (40229c <SystemCoreClockUpdate+0xf8>)
  402244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402246:	f003 0303 	and.w	r3, r3, #3
  40224a:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40224c:	4a13      	ldr	r2, [pc, #76]	; (40229c <SystemCoreClockUpdate+0xf8>)
  40224e:	bf07      	ittee	eq
  402250:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402252:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402254:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402256:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  402258:	4812      	ldr	r0, [pc, #72]	; (4022a4 <SystemCoreClockUpdate+0x100>)
  40225a:	f3c3 410a 	ubfx	r1, r3, #16, #11
  40225e:	6803      	ldr	r3, [r0, #0]
  402260:	fb01 3303 	mla	r3, r1, r3, r3
  402264:	b2d2      	uxtb	r2, r2
  402266:	fbb3 f3f2 	udiv	r3, r3, r2
  40226a:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40226c:	4b0b      	ldr	r3, [pc, #44]	; (40229c <SystemCoreClockUpdate+0xf8>)
  40226e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402270:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402274:	2b70      	cmp	r3, #112	; 0x70
  402276:	d107      	bne.n	402288 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  402278:	4a0a      	ldr	r2, [pc, #40]	; (4022a4 <SystemCoreClockUpdate+0x100>)
  40227a:	6813      	ldr	r3, [r2, #0]
  40227c:	490d      	ldr	r1, [pc, #52]	; (4022b4 <SystemCoreClockUpdate+0x110>)
  40227e:	fba1 1303 	umull	r1, r3, r1, r3
  402282:	085b      	lsrs	r3, r3, #1
  402284:	6013      	str	r3, [r2, #0]
  402286:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402288:	4b04      	ldr	r3, [pc, #16]	; (40229c <SystemCoreClockUpdate+0xf8>)
  40228a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  40228c:	4905      	ldr	r1, [pc, #20]	; (4022a4 <SystemCoreClockUpdate+0x100>)
  40228e:	f3c3 1202 	ubfx	r2, r3, #4, #3
  402292:	680b      	ldr	r3, [r1, #0]
  402294:	40d3      	lsrs	r3, r2
  402296:	600b      	str	r3, [r1, #0]
  402298:	4770      	bx	lr
  40229a:	bf00      	nop
  40229c:	400e0400 	.word	0x400e0400
  4022a0:	400e1410 	.word	0x400e1410
  4022a4:	20000010 	.word	0x20000010
  4022a8:	00b71b00 	.word	0x00b71b00
  4022ac:	003d0900 	.word	0x003d0900
  4022b0:	007a1200 	.word	0x007a1200
  4022b4:	aaaaaaab 	.word	0xaaaaaaab

004022b8 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4022b8:	4b1a      	ldr	r3, [pc, #104]	; (402324 <system_init_flash+0x6c>)
  4022ba:	4298      	cmp	r0, r3
  4022bc:	d807      	bhi.n	4022ce <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4022be:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4022c2:	4a19      	ldr	r2, [pc, #100]	; (402328 <system_init_flash+0x70>)
  4022c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4022c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4022ca:	6013      	str	r3, [r2, #0]
  4022cc:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4022ce:	4b17      	ldr	r3, [pc, #92]	; (40232c <system_init_flash+0x74>)
  4022d0:	4298      	cmp	r0, r3
  4022d2:	d806      	bhi.n	4022e2 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4022d4:	4b16      	ldr	r3, [pc, #88]	; (402330 <system_init_flash+0x78>)
  4022d6:	4a14      	ldr	r2, [pc, #80]	; (402328 <system_init_flash+0x70>)
  4022d8:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4022da:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4022de:	6013      	str	r3, [r2, #0]
  4022e0:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4022e2:	4b14      	ldr	r3, [pc, #80]	; (402334 <system_init_flash+0x7c>)
  4022e4:	4298      	cmp	r0, r3
  4022e6:	d806      	bhi.n	4022f6 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4022e8:	4b13      	ldr	r3, [pc, #76]	; (402338 <system_init_flash+0x80>)
  4022ea:	4a0f      	ldr	r2, [pc, #60]	; (402328 <system_init_flash+0x70>)
  4022ec:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4022ee:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4022f2:	6013      	str	r3, [r2, #0]
  4022f4:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4022f6:	4b11      	ldr	r3, [pc, #68]	; (40233c <system_init_flash+0x84>)
  4022f8:	4298      	cmp	r0, r3
  4022fa:	d806      	bhi.n	40230a <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4022fc:	4b10      	ldr	r3, [pc, #64]	; (402340 <system_init_flash+0x88>)
  4022fe:	4a0a      	ldr	r2, [pc, #40]	; (402328 <system_init_flash+0x70>)
  402300:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402302:	f502 7200 	add.w	r2, r2, #512	; 0x200
  402306:	6013      	str	r3, [r2, #0]
  402308:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40230a:	4b0e      	ldr	r3, [pc, #56]	; (402344 <system_init_flash+0x8c>)
  40230c:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40230e:	bf94      	ite	ls
  402310:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402314:	4b0c      	ldrhi	r3, [pc, #48]	; (402348 <system_init_flash+0x90>)
  402316:	4a04      	ldr	r2, [pc, #16]	; (402328 <system_init_flash+0x70>)
  402318:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40231a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40231e:	6013      	str	r3, [r2, #0]
  402320:	4770      	bx	lr
  402322:	bf00      	nop
  402324:	01312cff 	.word	0x01312cff
  402328:	400e0a00 	.word	0x400e0a00
  40232c:	026259ff 	.word	0x026259ff
  402330:	04000100 	.word	0x04000100
  402334:	039386ff 	.word	0x039386ff
  402338:	04000200 	.word	0x04000200
  40233c:	04c4b3ff 	.word	0x04c4b3ff
  402340:	04000300 	.word	0x04000300
  402344:	05f5e0ff 	.word	0x05f5e0ff
  402348:	04000500 	.word	0x04000500

0040234c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40234c:	4b09      	ldr	r3, [pc, #36]	; (402374 <_sbrk+0x28>)
  40234e:	681b      	ldr	r3, [r3, #0]
  402350:	b913      	cbnz	r3, 402358 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  402352:	4a09      	ldr	r2, [pc, #36]	; (402378 <_sbrk+0x2c>)
  402354:	4b07      	ldr	r3, [pc, #28]	; (402374 <_sbrk+0x28>)
  402356:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402358:	4b06      	ldr	r3, [pc, #24]	; (402374 <_sbrk+0x28>)
  40235a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40235c:	181a      	adds	r2, r3, r0
  40235e:	4907      	ldr	r1, [pc, #28]	; (40237c <_sbrk+0x30>)
  402360:	4291      	cmp	r1, r2
  402362:	db04      	blt.n	40236e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  402364:	4610      	mov	r0, r2
  402366:	4a03      	ldr	r2, [pc, #12]	; (402374 <_sbrk+0x28>)
  402368:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40236a:	4618      	mov	r0, r3
  40236c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40236e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  402372:	4770      	bx	lr
  402374:	200004f0 	.word	0x200004f0
  402378:	20003828 	.word	0x20003828
  40237c:	20027ffc 	.word	0x20027ffc

00402380 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402380:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  402384:	4770      	bx	lr
  402386:	bf00      	nop

00402388 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  402388:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40238c:	604b      	str	r3, [r1, #4]

	return 0;
}
  40238e:	2000      	movs	r0, #0
  402390:	4770      	bx	lr
  402392:	bf00      	nop

00402394 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402394:	2001      	movs	r0, #1
  402396:	4770      	bx	lr

00402398 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402398:	2000      	movs	r0, #0
  40239a:	4770      	bx	lr

0040239c <atan2>:
  40239c:	f000 b85c 	b.w	402458 <__ieee754_atan2>

004023a0 <sqrt>:
  4023a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4023a4:	b08b      	sub	sp, #44	; 0x2c
  4023a6:	4604      	mov	r4, r0
  4023a8:	460d      	mov	r5, r1
  4023aa:	f000 f91f 	bl	4025ec <__ieee754_sqrt>
  4023ae:	4b28      	ldr	r3, [pc, #160]	; (402450 <sqrt+0xb0>)
  4023b0:	f993 a000 	ldrsb.w	sl, [r3]
  4023b4:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
  4023b8:	4606      	mov	r6, r0
  4023ba:	460f      	mov	r7, r1
  4023bc:	d012      	beq.n	4023e4 <sqrt+0x44>
  4023be:	4622      	mov	r2, r4
  4023c0:	462b      	mov	r3, r5
  4023c2:	4620      	mov	r0, r4
  4023c4:	4629      	mov	r1, r5
  4023c6:	f003 fd73 	bl	405eb0 <__aeabi_dcmpun>
  4023ca:	4683      	mov	fp, r0
  4023cc:	b950      	cbnz	r0, 4023e4 <sqrt+0x44>
  4023ce:	f04f 0800 	mov.w	r8, #0
  4023d2:	f04f 0900 	mov.w	r9, #0
  4023d6:	4642      	mov	r2, r8
  4023d8:	464b      	mov	r3, r9
  4023da:	4620      	mov	r0, r4
  4023dc:	4629      	mov	r1, r5
  4023de:	f003 fd3f 	bl	405e60 <__aeabi_dcmplt>
  4023e2:	b920      	cbnz	r0, 4023ee <sqrt+0x4e>
  4023e4:	4630      	mov	r0, r6
  4023e6:	4639      	mov	r1, r7
  4023e8:	b00b      	add	sp, #44	; 0x2c
  4023ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4023ee:	4b19      	ldr	r3, [pc, #100]	; (402454 <sqrt+0xb4>)
  4023f0:	f8cd b020 	str.w	fp, [sp, #32]
  4023f4:	2201      	movs	r2, #1
  4023f6:	e9cd 4504 	strd	r4, r5, [sp, #16]
  4023fa:	e9cd 4502 	strd	r4, r5, [sp, #8]
  4023fe:	e88d 000c 	stmia.w	sp, {r2, r3}
  402402:	f1ba 0f00 	cmp.w	sl, #0
  402406:	d015      	beq.n	402434 <sqrt+0x94>
  402408:	4642      	mov	r2, r8
  40240a:	464b      	mov	r3, r9
  40240c:	4640      	mov	r0, r8
  40240e:	4649      	mov	r1, r9
  402410:	f003 fbde 	bl	405bd0 <__aeabi_ddiv>
  402414:	f1ba 0f02 	cmp.w	sl, #2
  402418:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40241c:	d10c      	bne.n	402438 <sqrt+0x98>
  40241e:	f000 fb4f 	bl	402ac0 <__errno>
  402422:	2321      	movs	r3, #33	; 0x21
  402424:	6003      	str	r3, [r0, #0]
  402426:	9b08      	ldr	r3, [sp, #32]
  402428:	b963      	cbnz	r3, 402444 <sqrt+0xa4>
  40242a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40242e:	b00b      	add	sp, #44	; 0x2c
  402430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402434:	e9cd 8906 	strd	r8, r9, [sp, #24]
  402438:	4668      	mov	r0, sp
  40243a:	f000 fb3b 	bl	402ab4 <matherr>
  40243e:	2800      	cmp	r0, #0
  402440:	d1f1      	bne.n	402426 <sqrt+0x86>
  402442:	e7ec      	b.n	40241e <sqrt+0x7e>
  402444:	f000 fb3c 	bl	402ac0 <__errno>
  402448:	9b08      	ldr	r3, [sp, #32]
  40244a:	6003      	str	r3, [r0, #0]
  40244c:	e7ed      	b.n	40242a <sqrt+0x8a>
  40244e:	bf00      	nop
  402450:	20000014 	.word	0x20000014
  402454:	0040691c 	.word	0x0040691c

00402458 <__ieee754_atan2>:
  402458:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40245c:	4254      	negs	r4, r2
  40245e:	4314      	orrs	r4, r2
  402460:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
  402464:	f8df e180 	ldr.w	lr, [pc, #384]	; 4025e8 <__ieee754_atan2+0x190>
  402468:	ea49 74d4 	orr.w	r4, r9, r4, lsr #31
  40246c:	4574      	cmp	r4, lr
  40246e:	4606      	mov	r6, r0
  402470:	460d      	mov	r5, r1
  402472:	d83e      	bhi.n	4024f2 <__ieee754_atan2+0x9a>
  402474:	4244      	negs	r4, r0
  402476:	4304      	orrs	r4, r0
  402478:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
  40247c:	ea4b 74d4 	orr.w	r4, fp, r4, lsr #31
  402480:	4574      	cmp	r4, lr
  402482:	468a      	mov	sl, r1
  402484:	d835      	bhi.n	4024f2 <__ieee754_atan2+0x9a>
  402486:	f103 4440 	add.w	r4, r3, #3221225472	; 0xc0000000
  40248a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
  40248e:	4314      	orrs	r4, r2
  402490:	d044      	beq.n	40251c <__ieee754_atan2+0xc4>
  402492:	179c      	asrs	r4, r3, #30
  402494:	f004 0402 	and.w	r4, r4, #2
  402498:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
  40249c:	ea50 010b 	orrs.w	r1, r0, fp
  4024a0:	d02f      	beq.n	402502 <__ieee754_atan2+0xaa>
  4024a2:	ea52 0109 	orrs.w	r1, r2, r9
  4024a6:	d033      	beq.n	402510 <__ieee754_atan2+0xb8>
  4024a8:	45f1      	cmp	r9, lr
  4024aa:	d046      	beq.n	40253a <__ieee754_atan2+0xe2>
  4024ac:	45f3      	cmp	fp, lr
  4024ae:	d02f      	beq.n	402510 <__ieee754_atan2+0xb8>
  4024b0:	ebc9 090b 	rsb	r9, r9, fp
  4024b4:	ea4f 5929 	mov.w	r9, r9, asr #20
  4024b8:	f1b9 0f3c 	cmp.w	r9, #60	; 0x3c
  4024bc:	dc34      	bgt.n	402528 <__ieee754_atan2+0xd0>
  4024be:	2b00      	cmp	r3, #0
  4024c0:	db57      	blt.n	402572 <__ieee754_atan2+0x11a>
  4024c2:	4630      	mov	r0, r6
  4024c4:	4629      	mov	r1, r5
  4024c6:	f003 fb83 	bl	405bd0 <__aeabi_ddiv>
  4024ca:	f000 faef 	bl	402aac <fabs>
  4024ce:	f000 f94f 	bl	402770 <atan>
  4024d2:	2c01      	cmp	r4, #1
  4024d4:	d04a      	beq.n	40256c <__ieee754_atan2+0x114>
  4024d6:	2c02      	cmp	r4, #2
  4024d8:	d03b      	beq.n	402552 <__ieee754_atan2+0xfa>
  4024da:	b184      	cbz	r4, 4024fe <__ieee754_atan2+0xa6>
  4024dc:	a332      	add	r3, pc, #200	; (adr r3, 4025a8 <__ieee754_atan2+0x150>)
  4024de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4024e2:	f003 f897 	bl	405614 <__aeabi_dsub>
  4024e6:	a332      	add	r3, pc, #200	; (adr r3, 4025b0 <__ieee754_atan2+0x158>)
  4024e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4024ec:	f003 f892 	bl	405614 <__aeabi_dsub>
  4024f0:	e005      	b.n	4024fe <__ieee754_atan2+0xa6>
  4024f2:	4610      	mov	r0, r2
  4024f4:	4619      	mov	r1, r3
  4024f6:	4632      	mov	r2, r6
  4024f8:	462b      	mov	r3, r5
  4024fa:	f003 f88d 	bl	405618 <__adddf3>
  4024fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402502:	2c02      	cmp	r4, #2
  402504:	d014      	beq.n	402530 <__ieee754_atan2+0xd8>
  402506:	2c03      	cmp	r4, #3
  402508:	d10c      	bne.n	402524 <__ieee754_atan2+0xcc>
  40250a:	482d      	ldr	r0, [pc, #180]	; (4025c0 <__ieee754_atan2+0x168>)
  40250c:	492d      	ldr	r1, [pc, #180]	; (4025c4 <__ieee754_atan2+0x16c>)
  40250e:	e7f6      	b.n	4024fe <__ieee754_atan2+0xa6>
  402510:	f1ba 0f00 	cmp.w	sl, #0
  402514:	482a      	ldr	r0, [pc, #168]	; (4025c0 <__ieee754_atan2+0x168>)
  402516:	db0e      	blt.n	402536 <__ieee754_atan2+0xde>
  402518:	492b      	ldr	r1, [pc, #172]	; (4025c8 <__ieee754_atan2+0x170>)
  40251a:	e7f0      	b.n	4024fe <__ieee754_atan2+0xa6>
  40251c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402520:	f000 b926 	b.w	402770 <atan>
  402524:	4629      	mov	r1, r5
  402526:	e7ea      	b.n	4024fe <__ieee754_atan2+0xa6>
  402528:	a123      	add	r1, pc, #140	; (adr r1, 4025b8 <__ieee754_atan2+0x160>)
  40252a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40252e:	e7d0      	b.n	4024d2 <__ieee754_atan2+0x7a>
  402530:	4823      	ldr	r0, [pc, #140]	; (4025c0 <__ieee754_atan2+0x168>)
  402532:	4926      	ldr	r1, [pc, #152]	; (4025cc <__ieee754_atan2+0x174>)
  402534:	e7e3      	b.n	4024fe <__ieee754_atan2+0xa6>
  402536:	4926      	ldr	r1, [pc, #152]	; (4025d0 <__ieee754_atan2+0x178>)
  402538:	e7e1      	b.n	4024fe <__ieee754_atan2+0xa6>
  40253a:	45cb      	cmp	fp, r9
  40253c:	d01f      	beq.n	40257e <__ieee754_atan2+0x126>
  40253e:	2c02      	cmp	r4, #2
  402540:	d0f6      	beq.n	402530 <__ieee754_atan2+0xd8>
  402542:	2c03      	cmp	r4, #3
  402544:	d0e1      	beq.n	40250a <__ieee754_atan2+0xb2>
  402546:	2c01      	cmp	r4, #1
  402548:	f04f 0000 	mov.w	r0, #0
  40254c:	d020      	beq.n	402590 <__ieee754_atan2+0x138>
  40254e:	4601      	mov	r1, r0
  402550:	e7d5      	b.n	4024fe <__ieee754_atan2+0xa6>
  402552:	a315      	add	r3, pc, #84	; (adr r3, 4025a8 <__ieee754_atan2+0x150>)
  402554:	e9d3 2300 	ldrd	r2, r3, [r3]
  402558:	f003 f85c 	bl	405614 <__aeabi_dsub>
  40255c:	4602      	mov	r2, r0
  40255e:	460b      	mov	r3, r1
  402560:	a113      	add	r1, pc, #76	; (adr r1, 4025b0 <__ieee754_atan2+0x158>)
  402562:	e9d1 0100 	ldrd	r0, r1, [r1]
  402566:	f003 f855 	bl	405614 <__aeabi_dsub>
  40256a:	e7c8      	b.n	4024fe <__ieee754_atan2+0xa6>
  40256c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402570:	e7c5      	b.n	4024fe <__ieee754_atan2+0xa6>
  402572:	f119 0f3c 	cmn.w	r9, #60	; 0x3c
  402576:	daa4      	bge.n	4024c2 <__ieee754_atan2+0x6a>
  402578:	2000      	movs	r0, #0
  40257a:	2100      	movs	r1, #0
  40257c:	e7a9      	b.n	4024d2 <__ieee754_atan2+0x7a>
  40257e:	2c02      	cmp	r4, #2
  402580:	d00e      	beq.n	4025a0 <__ieee754_atan2+0x148>
  402582:	2c03      	cmp	r4, #3
  402584:	d009      	beq.n	40259a <__ieee754_atan2+0x142>
  402586:	2c01      	cmp	r4, #1
  402588:	480d      	ldr	r0, [pc, #52]	; (4025c0 <__ieee754_atan2+0x168>)
  40258a:	d004      	beq.n	402596 <__ieee754_atan2+0x13e>
  40258c:	4911      	ldr	r1, [pc, #68]	; (4025d4 <__ieee754_atan2+0x17c>)
  40258e:	e7b6      	b.n	4024fe <__ieee754_atan2+0xa6>
  402590:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402594:	e7b3      	b.n	4024fe <__ieee754_atan2+0xa6>
  402596:	4910      	ldr	r1, [pc, #64]	; (4025d8 <__ieee754_atan2+0x180>)
  402598:	e7b1      	b.n	4024fe <__ieee754_atan2+0xa6>
  40259a:	4810      	ldr	r0, [pc, #64]	; (4025dc <__ieee754_atan2+0x184>)
  40259c:	4910      	ldr	r1, [pc, #64]	; (4025e0 <__ieee754_atan2+0x188>)
  40259e:	e7ae      	b.n	4024fe <__ieee754_atan2+0xa6>
  4025a0:	480e      	ldr	r0, [pc, #56]	; (4025dc <__ieee754_atan2+0x184>)
  4025a2:	4910      	ldr	r1, [pc, #64]	; (4025e4 <__ieee754_atan2+0x18c>)
  4025a4:	e7ab      	b.n	4024fe <__ieee754_atan2+0xa6>
  4025a6:	bf00      	nop
  4025a8:	33145c07 	.word	0x33145c07
  4025ac:	3ca1a626 	.word	0x3ca1a626
  4025b0:	54442d18 	.word	0x54442d18
  4025b4:	400921fb 	.word	0x400921fb
  4025b8:	54442d18 	.word	0x54442d18
  4025bc:	3ff921fb 	.word	0x3ff921fb
  4025c0:	54442d18 	.word	0x54442d18
  4025c4:	c00921fb 	.word	0xc00921fb
  4025c8:	3ff921fb 	.word	0x3ff921fb
  4025cc:	400921fb 	.word	0x400921fb
  4025d0:	bff921fb 	.word	0xbff921fb
  4025d4:	3fe921fb 	.word	0x3fe921fb
  4025d8:	bfe921fb 	.word	0xbfe921fb
  4025dc:	7f3321d2 	.word	0x7f3321d2
  4025e0:	c002d97c 	.word	0xc002d97c
  4025e4:	4002d97c 	.word	0x4002d97c
  4025e8:	7ff00000 	.word	0x7ff00000

004025ec <__ieee754_sqrt>:
  4025ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4025f0:	4e5d      	ldr	r6, [pc, #372]	; (402768 <__ieee754_sqrt+0x17c>)
  4025f2:	46b6      	mov	lr, r6
  4025f4:	400e      	ands	r6, r1
  4025f6:	4576      	cmp	r6, lr
  4025f8:	460c      	mov	r4, r1
  4025fa:	4605      	mov	r5, r0
  4025fc:	f000 8095 	beq.w	40272a <__ieee754_sqrt+0x13e>
  402600:	2900      	cmp	r1, #0
  402602:	460b      	mov	r3, r1
  402604:	4602      	mov	r2, r0
  402606:	dd73      	ble.n	4026f0 <__ieee754_sqrt+0x104>
  402608:	150f      	asrs	r7, r1, #20
  40260a:	d07e      	beq.n	40270a <__ieee754_sqrt+0x11e>
  40260c:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  402610:	f3c3 0313 	ubfx	r3, r3, #0, #20
  402614:	07f8      	lsls	r0, r7, #31
  402616:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40261a:	d464      	bmi.n	4026e6 <__ieee754_sqrt+0xfa>
  40261c:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  402620:	2600      	movs	r6, #0
  402622:	440b      	add	r3, r1
  402624:	107f      	asrs	r7, r7, #1
  402626:	0052      	lsls	r2, r2, #1
  402628:	46b6      	mov	lr, r6
  40262a:	2016      	movs	r0, #22
  40262c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  402630:	eb0e 0401 	add.w	r4, lr, r1
  402634:	429c      	cmp	r4, r3
  402636:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  40263a:	ea4f 0242 	mov.w	r2, r2, lsl #1
  40263e:	dc03      	bgt.n	402648 <__ieee754_sqrt+0x5c>
  402640:	1b1b      	subs	r3, r3, r4
  402642:	eb04 0e01 	add.w	lr, r4, r1
  402646:	440e      	add	r6, r1
  402648:	3801      	subs	r0, #1
  40264a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  40264e:	ea4f 0151 	mov.w	r1, r1, lsr #1
  402652:	d1ed      	bne.n	402630 <__ieee754_sqrt+0x44>
  402654:	4684      	mov	ip, r0
  402656:	2420      	movs	r4, #32
  402658:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40265c:	e009      	b.n	402672 <__ieee754_sqrt+0x86>
  40265e:	d020      	beq.n	4026a2 <__ieee754_sqrt+0xb6>
  402660:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  402664:	3c01      	subs	r4, #1
  402666:	ea4f 0151 	mov.w	r1, r1, lsr #1
  40266a:	442b      	add	r3, r5
  40266c:	ea4f 0242 	mov.w	r2, r2, lsl #1
  402670:	d020      	beq.n	4026b4 <__ieee754_sqrt+0xc8>
  402672:	459e      	cmp	lr, r3
  402674:	eb01 050c 	add.w	r5, r1, ip
  402678:	daf1      	bge.n	40265e <__ieee754_sqrt+0x72>
  40267a:	2d00      	cmp	r5, #0
  40267c:	eb05 0c01 	add.w	ip, r5, r1
  402680:	db09      	blt.n	402696 <__ieee754_sqrt+0xaa>
  402682:	46f0      	mov	r8, lr
  402684:	4295      	cmp	r5, r2
  402686:	ebce 0303 	rsb	r3, lr, r3
  40268a:	d900      	bls.n	40268e <__ieee754_sqrt+0xa2>
  40268c:	3b01      	subs	r3, #1
  40268e:	1b52      	subs	r2, r2, r5
  402690:	4408      	add	r0, r1
  402692:	46c6      	mov	lr, r8
  402694:	e7e4      	b.n	402660 <__ieee754_sqrt+0x74>
  402696:	f1bc 0f00 	cmp.w	ip, #0
  40269a:	dbf2      	blt.n	402682 <__ieee754_sqrt+0x96>
  40269c:	f10e 0801 	add.w	r8, lr, #1
  4026a0:	e7f0      	b.n	402684 <__ieee754_sqrt+0x98>
  4026a2:	4295      	cmp	r5, r2
  4026a4:	d817      	bhi.n	4026d6 <__ieee754_sqrt+0xea>
  4026a6:	2d00      	cmp	r5, #0
  4026a8:	eb05 0c01 	add.w	ip, r5, r1
  4026ac:	db47      	blt.n	40273e <__ieee754_sqrt+0x152>
  4026ae:	4698      	mov	r8, r3
  4026b0:	2300      	movs	r3, #0
  4026b2:	e7ec      	b.n	40268e <__ieee754_sqrt+0xa2>
  4026b4:	4313      	orrs	r3, r2
  4026b6:	d110      	bne.n	4026da <__ieee754_sqrt+0xee>
  4026b8:	0840      	lsrs	r0, r0, #1
  4026ba:	1073      	asrs	r3, r6, #1
  4026bc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  4026c0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4026c4:	07f2      	lsls	r2, r6, #31
  4026c6:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  4026ca:	bf48      	it	mi
  4026cc:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  4026d0:	4649      	mov	r1, r9
  4026d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4026d6:	4673      	mov	r3, lr
  4026d8:	e7c2      	b.n	402660 <__ieee754_sqrt+0x74>
  4026da:	1c41      	adds	r1, r0, #1
  4026dc:	d033      	beq.n	402746 <__ieee754_sqrt+0x15a>
  4026de:	f000 0301 	and.w	r3, r0, #1
  4026e2:	4418      	add	r0, r3
  4026e4:	e7e8      	b.n	4026b8 <__ieee754_sqrt+0xcc>
  4026e6:	005b      	lsls	r3, r3, #1
  4026e8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  4026ec:	0052      	lsls	r2, r2, #1
  4026ee:	e795      	b.n	40261c <__ieee754_sqrt+0x30>
  4026f0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4026f4:	4306      	orrs	r6, r0
  4026f6:	d0ec      	beq.n	4026d2 <__ieee754_sqrt+0xe6>
  4026f8:	bb69      	cbnz	r1, 402756 <__ieee754_sqrt+0x16a>
  4026fa:	460f      	mov	r7, r1
  4026fc:	0ad3      	lsrs	r3, r2, #11
  4026fe:	3f15      	subs	r7, #21
  402700:	0552      	lsls	r2, r2, #21
  402702:	2b00      	cmp	r3, #0
  402704:	d0fa      	beq.n	4026fc <__ieee754_sqrt+0x110>
  402706:	02dd      	lsls	r5, r3, #11
  402708:	d420      	bmi.n	40274c <__ieee754_sqrt+0x160>
  40270a:	2100      	movs	r1, #0
  40270c:	e000      	b.n	402710 <__ieee754_sqrt+0x124>
  40270e:	4601      	mov	r1, r0
  402710:	005b      	lsls	r3, r3, #1
  402712:	02dc      	lsls	r4, r3, #11
  402714:	f101 0001 	add.w	r0, r1, #1
  402718:	d5f9      	bpl.n	40270e <__ieee754_sqrt+0x122>
  40271a:	f1c0 0420 	rsb	r4, r0, #32
  40271e:	fa22 f404 	lsr.w	r4, r2, r4
  402722:	4323      	orrs	r3, r4
  402724:	1a7f      	subs	r7, r7, r1
  402726:	4082      	lsls	r2, r0
  402728:	e770      	b.n	40260c <__ieee754_sqrt+0x20>
  40272a:	4602      	mov	r2, r0
  40272c:	460b      	mov	r3, r1
  40272e:	f003 f925 	bl	40597c <__aeabi_dmul>
  402732:	462a      	mov	r2, r5
  402734:	4623      	mov	r3, r4
  402736:	f002 ff6f 	bl	405618 <__adddf3>
  40273a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40273e:	f1bc 0f00 	cmp.w	ip, #0
  402742:	daab      	bge.n	40269c <__ieee754_sqrt+0xb0>
  402744:	e7b3      	b.n	4026ae <__ieee754_sqrt+0xc2>
  402746:	3601      	adds	r6, #1
  402748:	4620      	mov	r0, r4
  40274a:	e7b6      	b.n	4026ba <__ieee754_sqrt+0xce>
  40274c:	2420      	movs	r4, #32
  40274e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  402752:	2000      	movs	r0, #0
  402754:	e7e3      	b.n	40271e <__ieee754_sqrt+0x132>
  402756:	4602      	mov	r2, r0
  402758:	460b      	mov	r3, r1
  40275a:	f002 ff5b 	bl	405614 <__aeabi_dsub>
  40275e:	4602      	mov	r2, r0
  402760:	460b      	mov	r3, r1
  402762:	f003 fa35 	bl	405bd0 <__aeabi_ddiv>
  402766:	e7b4      	b.n	4026d2 <__ieee754_sqrt+0xe6>
  402768:	7ff00000 	.word	0x7ff00000
  40276c:	00000000 	.word	0x00000000

00402770 <atan>:
  402770:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402774:	4bc0      	ldr	r3, [pc, #768]	; (402a78 <atan+0x308>)
  402776:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  40277a:	429e      	cmp	r6, r3
  40277c:	460d      	mov	r5, r1
  40277e:	468a      	mov	sl, r1
  402780:	4604      	mov	r4, r0
  402782:	dd0f      	ble.n	4027a4 <atan+0x34>
  402784:	4bbd      	ldr	r3, [pc, #756]	; (402a7c <atan+0x30c>)
  402786:	429e      	cmp	r6, r3
  402788:	f300 80b2 	bgt.w	4028f0 <atan+0x180>
  40278c:	f000 80ad 	beq.w	4028ea <atan+0x17a>
  402790:	4bbb      	ldr	r3, [pc, #748]	; (402a80 <atan+0x310>)
  402792:	49bc      	ldr	r1, [pc, #752]	; (402a84 <atan+0x314>)
  402794:	4cbc      	ldr	r4, [pc, #752]	; (402a88 <atan+0x318>)
  402796:	f1ba 0f00 	cmp.w	sl, #0
  40279a:	bfc8      	it	gt
  40279c:	4619      	movgt	r1, r3
  40279e:	4620      	mov	r0, r4
  4027a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4027a4:	4bb9      	ldr	r3, [pc, #740]	; (402a8c <atan+0x31c>)
  4027a6:	429e      	cmp	r6, r3
  4027a8:	f300 80bc 	bgt.w	402924 <atan+0x1b4>
  4027ac:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
  4027b0:	429e      	cmp	r6, r3
  4027b2:	f340 80a7 	ble.w	402904 <atan+0x194>
  4027b6:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
  4027ba:	4622      	mov	r2, r4
  4027bc:	462b      	mov	r3, r5
  4027be:	4620      	mov	r0, r4
  4027c0:	4629      	mov	r1, r5
  4027c2:	f003 f8db 	bl	40597c <__aeabi_dmul>
  4027c6:	4602      	mov	r2, r0
  4027c8:	460b      	mov	r3, r1
  4027ca:	4680      	mov	r8, r0
  4027cc:	4689      	mov	r9, r1
  4027ce:	f003 f8d5 	bl	40597c <__aeabi_dmul>
  4027d2:	a391      	add	r3, pc, #580	; (adr r3, 402a18 <atan+0x2a8>)
  4027d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4027d8:	4606      	mov	r6, r0
  4027da:	460f      	mov	r7, r1
  4027dc:	f003 f8ce 	bl	40597c <__aeabi_dmul>
  4027e0:	a38f      	add	r3, pc, #572	; (adr r3, 402a20 <atan+0x2b0>)
  4027e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4027e6:	f002 ff17 	bl	405618 <__adddf3>
  4027ea:	4632      	mov	r2, r6
  4027ec:	463b      	mov	r3, r7
  4027ee:	f003 f8c5 	bl	40597c <__aeabi_dmul>
  4027f2:	a38d      	add	r3, pc, #564	; (adr r3, 402a28 <atan+0x2b8>)
  4027f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4027f8:	f002 ff0e 	bl	405618 <__adddf3>
  4027fc:	4632      	mov	r2, r6
  4027fe:	463b      	mov	r3, r7
  402800:	f003 f8bc 	bl	40597c <__aeabi_dmul>
  402804:	a38a      	add	r3, pc, #552	; (adr r3, 402a30 <atan+0x2c0>)
  402806:	e9d3 2300 	ldrd	r2, r3, [r3]
  40280a:	f002 ff05 	bl	405618 <__adddf3>
  40280e:	4632      	mov	r2, r6
  402810:	463b      	mov	r3, r7
  402812:	f003 f8b3 	bl	40597c <__aeabi_dmul>
  402816:	a388      	add	r3, pc, #544	; (adr r3, 402a38 <atan+0x2c8>)
  402818:	e9d3 2300 	ldrd	r2, r3, [r3]
  40281c:	f002 fefc 	bl	405618 <__adddf3>
  402820:	4632      	mov	r2, r6
  402822:	463b      	mov	r3, r7
  402824:	f003 f8aa 	bl	40597c <__aeabi_dmul>
  402828:	a385      	add	r3, pc, #532	; (adr r3, 402a40 <atan+0x2d0>)
  40282a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40282e:	f002 fef3 	bl	405618 <__adddf3>
  402832:	4642      	mov	r2, r8
  402834:	464b      	mov	r3, r9
  402836:	f003 f8a1 	bl	40597c <__aeabi_dmul>
  40283a:	a383      	add	r3, pc, #524	; (adr r3, 402a48 <atan+0x2d8>)
  40283c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402840:	4680      	mov	r8, r0
  402842:	4689      	mov	r9, r1
  402844:	4630      	mov	r0, r6
  402846:	4639      	mov	r1, r7
  402848:	f003 f898 	bl	40597c <__aeabi_dmul>
  40284c:	a380      	add	r3, pc, #512	; (adr r3, 402a50 <atan+0x2e0>)
  40284e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402852:	f002 fedf 	bl	405614 <__aeabi_dsub>
  402856:	4632      	mov	r2, r6
  402858:	463b      	mov	r3, r7
  40285a:	f003 f88f 	bl	40597c <__aeabi_dmul>
  40285e:	a37e      	add	r3, pc, #504	; (adr r3, 402a58 <atan+0x2e8>)
  402860:	e9d3 2300 	ldrd	r2, r3, [r3]
  402864:	f002 fed6 	bl	405614 <__aeabi_dsub>
  402868:	4632      	mov	r2, r6
  40286a:	463b      	mov	r3, r7
  40286c:	f003 f886 	bl	40597c <__aeabi_dmul>
  402870:	a37b      	add	r3, pc, #492	; (adr r3, 402a60 <atan+0x2f0>)
  402872:	e9d3 2300 	ldrd	r2, r3, [r3]
  402876:	f002 fecd 	bl	405614 <__aeabi_dsub>
  40287a:	4632      	mov	r2, r6
  40287c:	463b      	mov	r3, r7
  40287e:	f003 f87d 	bl	40597c <__aeabi_dmul>
  402882:	a379      	add	r3, pc, #484	; (adr r3, 402a68 <atan+0x2f8>)
  402884:	e9d3 2300 	ldrd	r2, r3, [r3]
  402888:	f002 fec4 	bl	405614 <__aeabi_dsub>
  40288c:	4632      	mov	r2, r6
  40288e:	463b      	mov	r3, r7
  402890:	f003 f874 	bl	40597c <__aeabi_dmul>
  402894:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
  402898:	4602      	mov	r2, r0
  40289a:	460b      	mov	r3, r1
  40289c:	d069      	beq.n	402972 <atan+0x202>
  40289e:	4640      	mov	r0, r8
  4028a0:	4649      	mov	r1, r9
  4028a2:	f002 feb9 	bl	405618 <__adddf3>
  4028a6:	4622      	mov	r2, r4
  4028a8:	462b      	mov	r3, r5
  4028aa:	f003 f867 	bl	40597c <__aeabi_dmul>
  4028ae:	4e78      	ldr	r6, [pc, #480]	; (402a90 <atan+0x320>)
  4028b0:	4b78      	ldr	r3, [pc, #480]	; (402a94 <atan+0x324>)
  4028b2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
  4028b6:	445e      	add	r6, fp
  4028b8:	449b      	add	fp, r3
  4028ba:	e9db 2300 	ldrd	r2, r3, [fp]
  4028be:	f002 fea9 	bl	405614 <__aeabi_dsub>
  4028c2:	4622      	mov	r2, r4
  4028c4:	462b      	mov	r3, r5
  4028c6:	f002 fea5 	bl	405614 <__aeabi_dsub>
  4028ca:	4602      	mov	r2, r0
  4028cc:	460b      	mov	r3, r1
  4028ce:	e9d6 0100 	ldrd	r0, r1, [r6]
  4028d2:	f002 fe9f 	bl	405614 <__aeabi_dsub>
  4028d6:	f1ba 0f00 	cmp.w	sl, #0
  4028da:	4604      	mov	r4, r0
  4028dc:	f6bf af5f 	bge.w	40279e <atan+0x2e>
  4028e0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4028e4:	4620      	mov	r0, r4
  4028e6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4028ea:	2800      	cmp	r0, #0
  4028ec:	f43f af50 	beq.w	402790 <atan+0x20>
  4028f0:	4622      	mov	r2, r4
  4028f2:	4620      	mov	r0, r4
  4028f4:	462b      	mov	r3, r5
  4028f6:	4629      	mov	r1, r5
  4028f8:	f002 fe8e 	bl	405618 <__adddf3>
  4028fc:	4604      	mov	r4, r0
  4028fe:	4620      	mov	r0, r4
  402900:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402904:	a35a      	add	r3, pc, #360	; (adr r3, 402a70 <atan+0x300>)
  402906:	e9d3 2300 	ldrd	r2, r3, [r3]
  40290a:	f002 fe85 	bl	405618 <__adddf3>
  40290e:	2200      	movs	r2, #0
  402910:	4b61      	ldr	r3, [pc, #388]	; (402a98 <atan+0x328>)
  402912:	f003 fac3 	bl	405e9c <__aeabi_dcmpgt>
  402916:	2800      	cmp	r0, #0
  402918:	f43f af4d 	beq.w	4027b6 <atan+0x46>
  40291c:	4629      	mov	r1, r5
  40291e:	4620      	mov	r0, r4
  402920:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402924:	f000 f8c2 	bl	402aac <fabs>
  402928:	4b5c      	ldr	r3, [pc, #368]	; (402a9c <atan+0x32c>)
  40292a:	429e      	cmp	r6, r3
  40292c:	4604      	mov	r4, r0
  40292e:	460d      	mov	r5, r1
  402930:	dc2f      	bgt.n	402992 <atan+0x222>
  402932:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
  402936:	429e      	cmp	r6, r3
  402938:	dc54      	bgt.n	4029e4 <atan+0x274>
  40293a:	4602      	mov	r2, r0
  40293c:	460b      	mov	r3, r1
  40293e:	f002 fe6b 	bl	405618 <__adddf3>
  402942:	2200      	movs	r2, #0
  402944:	4b54      	ldr	r3, [pc, #336]	; (402a98 <atan+0x328>)
  402946:	f002 fe65 	bl	405614 <__aeabi_dsub>
  40294a:	2200      	movs	r2, #0
  40294c:	4606      	mov	r6, r0
  40294e:	460f      	mov	r7, r1
  402950:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  402954:	4620      	mov	r0, r4
  402956:	4629      	mov	r1, r5
  402958:	f002 fe5e 	bl	405618 <__adddf3>
  40295c:	4602      	mov	r2, r0
  40295e:	460b      	mov	r3, r1
  402960:	4630      	mov	r0, r6
  402962:	4639      	mov	r1, r7
  402964:	f003 f934 	bl	405bd0 <__aeabi_ddiv>
  402968:	f04f 0b00 	mov.w	fp, #0
  40296c:	4604      	mov	r4, r0
  40296e:	460d      	mov	r5, r1
  402970:	e723      	b.n	4027ba <atan+0x4a>
  402972:	4640      	mov	r0, r8
  402974:	4649      	mov	r1, r9
  402976:	f002 fe4f 	bl	405618 <__adddf3>
  40297a:	4622      	mov	r2, r4
  40297c:	462b      	mov	r3, r5
  40297e:	f002 fffd 	bl	40597c <__aeabi_dmul>
  402982:	4602      	mov	r2, r0
  402984:	460b      	mov	r3, r1
  402986:	4620      	mov	r0, r4
  402988:	4629      	mov	r1, r5
  40298a:	f002 fe43 	bl	405614 <__aeabi_dsub>
  40298e:	4604      	mov	r4, r0
  402990:	e705      	b.n	40279e <atan+0x2e>
  402992:	4b43      	ldr	r3, [pc, #268]	; (402aa0 <atan+0x330>)
  402994:	429e      	cmp	r6, r3
  402996:	dc1a      	bgt.n	4029ce <atan+0x25e>
  402998:	2200      	movs	r2, #0
  40299a:	4b42      	ldr	r3, [pc, #264]	; (402aa4 <atan+0x334>)
  40299c:	f002 fe3a 	bl	405614 <__aeabi_dsub>
  4029a0:	2200      	movs	r2, #0
  4029a2:	4606      	mov	r6, r0
  4029a4:	460f      	mov	r7, r1
  4029a6:	4b3f      	ldr	r3, [pc, #252]	; (402aa4 <atan+0x334>)
  4029a8:	4620      	mov	r0, r4
  4029aa:	4629      	mov	r1, r5
  4029ac:	f002 ffe6 	bl	40597c <__aeabi_dmul>
  4029b0:	2200      	movs	r2, #0
  4029b2:	4b39      	ldr	r3, [pc, #228]	; (402a98 <atan+0x328>)
  4029b4:	f002 fe30 	bl	405618 <__adddf3>
  4029b8:	4602      	mov	r2, r0
  4029ba:	460b      	mov	r3, r1
  4029bc:	4630      	mov	r0, r6
  4029be:	4639      	mov	r1, r7
  4029c0:	f003 f906 	bl	405bd0 <__aeabi_ddiv>
  4029c4:	f04f 0b02 	mov.w	fp, #2
  4029c8:	4604      	mov	r4, r0
  4029ca:	460d      	mov	r5, r1
  4029cc:	e6f5      	b.n	4027ba <atan+0x4a>
  4029ce:	4602      	mov	r2, r0
  4029d0:	460b      	mov	r3, r1
  4029d2:	2000      	movs	r0, #0
  4029d4:	4934      	ldr	r1, [pc, #208]	; (402aa8 <atan+0x338>)
  4029d6:	f003 f8fb 	bl	405bd0 <__aeabi_ddiv>
  4029da:	f04f 0b03 	mov.w	fp, #3
  4029de:	4604      	mov	r4, r0
  4029e0:	460d      	mov	r5, r1
  4029e2:	e6ea      	b.n	4027ba <atan+0x4a>
  4029e4:	2200      	movs	r2, #0
  4029e6:	4b2c      	ldr	r3, [pc, #176]	; (402a98 <atan+0x328>)
  4029e8:	f002 fe14 	bl	405614 <__aeabi_dsub>
  4029ec:	2200      	movs	r2, #0
  4029ee:	4606      	mov	r6, r0
  4029f0:	460f      	mov	r7, r1
  4029f2:	4b29      	ldr	r3, [pc, #164]	; (402a98 <atan+0x328>)
  4029f4:	4620      	mov	r0, r4
  4029f6:	4629      	mov	r1, r5
  4029f8:	f002 fe0e 	bl	405618 <__adddf3>
  4029fc:	4602      	mov	r2, r0
  4029fe:	460b      	mov	r3, r1
  402a00:	4630      	mov	r0, r6
  402a02:	4639      	mov	r1, r7
  402a04:	f003 f8e4 	bl	405bd0 <__aeabi_ddiv>
  402a08:	f04f 0b01 	mov.w	fp, #1
  402a0c:	4604      	mov	r4, r0
  402a0e:	460d      	mov	r5, r1
  402a10:	e6d3      	b.n	4027ba <atan+0x4a>
  402a12:	bf00      	nop
  402a14:	f3af 8000 	nop.w
  402a18:	e322da11 	.word	0xe322da11
  402a1c:	3f90ad3a 	.word	0x3f90ad3a
  402a20:	24760deb 	.word	0x24760deb
  402a24:	3fa97b4b 	.word	0x3fa97b4b
  402a28:	a0d03d51 	.word	0xa0d03d51
  402a2c:	3fb10d66 	.word	0x3fb10d66
  402a30:	c54c206e 	.word	0xc54c206e
  402a34:	3fb745cd 	.word	0x3fb745cd
  402a38:	920083ff 	.word	0x920083ff
  402a3c:	3fc24924 	.word	0x3fc24924
  402a40:	5555550d 	.word	0x5555550d
  402a44:	3fd55555 	.word	0x3fd55555
  402a48:	2c6a6c2f 	.word	0x2c6a6c2f
  402a4c:	bfa2b444 	.word	0xbfa2b444
  402a50:	52defd9a 	.word	0x52defd9a
  402a54:	3fadde2d 	.word	0x3fadde2d
  402a58:	af749a6d 	.word	0xaf749a6d
  402a5c:	3fb3b0f2 	.word	0x3fb3b0f2
  402a60:	fe231671 	.word	0xfe231671
  402a64:	3fbc71c6 	.word	0x3fbc71c6
  402a68:	9998ebc4 	.word	0x9998ebc4
  402a6c:	3fc99999 	.word	0x3fc99999
  402a70:	8800759c 	.word	0x8800759c
  402a74:	7e37e43c 	.word	0x7e37e43c
  402a78:	440fffff 	.word	0x440fffff
  402a7c:	7ff00000 	.word	0x7ff00000
  402a80:	3ff921fb 	.word	0x3ff921fb
  402a84:	bff921fb 	.word	0xbff921fb
  402a88:	54442d18 	.word	0x54442d18
  402a8c:	3fdbffff 	.word	0x3fdbffff
  402a90:	00406948 	.word	0x00406948
  402a94:	00406928 	.word	0x00406928
  402a98:	3ff00000 	.word	0x3ff00000
  402a9c:	3ff2ffff 	.word	0x3ff2ffff
  402aa0:	40037fff 	.word	0x40037fff
  402aa4:	3ff80000 	.word	0x3ff80000
  402aa8:	bff00000 	.word	0xbff00000

00402aac <fabs>:
  402aac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402ab0:	4770      	bx	lr
  402ab2:	bf00      	nop

00402ab4 <matherr>:
  402ab4:	2000      	movs	r0, #0
  402ab6:	4770      	bx	lr

00402ab8 <atoi>:
  402ab8:	220a      	movs	r2, #10
  402aba:	2100      	movs	r1, #0
  402abc:	f000 beaa 	b.w	403814 <strtol>

00402ac0 <__errno>:
  402ac0:	4b01      	ldr	r3, [pc, #4]	; (402ac8 <__errno+0x8>)
  402ac2:	6818      	ldr	r0, [r3, #0]
  402ac4:	4770      	bx	lr
  402ac6:	bf00      	nop
  402ac8:	20000078 	.word	0x20000078

00402acc <__libc_init_array>:
  402acc:	b570      	push	{r4, r5, r6, lr}
  402ace:	4b0e      	ldr	r3, [pc, #56]	; (402b08 <__libc_init_array+0x3c>)
  402ad0:	4c0e      	ldr	r4, [pc, #56]	; (402b0c <__libc_init_array+0x40>)
  402ad2:	1ae4      	subs	r4, r4, r3
  402ad4:	10a4      	asrs	r4, r4, #2
  402ad6:	2500      	movs	r5, #0
  402ad8:	461e      	mov	r6, r3
  402ada:	42a5      	cmp	r5, r4
  402adc:	d004      	beq.n	402ae8 <__libc_init_array+0x1c>
  402ade:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  402ae2:	4798      	blx	r3
  402ae4:	3501      	adds	r5, #1
  402ae6:	e7f8      	b.n	402ada <__libc_init_array+0xe>
  402ae8:	f004 f8a2 	bl	406c30 <_init>
  402aec:	4c08      	ldr	r4, [pc, #32]	; (402b10 <__libc_init_array+0x44>)
  402aee:	4b09      	ldr	r3, [pc, #36]	; (402b14 <__libc_init_array+0x48>)
  402af0:	1ae4      	subs	r4, r4, r3
  402af2:	10a4      	asrs	r4, r4, #2
  402af4:	2500      	movs	r5, #0
  402af6:	461e      	mov	r6, r3
  402af8:	42a5      	cmp	r5, r4
  402afa:	d004      	beq.n	402b06 <__libc_init_array+0x3a>
  402afc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  402b00:	4798      	blx	r3
  402b02:	3501      	adds	r5, #1
  402b04:	e7f8      	b.n	402af8 <__libc_init_array+0x2c>
  402b06:	bd70      	pop	{r4, r5, r6, pc}
  402b08:	00406c3c 	.word	0x00406c3c
  402b0c:	00406c3c 	.word	0x00406c3c
  402b10:	00406c40 	.word	0x00406c40
  402b14:	00406c3c 	.word	0x00406c3c

00402b18 <memcpy>:
  402b18:	b510      	push	{r4, lr}
  402b1a:	1e43      	subs	r3, r0, #1
  402b1c:	440a      	add	r2, r1
  402b1e:	4291      	cmp	r1, r2
  402b20:	d004      	beq.n	402b2c <memcpy+0x14>
  402b22:	f811 4b01 	ldrb.w	r4, [r1], #1
  402b26:	f803 4f01 	strb.w	r4, [r3, #1]!
  402b2a:	e7f8      	b.n	402b1e <memcpy+0x6>
  402b2c:	bd10      	pop	{r4, pc}

00402b2e <memset>:
  402b2e:	4402      	add	r2, r0
  402b30:	4603      	mov	r3, r0
  402b32:	4293      	cmp	r3, r2
  402b34:	d002      	beq.n	402b3c <memset+0xe>
  402b36:	f803 1b01 	strb.w	r1, [r3], #1
  402b3a:	e7fa      	b.n	402b32 <memset+0x4>
  402b3c:	4770      	bx	lr

00402b3e <__cvt>:
  402b3e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b42:	b088      	sub	sp, #32
  402b44:	2b00      	cmp	r3, #0
  402b46:	9f14      	ldr	r7, [sp, #80]	; 0x50
  402b48:	9912      	ldr	r1, [sp, #72]	; 0x48
  402b4a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  402b4c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  402b50:	461e      	mov	r6, r3
  402b52:	f027 0720 	bic.w	r7, r7, #32
  402b56:	bfbb      	ittet	lt
  402b58:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
  402b5c:	461e      	movlt	r6, r3
  402b5e:	2300      	movge	r3, #0
  402b60:	232d      	movlt	r3, #45	; 0x2d
  402b62:	2f46      	cmp	r7, #70	; 0x46
  402b64:	4614      	mov	r4, r2
  402b66:	700b      	strb	r3, [r1, #0]
  402b68:	d003      	beq.n	402b72 <__cvt+0x34>
  402b6a:	2f45      	cmp	r7, #69	; 0x45
  402b6c:	d103      	bne.n	402b76 <__cvt+0x38>
  402b6e:	3501      	adds	r5, #1
  402b70:	e001      	b.n	402b76 <__cvt+0x38>
  402b72:	2303      	movs	r3, #3
  402b74:	e000      	b.n	402b78 <__cvt+0x3a>
  402b76:	2302      	movs	r3, #2
  402b78:	aa07      	add	r2, sp, #28
  402b7a:	9204      	str	r2, [sp, #16]
  402b7c:	aa06      	add	r2, sp, #24
  402b7e:	9203      	str	r2, [sp, #12]
  402b80:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
  402b84:	4622      	mov	r2, r4
  402b86:	4633      	mov	r3, r6
  402b88:	f000 ffae 	bl	403ae8 <_dtoa_r>
  402b8c:	2f47      	cmp	r7, #71	; 0x47
  402b8e:	4680      	mov	r8, r0
  402b90:	d102      	bne.n	402b98 <__cvt+0x5a>
  402b92:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b94:	07db      	lsls	r3, r3, #31
  402b96:	d528      	bpl.n	402bea <__cvt+0xac>
  402b98:	2f46      	cmp	r7, #70	; 0x46
  402b9a:	eb08 0905 	add.w	r9, r8, r5
  402b9e:	d111      	bne.n	402bc4 <__cvt+0x86>
  402ba0:	f898 3000 	ldrb.w	r3, [r8]
  402ba4:	2b30      	cmp	r3, #48	; 0x30
  402ba6:	d10a      	bne.n	402bbe <__cvt+0x80>
  402ba8:	2200      	movs	r2, #0
  402baa:	2300      	movs	r3, #0
  402bac:	4620      	mov	r0, r4
  402bae:	4631      	mov	r1, r6
  402bb0:	f003 f94c 	bl	405e4c <__aeabi_dcmpeq>
  402bb4:	b918      	cbnz	r0, 402bbe <__cvt+0x80>
  402bb6:	f1c5 0501 	rsb	r5, r5, #1
  402bba:	f8ca 5000 	str.w	r5, [sl]
  402bbe:	f8da 3000 	ldr.w	r3, [sl]
  402bc2:	4499      	add	r9, r3
  402bc4:	2200      	movs	r2, #0
  402bc6:	2300      	movs	r3, #0
  402bc8:	4620      	mov	r0, r4
  402bca:	4631      	mov	r1, r6
  402bcc:	f003 f93e 	bl	405e4c <__aeabi_dcmpeq>
  402bd0:	b908      	cbnz	r0, 402bd6 <__cvt+0x98>
  402bd2:	2230      	movs	r2, #48	; 0x30
  402bd4:	e002      	b.n	402bdc <__cvt+0x9e>
  402bd6:	f8cd 901c 	str.w	r9, [sp, #28]
  402bda:	e006      	b.n	402bea <__cvt+0xac>
  402bdc:	9b07      	ldr	r3, [sp, #28]
  402bde:	4599      	cmp	r9, r3
  402be0:	d903      	bls.n	402bea <__cvt+0xac>
  402be2:	1c59      	adds	r1, r3, #1
  402be4:	9107      	str	r1, [sp, #28]
  402be6:	701a      	strb	r2, [r3, #0]
  402be8:	e7f8      	b.n	402bdc <__cvt+0x9e>
  402bea:	9b07      	ldr	r3, [sp, #28]
  402bec:	9a15      	ldr	r2, [sp, #84]	; 0x54
  402bee:	ebc8 0303 	rsb	r3, r8, r3
  402bf2:	4640      	mov	r0, r8
  402bf4:	6013      	str	r3, [r2, #0]
  402bf6:	b008      	add	sp, #32
  402bf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402bfc <__exponent>:
  402bfc:	b573      	push	{r0, r1, r4, r5, r6, lr}
  402bfe:	4603      	mov	r3, r0
  402c00:	2900      	cmp	r1, #0
  402c02:	bfb8      	it	lt
  402c04:	4249      	neglt	r1, r1
  402c06:	f803 2b02 	strb.w	r2, [r3], #2
  402c0a:	bfb4      	ite	lt
  402c0c:	222d      	movlt	r2, #45	; 0x2d
  402c0e:	222b      	movge	r2, #43	; 0x2b
  402c10:	2909      	cmp	r1, #9
  402c12:	7042      	strb	r2, [r0, #1]
  402c14:	dd19      	ble.n	402c4a <__exponent+0x4e>
  402c16:	f10d 0207 	add.w	r2, sp, #7
  402c1a:	4616      	mov	r6, r2
  402c1c:	250a      	movs	r5, #10
  402c1e:	fb91 f4f5 	sdiv	r4, r1, r5
  402c22:	fb05 1114 	mls	r1, r5, r4, r1
  402c26:	3130      	adds	r1, #48	; 0x30
  402c28:	2c09      	cmp	r4, #9
  402c2a:	f802 1d01 	strb.w	r1, [r2, #-1]!
  402c2e:	4621      	mov	r1, r4
  402c30:	dcf5      	bgt.n	402c1e <__exponent+0x22>
  402c32:	3130      	adds	r1, #48	; 0x30
  402c34:	1e54      	subs	r4, r2, #1
  402c36:	f802 1c01 	strb.w	r1, [r2, #-1]
  402c3a:	42b4      	cmp	r4, r6
  402c3c:	461a      	mov	r2, r3
  402c3e:	d20a      	bcs.n	402c56 <__exponent+0x5a>
  402c40:	f814 2b01 	ldrb.w	r2, [r4], #1
  402c44:	f803 2b01 	strb.w	r2, [r3], #1
  402c48:	e7f7      	b.n	402c3a <__exponent+0x3e>
  402c4a:	2430      	movs	r4, #48	; 0x30
  402c4c:	461a      	mov	r2, r3
  402c4e:	4421      	add	r1, r4
  402c50:	f802 4b02 	strb.w	r4, [r2], #2
  402c54:	7059      	strb	r1, [r3, #1]
  402c56:	1a10      	subs	r0, r2, r0
  402c58:	b002      	add	sp, #8
  402c5a:	bd70      	pop	{r4, r5, r6, pc}

00402c5c <_printf_float>:
  402c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c60:	b091      	sub	sp, #68	; 0x44
  402c62:	460c      	mov	r4, r1
  402c64:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
  402c68:	4616      	mov	r6, r2
  402c6a:	461f      	mov	r7, r3
  402c6c:	4605      	mov	r5, r0
  402c6e:	f001 fe57 	bl	404920 <_localeconv_r>
  402c72:	6803      	ldr	r3, [r0, #0]
  402c74:	9309      	str	r3, [sp, #36]	; 0x24
  402c76:	4618      	mov	r0, r3
  402c78:	f000 fd0e 	bl	403698 <strlen>
  402c7c:	2300      	movs	r3, #0
  402c7e:	930e      	str	r3, [sp, #56]	; 0x38
  402c80:	f8d8 3000 	ldr.w	r3, [r8]
  402c84:	900a      	str	r0, [sp, #40]	; 0x28
  402c86:	3307      	adds	r3, #7
  402c88:	f023 0307 	bic.w	r3, r3, #7
  402c8c:	f103 0208 	add.w	r2, r3, #8
  402c90:	f894 9018 	ldrb.w	r9, [r4, #24]
  402c94:	f8d4 b000 	ldr.w	fp, [r4]
  402c98:	f8c8 2000 	str.w	r2, [r8]
  402c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402ca0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
  402ca4:	f8d4 a04c 	ldr.w	sl, [r4, #76]	; 0x4c
  402ca8:	f8d4 8048 	ldr.w	r8, [r4, #72]	; 0x48
  402cac:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
  402cb0:	930b      	str	r3, [sp, #44]	; 0x2c
  402cb2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  402cb6:	4ba7      	ldr	r3, [pc, #668]	; (402f54 <_printf_float+0x2f8>)
  402cb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cba:	4640      	mov	r0, r8
  402cbc:	f003 f8f8 	bl	405eb0 <__aeabi_dcmpun>
  402cc0:	b9a0      	cbnz	r0, 402cec <_printf_float+0x90>
  402cc2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  402cc6:	4ba3      	ldr	r3, [pc, #652]	; (402f54 <_printf_float+0x2f8>)
  402cc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cca:	4640      	mov	r0, r8
  402ccc:	f003 f8d2 	bl	405e74 <__aeabi_dcmple>
  402cd0:	b960      	cbnz	r0, 402cec <_printf_float+0x90>
  402cd2:	2200      	movs	r2, #0
  402cd4:	2300      	movs	r3, #0
  402cd6:	4640      	mov	r0, r8
  402cd8:	4651      	mov	r1, sl
  402cda:	f003 f8c1 	bl	405e60 <__aeabi_dcmplt>
  402cde:	b110      	cbz	r0, 402ce6 <_printf_float+0x8a>
  402ce0:	232d      	movs	r3, #45	; 0x2d
  402ce2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  402ce6:	4b9c      	ldr	r3, [pc, #624]	; (402f58 <_printf_float+0x2fc>)
  402ce8:	4a9c      	ldr	r2, [pc, #624]	; (402f5c <_printf_float+0x300>)
  402cea:	e00a      	b.n	402d02 <_printf_float+0xa6>
  402cec:	4642      	mov	r2, r8
  402cee:	4653      	mov	r3, sl
  402cf0:	4640      	mov	r0, r8
  402cf2:	4651      	mov	r1, sl
  402cf4:	f003 f8dc 	bl	405eb0 <__aeabi_dcmpun>
  402cf8:	2800      	cmp	r0, #0
  402cfa:	f000 8192 	beq.w	403022 <_printf_float+0x3c6>
  402cfe:	4b98      	ldr	r3, [pc, #608]	; (402f60 <_printf_float+0x304>)
  402d00:	4a98      	ldr	r2, [pc, #608]	; (402f64 <_printf_float+0x308>)
  402d02:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
  402d06:	bf8c      	ite	hi
  402d08:	4690      	movhi	r8, r2
  402d0a:	4698      	movls	r8, r3
  402d0c:	2303      	movs	r3, #3
  402d0e:	6123      	str	r3, [r4, #16]
  402d10:	f02b 0304 	bic.w	r3, fp, #4
  402d14:	6023      	str	r3, [r4, #0]
  402d16:	f04f 0a00 	mov.w	sl, #0
  402d1a:	e03d      	b.n	402d98 <_printf_float+0x13c>
  402d1c:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
  402d20:	f000 818a 	beq.w	403038 <_printf_float+0x3dc>
  402d24:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
  402d28:	f000 8186 	beq.w	403038 <_printf_float+0x3dc>
  402d2c:	6023      	str	r3, [r4, #0]
  402d2e:	2100      	movs	r1, #0
  402d30:	f10d 0233 	add.w	r2, sp, #51	; 0x33
  402d34:	9301      	str	r3, [sp, #4]
  402d36:	6863      	ldr	r3, [r4, #4]
  402d38:	9005      	str	r0, [sp, #20]
  402d3a:	9202      	str	r2, [sp, #8]
  402d3c:	9300      	str	r3, [sp, #0]
  402d3e:	4642      	mov	r2, r8
  402d40:	4653      	mov	r3, sl
  402d42:	9106      	str	r1, [sp, #24]
  402d44:	f8cd 9010 	str.w	r9, [sp, #16]
  402d48:	f8cd e00c 	str.w	lr, [sp, #12]
  402d4c:	4628      	mov	r0, r5
  402d4e:	f7ff fef6 	bl	402b3e <__cvt>
  402d52:	f009 03df 	and.w	r3, r9, #223	; 0xdf
  402d56:	2b47      	cmp	r3, #71	; 0x47
  402d58:	4680      	mov	r8, r0
  402d5a:	f000 8184 	beq.w	403066 <_printf_float+0x40a>
  402d5e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
  402d62:	990d      	ldr	r1, [sp, #52]	; 0x34
  402d64:	f200 818d 	bhi.w	403082 <_printf_float+0x426>
  402d68:	3901      	subs	r1, #1
  402d6a:	464a      	mov	r2, r9
  402d6c:	f104 0050 	add.w	r0, r4, #80	; 0x50
  402d70:	910d      	str	r1, [sp, #52]	; 0x34
  402d72:	f7ff ff43 	bl	402bfc <__exponent>
  402d76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d78:	1883      	adds	r3, r0, r2
  402d7a:	2a01      	cmp	r2, #1
  402d7c:	4682      	mov	sl, r0
  402d7e:	6123      	str	r3, [r4, #16]
  402d80:	f300 817c 	bgt.w	40307c <_printf_float+0x420>
  402d84:	6822      	ldr	r2, [r4, #0]
  402d86:	07d1      	lsls	r1, r2, #31
  402d88:	f100 8178 	bmi.w	40307c <_printf_float+0x420>
  402d8c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
  402d90:	b113      	cbz	r3, 402d98 <_printf_float+0x13c>
  402d92:	232d      	movs	r3, #45	; 0x2d
  402d94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  402d98:	9700      	str	r7, [sp, #0]
  402d9a:	4633      	mov	r3, r6
  402d9c:	aa0f      	add	r2, sp, #60	; 0x3c
  402d9e:	4621      	mov	r1, r4
  402da0:	4628      	mov	r0, r5
  402da2:	f000 f99f 	bl	4030e4 <_printf_common>
  402da6:	3001      	adds	r0, #1
  402da8:	d102      	bne.n	402db0 <_printf_float+0x154>
  402daa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  402dae:	e196      	b.n	4030de <_printf_float+0x482>
  402db0:	6823      	ldr	r3, [r4, #0]
  402db2:	055a      	lsls	r2, r3, #21
  402db4:	d401      	bmi.n	402dba <_printf_float+0x15e>
  402db6:	6923      	ldr	r3, [r4, #16]
  402db8:	e065      	b.n	402e86 <_printf_float+0x22a>
  402dba:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
  402dbe:	f240 80d5 	bls.w	402f6c <_printf_float+0x310>
  402dc2:	2200      	movs	r2, #0
  402dc4:	2300      	movs	r3, #0
  402dc6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  402dca:	f003 f83f 	bl	405e4c <__aeabi_dcmpeq>
  402dce:	b378      	cbz	r0, 402e30 <_printf_float+0x1d4>
  402dd0:	2301      	movs	r3, #1
  402dd2:	4a65      	ldr	r2, [pc, #404]	; (402f68 <_printf_float+0x30c>)
  402dd4:	4631      	mov	r1, r6
  402dd6:	4628      	mov	r0, r5
  402dd8:	47b8      	blx	r7
  402dda:	3001      	adds	r0, #1
  402ddc:	d0e5      	beq.n	402daa <_printf_float+0x14e>
  402dde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402de0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402de2:	429a      	cmp	r2, r3
  402de4:	db0b      	blt.n	402dfe <_printf_float+0x1a2>
  402de6:	6823      	ldr	r3, [r4, #0]
  402de8:	07d8      	lsls	r0, r3, #31
  402dea:	d408      	bmi.n	402dfe <_printf_float+0x1a2>
  402dec:	6823      	ldr	r3, [r4, #0]
  402dee:	079b      	lsls	r3, r3, #30
  402df0:	f140 8111 	bpl.w	403016 <_printf_float+0x3ba>
  402df4:	f04f 0800 	mov.w	r8, #0
  402df8:	f104 0919 	add.w	r9, r4, #25
  402dfc:	e106      	b.n	40300c <_printf_float+0x3b0>
  402dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e00:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402e02:	4631      	mov	r1, r6
  402e04:	4628      	mov	r0, r5
  402e06:	47b8      	blx	r7
  402e08:	3001      	adds	r0, #1
  402e0a:	d0ce      	beq.n	402daa <_printf_float+0x14e>
  402e0c:	f04f 0800 	mov.w	r8, #0
  402e10:	f104 091a 	add.w	r9, r4, #26
  402e14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e16:	3b01      	subs	r3, #1
  402e18:	4598      	cmp	r8, r3
  402e1a:	dae7      	bge.n	402dec <_printf_float+0x190>
  402e1c:	2301      	movs	r3, #1
  402e1e:	464a      	mov	r2, r9
  402e20:	4631      	mov	r1, r6
  402e22:	4628      	mov	r0, r5
  402e24:	47b8      	blx	r7
  402e26:	3001      	adds	r0, #1
  402e28:	d0bf      	beq.n	402daa <_printf_float+0x14e>
  402e2a:	f108 0801 	add.w	r8, r8, #1
  402e2e:	e7f1      	b.n	402e14 <_printf_float+0x1b8>
  402e30:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402e32:	2b00      	cmp	r3, #0
  402e34:	dc29      	bgt.n	402e8a <_printf_float+0x22e>
  402e36:	2301      	movs	r3, #1
  402e38:	4a4b      	ldr	r2, [pc, #300]	; (402f68 <_printf_float+0x30c>)
  402e3a:	4631      	mov	r1, r6
  402e3c:	4628      	mov	r0, r5
  402e3e:	47b8      	blx	r7
  402e40:	3001      	adds	r0, #1
  402e42:	d0b2      	beq.n	402daa <_printf_float+0x14e>
  402e44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402e46:	b923      	cbnz	r3, 402e52 <_printf_float+0x1f6>
  402e48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e4a:	b913      	cbnz	r3, 402e52 <_printf_float+0x1f6>
  402e4c:	6823      	ldr	r3, [r4, #0]
  402e4e:	07d9      	lsls	r1, r3, #31
  402e50:	d5cc      	bpl.n	402dec <_printf_float+0x190>
  402e52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e54:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402e56:	4631      	mov	r1, r6
  402e58:	4628      	mov	r0, r5
  402e5a:	47b8      	blx	r7
  402e5c:	3001      	adds	r0, #1
  402e5e:	d0a4      	beq.n	402daa <_printf_float+0x14e>
  402e60:	f04f 0900 	mov.w	r9, #0
  402e64:	f104 0a1a 	add.w	sl, r4, #26
  402e68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402e6a:	425b      	negs	r3, r3
  402e6c:	4599      	cmp	r9, r3
  402e6e:	da09      	bge.n	402e84 <_printf_float+0x228>
  402e70:	2301      	movs	r3, #1
  402e72:	4652      	mov	r2, sl
  402e74:	4631      	mov	r1, r6
  402e76:	4628      	mov	r0, r5
  402e78:	47b8      	blx	r7
  402e7a:	3001      	adds	r0, #1
  402e7c:	d095      	beq.n	402daa <_printf_float+0x14e>
  402e7e:	f109 0901 	add.w	r9, r9, #1
  402e82:	e7f1      	b.n	402e68 <_printf_float+0x20c>
  402e84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e86:	4642      	mov	r2, r8
  402e88:	e0a7      	b.n	402fda <_printf_float+0x37e>
  402e8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402e8c:	6da3      	ldr	r3, [r4, #88]	; 0x58
  402e8e:	429a      	cmp	r2, r3
  402e90:	bfa8      	it	ge
  402e92:	461a      	movge	r2, r3
  402e94:	2a00      	cmp	r2, #0
  402e96:	4691      	mov	r9, r2
  402e98:	dc06      	bgt.n	402ea8 <_printf_float+0x24c>
  402e9a:	f04f 0a00 	mov.w	sl, #0
  402e9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
  402ea2:	f104 0b1a 	add.w	fp, r4, #26
  402ea6:	e011      	b.n	402ecc <_printf_float+0x270>
  402ea8:	4613      	mov	r3, r2
  402eaa:	4631      	mov	r1, r6
  402eac:	4642      	mov	r2, r8
  402eae:	4628      	mov	r0, r5
  402eb0:	47b8      	blx	r7
  402eb2:	3001      	adds	r0, #1
  402eb4:	d1f1      	bne.n	402e9a <_printf_float+0x23e>
  402eb6:	e778      	b.n	402daa <_printf_float+0x14e>
  402eb8:	2301      	movs	r3, #1
  402eba:	465a      	mov	r2, fp
  402ebc:	4631      	mov	r1, r6
  402ebe:	4628      	mov	r0, r5
  402ec0:	47b8      	blx	r7
  402ec2:	3001      	adds	r0, #1
  402ec4:	f43f af71 	beq.w	402daa <_printf_float+0x14e>
  402ec8:	f10a 0a01 	add.w	sl, sl, #1
  402ecc:	6da3      	ldr	r3, [r4, #88]	; 0x58
  402ece:	ebc9 0203 	rsb	r2, r9, r3
  402ed2:	4592      	cmp	sl, r2
  402ed4:	dbf0      	blt.n	402eb8 <_printf_float+0x25c>
  402ed6:	eb08 0903 	add.w	r9, r8, r3
  402eda:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402edc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402ede:	429a      	cmp	r2, r3
  402ee0:	db0f      	blt.n	402f02 <_printf_float+0x2a6>
  402ee2:	6823      	ldr	r3, [r4, #0]
  402ee4:	07da      	lsls	r2, r3, #31
  402ee6:	d40c      	bmi.n	402f02 <_printf_float+0x2a6>
  402ee8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402eea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402eec:	4498      	add	r8, r3
  402eee:	ebc9 0808 	rsb	r8, r9, r8
  402ef2:	1a9b      	subs	r3, r3, r2
  402ef4:	4598      	cmp	r8, r3
  402ef6:	bfa8      	it	ge
  402ef8:	4698      	movge	r8, r3
  402efa:	f1b8 0f00 	cmp.w	r8, #0
  402efe:	dc08      	bgt.n	402f12 <_printf_float+0x2b6>
  402f00:	e00f      	b.n	402f22 <_printf_float+0x2c6>
  402f02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f04:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402f06:	4631      	mov	r1, r6
  402f08:	4628      	mov	r0, r5
  402f0a:	47b8      	blx	r7
  402f0c:	3001      	adds	r0, #1
  402f0e:	d1eb      	bne.n	402ee8 <_printf_float+0x28c>
  402f10:	e74b      	b.n	402daa <_printf_float+0x14e>
  402f12:	4643      	mov	r3, r8
  402f14:	464a      	mov	r2, r9
  402f16:	4631      	mov	r1, r6
  402f18:	4628      	mov	r0, r5
  402f1a:	47b8      	blx	r7
  402f1c:	3001      	adds	r0, #1
  402f1e:	f43f af44 	beq.w	402daa <_printf_float+0x14e>
  402f22:	f04f 0900 	mov.w	r9, #0
  402f26:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  402f2a:	f104 0a1a 	add.w	sl, r4, #26
  402f2e:	e009      	b.n	402f44 <_printf_float+0x2e8>
  402f30:	2301      	movs	r3, #1
  402f32:	4652      	mov	r2, sl
  402f34:	4631      	mov	r1, r6
  402f36:	4628      	mov	r0, r5
  402f38:	47b8      	blx	r7
  402f3a:	3001      	adds	r0, #1
  402f3c:	f43f af35 	beq.w	402daa <_printf_float+0x14e>
  402f40:	f109 0901 	add.w	r9, r9, #1
  402f44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402f46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f48:	1a9b      	subs	r3, r3, r2
  402f4a:	ebc8 0303 	rsb	r3, r8, r3
  402f4e:	4599      	cmp	r9, r3
  402f50:	dbee      	blt.n	402f30 <_printf_float+0x2d4>
  402f52:	e74b      	b.n	402dec <_printf_float+0x190>
  402f54:	7fefffff 	.word	0x7fefffff
  402f58:	0040696c 	.word	0x0040696c
  402f5c:	00406970 	.word	0x00406970
  402f60:	00406974 	.word	0x00406974
  402f64:	00406978 	.word	0x00406978
  402f68:	0040697c 	.word	0x0040697c
  402f6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402f6e:	2a01      	cmp	r2, #1
  402f70:	dc01      	bgt.n	402f76 <_printf_float+0x31a>
  402f72:	07db      	lsls	r3, r3, #31
  402f74:	d538      	bpl.n	402fe8 <_printf_float+0x38c>
  402f76:	2301      	movs	r3, #1
  402f78:	4642      	mov	r2, r8
  402f7a:	4631      	mov	r1, r6
  402f7c:	4628      	mov	r0, r5
  402f7e:	47b8      	blx	r7
  402f80:	3001      	adds	r0, #1
  402f82:	f43f af12 	beq.w	402daa <_printf_float+0x14e>
  402f86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f88:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402f8a:	4631      	mov	r1, r6
  402f8c:	4628      	mov	r0, r5
  402f8e:	47b8      	blx	r7
  402f90:	3001      	adds	r0, #1
  402f92:	f43f af0a 	beq.w	402daa <_printf_float+0x14e>
  402f96:	2200      	movs	r2, #0
  402f98:	2300      	movs	r3, #0
  402f9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  402f9e:	f002 ff55 	bl	405e4c <__aeabi_dcmpeq>
  402fa2:	b120      	cbz	r0, 402fae <_printf_float+0x352>
  402fa4:	f04f 0800 	mov.w	r8, #0
  402fa8:	f104 091a 	add.w	r9, r4, #26
  402fac:	e00e      	b.n	402fcc <_printf_float+0x370>
  402fae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402fb0:	f108 0201 	add.w	r2, r8, #1
  402fb4:	3b01      	subs	r3, #1
  402fb6:	e019      	b.n	402fec <_printf_float+0x390>
  402fb8:	2301      	movs	r3, #1
  402fba:	464a      	mov	r2, r9
  402fbc:	4631      	mov	r1, r6
  402fbe:	4628      	mov	r0, r5
  402fc0:	47b8      	blx	r7
  402fc2:	3001      	adds	r0, #1
  402fc4:	f43f aef1 	beq.w	402daa <_printf_float+0x14e>
  402fc8:	f108 0801 	add.w	r8, r8, #1
  402fcc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402fce:	3b01      	subs	r3, #1
  402fd0:	4598      	cmp	r8, r3
  402fd2:	dbf1      	blt.n	402fb8 <_printf_float+0x35c>
  402fd4:	4653      	mov	r3, sl
  402fd6:	f104 0250 	add.w	r2, r4, #80	; 0x50
  402fda:	4631      	mov	r1, r6
  402fdc:	4628      	mov	r0, r5
  402fde:	47b8      	blx	r7
  402fe0:	3001      	adds	r0, #1
  402fe2:	f47f af03 	bne.w	402dec <_printf_float+0x190>
  402fe6:	e6e0      	b.n	402daa <_printf_float+0x14e>
  402fe8:	2301      	movs	r3, #1
  402fea:	4642      	mov	r2, r8
  402fec:	4631      	mov	r1, r6
  402fee:	4628      	mov	r0, r5
  402ff0:	47b8      	blx	r7
  402ff2:	3001      	adds	r0, #1
  402ff4:	d1ee      	bne.n	402fd4 <_printf_float+0x378>
  402ff6:	e6d8      	b.n	402daa <_printf_float+0x14e>
  402ff8:	2301      	movs	r3, #1
  402ffa:	464a      	mov	r2, r9
  402ffc:	4631      	mov	r1, r6
  402ffe:	4628      	mov	r0, r5
  403000:	47b8      	blx	r7
  403002:	3001      	adds	r0, #1
  403004:	f43f aed1 	beq.w	402daa <_printf_float+0x14e>
  403008:	f108 0801 	add.w	r8, r8, #1
  40300c:	68e3      	ldr	r3, [r4, #12]
  40300e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403010:	1a9b      	subs	r3, r3, r2
  403012:	4598      	cmp	r8, r3
  403014:	dbf0      	blt.n	402ff8 <_printf_float+0x39c>
  403016:	68e0      	ldr	r0, [r4, #12]
  403018:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40301a:	4298      	cmp	r0, r3
  40301c:	bfb8      	it	lt
  40301e:	4618      	movlt	r0, r3
  403020:	e05d      	b.n	4030de <_printf_float+0x482>
  403022:	6862      	ldr	r2, [r4, #4]
  403024:	1c53      	adds	r3, r2, #1
  403026:	a80e      	add	r0, sp, #56	; 0x38
  403028:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
  40302c:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
  403030:	f47f ae74 	bne.w	402d1c <_printf_float+0xc0>
  403034:	2206      	movs	r2, #6
  403036:	e001      	b.n	40303c <_printf_float+0x3e0>
  403038:	b912      	cbnz	r2, 403040 <_printf_float+0x3e4>
  40303a:	2201      	movs	r2, #1
  40303c:	6062      	str	r2, [r4, #4]
  40303e:	e675      	b.n	402d2c <_printf_float+0xd0>
  403040:	2100      	movs	r1, #0
  403042:	9106      	str	r1, [sp, #24]
  403044:	f10d 0133 	add.w	r1, sp, #51	; 0x33
  403048:	e88d 000c 	stmia.w	sp, {r2, r3}
  40304c:	6023      	str	r3, [r4, #0]
  40304e:	9005      	str	r0, [sp, #20]
  403050:	4642      	mov	r2, r8
  403052:	f8cd 9010 	str.w	r9, [sp, #16]
  403056:	f8cd e00c 	str.w	lr, [sp, #12]
  40305a:	9102      	str	r1, [sp, #8]
  40305c:	4653      	mov	r3, sl
  40305e:	4628      	mov	r0, r5
  403060:	f7ff fd6d 	bl	402b3e <__cvt>
  403064:	4680      	mov	r8, r0
  403066:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403068:	1cd8      	adds	r0, r3, #3
  40306a:	db02      	blt.n	403072 <_printf_float+0x416>
  40306c:	6862      	ldr	r2, [r4, #4]
  40306e:	4293      	cmp	r3, r2
  403070:	dd1d      	ble.n	4030ae <_printf_float+0x452>
  403072:	f1a9 0902 	sub.w	r9, r9, #2
  403076:	fa5f f989 	uxtb.w	r9, r9
  40307a:	e670      	b.n	402d5e <_printf_float+0x102>
  40307c:	3301      	adds	r3, #1
  40307e:	6123      	str	r3, [r4, #16]
  403080:	e684      	b.n	402d8c <_printf_float+0x130>
  403082:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
  403086:	d114      	bne.n	4030b2 <_printf_float+0x456>
  403088:	2900      	cmp	r1, #0
  40308a:	6863      	ldr	r3, [r4, #4]
  40308c:	dd07      	ble.n	40309e <_printf_float+0x442>
  40308e:	6121      	str	r1, [r4, #16]
  403090:	b913      	cbnz	r3, 403098 <_printf_float+0x43c>
  403092:	6822      	ldr	r2, [r4, #0]
  403094:	07d2      	lsls	r2, r2, #31
  403096:	d51d      	bpl.n	4030d4 <_printf_float+0x478>
  403098:	3301      	adds	r3, #1
  40309a:	440b      	add	r3, r1
  40309c:	e019      	b.n	4030d2 <_printf_float+0x476>
  40309e:	b913      	cbnz	r3, 4030a6 <_printf_float+0x44a>
  4030a0:	6822      	ldr	r2, [r4, #0]
  4030a2:	07d0      	lsls	r0, r2, #31
  4030a4:	d501      	bpl.n	4030aa <_printf_float+0x44e>
  4030a6:	3302      	adds	r3, #2
  4030a8:	e013      	b.n	4030d2 <_printf_float+0x476>
  4030aa:	2301      	movs	r3, #1
  4030ac:	e011      	b.n	4030d2 <_printf_float+0x476>
  4030ae:	f04f 0967 	mov.w	r9, #103	; 0x67
  4030b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4030b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4030b6:	4293      	cmp	r3, r2
  4030b8:	db05      	blt.n	4030c6 <_printf_float+0x46a>
  4030ba:	6822      	ldr	r2, [r4, #0]
  4030bc:	6123      	str	r3, [r4, #16]
  4030be:	07d1      	lsls	r1, r2, #31
  4030c0:	d508      	bpl.n	4030d4 <_printf_float+0x478>
  4030c2:	3301      	adds	r3, #1
  4030c4:	e005      	b.n	4030d2 <_printf_float+0x476>
  4030c6:	2b00      	cmp	r3, #0
  4030c8:	bfd4      	ite	le
  4030ca:	f1c3 0302 	rsble	r3, r3, #2
  4030ce:	2301      	movgt	r3, #1
  4030d0:	4413      	add	r3, r2
  4030d2:	6123      	str	r3, [r4, #16]
  4030d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4030d6:	65a3      	str	r3, [r4, #88]	; 0x58
  4030d8:	f04f 0a00 	mov.w	sl, #0
  4030dc:	e656      	b.n	402d8c <_printf_float+0x130>
  4030de:	b011      	add	sp, #68	; 0x44
  4030e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004030e4 <_printf_common>:
  4030e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4030e8:	4691      	mov	r9, r2
  4030ea:	461f      	mov	r7, r3
  4030ec:	690a      	ldr	r2, [r1, #16]
  4030ee:	688b      	ldr	r3, [r1, #8]
  4030f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4030f4:	4293      	cmp	r3, r2
  4030f6:	bfb8      	it	lt
  4030f8:	4613      	movlt	r3, r2
  4030fa:	f8c9 3000 	str.w	r3, [r9]
  4030fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  403102:	4606      	mov	r6, r0
  403104:	460c      	mov	r4, r1
  403106:	b112      	cbz	r2, 40310e <_printf_common+0x2a>
  403108:	3301      	adds	r3, #1
  40310a:	f8c9 3000 	str.w	r3, [r9]
  40310e:	6823      	ldr	r3, [r4, #0]
  403110:	0699      	lsls	r1, r3, #26
  403112:	bf42      	ittt	mi
  403114:	f8d9 3000 	ldrmi.w	r3, [r9]
  403118:	3302      	addmi	r3, #2
  40311a:	f8c9 3000 	strmi.w	r3, [r9]
  40311e:	6825      	ldr	r5, [r4, #0]
  403120:	f015 0506 	ands.w	r5, r5, #6
  403124:	d110      	bne.n	403148 <_printf_common+0x64>
  403126:	f104 0a19 	add.w	sl, r4, #25
  40312a:	e007      	b.n	40313c <_printf_common+0x58>
  40312c:	2301      	movs	r3, #1
  40312e:	4652      	mov	r2, sl
  403130:	4639      	mov	r1, r7
  403132:	4630      	mov	r0, r6
  403134:	47c0      	blx	r8
  403136:	3001      	adds	r0, #1
  403138:	d01a      	beq.n	403170 <_printf_common+0x8c>
  40313a:	3501      	adds	r5, #1
  40313c:	68e3      	ldr	r3, [r4, #12]
  40313e:	f8d9 2000 	ldr.w	r2, [r9]
  403142:	1a9b      	subs	r3, r3, r2
  403144:	429d      	cmp	r5, r3
  403146:	dbf1      	blt.n	40312c <_printf_common+0x48>
  403148:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  40314c:	6822      	ldr	r2, [r4, #0]
  40314e:	3300      	adds	r3, #0
  403150:	bf18      	it	ne
  403152:	2301      	movne	r3, #1
  403154:	0692      	lsls	r2, r2, #26
  403156:	d50f      	bpl.n	403178 <_printf_common+0x94>
  403158:	18e1      	adds	r1, r4, r3
  40315a:	1c5a      	adds	r2, r3, #1
  40315c:	2030      	movs	r0, #48	; 0x30
  40315e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  403162:	4422      	add	r2, r4
  403164:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  403168:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  40316c:	3302      	adds	r3, #2
  40316e:	e003      	b.n	403178 <_printf_common+0x94>
  403170:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  403174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403178:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40317c:	4639      	mov	r1, r7
  40317e:	4630      	mov	r0, r6
  403180:	47c0      	blx	r8
  403182:	3001      	adds	r0, #1
  403184:	d0f4      	beq.n	403170 <_printf_common+0x8c>
  403186:	6822      	ldr	r2, [r4, #0]
  403188:	f8d9 5000 	ldr.w	r5, [r9]
  40318c:	68e3      	ldr	r3, [r4, #12]
  40318e:	f002 0206 	and.w	r2, r2, #6
  403192:	2a04      	cmp	r2, #4
  403194:	bf08      	it	eq
  403196:	1b5d      	subeq	r5, r3, r5
  403198:	6922      	ldr	r2, [r4, #16]
  40319a:	68a3      	ldr	r3, [r4, #8]
  40319c:	bf0c      	ite	eq
  40319e:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  4031a2:	2500      	movne	r5, #0
  4031a4:	4293      	cmp	r3, r2
  4031a6:	bfc4      	itt	gt
  4031a8:	1a9b      	subgt	r3, r3, r2
  4031aa:	18ed      	addgt	r5, r5, r3
  4031ac:	f04f 0900 	mov.w	r9, #0
  4031b0:	341a      	adds	r4, #26
  4031b2:	454d      	cmp	r5, r9
  4031b4:	d009      	beq.n	4031ca <_printf_common+0xe6>
  4031b6:	2301      	movs	r3, #1
  4031b8:	4622      	mov	r2, r4
  4031ba:	4639      	mov	r1, r7
  4031bc:	4630      	mov	r0, r6
  4031be:	47c0      	blx	r8
  4031c0:	3001      	adds	r0, #1
  4031c2:	d0d5      	beq.n	403170 <_printf_common+0x8c>
  4031c4:	f109 0901 	add.w	r9, r9, #1
  4031c8:	e7f3      	b.n	4031b2 <_printf_common+0xce>
  4031ca:	2000      	movs	r0, #0
  4031cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004031d0 <_printf_i>:
  4031d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4031d4:	4617      	mov	r7, r2
  4031d6:	7e0a      	ldrb	r2, [r1, #24]
  4031d8:	b085      	sub	sp, #20
  4031da:	2a6e      	cmp	r2, #110	; 0x6e
  4031dc:	4698      	mov	r8, r3
  4031de:	4606      	mov	r6, r0
  4031e0:	460c      	mov	r4, r1
  4031e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4031e4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  4031e8:	f000 80ae 	beq.w	403348 <_printf_i+0x178>
  4031ec:	d811      	bhi.n	403212 <_printf_i+0x42>
  4031ee:	2a63      	cmp	r2, #99	; 0x63
  4031f0:	d022      	beq.n	403238 <_printf_i+0x68>
  4031f2:	d809      	bhi.n	403208 <_printf_i+0x38>
  4031f4:	2a00      	cmp	r2, #0
  4031f6:	f000 80bb 	beq.w	403370 <_printf_i+0x1a0>
  4031fa:	2a58      	cmp	r2, #88	; 0x58
  4031fc:	f040 80ca 	bne.w	403394 <_printf_i+0x1c4>
  403200:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  403204:	4983      	ldr	r1, [pc, #524]	; (403414 <_printf_i+0x244>)
  403206:	e055      	b.n	4032b4 <_printf_i+0xe4>
  403208:	2a64      	cmp	r2, #100	; 0x64
  40320a:	d01e      	beq.n	40324a <_printf_i+0x7a>
  40320c:	2a69      	cmp	r2, #105	; 0x69
  40320e:	d01c      	beq.n	40324a <_printf_i+0x7a>
  403210:	e0c0      	b.n	403394 <_printf_i+0x1c4>
  403212:	2a73      	cmp	r2, #115	; 0x73
  403214:	f000 80b0 	beq.w	403378 <_printf_i+0x1a8>
  403218:	d809      	bhi.n	40322e <_printf_i+0x5e>
  40321a:	2a6f      	cmp	r2, #111	; 0x6f
  40321c:	d02e      	beq.n	40327c <_printf_i+0xac>
  40321e:	2a70      	cmp	r2, #112	; 0x70
  403220:	f040 80b8 	bne.w	403394 <_printf_i+0x1c4>
  403224:	680a      	ldr	r2, [r1, #0]
  403226:	f042 0220 	orr.w	r2, r2, #32
  40322a:	600a      	str	r2, [r1, #0]
  40322c:	e03e      	b.n	4032ac <_printf_i+0xdc>
  40322e:	2a75      	cmp	r2, #117	; 0x75
  403230:	d024      	beq.n	40327c <_printf_i+0xac>
  403232:	2a78      	cmp	r2, #120	; 0x78
  403234:	d03a      	beq.n	4032ac <_printf_i+0xdc>
  403236:	e0ad      	b.n	403394 <_printf_i+0x1c4>
  403238:	681a      	ldr	r2, [r3, #0]
  40323a:	f101 0542 	add.w	r5, r1, #66	; 0x42
  40323e:	1d11      	adds	r1, r2, #4
  403240:	6019      	str	r1, [r3, #0]
  403242:	6813      	ldr	r3, [r2, #0]
  403244:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  403248:	e0a8      	b.n	40339c <_printf_i+0x1cc>
  40324a:	6821      	ldr	r1, [r4, #0]
  40324c:	681a      	ldr	r2, [r3, #0]
  40324e:	f011 0f80 	tst.w	r1, #128	; 0x80
  403252:	d002      	beq.n	40325a <_printf_i+0x8a>
  403254:	1d11      	adds	r1, r2, #4
  403256:	6019      	str	r1, [r3, #0]
  403258:	e008      	b.n	40326c <_printf_i+0x9c>
  40325a:	f011 0f40 	tst.w	r1, #64	; 0x40
  40325e:	f102 0104 	add.w	r1, r2, #4
  403262:	6019      	str	r1, [r3, #0]
  403264:	d002      	beq.n	40326c <_printf_i+0x9c>
  403266:	f9b2 3000 	ldrsh.w	r3, [r2]
  40326a:	e000      	b.n	40326e <_printf_i+0x9e>
  40326c:	6813      	ldr	r3, [r2, #0]
  40326e:	2b00      	cmp	r3, #0
  403270:	da3c      	bge.n	4032ec <_printf_i+0x11c>
  403272:	222d      	movs	r2, #45	; 0x2d
  403274:	425b      	negs	r3, r3
  403276:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  40327a:	e037      	b.n	4032ec <_printf_i+0x11c>
  40327c:	6821      	ldr	r1, [r4, #0]
  40327e:	681a      	ldr	r2, [r3, #0]
  403280:	f011 0f80 	tst.w	r1, #128	; 0x80
  403284:	d002      	beq.n	40328c <_printf_i+0xbc>
  403286:	1d11      	adds	r1, r2, #4
  403288:	6019      	str	r1, [r3, #0]
  40328a:	e007      	b.n	40329c <_printf_i+0xcc>
  40328c:	f011 0f40 	tst.w	r1, #64	; 0x40
  403290:	f102 0104 	add.w	r1, r2, #4
  403294:	6019      	str	r1, [r3, #0]
  403296:	d001      	beq.n	40329c <_printf_i+0xcc>
  403298:	8813      	ldrh	r3, [r2, #0]
  40329a:	e000      	b.n	40329e <_printf_i+0xce>
  40329c:	6813      	ldr	r3, [r2, #0]
  40329e:	7e22      	ldrb	r2, [r4, #24]
  4032a0:	495c      	ldr	r1, [pc, #368]	; (403414 <_printf_i+0x244>)
  4032a2:	2a6f      	cmp	r2, #111	; 0x6f
  4032a4:	bf14      	ite	ne
  4032a6:	220a      	movne	r2, #10
  4032a8:	2208      	moveq	r2, #8
  4032aa:	e01b      	b.n	4032e4 <_printf_i+0x114>
  4032ac:	2278      	movs	r2, #120	; 0x78
  4032ae:	495a      	ldr	r1, [pc, #360]	; (403418 <_printf_i+0x248>)
  4032b0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  4032b4:	6822      	ldr	r2, [r4, #0]
  4032b6:	6818      	ldr	r0, [r3, #0]
  4032b8:	f012 0f80 	tst.w	r2, #128	; 0x80
  4032bc:	f100 0504 	add.w	r5, r0, #4
  4032c0:	601d      	str	r5, [r3, #0]
  4032c2:	d103      	bne.n	4032cc <_printf_i+0xfc>
  4032c4:	0655      	lsls	r5, r2, #25
  4032c6:	d501      	bpl.n	4032cc <_printf_i+0xfc>
  4032c8:	8803      	ldrh	r3, [r0, #0]
  4032ca:	e000      	b.n	4032ce <_printf_i+0xfe>
  4032cc:	6803      	ldr	r3, [r0, #0]
  4032ce:	07d0      	lsls	r0, r2, #31
  4032d0:	bf44      	itt	mi
  4032d2:	f042 0220 	orrmi.w	r2, r2, #32
  4032d6:	6022      	strmi	r2, [r4, #0]
  4032d8:	b91b      	cbnz	r3, 4032e2 <_printf_i+0x112>
  4032da:	6822      	ldr	r2, [r4, #0]
  4032dc:	f022 0220 	bic.w	r2, r2, #32
  4032e0:	6022      	str	r2, [r4, #0]
  4032e2:	2210      	movs	r2, #16
  4032e4:	2000      	movs	r0, #0
  4032e6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  4032ea:	e001      	b.n	4032f0 <_printf_i+0x120>
  4032ec:	4949      	ldr	r1, [pc, #292]	; (403414 <_printf_i+0x244>)
  4032ee:	220a      	movs	r2, #10
  4032f0:	6865      	ldr	r5, [r4, #4]
  4032f2:	60a5      	str	r5, [r4, #8]
  4032f4:	2d00      	cmp	r5, #0
  4032f6:	db08      	blt.n	40330a <_printf_i+0x13a>
  4032f8:	6820      	ldr	r0, [r4, #0]
  4032fa:	f020 0004 	bic.w	r0, r0, #4
  4032fe:	6020      	str	r0, [r4, #0]
  403300:	b92b      	cbnz	r3, 40330e <_printf_i+0x13e>
  403302:	2d00      	cmp	r5, #0
  403304:	d17d      	bne.n	403402 <_printf_i+0x232>
  403306:	4675      	mov	r5, lr
  403308:	e00c      	b.n	403324 <_printf_i+0x154>
  40330a:	2b00      	cmp	r3, #0
  40330c:	d079      	beq.n	403402 <_printf_i+0x232>
  40330e:	4675      	mov	r5, lr
  403310:	fbb3 f0f2 	udiv	r0, r3, r2
  403314:	fb02 3310 	mls	r3, r2, r0, r3
  403318:	5ccb      	ldrb	r3, [r1, r3]
  40331a:	f805 3d01 	strb.w	r3, [r5, #-1]!
  40331e:	4603      	mov	r3, r0
  403320:	2800      	cmp	r0, #0
  403322:	d1f5      	bne.n	403310 <_printf_i+0x140>
  403324:	2a08      	cmp	r2, #8
  403326:	d10b      	bne.n	403340 <_printf_i+0x170>
  403328:	6823      	ldr	r3, [r4, #0]
  40332a:	07da      	lsls	r2, r3, #31
  40332c:	d508      	bpl.n	403340 <_printf_i+0x170>
  40332e:	6923      	ldr	r3, [r4, #16]
  403330:	6862      	ldr	r2, [r4, #4]
  403332:	429a      	cmp	r2, r3
  403334:	bfde      	ittt	le
  403336:	2330      	movle	r3, #48	; 0x30
  403338:	f805 3c01 	strble.w	r3, [r5, #-1]
  40333c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
  403340:	ebc5 030e 	rsb	r3, r5, lr
  403344:	6123      	str	r3, [r4, #16]
  403346:	e02e      	b.n	4033a6 <_printf_i+0x1d6>
  403348:	6808      	ldr	r0, [r1, #0]
  40334a:	681a      	ldr	r2, [r3, #0]
  40334c:	6949      	ldr	r1, [r1, #20]
  40334e:	f010 0f80 	tst.w	r0, #128	; 0x80
  403352:	d003      	beq.n	40335c <_printf_i+0x18c>
  403354:	1d10      	adds	r0, r2, #4
  403356:	6018      	str	r0, [r3, #0]
  403358:	6813      	ldr	r3, [r2, #0]
  40335a:	e008      	b.n	40336e <_printf_i+0x19e>
  40335c:	f010 0f40 	tst.w	r0, #64	; 0x40
  403360:	f102 0004 	add.w	r0, r2, #4
  403364:	6018      	str	r0, [r3, #0]
  403366:	6813      	ldr	r3, [r2, #0]
  403368:	d001      	beq.n	40336e <_printf_i+0x19e>
  40336a:	8019      	strh	r1, [r3, #0]
  40336c:	e000      	b.n	403370 <_printf_i+0x1a0>
  40336e:	6019      	str	r1, [r3, #0]
  403370:	2300      	movs	r3, #0
  403372:	6123      	str	r3, [r4, #16]
  403374:	4675      	mov	r5, lr
  403376:	e016      	b.n	4033a6 <_printf_i+0x1d6>
  403378:	681a      	ldr	r2, [r3, #0]
  40337a:	1d11      	adds	r1, r2, #4
  40337c:	6019      	str	r1, [r3, #0]
  40337e:	6815      	ldr	r5, [r2, #0]
  403380:	6862      	ldr	r2, [r4, #4]
  403382:	2100      	movs	r1, #0
  403384:	4628      	mov	r0, r5
  403386:	f001 fb53 	bl	404a30 <memchr>
  40338a:	b108      	cbz	r0, 403390 <_printf_i+0x1c0>
  40338c:	1b40      	subs	r0, r0, r5
  40338e:	6060      	str	r0, [r4, #4]
  403390:	6863      	ldr	r3, [r4, #4]
  403392:	e004      	b.n	40339e <_printf_i+0x1ce>
  403394:	f104 0542 	add.w	r5, r4, #66	; 0x42
  403398:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  40339c:	2301      	movs	r3, #1
  40339e:	6123      	str	r3, [r4, #16]
  4033a0:	2300      	movs	r3, #0
  4033a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  4033a6:	f8cd 8000 	str.w	r8, [sp]
  4033aa:	463b      	mov	r3, r7
  4033ac:	aa03      	add	r2, sp, #12
  4033ae:	4621      	mov	r1, r4
  4033b0:	4630      	mov	r0, r6
  4033b2:	f7ff fe97 	bl	4030e4 <_printf_common>
  4033b6:	3001      	adds	r0, #1
  4033b8:	d102      	bne.n	4033c0 <_printf_i+0x1f0>
  4033ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4033be:	e026      	b.n	40340e <_printf_i+0x23e>
  4033c0:	6923      	ldr	r3, [r4, #16]
  4033c2:	462a      	mov	r2, r5
  4033c4:	4639      	mov	r1, r7
  4033c6:	4630      	mov	r0, r6
  4033c8:	47c0      	blx	r8
  4033ca:	3001      	adds	r0, #1
  4033cc:	d0f5      	beq.n	4033ba <_printf_i+0x1ea>
  4033ce:	6823      	ldr	r3, [r4, #0]
  4033d0:	079b      	lsls	r3, r3, #30
  4033d2:	d510      	bpl.n	4033f6 <_printf_i+0x226>
  4033d4:	2500      	movs	r5, #0
  4033d6:	f104 0919 	add.w	r9, r4, #25
  4033da:	e007      	b.n	4033ec <_printf_i+0x21c>
  4033dc:	2301      	movs	r3, #1
  4033de:	464a      	mov	r2, r9
  4033e0:	4639      	mov	r1, r7
  4033e2:	4630      	mov	r0, r6
  4033e4:	47c0      	blx	r8
  4033e6:	3001      	adds	r0, #1
  4033e8:	d0e7      	beq.n	4033ba <_printf_i+0x1ea>
  4033ea:	3501      	adds	r5, #1
  4033ec:	68e3      	ldr	r3, [r4, #12]
  4033ee:	9a03      	ldr	r2, [sp, #12]
  4033f0:	1a9b      	subs	r3, r3, r2
  4033f2:	429d      	cmp	r5, r3
  4033f4:	dbf2      	blt.n	4033dc <_printf_i+0x20c>
  4033f6:	68e0      	ldr	r0, [r4, #12]
  4033f8:	9b03      	ldr	r3, [sp, #12]
  4033fa:	4298      	cmp	r0, r3
  4033fc:	bfb8      	it	lt
  4033fe:	4618      	movlt	r0, r3
  403400:	e005      	b.n	40340e <_printf_i+0x23e>
  403402:	780b      	ldrb	r3, [r1, #0]
  403404:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  403408:	f104 0542 	add.w	r5, r4, #66	; 0x42
  40340c:	e78a      	b.n	403324 <_printf_i+0x154>
  40340e:	b005      	add	sp, #20
  403410:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403414:	0040697e 	.word	0x0040697e
  403418:	0040698f 	.word	0x0040698f

0040341c <iprintf>:
  40341c:	b40f      	push	{r0, r1, r2, r3}
  40341e:	4b0a      	ldr	r3, [pc, #40]	; (403448 <iprintf+0x2c>)
  403420:	b513      	push	{r0, r1, r4, lr}
  403422:	681c      	ldr	r4, [r3, #0]
  403424:	b124      	cbz	r4, 403430 <iprintf+0x14>
  403426:	69a3      	ldr	r3, [r4, #24]
  403428:	b913      	cbnz	r3, 403430 <iprintf+0x14>
  40342a:	4620      	mov	r0, r4
  40342c:	f001 f9ea 	bl	404804 <__sinit>
  403430:	ab05      	add	r3, sp, #20
  403432:	9a04      	ldr	r2, [sp, #16]
  403434:	68a1      	ldr	r1, [r4, #8]
  403436:	9301      	str	r3, [sp, #4]
  403438:	4620      	mov	r0, r4
  40343a:	f001 ff01 	bl	405240 <_vfiprintf_r>
  40343e:	b002      	add	sp, #8
  403440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403444:	b004      	add	sp, #16
  403446:	4770      	bx	lr
  403448:	20000078 	.word	0x20000078

0040344c <_puts_r>:
  40344c:	b570      	push	{r4, r5, r6, lr}
  40344e:	460e      	mov	r6, r1
  403450:	4605      	mov	r5, r0
  403452:	b118      	cbz	r0, 40345c <_puts_r+0x10>
  403454:	6983      	ldr	r3, [r0, #24]
  403456:	b90b      	cbnz	r3, 40345c <_puts_r+0x10>
  403458:	f001 f9d4 	bl	404804 <__sinit>
  40345c:	69ab      	ldr	r3, [r5, #24]
  40345e:	68ac      	ldr	r4, [r5, #8]
  403460:	b913      	cbnz	r3, 403468 <_puts_r+0x1c>
  403462:	4628      	mov	r0, r5
  403464:	f001 f9ce 	bl	404804 <__sinit>
  403468:	4b22      	ldr	r3, [pc, #136]	; (4034f4 <_puts_r+0xa8>)
  40346a:	429c      	cmp	r4, r3
  40346c:	d101      	bne.n	403472 <_puts_r+0x26>
  40346e:	686c      	ldr	r4, [r5, #4]
  403470:	e008      	b.n	403484 <_puts_r+0x38>
  403472:	4b21      	ldr	r3, [pc, #132]	; (4034f8 <_puts_r+0xac>)
  403474:	429c      	cmp	r4, r3
  403476:	d101      	bne.n	40347c <_puts_r+0x30>
  403478:	68ac      	ldr	r4, [r5, #8]
  40347a:	e003      	b.n	403484 <_puts_r+0x38>
  40347c:	4b1f      	ldr	r3, [pc, #124]	; (4034fc <_puts_r+0xb0>)
  40347e:	429c      	cmp	r4, r3
  403480:	bf08      	it	eq
  403482:	68ec      	ldreq	r4, [r5, #12]
  403484:	89a3      	ldrh	r3, [r4, #12]
  403486:	071b      	lsls	r3, r3, #28
  403488:	d501      	bpl.n	40348e <_puts_r+0x42>
  40348a:	6923      	ldr	r3, [r4, #16]
  40348c:	b93b      	cbnz	r3, 40349e <_puts_r+0x52>
  40348e:	4621      	mov	r1, r4
  403490:	4628      	mov	r0, r5
  403492:	f000 fa29 	bl	4038e8 <__swsetup_r>
  403496:	b110      	cbz	r0, 40349e <_puts_r+0x52>
  403498:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  40349c:	bd70      	pop	{r4, r5, r6, pc}
  40349e:	3e01      	subs	r6, #1
  4034a0:	68a3      	ldr	r3, [r4, #8]
  4034a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
  4034a6:	3b01      	subs	r3, #1
  4034a8:	60a3      	str	r3, [r4, #8]
  4034aa:	b191      	cbz	r1, 4034d2 <_puts_r+0x86>
  4034ac:	2b00      	cmp	r3, #0
  4034ae:	da04      	bge.n	4034ba <_puts_r+0x6e>
  4034b0:	69a2      	ldr	r2, [r4, #24]
  4034b2:	4293      	cmp	r3, r2
  4034b4:	db06      	blt.n	4034c4 <_puts_r+0x78>
  4034b6:	290a      	cmp	r1, #10
  4034b8:	d004      	beq.n	4034c4 <_puts_r+0x78>
  4034ba:	6823      	ldr	r3, [r4, #0]
  4034bc:	1c5a      	adds	r2, r3, #1
  4034be:	6022      	str	r2, [r4, #0]
  4034c0:	7019      	strb	r1, [r3, #0]
  4034c2:	e7ed      	b.n	4034a0 <_puts_r+0x54>
  4034c4:	4622      	mov	r2, r4
  4034c6:	4628      	mov	r0, r5
  4034c8:	f000 f9ba 	bl	403840 <__swbuf_r>
  4034cc:	3001      	adds	r0, #1
  4034ce:	d1e7      	bne.n	4034a0 <_puts_r+0x54>
  4034d0:	e7e2      	b.n	403498 <_puts_r+0x4c>
  4034d2:	2b00      	cmp	r3, #0
  4034d4:	da08      	bge.n	4034e8 <_puts_r+0x9c>
  4034d6:	4622      	mov	r2, r4
  4034d8:	210a      	movs	r1, #10
  4034da:	4628      	mov	r0, r5
  4034dc:	f000 f9b0 	bl	403840 <__swbuf_r>
  4034e0:	3001      	adds	r0, #1
  4034e2:	d0d9      	beq.n	403498 <_puts_r+0x4c>
  4034e4:	200a      	movs	r0, #10
  4034e6:	bd70      	pop	{r4, r5, r6, pc}
  4034e8:	6823      	ldr	r3, [r4, #0]
  4034ea:	200a      	movs	r0, #10
  4034ec:	1c5a      	adds	r2, r3, #1
  4034ee:	6022      	str	r2, [r4, #0]
  4034f0:	7018      	strb	r0, [r3, #0]
  4034f2:	bd70      	pop	{r4, r5, r6, pc}
  4034f4:	004069b0 	.word	0x004069b0
  4034f8:	004069d0 	.word	0x004069d0
  4034fc:	004069f0 	.word	0x004069f0

00403500 <puts>:
  403500:	4b02      	ldr	r3, [pc, #8]	; (40350c <puts+0xc>)
  403502:	4601      	mov	r1, r0
  403504:	6818      	ldr	r0, [r3, #0]
  403506:	f7ff bfa1 	b.w	40344c <_puts_r>
  40350a:	bf00      	nop
  40350c:	20000078 	.word	0x20000078

00403510 <setbuf>:
  403510:	2900      	cmp	r1, #0
  403512:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403516:	bf0c      	ite	eq
  403518:	2202      	moveq	r2, #2
  40351a:	2200      	movne	r2, #0
  40351c:	f000 b800 	b.w	403520 <setvbuf>

00403520 <setvbuf>:
  403520:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  403524:	461d      	mov	r5, r3
  403526:	4b4f      	ldr	r3, [pc, #316]	; (403664 <setvbuf+0x144>)
  403528:	681e      	ldr	r6, [r3, #0]
  40352a:	4604      	mov	r4, r0
  40352c:	460f      	mov	r7, r1
  40352e:	4690      	mov	r8, r2
  403530:	b126      	cbz	r6, 40353c <setvbuf+0x1c>
  403532:	69b3      	ldr	r3, [r6, #24]
  403534:	b913      	cbnz	r3, 40353c <setvbuf+0x1c>
  403536:	4630      	mov	r0, r6
  403538:	f001 f964 	bl	404804 <__sinit>
  40353c:	4b4a      	ldr	r3, [pc, #296]	; (403668 <setvbuf+0x148>)
  40353e:	429c      	cmp	r4, r3
  403540:	d101      	bne.n	403546 <setvbuf+0x26>
  403542:	6874      	ldr	r4, [r6, #4]
  403544:	e008      	b.n	403558 <setvbuf+0x38>
  403546:	4b49      	ldr	r3, [pc, #292]	; (40366c <setvbuf+0x14c>)
  403548:	429c      	cmp	r4, r3
  40354a:	d101      	bne.n	403550 <setvbuf+0x30>
  40354c:	68b4      	ldr	r4, [r6, #8]
  40354e:	e003      	b.n	403558 <setvbuf+0x38>
  403550:	4b47      	ldr	r3, [pc, #284]	; (403670 <setvbuf+0x150>)
  403552:	429c      	cmp	r4, r3
  403554:	bf08      	it	eq
  403556:	68f4      	ldreq	r4, [r6, #12]
  403558:	f1b8 0f02 	cmp.w	r8, #2
  40355c:	d004      	beq.n	403568 <setvbuf+0x48>
  40355e:	f1b8 0f01 	cmp.w	r8, #1
  403562:	d879      	bhi.n	403658 <setvbuf+0x138>
  403564:	2d00      	cmp	r5, #0
  403566:	db77      	blt.n	403658 <setvbuf+0x138>
  403568:	4621      	mov	r1, r4
  40356a:	4630      	mov	r0, r6
  40356c:	f001 f8e0 	bl	404730 <_fflush_r>
  403570:	6b61      	ldr	r1, [r4, #52]	; 0x34
  403572:	b141      	cbz	r1, 403586 <setvbuf+0x66>
  403574:	f104 0344 	add.w	r3, r4, #68	; 0x44
  403578:	4299      	cmp	r1, r3
  40357a:	d002      	beq.n	403582 <setvbuf+0x62>
  40357c:	4630      	mov	r0, r6
  40357e:	f001 fd8b 	bl	405098 <_free_r>
  403582:	2300      	movs	r3, #0
  403584:	6363      	str	r3, [r4, #52]	; 0x34
  403586:	2300      	movs	r3, #0
  403588:	61a3      	str	r3, [r4, #24]
  40358a:	6063      	str	r3, [r4, #4]
  40358c:	89a3      	ldrh	r3, [r4, #12]
  40358e:	061b      	lsls	r3, r3, #24
  403590:	d503      	bpl.n	40359a <setvbuf+0x7a>
  403592:	6921      	ldr	r1, [r4, #16]
  403594:	4630      	mov	r0, r6
  403596:	f001 fd7f 	bl	405098 <_free_r>
  40359a:	89a3      	ldrh	r3, [r4, #12]
  40359c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4035a0:	f023 0303 	bic.w	r3, r3, #3
  4035a4:	f1b8 0f02 	cmp.w	r8, #2
  4035a8:	81a3      	strh	r3, [r4, #12]
  4035aa:	d01e      	beq.n	4035ea <setvbuf+0xca>
  4035ac:	ab01      	add	r3, sp, #4
  4035ae:	466a      	mov	r2, sp
  4035b0:	4621      	mov	r1, r4
  4035b2:	4630      	mov	r0, r6
  4035b4:	f001 f9c2 	bl	40493c <__swhatbuf_r>
  4035b8:	89a3      	ldrh	r3, [r4, #12]
  4035ba:	4318      	orrs	r0, r3
  4035bc:	81a0      	strh	r0, [r4, #12]
  4035be:	b90d      	cbnz	r5, 4035c4 <setvbuf+0xa4>
  4035c0:	9d00      	ldr	r5, [sp, #0]
  4035c2:	e000      	b.n	4035c6 <setvbuf+0xa6>
  4035c4:	bb2f      	cbnz	r7, 403612 <setvbuf+0xf2>
  4035c6:	4628      	mov	r0, r5
  4035c8:	f001 fa18 	bl	4049fc <malloc>
  4035cc:	4607      	mov	r7, r0
  4035ce:	b9d0      	cbnz	r0, 403606 <setvbuf+0xe6>
  4035d0:	f8dd 9000 	ldr.w	r9, [sp]
  4035d4:	45a9      	cmp	r9, r5
  4035d6:	d102      	bne.n	4035de <setvbuf+0xbe>
  4035d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4035dc:	e006      	b.n	4035ec <setvbuf+0xcc>
  4035de:	4648      	mov	r0, r9
  4035e0:	f001 fa0c 	bl	4049fc <malloc>
  4035e4:	4607      	mov	r7, r0
  4035e6:	b978      	cbnz	r0, 403608 <setvbuf+0xe8>
  4035e8:	e7f6      	b.n	4035d8 <setvbuf+0xb8>
  4035ea:	2000      	movs	r0, #0
  4035ec:	89a3      	ldrh	r3, [r4, #12]
  4035ee:	f043 0302 	orr.w	r3, r3, #2
  4035f2:	81a3      	strh	r3, [r4, #12]
  4035f4:	2300      	movs	r3, #0
  4035f6:	60a3      	str	r3, [r4, #8]
  4035f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
  4035fc:	6023      	str	r3, [r4, #0]
  4035fe:	6123      	str	r3, [r4, #16]
  403600:	2301      	movs	r3, #1
  403602:	6163      	str	r3, [r4, #20]
  403604:	e02a      	b.n	40365c <setvbuf+0x13c>
  403606:	46a9      	mov	r9, r5
  403608:	89a3      	ldrh	r3, [r4, #12]
  40360a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40360e:	81a3      	strh	r3, [r4, #12]
  403610:	464d      	mov	r5, r9
  403612:	69b3      	ldr	r3, [r6, #24]
  403614:	b913      	cbnz	r3, 40361c <setvbuf+0xfc>
  403616:	4630      	mov	r0, r6
  403618:	f001 f8f4 	bl	404804 <__sinit>
  40361c:	f1b8 0f01 	cmp.w	r8, #1
  403620:	bf08      	it	eq
  403622:	89a3      	ldrheq	r3, [r4, #12]
  403624:	6027      	str	r7, [r4, #0]
  403626:	bf04      	itt	eq
  403628:	f043 0301 	orreq.w	r3, r3, #1
  40362c:	81a3      	strheq	r3, [r4, #12]
  40362e:	89a3      	ldrh	r3, [r4, #12]
  403630:	6127      	str	r7, [r4, #16]
  403632:	f003 0008 	and.w	r0, r3, #8
  403636:	b280      	uxth	r0, r0
  403638:	6165      	str	r5, [r4, #20]
  40363a:	b158      	cbz	r0, 403654 <setvbuf+0x134>
  40363c:	f013 0301 	ands.w	r3, r3, #1
  403640:	f04f 0000 	mov.w	r0, #0
  403644:	bf1d      	ittte	ne
  403646:	426d      	negne	r5, r5
  403648:	60a0      	strne	r0, [r4, #8]
  40364a:	61a5      	strne	r5, [r4, #24]
  40364c:	60a5      	streq	r5, [r4, #8]
  40364e:	bf08      	it	eq
  403650:	4618      	moveq	r0, r3
  403652:	e003      	b.n	40365c <setvbuf+0x13c>
  403654:	60a0      	str	r0, [r4, #8]
  403656:	e001      	b.n	40365c <setvbuf+0x13c>
  403658:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  40365c:	b003      	add	sp, #12
  40365e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403662:	bf00      	nop
  403664:	20000078 	.word	0x20000078
  403668:	004069b0 	.word	0x004069b0
  40366c:	004069d0 	.word	0x004069d0
  403670:	004069f0 	.word	0x004069f0

00403674 <strcmp>:
  403674:	f810 2b01 	ldrb.w	r2, [r0], #1
  403678:	f811 3b01 	ldrb.w	r3, [r1], #1
  40367c:	2a01      	cmp	r2, #1
  40367e:	bf28      	it	cs
  403680:	429a      	cmpcs	r2, r3
  403682:	d0f7      	beq.n	403674 <strcmp>
  403684:	1ad0      	subs	r0, r2, r3
  403686:	4770      	bx	lr

00403688 <strcpy>:
  403688:	4603      	mov	r3, r0
  40368a:	f811 2b01 	ldrb.w	r2, [r1], #1
  40368e:	f803 2b01 	strb.w	r2, [r3], #1
  403692:	2a00      	cmp	r2, #0
  403694:	d1f9      	bne.n	40368a <strcpy+0x2>
  403696:	4770      	bx	lr

00403698 <strlen>:
  403698:	4603      	mov	r3, r0
  40369a:	f813 2b01 	ldrb.w	r2, [r3], #1
  40369e:	2a00      	cmp	r2, #0
  4036a0:	d1fb      	bne.n	40369a <strlen+0x2>
  4036a2:	1a18      	subs	r0, r3, r0
  4036a4:	3801      	subs	r0, #1
  4036a6:	4770      	bx	lr

004036a8 <__strtok_r>:
  4036a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4036aa:	b948      	cbnz	r0, 4036c0 <__strtok_r+0x18>
  4036ac:	6810      	ldr	r0, [r2, #0]
  4036ae:	b938      	cbnz	r0, 4036c0 <__strtok_r+0x18>
  4036b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4036b2:	f817 6b01 	ldrb.w	r6, [r7], #1
  4036b6:	b15e      	cbz	r6, 4036d0 <__strtok_r+0x28>
  4036b8:	42b5      	cmp	r5, r6
  4036ba:	d1fa      	bne.n	4036b2 <__strtok_r+0xa>
  4036bc:	b12b      	cbz	r3, 4036ca <__strtok_r+0x22>
  4036be:	4620      	mov	r0, r4
  4036c0:	4604      	mov	r4, r0
  4036c2:	460f      	mov	r7, r1
  4036c4:	f814 5b01 	ldrb.w	r5, [r4], #1
  4036c8:	e7f3      	b.n	4036b2 <__strtok_r+0xa>
  4036ca:	6014      	str	r4, [r2, #0]
  4036cc:	7003      	strb	r3, [r0, #0]
  4036ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4036d0:	b94d      	cbnz	r5, 4036e6 <__strtok_r+0x3e>
  4036d2:	6015      	str	r5, [r2, #0]
  4036d4:	4628      	mov	r0, r5
  4036d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4036d8:	f817 6b01 	ldrb.w	r6, [r7], #1
  4036dc:	42b5      	cmp	r5, r6
  4036de:	d007      	beq.n	4036f0 <__strtok_r+0x48>
  4036e0:	2e00      	cmp	r6, #0
  4036e2:	d1f9      	bne.n	4036d8 <__strtok_r+0x30>
  4036e4:	461c      	mov	r4, r3
  4036e6:	4623      	mov	r3, r4
  4036e8:	460f      	mov	r7, r1
  4036ea:	f813 5b01 	ldrb.w	r5, [r3], #1
  4036ee:	e7f3      	b.n	4036d8 <__strtok_r+0x30>
  4036f0:	b115      	cbz	r5, 4036f8 <__strtok_r+0x50>
  4036f2:	2100      	movs	r1, #0
  4036f4:	7021      	strb	r1, [r4, #0]
  4036f6:	e000      	b.n	4036fa <__strtok_r+0x52>
  4036f8:	462b      	mov	r3, r5
  4036fa:	6013      	str	r3, [r2, #0]
  4036fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

004036fe <strtok_r>:
  4036fe:	2301      	movs	r3, #1
  403700:	f7ff bfd2 	b.w	4036a8 <__strtok_r>

00403704 <_strtol_l.isra.0>:
  403704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403708:	4680      	mov	r8, r0
  40370a:	4689      	mov	r9, r1
  40370c:	4692      	mov	sl, r2
  40370e:	461e      	mov	r6, r3
  403710:	460f      	mov	r7, r1
  403712:	463d      	mov	r5, r7
  403714:	9808      	ldr	r0, [sp, #32]
  403716:	f815 4b01 	ldrb.w	r4, [r5], #1
  40371a:	f001 f8fd 	bl	404918 <__locale_ctype_ptr_l>
  40371e:	4420      	add	r0, r4
  403720:	7842      	ldrb	r2, [r0, #1]
  403722:	f002 0208 	and.w	r2, r2, #8
  403726:	f002 03ff 	and.w	r3, r2, #255	; 0xff
  40372a:	b10a      	cbz	r2, 403730 <_strtol_l.isra.0+0x2c>
  40372c:	462f      	mov	r7, r5
  40372e:	e7f0      	b.n	403712 <_strtol_l.isra.0+0xe>
  403730:	2c2d      	cmp	r4, #45	; 0x2d
  403732:	d103      	bne.n	40373c <_strtol_l.isra.0+0x38>
  403734:	1cbd      	adds	r5, r7, #2
  403736:	787c      	ldrb	r4, [r7, #1]
  403738:	2301      	movs	r3, #1
  40373a:	e003      	b.n	403744 <_strtol_l.isra.0+0x40>
  40373c:	2c2b      	cmp	r4, #43	; 0x2b
  40373e:	bf04      	itt	eq
  403740:	787c      	ldrbeq	r4, [r7, #1]
  403742:	1cbd      	addeq	r5, r7, #2
  403744:	b116      	cbz	r6, 40374c <_strtol_l.isra.0+0x48>
  403746:	2e10      	cmp	r6, #16
  403748:	d10a      	bne.n	403760 <_strtol_l.isra.0+0x5c>
  40374a:	e05e      	b.n	40380a <_strtol_l.isra.0+0x106>
  40374c:	2c30      	cmp	r4, #48	; 0x30
  40374e:	d15a      	bne.n	403806 <_strtol_l.isra.0+0x102>
  403750:	782a      	ldrb	r2, [r5, #0]
  403752:	f002 02df 	and.w	r2, r2, #223	; 0xdf
  403756:	2a58      	cmp	r2, #88	; 0x58
  403758:	d150      	bne.n	4037fc <_strtol_l.isra.0+0xf8>
  40375a:	786c      	ldrb	r4, [r5, #1]
  40375c:	2610      	movs	r6, #16
  40375e:	3502      	adds	r5, #2
  403760:	2b00      	cmp	r3, #0
  403762:	bf14      	ite	ne
  403764:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
  403768:	f06f 4200 	mvneq.w	r2, #2147483648	; 0x80000000
  40376c:	fbb2 fef6 	udiv	lr, r2, r6
  403770:	fb06 211e 	mls	r1, r6, lr, r2
  403774:	2200      	movs	r2, #0
  403776:	4610      	mov	r0, r2
  403778:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
  40377c:	2f09      	cmp	r7, #9
  40377e:	d801      	bhi.n	403784 <_strtol_l.isra.0+0x80>
  403780:	463c      	mov	r4, r7
  403782:	e00a      	b.n	40379a <_strtol_l.isra.0+0x96>
  403784:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
  403788:	2f19      	cmp	r7, #25
  40378a:	d801      	bhi.n	403790 <_strtol_l.isra.0+0x8c>
  40378c:	3c37      	subs	r4, #55	; 0x37
  40378e:	e004      	b.n	40379a <_strtol_l.isra.0+0x96>
  403790:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
  403794:	2f19      	cmp	r7, #25
  403796:	d813      	bhi.n	4037c0 <_strtol_l.isra.0+0xbc>
  403798:	3c57      	subs	r4, #87	; 0x57
  40379a:	42a6      	cmp	r6, r4
  40379c:	dd10      	ble.n	4037c0 <_strtol_l.isra.0+0xbc>
  40379e:	1c57      	adds	r7, r2, #1
  4037a0:	d00b      	beq.n	4037ba <_strtol_l.isra.0+0xb6>
  4037a2:	4586      	cmp	lr, r0
  4037a4:	d307      	bcc.n	4037b6 <_strtol_l.isra.0+0xb2>
  4037a6:	d101      	bne.n	4037ac <_strtol_l.isra.0+0xa8>
  4037a8:	42a1      	cmp	r1, r4
  4037aa:	db03      	blt.n	4037b4 <_strtol_l.isra.0+0xb0>
  4037ac:	fb00 4006 	mla	r0, r0, r6, r4
  4037b0:	2201      	movs	r2, #1
  4037b2:	e002      	b.n	4037ba <_strtol_l.isra.0+0xb6>
  4037b4:	4670      	mov	r0, lr
  4037b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  4037ba:	f815 4b01 	ldrb.w	r4, [r5], #1
  4037be:	e7db      	b.n	403778 <_strtol_l.isra.0+0x74>
  4037c0:	1c51      	adds	r1, r2, #1
  4037c2:	d10e      	bne.n	4037e2 <_strtol_l.isra.0+0xde>
  4037c4:	2b00      	cmp	r3, #0
  4037c6:	f04f 0322 	mov.w	r3, #34	; 0x22
  4037ca:	bf14      	ite	ne
  4037cc:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  4037d0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4037d4:	f8c8 3000 	str.w	r3, [r8]
  4037d8:	f1ba 0f00 	cmp.w	sl, #0
  4037dc:	d107      	bne.n	4037ee <_strtol_l.isra.0+0xea>
  4037de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4037e2:	b103      	cbz	r3, 4037e6 <_strtol_l.isra.0+0xe2>
  4037e4:	4240      	negs	r0, r0
  4037e6:	f1ba 0f00 	cmp.w	sl, #0
  4037ea:	d011      	beq.n	403810 <_strtol_l.isra.0+0x10c>
  4037ec:	b10a      	cbz	r2, 4037f2 <_strtol_l.isra.0+0xee>
  4037ee:	3d01      	subs	r5, #1
  4037f0:	e000      	b.n	4037f4 <_strtol_l.isra.0+0xf0>
  4037f2:	464d      	mov	r5, r9
  4037f4:	f8ca 5000 	str.w	r5, [sl]
  4037f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4037fc:	2430      	movs	r4, #48	; 0x30
  4037fe:	2e00      	cmp	r6, #0
  403800:	d1ae      	bne.n	403760 <_strtol_l.isra.0+0x5c>
  403802:	2608      	movs	r6, #8
  403804:	e7ac      	b.n	403760 <_strtol_l.isra.0+0x5c>
  403806:	260a      	movs	r6, #10
  403808:	e7aa      	b.n	403760 <_strtol_l.isra.0+0x5c>
  40380a:	2c30      	cmp	r4, #48	; 0x30
  40380c:	d0a0      	beq.n	403750 <_strtol_l.isra.0+0x4c>
  40380e:	e7a7      	b.n	403760 <_strtol_l.isra.0+0x5c>
  403810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403814 <strtol>:
  403814:	4b08      	ldr	r3, [pc, #32]	; (403838 <strtol+0x24>)
  403816:	b537      	push	{r0, r1, r2, r4, r5, lr}
  403818:	681c      	ldr	r4, [r3, #0]
  40381a:	4d08      	ldr	r5, [pc, #32]	; (40383c <strtol+0x28>)
  40381c:	6a23      	ldr	r3, [r4, #32]
  40381e:	2b00      	cmp	r3, #0
  403820:	bf08      	it	eq
  403822:	462b      	moveq	r3, r5
  403824:	9300      	str	r3, [sp, #0]
  403826:	4613      	mov	r3, r2
  403828:	460a      	mov	r2, r1
  40382a:	4601      	mov	r1, r0
  40382c:	4620      	mov	r0, r4
  40382e:	f7ff ff69 	bl	403704 <_strtol_l.isra.0>
  403832:	b003      	add	sp, #12
  403834:	bd30      	pop	{r4, r5, pc}
  403836:	bf00      	nop
  403838:	20000078 	.word	0x20000078
  40383c:	2000007c 	.word	0x2000007c

00403840 <__swbuf_r>:
  403840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403842:	460f      	mov	r7, r1
  403844:	4614      	mov	r4, r2
  403846:	4605      	mov	r5, r0
  403848:	b118      	cbz	r0, 403852 <__swbuf_r+0x12>
  40384a:	6983      	ldr	r3, [r0, #24]
  40384c:	b90b      	cbnz	r3, 403852 <__swbuf_r+0x12>
  40384e:	f000 ffd9 	bl	404804 <__sinit>
  403852:	4b22      	ldr	r3, [pc, #136]	; (4038dc <__swbuf_r+0x9c>)
  403854:	429c      	cmp	r4, r3
  403856:	d101      	bne.n	40385c <__swbuf_r+0x1c>
  403858:	686c      	ldr	r4, [r5, #4]
  40385a:	e008      	b.n	40386e <__swbuf_r+0x2e>
  40385c:	4b20      	ldr	r3, [pc, #128]	; (4038e0 <__swbuf_r+0xa0>)
  40385e:	429c      	cmp	r4, r3
  403860:	d101      	bne.n	403866 <__swbuf_r+0x26>
  403862:	68ac      	ldr	r4, [r5, #8]
  403864:	e003      	b.n	40386e <__swbuf_r+0x2e>
  403866:	4b1f      	ldr	r3, [pc, #124]	; (4038e4 <__swbuf_r+0xa4>)
  403868:	429c      	cmp	r4, r3
  40386a:	bf08      	it	eq
  40386c:	68ec      	ldreq	r4, [r5, #12]
  40386e:	69a3      	ldr	r3, [r4, #24]
  403870:	60a3      	str	r3, [r4, #8]
  403872:	89a3      	ldrh	r3, [r4, #12]
  403874:	071a      	lsls	r2, r3, #28
  403876:	d509      	bpl.n	40388c <__swbuf_r+0x4c>
  403878:	6923      	ldr	r3, [r4, #16]
  40387a:	b13b      	cbz	r3, 40388c <__swbuf_r+0x4c>
  40387c:	6823      	ldr	r3, [r4, #0]
  40387e:	6920      	ldr	r0, [r4, #16]
  403880:	1a18      	subs	r0, r3, r0
  403882:	6963      	ldr	r3, [r4, #20]
  403884:	4298      	cmp	r0, r3
  403886:	b2fe      	uxtb	r6, r7
  403888:	db0f      	blt.n	4038aa <__swbuf_r+0x6a>
  40388a:	e008      	b.n	40389e <__swbuf_r+0x5e>
  40388c:	4621      	mov	r1, r4
  40388e:	4628      	mov	r0, r5
  403890:	f000 f82a 	bl	4038e8 <__swsetup_r>
  403894:	2800      	cmp	r0, #0
  403896:	d0f1      	beq.n	40387c <__swbuf_r+0x3c>
  403898:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
  40389c:	e01b      	b.n	4038d6 <__swbuf_r+0x96>
  40389e:	4621      	mov	r1, r4
  4038a0:	4628      	mov	r0, r5
  4038a2:	f000 ff45 	bl	404730 <_fflush_r>
  4038a6:	2800      	cmp	r0, #0
  4038a8:	d1f6      	bne.n	403898 <__swbuf_r+0x58>
  4038aa:	68a3      	ldr	r3, [r4, #8]
  4038ac:	3b01      	subs	r3, #1
  4038ae:	60a3      	str	r3, [r4, #8]
  4038b0:	6823      	ldr	r3, [r4, #0]
  4038b2:	1c5a      	adds	r2, r3, #1
  4038b4:	6022      	str	r2, [r4, #0]
  4038b6:	701f      	strb	r7, [r3, #0]
  4038b8:	6963      	ldr	r3, [r4, #20]
  4038ba:	3001      	adds	r0, #1
  4038bc:	4298      	cmp	r0, r3
  4038be:	d004      	beq.n	4038ca <__swbuf_r+0x8a>
  4038c0:	89a3      	ldrh	r3, [r4, #12]
  4038c2:	07db      	lsls	r3, r3, #31
  4038c4:	d507      	bpl.n	4038d6 <__swbuf_r+0x96>
  4038c6:	2e0a      	cmp	r6, #10
  4038c8:	d105      	bne.n	4038d6 <__swbuf_r+0x96>
  4038ca:	4621      	mov	r1, r4
  4038cc:	4628      	mov	r0, r5
  4038ce:	f000 ff2f 	bl	404730 <_fflush_r>
  4038d2:	2800      	cmp	r0, #0
  4038d4:	d1e0      	bne.n	403898 <__swbuf_r+0x58>
  4038d6:	4630      	mov	r0, r6
  4038d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4038da:	bf00      	nop
  4038dc:	004069b0 	.word	0x004069b0
  4038e0:	004069d0 	.word	0x004069d0
  4038e4:	004069f0 	.word	0x004069f0

004038e8 <__swsetup_r>:
  4038e8:	4b32      	ldr	r3, [pc, #200]	; (4039b4 <__swsetup_r+0xcc>)
  4038ea:	b570      	push	{r4, r5, r6, lr}
  4038ec:	681d      	ldr	r5, [r3, #0]
  4038ee:	4606      	mov	r6, r0
  4038f0:	460c      	mov	r4, r1
  4038f2:	b125      	cbz	r5, 4038fe <__swsetup_r+0x16>
  4038f4:	69ab      	ldr	r3, [r5, #24]
  4038f6:	b913      	cbnz	r3, 4038fe <__swsetup_r+0x16>
  4038f8:	4628      	mov	r0, r5
  4038fa:	f000 ff83 	bl	404804 <__sinit>
  4038fe:	4b2e      	ldr	r3, [pc, #184]	; (4039b8 <__swsetup_r+0xd0>)
  403900:	429c      	cmp	r4, r3
  403902:	d101      	bne.n	403908 <__swsetup_r+0x20>
  403904:	686c      	ldr	r4, [r5, #4]
  403906:	e008      	b.n	40391a <__swsetup_r+0x32>
  403908:	4b2c      	ldr	r3, [pc, #176]	; (4039bc <__swsetup_r+0xd4>)
  40390a:	429c      	cmp	r4, r3
  40390c:	d101      	bne.n	403912 <__swsetup_r+0x2a>
  40390e:	68ac      	ldr	r4, [r5, #8]
  403910:	e003      	b.n	40391a <__swsetup_r+0x32>
  403912:	4b2b      	ldr	r3, [pc, #172]	; (4039c0 <__swsetup_r+0xd8>)
  403914:	429c      	cmp	r4, r3
  403916:	bf08      	it	eq
  403918:	68ec      	ldreq	r4, [r5, #12]
  40391a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40391e:	b29a      	uxth	r2, r3
  403920:	0715      	lsls	r5, r2, #28
  403922:	d41d      	bmi.n	403960 <__swsetup_r+0x78>
  403924:	06d0      	lsls	r0, r2, #27
  403926:	d402      	bmi.n	40392e <__swsetup_r+0x46>
  403928:	2209      	movs	r2, #9
  40392a:	6032      	str	r2, [r6, #0]
  40392c:	e03a      	b.n	4039a4 <__swsetup_r+0xbc>
  40392e:	0751      	lsls	r1, r2, #29
  403930:	d512      	bpl.n	403958 <__swsetup_r+0x70>
  403932:	6b61      	ldr	r1, [r4, #52]	; 0x34
  403934:	b141      	cbz	r1, 403948 <__swsetup_r+0x60>
  403936:	f104 0344 	add.w	r3, r4, #68	; 0x44
  40393a:	4299      	cmp	r1, r3
  40393c:	d002      	beq.n	403944 <__swsetup_r+0x5c>
  40393e:	4630      	mov	r0, r6
  403940:	f001 fbaa 	bl	405098 <_free_r>
  403944:	2300      	movs	r3, #0
  403946:	6363      	str	r3, [r4, #52]	; 0x34
  403948:	89a3      	ldrh	r3, [r4, #12]
  40394a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  40394e:	81a3      	strh	r3, [r4, #12]
  403950:	2300      	movs	r3, #0
  403952:	6063      	str	r3, [r4, #4]
  403954:	6923      	ldr	r3, [r4, #16]
  403956:	6023      	str	r3, [r4, #0]
  403958:	89a3      	ldrh	r3, [r4, #12]
  40395a:	f043 0308 	orr.w	r3, r3, #8
  40395e:	81a3      	strh	r3, [r4, #12]
  403960:	6923      	ldr	r3, [r4, #16]
  403962:	b94b      	cbnz	r3, 403978 <__swsetup_r+0x90>
  403964:	89a3      	ldrh	r3, [r4, #12]
  403966:	f403 7320 	and.w	r3, r3, #640	; 0x280
  40396a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40396e:	d003      	beq.n	403978 <__swsetup_r+0x90>
  403970:	4621      	mov	r1, r4
  403972:	4630      	mov	r0, r6
  403974:	f001 f806 	bl	404984 <__smakebuf_r>
  403978:	89a2      	ldrh	r2, [r4, #12]
  40397a:	f012 0301 	ands.w	r3, r2, #1
  40397e:	d005      	beq.n	40398c <__swsetup_r+0xa4>
  403980:	2300      	movs	r3, #0
  403982:	60a3      	str	r3, [r4, #8]
  403984:	6963      	ldr	r3, [r4, #20]
  403986:	425b      	negs	r3, r3
  403988:	61a3      	str	r3, [r4, #24]
  40398a:	e003      	b.n	403994 <__swsetup_r+0xac>
  40398c:	0792      	lsls	r2, r2, #30
  40398e:	bf58      	it	pl
  403990:	6963      	ldrpl	r3, [r4, #20]
  403992:	60a3      	str	r3, [r4, #8]
  403994:	6923      	ldr	r3, [r4, #16]
  403996:	b95b      	cbnz	r3, 4039b0 <__swsetup_r+0xc8>
  403998:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40399c:	f003 0080 	and.w	r0, r3, #128	; 0x80
  4039a0:	b280      	uxth	r0, r0
  4039a2:	b130      	cbz	r0, 4039b2 <__swsetup_r+0xca>
  4039a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4039a8:	81a3      	strh	r3, [r4, #12]
  4039aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4039ae:	bd70      	pop	{r4, r5, r6, pc}
  4039b0:	2000      	movs	r0, #0
  4039b2:	bd70      	pop	{r4, r5, r6, pc}
  4039b4:	20000078 	.word	0x20000078
  4039b8:	004069b0 	.word	0x004069b0
  4039bc:	004069d0 	.word	0x004069d0
  4039c0:	004069f0 	.word	0x004069f0

004039c4 <quorem>:
  4039c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039c8:	6903      	ldr	r3, [r0, #16]
  4039ca:	690c      	ldr	r4, [r1, #16]
  4039cc:	429c      	cmp	r4, r3
  4039ce:	4680      	mov	r8, r0
  4039d0:	f300 8083 	bgt.w	403ada <quorem+0x116>
  4039d4:	3c01      	subs	r4, #1
  4039d6:	f101 0714 	add.w	r7, r1, #20
  4039da:	ea4f 0e84 	mov.w	lr, r4, lsl #2
  4039de:	f100 0614 	add.w	r6, r0, #20
  4039e2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
  4039e6:	eb06 030e 	add.w	r3, r6, lr
  4039ea:	9301      	str	r3, [sp, #4]
  4039ec:	3501      	adds	r5, #1
  4039ee:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
  4039f2:	fbb3 f5f5 	udiv	r5, r3, r5
  4039f6:	eb07 090e 	add.w	r9, r7, lr
  4039fa:	2d00      	cmp	r5, #0
  4039fc:	d039      	beq.n	403a72 <quorem+0xae>
  4039fe:	f04f 0a00 	mov.w	sl, #0
  403a02:	4638      	mov	r0, r7
  403a04:	46b4      	mov	ip, r6
  403a06:	46d3      	mov	fp, sl
  403a08:	f850 2b04 	ldr.w	r2, [r0], #4
  403a0c:	b293      	uxth	r3, r2
  403a0e:	fb05 a303 	mla	r3, r5, r3, sl
  403a12:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  403a16:	b29b      	uxth	r3, r3
  403a18:	ebc3 030b 	rsb	r3, r3, fp
  403a1c:	0c12      	lsrs	r2, r2, #16
  403a1e:	f8bc b000 	ldrh.w	fp, [ip]
  403a22:	fb05 a202 	mla	r2, r5, r2, sl
  403a26:	fa13 f38b 	uxtah	r3, r3, fp
  403a2a:	ea4f 4a12 	mov.w	sl, r2, lsr #16
  403a2e:	fa1f fb82 	uxth.w	fp, r2
  403a32:	f8dc 2000 	ldr.w	r2, [ip]
  403a36:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  403a3a:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403a3e:	b29b      	uxth	r3, r3
  403a40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403a44:	4581      	cmp	r9, r0
  403a46:	ea4f 4b22 	mov.w	fp, r2, asr #16
  403a4a:	f84c 3b04 	str.w	r3, [ip], #4
  403a4e:	d2db      	bcs.n	403a08 <quorem+0x44>
  403a50:	f856 300e 	ldr.w	r3, [r6, lr]
  403a54:	b96b      	cbnz	r3, 403a72 <quorem+0xae>
  403a56:	9b01      	ldr	r3, [sp, #4]
  403a58:	3b04      	subs	r3, #4
  403a5a:	429e      	cmp	r6, r3
  403a5c:	461a      	mov	r2, r3
  403a5e:	d302      	bcc.n	403a66 <quorem+0xa2>
  403a60:	f8c8 4010 	str.w	r4, [r8, #16]
  403a64:	e005      	b.n	403a72 <quorem+0xae>
  403a66:	6812      	ldr	r2, [r2, #0]
  403a68:	3b04      	subs	r3, #4
  403a6a:	2a00      	cmp	r2, #0
  403a6c:	d1f8      	bne.n	403a60 <quorem+0x9c>
  403a6e:	3c01      	subs	r4, #1
  403a70:	e7f3      	b.n	403a5a <quorem+0x96>
  403a72:	4640      	mov	r0, r8
  403a74:	f001 fa39 	bl	404eea <__mcmp>
  403a78:	2800      	cmp	r0, #0
  403a7a:	db2c      	blt.n	403ad6 <quorem+0x112>
  403a7c:	3501      	adds	r5, #1
  403a7e:	4630      	mov	r0, r6
  403a80:	f04f 0e00 	mov.w	lr, #0
  403a84:	f857 1b04 	ldr.w	r1, [r7], #4
  403a88:	f8d0 c000 	ldr.w	ip, [r0]
  403a8c:	b28a      	uxth	r2, r1
  403a8e:	ebc2 030e 	rsb	r3, r2, lr
  403a92:	0c09      	lsrs	r1, r1, #16
  403a94:	fa13 f38c 	uxtah	r3, r3, ip
  403a98:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
  403a9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403aa0:	b29b      	uxth	r3, r3
  403aa2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403aa6:	45b9      	cmp	r9, r7
  403aa8:	ea4f 4e22 	mov.w	lr, r2, asr #16
  403aac:	f840 3b04 	str.w	r3, [r0], #4
  403ab0:	d2e8      	bcs.n	403a84 <quorem+0xc0>
  403ab2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  403ab6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  403aba:	b962      	cbnz	r2, 403ad6 <quorem+0x112>
  403abc:	3b04      	subs	r3, #4
  403abe:	429e      	cmp	r6, r3
  403ac0:	461a      	mov	r2, r3
  403ac2:	d302      	bcc.n	403aca <quorem+0x106>
  403ac4:	f8c8 4010 	str.w	r4, [r8, #16]
  403ac8:	e005      	b.n	403ad6 <quorem+0x112>
  403aca:	6812      	ldr	r2, [r2, #0]
  403acc:	3b04      	subs	r3, #4
  403ace:	2a00      	cmp	r2, #0
  403ad0:	d1f8      	bne.n	403ac4 <quorem+0x100>
  403ad2:	3c01      	subs	r4, #1
  403ad4:	e7f3      	b.n	403abe <quorem+0xfa>
  403ad6:	4628      	mov	r0, r5
  403ad8:	e000      	b.n	403adc <quorem+0x118>
  403ada:	2000      	movs	r0, #0
  403adc:	b003      	add	sp, #12
  403ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ae2:	0000      	movs	r0, r0
  403ae4:	0000      	movs	r0, r0
	...

00403ae8 <_dtoa_r>:
  403ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403aec:	6a45      	ldr	r5, [r0, #36]	; 0x24
  403aee:	b095      	sub	sp, #84	; 0x54
  403af0:	4682      	mov	sl, r0
  403af2:	9c21      	ldr	r4, [sp, #132]	; 0x84
  403af4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403af8:	b945      	cbnz	r5, 403b0c <_dtoa_r+0x24>
  403afa:	2010      	movs	r0, #16
  403afc:	f000 ff7e 	bl	4049fc <malloc>
  403b00:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
  403b04:	6045      	str	r5, [r0, #4]
  403b06:	6085      	str	r5, [r0, #8]
  403b08:	6005      	str	r5, [r0, #0]
  403b0a:	60c5      	str	r5, [r0, #12]
  403b0c:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403b10:	6819      	ldr	r1, [r3, #0]
  403b12:	b159      	cbz	r1, 403b2c <_dtoa_r+0x44>
  403b14:	685a      	ldr	r2, [r3, #4]
  403b16:	604a      	str	r2, [r1, #4]
  403b18:	2301      	movs	r3, #1
  403b1a:	4093      	lsls	r3, r2
  403b1c:	608b      	str	r3, [r1, #8]
  403b1e:	4650      	mov	r0, sl
  403b20:	f001 f80b 	bl	404b3a <_Bfree>
  403b24:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403b28:	2200      	movs	r2, #0
  403b2a:	601a      	str	r2, [r3, #0]
  403b2c:	9b03      	ldr	r3, [sp, #12]
  403b2e:	4aa0      	ldr	r2, [pc, #640]	; (403db0 <_dtoa_r+0x2c8>)
  403b30:	2b00      	cmp	r3, #0
  403b32:	bfbf      	itttt	lt
  403b34:	2301      	movlt	r3, #1
  403b36:	6023      	strlt	r3, [r4, #0]
  403b38:	9b03      	ldrlt	r3, [sp, #12]
  403b3a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
  403b3e:	bfb8      	it	lt
  403b40:	9303      	strlt	r3, [sp, #12]
  403b42:	f8dd 800c 	ldr.w	r8, [sp, #12]
  403b46:	bfa4      	itt	ge
  403b48:	2300      	movge	r3, #0
  403b4a:	6023      	strge	r3, [r4, #0]
  403b4c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
  403b50:	0d1b      	lsrs	r3, r3, #20
  403b52:	051b      	lsls	r3, r3, #20
  403b54:	4293      	cmp	r3, r2
  403b56:	d11d      	bne.n	403b94 <_dtoa_r+0xac>
  403b58:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403b5a:	f242 730f 	movw	r3, #9999	; 0x270f
  403b5e:	6013      	str	r3, [r2, #0]
  403b60:	9b02      	ldr	r3, [sp, #8]
  403b62:	b943      	cbnz	r3, 403b76 <_dtoa_r+0x8e>
  403b64:	4a93      	ldr	r2, [pc, #588]	; (403db4 <_dtoa_r+0x2cc>)
  403b66:	4b94      	ldr	r3, [pc, #592]	; (403db8 <_dtoa_r+0x2d0>)
  403b68:	f3c8 0013 	ubfx	r0, r8, #0, #20
  403b6c:	2800      	cmp	r0, #0
  403b6e:	bf14      	ite	ne
  403b70:	4618      	movne	r0, r3
  403b72:	4610      	moveq	r0, r2
  403b74:	e000      	b.n	403b78 <_dtoa_r+0x90>
  403b76:	4890      	ldr	r0, [pc, #576]	; (403db8 <_dtoa_r+0x2d0>)
  403b78:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403b7a:	2b00      	cmp	r3, #0
  403b7c:	f000 854a 	beq.w	404614 <_dtoa_r+0xb2c>
  403b80:	78c3      	ldrb	r3, [r0, #3]
  403b82:	b113      	cbz	r3, 403b8a <_dtoa_r+0xa2>
  403b84:	f100 0308 	add.w	r3, r0, #8
  403b88:	e000      	b.n	403b8c <_dtoa_r+0xa4>
  403b8a:	1cc3      	adds	r3, r0, #3
  403b8c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403b8e:	6013      	str	r3, [r2, #0]
  403b90:	f000 bd40 	b.w	404614 <_dtoa_r+0xb2c>
  403b94:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  403b98:	2200      	movs	r2, #0
  403b9a:	2300      	movs	r3, #0
  403b9c:	4620      	mov	r0, r4
  403b9e:	4629      	mov	r1, r5
  403ba0:	f002 f954 	bl	405e4c <__aeabi_dcmpeq>
  403ba4:	4607      	mov	r7, r0
  403ba6:	b158      	cbz	r0, 403bc0 <_dtoa_r+0xd8>
  403ba8:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403baa:	2301      	movs	r3, #1
  403bac:	6013      	str	r3, [r2, #0]
  403bae:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403bb0:	2b00      	cmp	r3, #0
  403bb2:	f000 8522 	beq.w	4045fa <_dtoa_r+0xb12>
  403bb6:	4881      	ldr	r0, [pc, #516]	; (403dbc <_dtoa_r+0x2d4>)
  403bb8:	6018      	str	r0, [r3, #0]
  403bba:	3801      	subs	r0, #1
  403bbc:	f000 bd2a 	b.w	404614 <_dtoa_r+0xb2c>
  403bc0:	ab12      	add	r3, sp, #72	; 0x48
  403bc2:	9301      	str	r3, [sp, #4]
  403bc4:	ab13      	add	r3, sp, #76	; 0x4c
  403bc6:	9300      	str	r3, [sp, #0]
  403bc8:	4622      	mov	r2, r4
  403bca:	462b      	mov	r3, r5
  403bcc:	4650      	mov	r0, sl
  403bce:	f001 fa07 	bl	404fe0 <__d2b>
  403bd2:	f3c8 560a 	ubfx	r6, r8, #20, #11
  403bd6:	9004      	str	r0, [sp, #16]
  403bd8:	b156      	cbz	r6, 403bf0 <_dtoa_r+0x108>
  403bda:	f3c5 0313 	ubfx	r3, r5, #0, #20
  403bde:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403be2:	4620      	mov	r0, r4
  403be4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403be8:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
  403bec:	9711      	str	r7, [sp, #68]	; 0x44
  403bee:	e01d      	b.n	403c2c <_dtoa_r+0x144>
  403bf0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403bf2:	9e12      	ldr	r6, [sp, #72]	; 0x48
  403bf4:	441e      	add	r6, r3
  403bf6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403bfa:	2b20      	cmp	r3, #32
  403bfc:	dd0a      	ble.n	403c14 <_dtoa_r+0x12c>
  403bfe:	9a02      	ldr	r2, [sp, #8]
  403c00:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403c04:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403c08:	fa22 f000 	lsr.w	r0, r2, r0
  403c0c:	fa08 f303 	lsl.w	r3, r8, r3
  403c10:	4318      	orrs	r0, r3
  403c12:	e004      	b.n	403c1e <_dtoa_r+0x136>
  403c14:	f1c3 0020 	rsb	r0, r3, #32
  403c18:	9b02      	ldr	r3, [sp, #8]
  403c1a:	fa03 f000 	lsl.w	r0, r3, r0
  403c1e:	f001 fe37 	bl	405890 <__aeabi_ui2d>
  403c22:	2301      	movs	r3, #1
  403c24:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403c28:	3e01      	subs	r6, #1
  403c2a:	9311      	str	r3, [sp, #68]	; 0x44
  403c2c:	2200      	movs	r2, #0
  403c2e:	4b64      	ldr	r3, [pc, #400]	; (403dc0 <_dtoa_r+0x2d8>)
  403c30:	f001 fcf0 	bl	405614 <__aeabi_dsub>
  403c34:	a358      	add	r3, pc, #352	; (adr r3, 403d98 <_dtoa_r+0x2b0>)
  403c36:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c3a:	f001 fe9f 	bl	40597c <__aeabi_dmul>
  403c3e:	a358      	add	r3, pc, #352	; (adr r3, 403da0 <_dtoa_r+0x2b8>)
  403c40:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c44:	f001 fce8 	bl	405618 <__adddf3>
  403c48:	4604      	mov	r4, r0
  403c4a:	4630      	mov	r0, r6
  403c4c:	460d      	mov	r5, r1
  403c4e:	f001 fe2f 	bl	4058b0 <__aeabi_i2d>
  403c52:	a355      	add	r3, pc, #340	; (adr r3, 403da8 <_dtoa_r+0x2c0>)
  403c54:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c58:	f001 fe90 	bl	40597c <__aeabi_dmul>
  403c5c:	4602      	mov	r2, r0
  403c5e:	460b      	mov	r3, r1
  403c60:	4620      	mov	r0, r4
  403c62:	4629      	mov	r1, r5
  403c64:	f001 fcd8 	bl	405618 <__adddf3>
  403c68:	4604      	mov	r4, r0
  403c6a:	460d      	mov	r5, r1
  403c6c:	f002 f936 	bl	405edc <__aeabi_d2iz>
  403c70:	2200      	movs	r2, #0
  403c72:	4683      	mov	fp, r0
  403c74:	2300      	movs	r3, #0
  403c76:	4620      	mov	r0, r4
  403c78:	4629      	mov	r1, r5
  403c7a:	f002 f8f1 	bl	405e60 <__aeabi_dcmplt>
  403c7e:	b158      	cbz	r0, 403c98 <_dtoa_r+0x1b0>
  403c80:	4658      	mov	r0, fp
  403c82:	f001 fe15 	bl	4058b0 <__aeabi_i2d>
  403c86:	4602      	mov	r2, r0
  403c88:	460b      	mov	r3, r1
  403c8a:	4620      	mov	r0, r4
  403c8c:	4629      	mov	r1, r5
  403c8e:	f002 f8dd 	bl	405e4c <__aeabi_dcmpeq>
  403c92:	b908      	cbnz	r0, 403c98 <_dtoa_r+0x1b0>
  403c94:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
  403c98:	f1bb 0f16 	cmp.w	fp, #22
  403c9c:	d80d      	bhi.n	403cba <_dtoa_r+0x1d2>
  403c9e:	4949      	ldr	r1, [pc, #292]	; (403dc4 <_dtoa_r+0x2dc>)
  403ca0:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  403ca4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403ca8:	e9d1 0100 	ldrd	r0, r1, [r1]
  403cac:	f002 f8f6 	bl	405e9c <__aeabi_dcmpgt>
  403cb0:	b130      	cbz	r0, 403cc0 <_dtoa_r+0x1d8>
  403cb2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
  403cb6:	2300      	movs	r3, #0
  403cb8:	e000      	b.n	403cbc <_dtoa_r+0x1d4>
  403cba:	2301      	movs	r3, #1
  403cbc:	9310      	str	r3, [sp, #64]	; 0x40
  403cbe:	e000      	b.n	403cc2 <_dtoa_r+0x1da>
  403cc0:	9010      	str	r0, [sp, #64]	; 0x40
  403cc2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403cc4:	1b9e      	subs	r6, r3, r6
  403cc6:	1e73      	subs	r3, r6, #1
  403cc8:	9307      	str	r3, [sp, #28]
  403cca:	bf43      	ittte	mi
  403ccc:	f1c3 0800 	rsbmi	r8, r3, #0
  403cd0:	2300      	movmi	r3, #0
  403cd2:	9307      	strmi	r3, [sp, #28]
  403cd4:	f04f 0800 	movpl.w	r8, #0
  403cd8:	f1bb 0f00 	cmp.w	fp, #0
  403cdc:	db06      	blt.n	403cec <_dtoa_r+0x204>
  403cde:	9b07      	ldr	r3, [sp, #28]
  403ce0:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  403ce4:	445b      	add	r3, fp
  403ce6:	9307      	str	r3, [sp, #28]
  403ce8:	2700      	movs	r7, #0
  403cea:	e005      	b.n	403cf8 <_dtoa_r+0x210>
  403cec:	2300      	movs	r3, #0
  403cee:	ebcb 0808 	rsb	r8, fp, r8
  403cf2:	f1cb 0700 	rsb	r7, fp, #0
  403cf6:	930b      	str	r3, [sp, #44]	; 0x2c
  403cf8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  403cfa:	2b09      	cmp	r3, #9
  403cfc:	d827      	bhi.n	403d4e <_dtoa_r+0x266>
  403cfe:	2b05      	cmp	r3, #5
  403d00:	bfc4      	itt	gt
  403d02:	3b04      	subgt	r3, #4
  403d04:	931e      	strgt	r3, [sp, #120]	; 0x78
  403d06:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  403d08:	f1a3 0302 	sub.w	r3, r3, #2
  403d0c:	bfcc      	ite	gt
  403d0e:	2500      	movgt	r5, #0
  403d10:	2501      	movle	r5, #1
  403d12:	2b03      	cmp	r3, #3
  403d14:	d820      	bhi.n	403d58 <_dtoa_r+0x270>
  403d16:	e8df f003 	tbb	[pc, r3]
  403d1a:	0e06      	.short	0x0e06
  403d1c:	0402      	.short	0x0402
  403d1e:	2301      	movs	r3, #1
  403d20:	e002      	b.n	403d28 <_dtoa_r+0x240>
  403d22:	2301      	movs	r3, #1
  403d24:	e008      	b.n	403d38 <_dtoa_r+0x250>
  403d26:	2300      	movs	r3, #0
  403d28:	930a      	str	r3, [sp, #40]	; 0x28
  403d2a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403d2c:	2b00      	cmp	r3, #0
  403d2e:	dd1d      	ble.n	403d6c <_dtoa_r+0x284>
  403d30:	4699      	mov	r9, r3
  403d32:	9305      	str	r3, [sp, #20]
  403d34:	e021      	b.n	403d7a <_dtoa_r+0x292>
  403d36:	2300      	movs	r3, #0
  403d38:	930a      	str	r3, [sp, #40]	; 0x28
  403d3a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403d3c:	eb0b 0903 	add.w	r9, fp, r3
  403d40:	f109 0301 	add.w	r3, r9, #1
  403d44:	2b01      	cmp	r3, #1
  403d46:	9305      	str	r3, [sp, #20]
  403d48:	bfb8      	it	lt
  403d4a:	2301      	movlt	r3, #1
  403d4c:	e015      	b.n	403d7a <_dtoa_r+0x292>
  403d4e:	2501      	movs	r5, #1
  403d50:	2300      	movs	r3, #0
  403d52:	931e      	str	r3, [sp, #120]	; 0x78
  403d54:	950a      	str	r5, [sp, #40]	; 0x28
  403d56:	e001      	b.n	403d5c <_dtoa_r+0x274>
  403d58:	2301      	movs	r3, #1
  403d5a:	930a      	str	r3, [sp, #40]	; 0x28
  403d5c:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
  403d60:	2200      	movs	r2, #0
  403d62:	f8cd 9014 	str.w	r9, [sp, #20]
  403d66:	2312      	movs	r3, #18
  403d68:	921f      	str	r2, [sp, #124]	; 0x7c
  403d6a:	e006      	b.n	403d7a <_dtoa_r+0x292>
  403d6c:	f04f 0901 	mov.w	r9, #1
  403d70:	f8cd 9014 	str.w	r9, [sp, #20]
  403d74:	464b      	mov	r3, r9
  403d76:	f8cd 907c 	str.w	r9, [sp, #124]	; 0x7c
  403d7a:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
  403d7e:	2200      	movs	r2, #0
  403d80:	6062      	str	r2, [r4, #4]
  403d82:	2104      	movs	r1, #4
  403d84:	f101 0214 	add.w	r2, r1, #20
  403d88:	429a      	cmp	r2, r3
  403d8a:	d81d      	bhi.n	403dc8 <_dtoa_r+0x2e0>
  403d8c:	6862      	ldr	r2, [r4, #4]
  403d8e:	3201      	adds	r2, #1
  403d90:	6062      	str	r2, [r4, #4]
  403d92:	0049      	lsls	r1, r1, #1
  403d94:	e7f6      	b.n	403d84 <_dtoa_r+0x29c>
  403d96:	bf00      	nop
  403d98:	636f4361 	.word	0x636f4361
  403d9c:	3fd287a7 	.word	0x3fd287a7
  403da0:	8b60c8b3 	.word	0x8b60c8b3
  403da4:	3fc68a28 	.word	0x3fc68a28
  403da8:	509f79fb 	.word	0x509f79fb
  403dac:	3fd34413 	.word	0x3fd34413
  403db0:	7ff00000 	.word	0x7ff00000
  403db4:	004069a0 	.word	0x004069a0
  403db8:	004069a9 	.word	0x004069a9
  403dbc:	0040697d 	.word	0x0040697d
  403dc0:	3ff80000 	.word	0x3ff80000
  403dc4:	00406a20 	.word	0x00406a20
  403dc8:	6861      	ldr	r1, [r4, #4]
  403dca:	4650      	mov	r0, sl
  403dcc:	f000 fe80 	bl	404ad0 <_Balloc>
  403dd0:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403dd4:	6020      	str	r0, [r4, #0]
  403dd6:	681b      	ldr	r3, [r3, #0]
  403dd8:	9306      	str	r3, [sp, #24]
  403dda:	9b05      	ldr	r3, [sp, #20]
  403ddc:	2b0e      	cmp	r3, #14
  403dde:	f200 815d 	bhi.w	40409c <_dtoa_r+0x5b4>
  403de2:	2d00      	cmp	r5, #0
  403de4:	f000 815a 	beq.w	40409c <_dtoa_r+0x5b4>
  403de8:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
  403dec:	f1bb 0f00 	cmp.w	fp, #0
  403df0:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
  403df4:	dd31      	ble.n	403e5a <_dtoa_r+0x372>
  403df6:	4aa0      	ldr	r2, [pc, #640]	; (404078 <_dtoa_r+0x590>)
  403df8:	f00b 030f 	and.w	r3, fp, #15
  403dfc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  403e00:	e9d3 3400 	ldrd	r3, r4, [r3]
  403e04:	ea4f 152b 	mov.w	r5, fp, asr #4
  403e08:	06e8      	lsls	r0, r5, #27
  403e0a:	e9cd 3408 	strd	r3, r4, [sp, #32]
  403e0e:	d50c      	bpl.n	403e2a <_dtoa_r+0x342>
  403e10:	4b9a      	ldr	r3, [pc, #616]	; (40407c <_dtoa_r+0x594>)
  403e12:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403e16:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403e1a:	f001 fed9 	bl	405bd0 <__aeabi_ddiv>
  403e1e:	f005 050f 	and.w	r5, r5, #15
  403e22:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e26:	2403      	movs	r4, #3
  403e28:	e000      	b.n	403e2c <_dtoa_r+0x344>
  403e2a:	2402      	movs	r4, #2
  403e2c:	4e93      	ldr	r6, [pc, #588]	; (40407c <_dtoa_r+0x594>)
  403e2e:	b16d      	cbz	r5, 403e4c <_dtoa_r+0x364>
  403e30:	07e9      	lsls	r1, r5, #31
  403e32:	d508      	bpl.n	403e46 <_dtoa_r+0x35e>
  403e34:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e38:	e9d6 2300 	ldrd	r2, r3, [r6]
  403e3c:	f001 fd9e 	bl	40597c <__aeabi_dmul>
  403e40:	e9cd 0108 	strd	r0, r1, [sp, #32]
  403e44:	3401      	adds	r4, #1
  403e46:	106d      	asrs	r5, r5, #1
  403e48:	3608      	adds	r6, #8
  403e4a:	e7f0      	b.n	403e2e <_dtoa_r+0x346>
  403e4c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  403e50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403e54:	f001 febc 	bl	405bd0 <__aeabi_ddiv>
  403e58:	e020      	b.n	403e9c <_dtoa_r+0x3b4>
  403e5a:	f1cb 0500 	rsb	r5, fp, #0
  403e5e:	b305      	cbz	r5, 403ea2 <_dtoa_r+0x3ba>
  403e60:	4b85      	ldr	r3, [pc, #532]	; (404078 <_dtoa_r+0x590>)
  403e62:	4e86      	ldr	r6, [pc, #536]	; (40407c <_dtoa_r+0x594>)
  403e64:	f005 020f 	and.w	r2, r5, #15
  403e68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e70:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403e74:	f001 fd82 	bl	40597c <__aeabi_dmul>
  403e78:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e7c:	112d      	asrs	r5, r5, #4
  403e7e:	2300      	movs	r3, #0
  403e80:	2402      	movs	r4, #2
  403e82:	b155      	cbz	r5, 403e9a <_dtoa_r+0x3b2>
  403e84:	07ea      	lsls	r2, r5, #31
  403e86:	d505      	bpl.n	403e94 <_dtoa_r+0x3ac>
  403e88:	e9d6 2300 	ldrd	r2, r3, [r6]
  403e8c:	f001 fd76 	bl	40597c <__aeabi_dmul>
  403e90:	3401      	adds	r4, #1
  403e92:	2301      	movs	r3, #1
  403e94:	106d      	asrs	r5, r5, #1
  403e96:	3608      	adds	r6, #8
  403e98:	e7f3      	b.n	403e82 <_dtoa_r+0x39a>
  403e9a:	b11b      	cbz	r3, 403ea4 <_dtoa_r+0x3bc>
  403e9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403ea0:	e000      	b.n	403ea4 <_dtoa_r+0x3bc>
  403ea2:	2402      	movs	r4, #2
  403ea4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403ea6:	b1e3      	cbz	r3, 403ee2 <_dtoa_r+0x3fa>
  403ea8:	e9dd 5602 	ldrd	r5, r6, [sp, #8]
  403eac:	2200      	movs	r2, #0
  403eae:	4b74      	ldr	r3, [pc, #464]	; (404080 <_dtoa_r+0x598>)
  403eb0:	4628      	mov	r0, r5
  403eb2:	4631      	mov	r1, r6
  403eb4:	f001 ffd4 	bl	405e60 <__aeabi_dcmplt>
  403eb8:	b198      	cbz	r0, 403ee2 <_dtoa_r+0x3fa>
  403eba:	9b05      	ldr	r3, [sp, #20]
  403ebc:	b18b      	cbz	r3, 403ee2 <_dtoa_r+0x3fa>
  403ebe:	f1b9 0f00 	cmp.w	r9, #0
  403ec2:	f340 80e7 	ble.w	404094 <_dtoa_r+0x5ac>
  403ec6:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
  403eca:	9308      	str	r3, [sp, #32]
  403ecc:	4631      	mov	r1, r6
  403ece:	2200      	movs	r2, #0
  403ed0:	4b6c      	ldr	r3, [pc, #432]	; (404084 <_dtoa_r+0x59c>)
  403ed2:	4628      	mov	r0, r5
  403ed4:	f001 fd52 	bl	40597c <__aeabi_dmul>
  403ed8:	3401      	adds	r4, #1
  403eda:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403ede:	464e      	mov	r6, r9
  403ee0:	e002      	b.n	403ee8 <_dtoa_r+0x400>
  403ee2:	9e05      	ldr	r6, [sp, #20]
  403ee4:	f8cd b020 	str.w	fp, [sp, #32]
  403ee8:	4620      	mov	r0, r4
  403eea:	f001 fce1 	bl	4058b0 <__aeabi_i2d>
  403eee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403ef2:	f001 fd43 	bl	40597c <__aeabi_dmul>
  403ef6:	4b64      	ldr	r3, [pc, #400]	; (404088 <_dtoa_r+0x5a0>)
  403ef8:	2200      	movs	r2, #0
  403efa:	f001 fb8d 	bl	405618 <__adddf3>
  403efe:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
  403f02:	4604      	mov	r4, r0
  403f04:	930c      	str	r3, [sp, #48]	; 0x30
  403f06:	461d      	mov	r5, r3
  403f08:	b9d6      	cbnz	r6, 403f40 <_dtoa_r+0x458>
  403f0a:	2200      	movs	r2, #0
  403f0c:	4b5f      	ldr	r3, [pc, #380]	; (40408c <_dtoa_r+0x5a4>)
  403f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f12:	f001 fb7f 	bl	405614 <__aeabi_dsub>
  403f16:	4622      	mov	r2, r4
  403f18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f1e:	f001 ffbd 	bl	405e9c <__aeabi_dcmpgt>
  403f22:	2800      	cmp	r0, #0
  403f24:	f040 8240 	bne.w	4043a8 <_dtoa_r+0x8c0>
  403f28:	990c      	ldr	r1, [sp, #48]	; 0x30
  403f2a:	4622      	mov	r2, r4
  403f2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  403f30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f34:	f001 ff94 	bl	405e60 <__aeabi_dcmplt>
  403f38:	2800      	cmp	r0, #0
  403f3a:	f040 822c 	bne.w	404396 <_dtoa_r+0x8ae>
  403f3e:	e0a9      	b.n	404094 <_dtoa_r+0x5ac>
  403f40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403f42:	4b4d      	ldr	r3, [pc, #308]	; (404078 <_dtoa_r+0x590>)
  403f44:	1e71      	subs	r1, r6, #1
  403f46:	2a00      	cmp	r2, #0
  403f48:	d049      	beq.n	403fde <_dtoa_r+0x4f6>
  403f4a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  403f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f52:	2000      	movs	r0, #0
  403f54:	494e      	ldr	r1, [pc, #312]	; (404090 <_dtoa_r+0x5a8>)
  403f56:	f001 fe3b 	bl	405bd0 <__aeabi_ddiv>
  403f5a:	4622      	mov	r2, r4
  403f5c:	462b      	mov	r3, r5
  403f5e:	f001 fb59 	bl	405614 <__aeabi_dsub>
  403f62:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403f66:	9c06      	ldr	r4, [sp, #24]
  403f68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f6c:	f001 ffb6 	bl	405edc <__aeabi_d2iz>
  403f70:	4605      	mov	r5, r0
  403f72:	f001 fc9d 	bl	4058b0 <__aeabi_i2d>
  403f76:	4602      	mov	r2, r0
  403f78:	460b      	mov	r3, r1
  403f7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f7e:	f001 fb49 	bl	405614 <__aeabi_dsub>
  403f82:	3530      	adds	r5, #48	; 0x30
  403f84:	f804 5b01 	strb.w	r5, [r4], #1
  403f88:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  403f8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f90:	f001 ff66 	bl	405e60 <__aeabi_dcmplt>
  403f94:	2800      	cmp	r0, #0
  403f96:	f040 8320 	bne.w	4045da <_dtoa_r+0xaf2>
  403f9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f9e:	2000      	movs	r0, #0
  403fa0:	4937      	ldr	r1, [pc, #220]	; (404080 <_dtoa_r+0x598>)
  403fa2:	f001 fb37 	bl	405614 <__aeabi_dsub>
  403fa6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  403faa:	f001 ff59 	bl	405e60 <__aeabi_dcmplt>
  403fae:	2800      	cmp	r0, #0
  403fb0:	f040 80d2 	bne.w	404158 <_dtoa_r+0x670>
  403fb4:	9b06      	ldr	r3, [sp, #24]
  403fb6:	1ae3      	subs	r3, r4, r3
  403fb8:	42b3      	cmp	r3, r6
  403fba:	da6b      	bge.n	404094 <_dtoa_r+0x5ac>
  403fbc:	2200      	movs	r2, #0
  403fbe:	4b31      	ldr	r3, [pc, #196]	; (404084 <_dtoa_r+0x59c>)
  403fc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403fc4:	f001 fcda 	bl	40597c <__aeabi_dmul>
  403fc8:	2200      	movs	r2, #0
  403fca:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403fce:	4b2d      	ldr	r3, [pc, #180]	; (404084 <_dtoa_r+0x59c>)
  403fd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403fd4:	f001 fcd2 	bl	40597c <__aeabi_dmul>
  403fd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403fdc:	e7c4      	b.n	403f68 <_dtoa_r+0x480>
  403fde:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  403fe2:	4622      	mov	r2, r4
  403fe4:	462b      	mov	r3, r5
  403fe6:	e9d1 0100 	ldrd	r0, r1, [r1]
  403fea:	f001 fcc7 	bl	40597c <__aeabi_dmul>
  403fee:	9b06      	ldr	r3, [sp, #24]
  403ff0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403ff4:	199c      	adds	r4, r3, r6
  403ff6:	461d      	mov	r5, r3
  403ff8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ffc:	f001 ff6e 	bl	405edc <__aeabi_d2iz>
  404000:	4606      	mov	r6, r0
  404002:	f001 fc55 	bl	4058b0 <__aeabi_i2d>
  404006:	3630      	adds	r6, #48	; 0x30
  404008:	4602      	mov	r2, r0
  40400a:	460b      	mov	r3, r1
  40400c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404010:	f001 fb00 	bl	405614 <__aeabi_dsub>
  404014:	f805 6b01 	strb.w	r6, [r5], #1
  404018:	42ac      	cmp	r4, r5
  40401a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40401e:	f04f 0200 	mov.w	r2, #0
  404022:	d123      	bne.n	40406c <_dtoa_r+0x584>
  404024:	4b1a      	ldr	r3, [pc, #104]	; (404090 <_dtoa_r+0x5a8>)
  404026:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40402a:	f001 faf5 	bl	405618 <__adddf3>
  40402e:	4602      	mov	r2, r0
  404030:	460b      	mov	r3, r1
  404032:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404036:	f001 ff31 	bl	405e9c <__aeabi_dcmpgt>
  40403a:	2800      	cmp	r0, #0
  40403c:	f040 808c 	bne.w	404158 <_dtoa_r+0x670>
  404040:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  404044:	2000      	movs	r0, #0
  404046:	4912      	ldr	r1, [pc, #72]	; (404090 <_dtoa_r+0x5a8>)
  404048:	f001 fae4 	bl	405614 <__aeabi_dsub>
  40404c:	4602      	mov	r2, r0
  40404e:	460b      	mov	r3, r1
  404050:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404054:	f001 ff04 	bl	405e60 <__aeabi_dcmplt>
  404058:	b1e0      	cbz	r0, 404094 <_dtoa_r+0x5ac>
  40405a:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  40405e:	2b30      	cmp	r3, #48	; 0x30
  404060:	f104 32ff 	add.w	r2, r4, #4294967295	; 0xffffffff
  404064:	f040 82b9 	bne.w	4045da <_dtoa_r+0xaf2>
  404068:	4614      	mov	r4, r2
  40406a:	e7f6      	b.n	40405a <_dtoa_r+0x572>
  40406c:	4b05      	ldr	r3, [pc, #20]	; (404084 <_dtoa_r+0x59c>)
  40406e:	f001 fc85 	bl	40597c <__aeabi_dmul>
  404072:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404076:	e7bf      	b.n	403ff8 <_dtoa_r+0x510>
  404078:	00406a20 	.word	0x00406a20
  40407c:	00406ae8 	.word	0x00406ae8
  404080:	3ff00000 	.word	0x3ff00000
  404084:	40240000 	.word	0x40240000
  404088:	401c0000 	.word	0x401c0000
  40408c:	40140000 	.word	0x40140000
  404090:	3fe00000 	.word	0x3fe00000
  404094:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
  404098:	e9cd 3402 	strd	r3, r4, [sp, #8]
  40409c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40409e:	2b00      	cmp	r3, #0
  4040a0:	db7d      	blt.n	40419e <_dtoa_r+0x6b6>
  4040a2:	f1bb 0f0e 	cmp.w	fp, #14
  4040a6:	dc7a      	bgt.n	40419e <_dtoa_r+0x6b6>
  4040a8:	4bab      	ldr	r3, [pc, #684]	; (404358 <_dtoa_r+0x870>)
  4040aa:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
  4040ae:	e9d3 6700 	ldrd	r6, r7, [r3]
  4040b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4040b4:	2b00      	cmp	r3, #0
  4040b6:	da14      	bge.n	4040e2 <_dtoa_r+0x5fa>
  4040b8:	9b05      	ldr	r3, [sp, #20]
  4040ba:	2b00      	cmp	r3, #0
  4040bc:	dc11      	bgt.n	4040e2 <_dtoa_r+0x5fa>
  4040be:	f040 816c 	bne.w	40439a <_dtoa_r+0x8b2>
  4040c2:	2200      	movs	r2, #0
  4040c4:	4ba5      	ldr	r3, [pc, #660]	; (40435c <_dtoa_r+0x874>)
  4040c6:	4630      	mov	r0, r6
  4040c8:	4639      	mov	r1, r7
  4040ca:	f001 fc57 	bl	40597c <__aeabi_dmul>
  4040ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4040d2:	f001 fed9 	bl	405e88 <__aeabi_dcmpge>
  4040d6:	9d05      	ldr	r5, [sp, #20]
  4040d8:	462e      	mov	r6, r5
  4040da:	2800      	cmp	r0, #0
  4040dc:	f040 815f 	bne.w	40439e <_dtoa_r+0x8b6>
  4040e0:	e165      	b.n	4043ae <_dtoa_r+0x8c6>
  4040e2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4040e6:	9c06      	ldr	r4, [sp, #24]
  4040e8:	4632      	mov	r2, r6
  4040ea:	463b      	mov	r3, r7
  4040ec:	4640      	mov	r0, r8
  4040ee:	4649      	mov	r1, r9
  4040f0:	f001 fd6e 	bl	405bd0 <__aeabi_ddiv>
  4040f4:	f001 fef2 	bl	405edc <__aeabi_d2iz>
  4040f8:	4605      	mov	r5, r0
  4040fa:	f001 fbd9 	bl	4058b0 <__aeabi_i2d>
  4040fe:	4632      	mov	r2, r6
  404100:	463b      	mov	r3, r7
  404102:	f001 fc3b 	bl	40597c <__aeabi_dmul>
  404106:	460b      	mov	r3, r1
  404108:	4602      	mov	r2, r0
  40410a:	4649      	mov	r1, r9
  40410c:	4640      	mov	r0, r8
  40410e:	f001 fa81 	bl	405614 <__aeabi_dsub>
  404112:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  404116:	9b06      	ldr	r3, [sp, #24]
  404118:	f804 eb01 	strb.w	lr, [r4], #1
  40411c:	ebc3 0e04 	rsb	lr, r3, r4
  404120:	9b05      	ldr	r3, [sp, #20]
  404122:	4573      	cmp	r3, lr
  404124:	d12e      	bne.n	404184 <_dtoa_r+0x69c>
  404126:	4602      	mov	r2, r0
  404128:	460b      	mov	r3, r1
  40412a:	f001 fa75 	bl	405618 <__adddf3>
  40412e:	4680      	mov	r8, r0
  404130:	4689      	mov	r9, r1
  404132:	4602      	mov	r2, r0
  404134:	460b      	mov	r3, r1
  404136:	4630      	mov	r0, r6
  404138:	4639      	mov	r1, r7
  40413a:	f001 fe91 	bl	405e60 <__aeabi_dcmplt>
  40413e:	b978      	cbnz	r0, 404160 <_dtoa_r+0x678>
  404140:	4642      	mov	r2, r8
  404142:	464b      	mov	r3, r9
  404144:	4630      	mov	r0, r6
  404146:	4639      	mov	r1, r7
  404148:	f001 fe80 	bl	405e4c <__aeabi_dcmpeq>
  40414c:	2800      	cmp	r0, #0
  40414e:	f000 8246 	beq.w	4045de <_dtoa_r+0xaf6>
  404152:	07eb      	lsls	r3, r5, #31
  404154:	d404      	bmi.n	404160 <_dtoa_r+0x678>
  404156:	e242      	b.n	4045de <_dtoa_r+0xaf6>
  404158:	f8dd b020 	ldr.w	fp, [sp, #32]
  40415c:	e000      	b.n	404160 <_dtoa_r+0x678>
  40415e:	461c      	mov	r4, r3
  404160:	f814 2c01 	ldrb.w	r2, [r4, #-1]
  404164:	2a39      	cmp	r2, #57	; 0x39
  404166:	f104 33ff 	add.w	r3, r4, #4294967295	; 0xffffffff
  40416a:	d107      	bne.n	40417c <_dtoa_r+0x694>
  40416c:	9a06      	ldr	r2, [sp, #24]
  40416e:	429a      	cmp	r2, r3
  404170:	d1f5      	bne.n	40415e <_dtoa_r+0x676>
  404172:	9906      	ldr	r1, [sp, #24]
  404174:	2230      	movs	r2, #48	; 0x30
  404176:	f10b 0b01 	add.w	fp, fp, #1
  40417a:	700a      	strb	r2, [r1, #0]
  40417c:	781a      	ldrb	r2, [r3, #0]
  40417e:	3201      	adds	r2, #1
  404180:	701a      	strb	r2, [r3, #0]
  404182:	e22c      	b.n	4045de <_dtoa_r+0xaf6>
  404184:	2200      	movs	r2, #0
  404186:	4b76      	ldr	r3, [pc, #472]	; (404360 <_dtoa_r+0x878>)
  404188:	f001 fbf8 	bl	40597c <__aeabi_dmul>
  40418c:	2200      	movs	r2, #0
  40418e:	2300      	movs	r3, #0
  404190:	4680      	mov	r8, r0
  404192:	4689      	mov	r9, r1
  404194:	f001 fe5a 	bl	405e4c <__aeabi_dcmpeq>
  404198:	2800      	cmp	r0, #0
  40419a:	d0a5      	beq.n	4040e8 <_dtoa_r+0x600>
  40419c:	e21f      	b.n	4045de <_dtoa_r+0xaf6>
  40419e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4041a0:	2a00      	cmp	r2, #0
  4041a2:	d02b      	beq.n	4041fc <_dtoa_r+0x714>
  4041a4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4041a6:	2a01      	cmp	r2, #1
  4041a8:	dc0a      	bgt.n	4041c0 <_dtoa_r+0x6d8>
  4041aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4041ac:	b112      	cbz	r2, 4041b4 <_dtoa_r+0x6cc>
  4041ae:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4041b2:	e002      	b.n	4041ba <_dtoa_r+0x6d2>
  4041b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4041b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4041ba:	463d      	mov	r5, r7
  4041bc:	4644      	mov	r4, r8
  4041be:	e013      	b.n	4041e8 <_dtoa_r+0x700>
  4041c0:	9b05      	ldr	r3, [sp, #20]
  4041c2:	1e5d      	subs	r5, r3, #1
  4041c4:	42af      	cmp	r7, r5
  4041c6:	bfbf      	itttt	lt
  4041c8:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
  4041ca:	1bea      	sublt	r2, r5, r7
  4041cc:	189b      	addlt	r3, r3, r2
  4041ce:	930b      	strlt	r3, [sp, #44]	; 0x2c
  4041d0:	9b05      	ldr	r3, [sp, #20]
  4041d2:	bfb6      	itet	lt
  4041d4:	462f      	movlt	r7, r5
  4041d6:	1b7d      	subge	r5, r7, r5
  4041d8:	2500      	movlt	r5, #0
  4041da:	2b00      	cmp	r3, #0
  4041dc:	bfab      	itete	ge
  4041de:	9b05      	ldrge	r3, [sp, #20]
  4041e0:	ebc3 0408 	rsblt	r4, r3, r8
  4041e4:	4644      	movge	r4, r8
  4041e6:	2300      	movlt	r3, #0
  4041e8:	9a07      	ldr	r2, [sp, #28]
  4041ea:	2101      	movs	r1, #1
  4041ec:	441a      	add	r2, r3
  4041ee:	4650      	mov	r0, sl
  4041f0:	4498      	add	r8, r3
  4041f2:	9207      	str	r2, [sp, #28]
  4041f4:	f000 fd40 	bl	404c78 <__i2b>
  4041f8:	4606      	mov	r6, r0
  4041fa:	e002      	b.n	404202 <_dtoa_r+0x71a>
  4041fc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4041fe:	463d      	mov	r5, r7
  404200:	4644      	mov	r4, r8
  404202:	b15c      	cbz	r4, 40421c <_dtoa_r+0x734>
  404204:	9b07      	ldr	r3, [sp, #28]
  404206:	2b00      	cmp	r3, #0
  404208:	dd08      	ble.n	40421c <_dtoa_r+0x734>
  40420a:	42a3      	cmp	r3, r4
  40420c:	9a07      	ldr	r2, [sp, #28]
  40420e:	bfa8      	it	ge
  404210:	4623      	movge	r3, r4
  404212:	ebc3 0808 	rsb	r8, r3, r8
  404216:	1ae4      	subs	r4, r4, r3
  404218:	1ad3      	subs	r3, r2, r3
  40421a:	9307      	str	r3, [sp, #28]
  40421c:	2f00      	cmp	r7, #0
  40421e:	dd1d      	ble.n	40425c <_dtoa_r+0x774>
  404220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404222:	b1ab      	cbz	r3, 404250 <_dtoa_r+0x768>
  404224:	b18d      	cbz	r5, 40424a <_dtoa_r+0x762>
  404226:	4631      	mov	r1, r6
  404228:	462a      	mov	r2, r5
  40422a:	4650      	mov	r0, sl
  40422c:	f000 fdbe 	bl	404dac <__pow5mult>
  404230:	9a04      	ldr	r2, [sp, #16]
  404232:	4601      	mov	r1, r0
  404234:	4606      	mov	r6, r0
  404236:	4650      	mov	r0, sl
  404238:	f000 fd27 	bl	404c8a <__multiply>
  40423c:	9904      	ldr	r1, [sp, #16]
  40423e:	9008      	str	r0, [sp, #32]
  404240:	4650      	mov	r0, sl
  404242:	f000 fc7a 	bl	404b3a <_Bfree>
  404246:	9b08      	ldr	r3, [sp, #32]
  404248:	9304      	str	r3, [sp, #16]
  40424a:	1b7a      	subs	r2, r7, r5
  40424c:	d006      	beq.n	40425c <_dtoa_r+0x774>
  40424e:	e000      	b.n	404252 <_dtoa_r+0x76a>
  404250:	463a      	mov	r2, r7
  404252:	9904      	ldr	r1, [sp, #16]
  404254:	4650      	mov	r0, sl
  404256:	f000 fda9 	bl	404dac <__pow5mult>
  40425a:	9004      	str	r0, [sp, #16]
  40425c:	2101      	movs	r1, #1
  40425e:	4650      	mov	r0, sl
  404260:	f000 fd0a 	bl	404c78 <__i2b>
  404264:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404266:	4605      	mov	r5, r0
  404268:	b35b      	cbz	r3, 4042c2 <_dtoa_r+0x7da>
  40426a:	461a      	mov	r2, r3
  40426c:	4601      	mov	r1, r0
  40426e:	4650      	mov	r0, sl
  404270:	f000 fd9c 	bl	404dac <__pow5mult>
  404274:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404276:	2b01      	cmp	r3, #1
  404278:	4605      	mov	r5, r0
  40427a:	dc18      	bgt.n	4042ae <_dtoa_r+0x7c6>
  40427c:	9b02      	ldr	r3, [sp, #8]
  40427e:	b983      	cbnz	r3, 4042a2 <_dtoa_r+0x7ba>
  404280:	9b03      	ldr	r3, [sp, #12]
  404282:	f3c3 0313 	ubfx	r3, r3, #0, #20
  404286:	b973      	cbnz	r3, 4042a6 <_dtoa_r+0x7be>
  404288:	9b03      	ldr	r3, [sp, #12]
  40428a:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  40428e:	0d3f      	lsrs	r7, r7, #20
  404290:	053f      	lsls	r7, r7, #20
  404292:	b14f      	cbz	r7, 4042a8 <_dtoa_r+0x7c0>
  404294:	9b07      	ldr	r3, [sp, #28]
  404296:	3301      	adds	r3, #1
  404298:	f108 0801 	add.w	r8, r8, #1
  40429c:	9307      	str	r3, [sp, #28]
  40429e:	2701      	movs	r7, #1
  4042a0:	e002      	b.n	4042a8 <_dtoa_r+0x7c0>
  4042a2:	2700      	movs	r7, #0
  4042a4:	e000      	b.n	4042a8 <_dtoa_r+0x7c0>
  4042a6:	9f02      	ldr	r7, [sp, #8]
  4042a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4042aa:	b173      	cbz	r3, 4042ca <_dtoa_r+0x7e2>
  4042ac:	e000      	b.n	4042b0 <_dtoa_r+0x7c8>
  4042ae:	2700      	movs	r7, #0
  4042b0:	692b      	ldr	r3, [r5, #16]
  4042b2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  4042b6:	6918      	ldr	r0, [r3, #16]
  4042b8:	f000 fc91 	bl	404bde <__hi0bits>
  4042bc:	f1c0 0020 	rsb	r0, r0, #32
  4042c0:	e004      	b.n	4042cc <_dtoa_r+0x7e4>
  4042c2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4042c4:	2b01      	cmp	r3, #1
  4042c6:	ddd9      	ble.n	40427c <_dtoa_r+0x794>
  4042c8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  4042ca:	2001      	movs	r0, #1
  4042cc:	9b07      	ldr	r3, [sp, #28]
  4042ce:	4418      	add	r0, r3
  4042d0:	f010 001f 	ands.w	r0, r0, #31
  4042d4:	d008      	beq.n	4042e8 <_dtoa_r+0x800>
  4042d6:	f1c0 0320 	rsb	r3, r0, #32
  4042da:	2b04      	cmp	r3, #4
  4042dc:	dd02      	ble.n	4042e4 <_dtoa_r+0x7fc>
  4042de:	f1c0 001c 	rsb	r0, r0, #28
  4042e2:	e002      	b.n	4042ea <_dtoa_r+0x802>
  4042e4:	d006      	beq.n	4042f4 <_dtoa_r+0x80c>
  4042e6:	4618      	mov	r0, r3
  4042e8:	301c      	adds	r0, #28
  4042ea:	9b07      	ldr	r3, [sp, #28]
  4042ec:	4403      	add	r3, r0
  4042ee:	4480      	add	r8, r0
  4042f0:	4404      	add	r4, r0
  4042f2:	9307      	str	r3, [sp, #28]
  4042f4:	f1b8 0f00 	cmp.w	r8, #0
  4042f8:	dd05      	ble.n	404306 <_dtoa_r+0x81e>
  4042fa:	4642      	mov	r2, r8
  4042fc:	9904      	ldr	r1, [sp, #16]
  4042fe:	4650      	mov	r0, sl
  404300:	f000 fda2 	bl	404e48 <__lshift>
  404304:	9004      	str	r0, [sp, #16]
  404306:	9b07      	ldr	r3, [sp, #28]
  404308:	2b00      	cmp	r3, #0
  40430a:	dd05      	ble.n	404318 <_dtoa_r+0x830>
  40430c:	4629      	mov	r1, r5
  40430e:	461a      	mov	r2, r3
  404310:	4650      	mov	r0, sl
  404312:	f000 fd99 	bl	404e48 <__lshift>
  404316:	4605      	mov	r5, r0
  404318:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40431a:	b31b      	cbz	r3, 404364 <_dtoa_r+0x87c>
  40431c:	4629      	mov	r1, r5
  40431e:	9804      	ldr	r0, [sp, #16]
  404320:	f000 fde3 	bl	404eea <__mcmp>
  404324:	2800      	cmp	r0, #0
  404326:	da1d      	bge.n	404364 <_dtoa_r+0x87c>
  404328:	2300      	movs	r3, #0
  40432a:	220a      	movs	r2, #10
  40432c:	9904      	ldr	r1, [sp, #16]
  40432e:	4650      	mov	r0, sl
  404330:	f000 fc1a 	bl	404b68 <__multadd>
  404334:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404336:	9004      	str	r0, [sp, #16]
  404338:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
  40433c:	2b00      	cmp	r3, #0
  40433e:	f000 8160 	beq.w	404602 <_dtoa_r+0xb1a>
  404342:	4631      	mov	r1, r6
  404344:	2300      	movs	r3, #0
  404346:	220a      	movs	r2, #10
  404348:	4650      	mov	r0, sl
  40434a:	f000 fc0d 	bl	404b68 <__multadd>
  40434e:	f1b9 0f00 	cmp.w	r9, #0
  404352:	4606      	mov	r6, r0
  404354:	dc3e      	bgt.n	4043d4 <_dtoa_r+0x8ec>
  404356:	e03a      	b.n	4043ce <_dtoa_r+0x8e6>
  404358:	00406a20 	.word	0x00406a20
  40435c:	40140000 	.word	0x40140000
  404360:	40240000 	.word	0x40240000
  404364:	9b05      	ldr	r3, [sp, #20]
  404366:	2b00      	cmp	r3, #0
  404368:	dc2b      	bgt.n	4043c2 <_dtoa_r+0x8da>
  40436a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40436c:	2b02      	cmp	r3, #2
  40436e:	dd28      	ble.n	4043c2 <_dtoa_r+0x8da>
  404370:	f8dd 9014 	ldr.w	r9, [sp, #20]
  404374:	f1b9 0f00 	cmp.w	r9, #0
  404378:	d111      	bne.n	40439e <_dtoa_r+0x8b6>
  40437a:	4629      	mov	r1, r5
  40437c:	464b      	mov	r3, r9
  40437e:	2205      	movs	r2, #5
  404380:	4650      	mov	r0, sl
  404382:	f000 fbf1 	bl	404b68 <__multadd>
  404386:	4601      	mov	r1, r0
  404388:	4605      	mov	r5, r0
  40438a:	9804      	ldr	r0, [sp, #16]
  40438c:	f000 fdad 	bl	404eea <__mcmp>
  404390:	2800      	cmp	r0, #0
  404392:	dc0c      	bgt.n	4043ae <_dtoa_r+0x8c6>
  404394:	e003      	b.n	40439e <_dtoa_r+0x8b6>
  404396:	4635      	mov	r5, r6
  404398:	e000      	b.n	40439c <_dtoa_r+0x8b4>
  40439a:	2500      	movs	r5, #0
  40439c:	462e      	mov	r6, r5
  40439e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4043a0:	9c06      	ldr	r4, [sp, #24]
  4043a2:	ea6f 0b03 	mvn.w	fp, r3
  4043a6:	e009      	b.n	4043bc <_dtoa_r+0x8d4>
  4043a8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4043ac:	4635      	mov	r5, r6
  4043ae:	9b06      	ldr	r3, [sp, #24]
  4043b0:	9a06      	ldr	r2, [sp, #24]
  4043b2:	1c5c      	adds	r4, r3, #1
  4043b4:	2331      	movs	r3, #49	; 0x31
  4043b6:	7013      	strb	r3, [r2, #0]
  4043b8:	f10b 0b01 	add.w	fp, fp, #1
  4043bc:	9605      	str	r6, [sp, #20]
  4043be:	2600      	movs	r6, #0
  4043c0:	e0f9      	b.n	4045b6 <_dtoa_r+0xace>
  4043c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043c4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4043c8:	b923      	cbnz	r3, 4043d4 <_dtoa_r+0x8ec>
  4043ca:	9c06      	ldr	r4, [sp, #24]
  4043cc:	e0b2      	b.n	404534 <_dtoa_r+0xa4c>
  4043ce:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4043d0:	2b02      	cmp	r3, #2
  4043d2:	dccf      	bgt.n	404374 <_dtoa_r+0x88c>
  4043d4:	2c00      	cmp	r4, #0
  4043d6:	dd05      	ble.n	4043e4 <_dtoa_r+0x8fc>
  4043d8:	4631      	mov	r1, r6
  4043da:	4622      	mov	r2, r4
  4043dc:	4650      	mov	r0, sl
  4043de:	f000 fd33 	bl	404e48 <__lshift>
  4043e2:	4606      	mov	r6, r0
  4043e4:	b19f      	cbz	r7, 40440e <_dtoa_r+0x926>
  4043e6:	6871      	ldr	r1, [r6, #4]
  4043e8:	4650      	mov	r0, sl
  4043ea:	f000 fb71 	bl	404ad0 <_Balloc>
  4043ee:	6932      	ldr	r2, [r6, #16]
  4043f0:	3202      	adds	r2, #2
  4043f2:	4604      	mov	r4, r0
  4043f4:	0092      	lsls	r2, r2, #2
  4043f6:	f106 010c 	add.w	r1, r6, #12
  4043fa:	300c      	adds	r0, #12
  4043fc:	f7fe fb8c 	bl	402b18 <memcpy>
  404400:	2201      	movs	r2, #1
  404402:	4621      	mov	r1, r4
  404404:	4650      	mov	r0, sl
  404406:	f000 fd1f 	bl	404e48 <__lshift>
  40440a:	9005      	str	r0, [sp, #20]
  40440c:	e000      	b.n	404410 <_dtoa_r+0x928>
  40440e:	9605      	str	r6, [sp, #20]
  404410:	9b02      	ldr	r3, [sp, #8]
  404412:	9f06      	ldr	r7, [sp, #24]
  404414:	f003 0301 	and.w	r3, r3, #1
  404418:	9307      	str	r3, [sp, #28]
  40441a:	4629      	mov	r1, r5
  40441c:	9804      	ldr	r0, [sp, #16]
  40441e:	f7ff fad1 	bl	4039c4 <quorem>
  404422:	4631      	mov	r1, r6
  404424:	4604      	mov	r4, r0
  404426:	f100 0830 	add.w	r8, r0, #48	; 0x30
  40442a:	9804      	ldr	r0, [sp, #16]
  40442c:	f000 fd5d 	bl	404eea <__mcmp>
  404430:	9a05      	ldr	r2, [sp, #20]
  404432:	9002      	str	r0, [sp, #8]
  404434:	4629      	mov	r1, r5
  404436:	4650      	mov	r0, sl
  404438:	f000 fd73 	bl	404f22 <__mdiff>
  40443c:	68c3      	ldr	r3, [r0, #12]
  40443e:	4602      	mov	r2, r0
  404440:	b93b      	cbnz	r3, 404452 <_dtoa_r+0x96a>
  404442:	4601      	mov	r1, r0
  404444:	900a      	str	r0, [sp, #40]	; 0x28
  404446:	9804      	ldr	r0, [sp, #16]
  404448:	f000 fd4f 	bl	404eea <__mcmp>
  40444c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40444e:	4603      	mov	r3, r0
  404450:	e000      	b.n	404454 <_dtoa_r+0x96c>
  404452:	2301      	movs	r3, #1
  404454:	4611      	mov	r1, r2
  404456:	4650      	mov	r0, sl
  404458:	930a      	str	r3, [sp, #40]	; 0x28
  40445a:	f000 fb6e 	bl	404b3a <_Bfree>
  40445e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404460:	b953      	cbnz	r3, 404478 <_dtoa_r+0x990>
  404462:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  404464:	b942      	cbnz	r2, 404478 <_dtoa_r+0x990>
  404466:	9a07      	ldr	r2, [sp, #28]
  404468:	b932      	cbnz	r2, 404478 <_dtoa_r+0x990>
  40446a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40446e:	d02a      	beq.n	4044c6 <_dtoa_r+0x9de>
  404470:	9b02      	ldr	r3, [sp, #8]
  404472:	2b00      	cmp	r3, #0
  404474:	dc1c      	bgt.n	4044b0 <_dtoa_r+0x9c8>
  404476:	e01d      	b.n	4044b4 <_dtoa_r+0x9cc>
  404478:	9a02      	ldr	r2, [sp, #8]
  40447a:	2a00      	cmp	r2, #0
  40447c:	db04      	blt.n	404488 <_dtoa_r+0x9a0>
  40447e:	d11b      	bne.n	4044b8 <_dtoa_r+0x9d0>
  404480:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  404482:	b9ca      	cbnz	r2, 4044b8 <_dtoa_r+0x9d0>
  404484:	9a07      	ldr	r2, [sp, #28]
  404486:	b9ba      	cbnz	r2, 4044b8 <_dtoa_r+0x9d0>
  404488:	2b00      	cmp	r3, #0
  40448a:	dd13      	ble.n	4044b4 <_dtoa_r+0x9cc>
  40448c:	2201      	movs	r2, #1
  40448e:	9904      	ldr	r1, [sp, #16]
  404490:	4650      	mov	r0, sl
  404492:	f000 fcd9 	bl	404e48 <__lshift>
  404496:	4629      	mov	r1, r5
  404498:	9004      	str	r0, [sp, #16]
  40449a:	f000 fd26 	bl	404eea <__mcmp>
  40449e:	2800      	cmp	r0, #0
  4044a0:	dc03      	bgt.n	4044aa <_dtoa_r+0x9c2>
  4044a2:	d107      	bne.n	4044b4 <_dtoa_r+0x9cc>
  4044a4:	f018 0f01 	tst.w	r8, #1
  4044a8:	d004      	beq.n	4044b4 <_dtoa_r+0x9cc>
  4044aa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4044ae:	d00a      	beq.n	4044c6 <_dtoa_r+0x9de>
  4044b0:	f104 0831 	add.w	r8, r4, #49	; 0x31
  4044b4:	1c7c      	adds	r4, r7, #1
  4044b6:	e00c      	b.n	4044d2 <_dtoa_r+0x9ea>
  4044b8:	2b00      	cmp	r3, #0
  4044ba:	f107 0401 	add.w	r4, r7, #1
  4044be:	dd0b      	ble.n	4044d8 <_dtoa_r+0x9f0>
  4044c0:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4044c4:	d103      	bne.n	4044ce <_dtoa_r+0x9e6>
  4044c6:	2339      	movs	r3, #57	; 0x39
  4044c8:	703b      	strb	r3, [r7, #0]
  4044ca:	3701      	adds	r7, #1
  4044cc:	e056      	b.n	40457c <_dtoa_r+0xa94>
  4044ce:	f108 0801 	add.w	r8, r8, #1
  4044d2:	f887 8000 	strb.w	r8, [r7]
  4044d6:	e06e      	b.n	4045b6 <_dtoa_r+0xace>
  4044d8:	9b06      	ldr	r3, [sp, #24]
  4044da:	f804 8c01 	strb.w	r8, [r4, #-1]
  4044de:	1ae3      	subs	r3, r4, r3
  4044e0:	454b      	cmp	r3, r9
  4044e2:	4627      	mov	r7, r4
  4044e4:	d03b      	beq.n	40455e <_dtoa_r+0xa76>
  4044e6:	2300      	movs	r3, #0
  4044e8:	220a      	movs	r2, #10
  4044ea:	9904      	ldr	r1, [sp, #16]
  4044ec:	4650      	mov	r0, sl
  4044ee:	f000 fb3b 	bl	404b68 <__multadd>
  4044f2:	9b05      	ldr	r3, [sp, #20]
  4044f4:	9004      	str	r0, [sp, #16]
  4044f6:	429e      	cmp	r6, r3
  4044f8:	f04f 020a 	mov.w	r2, #10
  4044fc:	f04f 0300 	mov.w	r3, #0
  404500:	4631      	mov	r1, r6
  404502:	4650      	mov	r0, sl
  404504:	d104      	bne.n	404510 <_dtoa_r+0xa28>
  404506:	f000 fb2f 	bl	404b68 <__multadd>
  40450a:	4606      	mov	r6, r0
  40450c:	9005      	str	r0, [sp, #20]
  40450e:	e784      	b.n	40441a <_dtoa_r+0x932>
  404510:	f000 fb2a 	bl	404b68 <__multadd>
  404514:	2300      	movs	r3, #0
  404516:	4606      	mov	r6, r0
  404518:	220a      	movs	r2, #10
  40451a:	9905      	ldr	r1, [sp, #20]
  40451c:	4650      	mov	r0, sl
  40451e:	f000 fb23 	bl	404b68 <__multadd>
  404522:	9005      	str	r0, [sp, #20]
  404524:	e779      	b.n	40441a <_dtoa_r+0x932>
  404526:	2300      	movs	r3, #0
  404528:	220a      	movs	r2, #10
  40452a:	9904      	ldr	r1, [sp, #16]
  40452c:	4650      	mov	r0, sl
  40452e:	f000 fb1b 	bl	404b68 <__multadd>
  404532:	9004      	str	r0, [sp, #16]
  404534:	4629      	mov	r1, r5
  404536:	9804      	ldr	r0, [sp, #16]
  404538:	f7ff fa44 	bl	4039c4 <quorem>
  40453c:	f100 0830 	add.w	r8, r0, #48	; 0x30
  404540:	f804 8b01 	strb.w	r8, [r4], #1
  404544:	9b06      	ldr	r3, [sp, #24]
  404546:	1ae3      	subs	r3, r4, r3
  404548:	454b      	cmp	r3, r9
  40454a:	dbec      	blt.n	404526 <_dtoa_r+0xa3e>
  40454c:	9b06      	ldr	r3, [sp, #24]
  40454e:	9605      	str	r6, [sp, #20]
  404550:	f1b9 0f01 	cmp.w	r9, #1
  404554:	bfac      	ite	ge
  404556:	444b      	addge	r3, r9
  404558:	3301      	addlt	r3, #1
  40455a:	461f      	mov	r7, r3
  40455c:	2600      	movs	r6, #0
  40455e:	2201      	movs	r2, #1
  404560:	9904      	ldr	r1, [sp, #16]
  404562:	4650      	mov	r0, sl
  404564:	f000 fc70 	bl	404e48 <__lshift>
  404568:	4629      	mov	r1, r5
  40456a:	9004      	str	r0, [sp, #16]
  40456c:	f000 fcbd 	bl	404eea <__mcmp>
  404570:	2800      	cmp	r0, #0
  404572:	dc03      	bgt.n	40457c <_dtoa_r+0xa94>
  404574:	d116      	bne.n	4045a4 <_dtoa_r+0xabc>
  404576:	f018 0f01 	tst.w	r8, #1
  40457a:	d013      	beq.n	4045a4 <_dtoa_r+0xabc>
  40457c:	463c      	mov	r4, r7
  40457e:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  404582:	2b39      	cmp	r3, #57	; 0x39
  404584:	f104 32ff 	add.w	r2, r4, #4294967295	; 0xffffffff
  404588:	d109      	bne.n	40459e <_dtoa_r+0xab6>
  40458a:	9b06      	ldr	r3, [sp, #24]
  40458c:	4293      	cmp	r3, r2
  40458e:	d104      	bne.n	40459a <_dtoa_r+0xab2>
  404590:	f10b 0b01 	add.w	fp, fp, #1
  404594:	2331      	movs	r3, #49	; 0x31
  404596:	9a06      	ldr	r2, [sp, #24]
  404598:	e002      	b.n	4045a0 <_dtoa_r+0xab8>
  40459a:	4614      	mov	r4, r2
  40459c:	e7ef      	b.n	40457e <_dtoa_r+0xa96>
  40459e:	3301      	adds	r3, #1
  4045a0:	7013      	strb	r3, [r2, #0]
  4045a2:	e008      	b.n	4045b6 <_dtoa_r+0xace>
  4045a4:	463c      	mov	r4, r7
  4045a6:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  4045aa:	2b30      	cmp	r3, #48	; 0x30
  4045ac:	f104 32ff 	add.w	r2, r4, #4294967295	; 0xffffffff
  4045b0:	d101      	bne.n	4045b6 <_dtoa_r+0xace>
  4045b2:	4614      	mov	r4, r2
  4045b4:	e7f7      	b.n	4045a6 <_dtoa_r+0xabe>
  4045b6:	4629      	mov	r1, r5
  4045b8:	4650      	mov	r0, sl
  4045ba:	f000 fabe 	bl	404b3a <_Bfree>
  4045be:	9b05      	ldr	r3, [sp, #20]
  4045c0:	b16b      	cbz	r3, 4045de <_dtoa_r+0xaf6>
  4045c2:	b12e      	cbz	r6, 4045d0 <_dtoa_r+0xae8>
  4045c4:	429e      	cmp	r6, r3
  4045c6:	d003      	beq.n	4045d0 <_dtoa_r+0xae8>
  4045c8:	4631      	mov	r1, r6
  4045ca:	4650      	mov	r0, sl
  4045cc:	f000 fab5 	bl	404b3a <_Bfree>
  4045d0:	9905      	ldr	r1, [sp, #20]
  4045d2:	4650      	mov	r0, sl
  4045d4:	f000 fab1 	bl	404b3a <_Bfree>
  4045d8:	e001      	b.n	4045de <_dtoa_r+0xaf6>
  4045da:	f8dd b020 	ldr.w	fp, [sp, #32]
  4045de:	9904      	ldr	r1, [sp, #16]
  4045e0:	4650      	mov	r0, sl
  4045e2:	f000 faaa 	bl	404b3a <_Bfree>
  4045e6:	2300      	movs	r3, #0
  4045e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4045ea:	7023      	strb	r3, [r4, #0]
  4045ec:	f10b 0301 	add.w	r3, fp, #1
  4045f0:	6013      	str	r3, [r2, #0]
  4045f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4045f4:	b11b      	cbz	r3, 4045fe <_dtoa_r+0xb16>
  4045f6:	601c      	str	r4, [r3, #0]
  4045f8:	e001      	b.n	4045fe <_dtoa_r+0xb16>
  4045fa:	4808      	ldr	r0, [pc, #32]	; (40461c <_dtoa_r+0xb34>)
  4045fc:	e00a      	b.n	404614 <_dtoa_r+0xb2c>
  4045fe:	9806      	ldr	r0, [sp, #24]
  404600:	e008      	b.n	404614 <_dtoa_r+0xb2c>
  404602:	f1b9 0f00 	cmp.w	r9, #0
  404606:	f73f aee0 	bgt.w	4043ca <_dtoa_r+0x8e2>
  40460a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40460c:	2b02      	cmp	r3, #2
  40460e:	f77f aedc 	ble.w	4043ca <_dtoa_r+0x8e2>
  404612:	e6af      	b.n	404374 <_dtoa_r+0x88c>
  404614:	b015      	add	sp, #84	; 0x54
  404616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40461a:	bf00      	nop
  40461c:	0040697c 	.word	0x0040697c

00404620 <__sflush_r>:
  404620:	898a      	ldrh	r2, [r1, #12]
  404622:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404626:	4605      	mov	r5, r0
  404628:	0710      	lsls	r0, r2, #28
  40462a:	460c      	mov	r4, r1
  40462c:	d459      	bmi.n	4046e2 <__sflush_r+0xc2>
  40462e:	684b      	ldr	r3, [r1, #4]
  404630:	2b00      	cmp	r3, #0
  404632:	dc02      	bgt.n	40463a <__sflush_r+0x1a>
  404634:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  404636:	2b00      	cmp	r3, #0
  404638:	dd17      	ble.n	40466a <__sflush_r+0x4a>
  40463a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  40463c:	b1ae      	cbz	r6, 40466a <__sflush_r+0x4a>
  40463e:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  404642:	2300      	movs	r3, #0
  404644:	b292      	uxth	r2, r2
  404646:	682f      	ldr	r7, [r5, #0]
  404648:	602b      	str	r3, [r5, #0]
  40464a:	b10a      	cbz	r2, 404650 <__sflush_r+0x30>
  40464c:	6d60      	ldr	r0, [r4, #84]	; 0x54
  40464e:	e015      	b.n	40467c <__sflush_r+0x5c>
  404650:	6a21      	ldr	r1, [r4, #32]
  404652:	2301      	movs	r3, #1
  404654:	4628      	mov	r0, r5
  404656:	47b0      	blx	r6
  404658:	1c41      	adds	r1, r0, #1
  40465a:	d10f      	bne.n	40467c <__sflush_r+0x5c>
  40465c:	682b      	ldr	r3, [r5, #0]
  40465e:	b16b      	cbz	r3, 40467c <__sflush_r+0x5c>
  404660:	2b1d      	cmp	r3, #29
  404662:	d001      	beq.n	404668 <__sflush_r+0x48>
  404664:	2b16      	cmp	r3, #22
  404666:	d103      	bne.n	404670 <__sflush_r+0x50>
  404668:	602f      	str	r7, [r5, #0]
  40466a:	2000      	movs	r0, #0
  40466c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404670:	89a3      	ldrh	r3, [r4, #12]
  404672:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404676:	81a3      	strh	r3, [r4, #12]
  404678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40467c:	89a3      	ldrh	r3, [r4, #12]
  40467e:	075a      	lsls	r2, r3, #29
  404680:	d505      	bpl.n	40468e <__sflush_r+0x6e>
  404682:	6863      	ldr	r3, [r4, #4]
  404684:	1ac0      	subs	r0, r0, r3
  404686:	6b63      	ldr	r3, [r4, #52]	; 0x34
  404688:	b10b      	cbz	r3, 40468e <__sflush_r+0x6e>
  40468a:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40468c:	1ac0      	subs	r0, r0, r3
  40468e:	2300      	movs	r3, #0
  404690:	4602      	mov	r2, r0
  404692:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  404694:	6a21      	ldr	r1, [r4, #32]
  404696:	4628      	mov	r0, r5
  404698:	47b0      	blx	r6
  40469a:	1c43      	adds	r3, r0, #1
  40469c:	89a3      	ldrh	r3, [r4, #12]
  40469e:	d106      	bne.n	4046ae <__sflush_r+0x8e>
  4046a0:	6829      	ldr	r1, [r5, #0]
  4046a2:	291d      	cmp	r1, #29
  4046a4:	d83a      	bhi.n	40471c <__sflush_r+0xfc>
  4046a6:	4a21      	ldr	r2, [pc, #132]	; (40472c <__sflush_r+0x10c>)
  4046a8:	40ca      	lsrs	r2, r1
  4046aa:	07d6      	lsls	r6, r2, #31
  4046ac:	d536      	bpl.n	40471c <__sflush_r+0xfc>
  4046ae:	2200      	movs	r2, #0
  4046b0:	6062      	str	r2, [r4, #4]
  4046b2:	04d9      	lsls	r1, r3, #19
  4046b4:	6922      	ldr	r2, [r4, #16]
  4046b6:	6022      	str	r2, [r4, #0]
  4046b8:	d504      	bpl.n	4046c4 <__sflush_r+0xa4>
  4046ba:	1c42      	adds	r2, r0, #1
  4046bc:	d101      	bne.n	4046c2 <__sflush_r+0xa2>
  4046be:	682b      	ldr	r3, [r5, #0]
  4046c0:	b903      	cbnz	r3, 4046c4 <__sflush_r+0xa4>
  4046c2:	6560      	str	r0, [r4, #84]	; 0x54
  4046c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4046c6:	602f      	str	r7, [r5, #0]
  4046c8:	2900      	cmp	r1, #0
  4046ca:	d0ce      	beq.n	40466a <__sflush_r+0x4a>
  4046cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
  4046d0:	4299      	cmp	r1, r3
  4046d2:	d002      	beq.n	4046da <__sflush_r+0xba>
  4046d4:	4628      	mov	r0, r5
  4046d6:	f000 fcdf 	bl	405098 <_free_r>
  4046da:	2000      	movs	r0, #0
  4046dc:	6360      	str	r0, [r4, #52]	; 0x34
  4046de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4046e2:	690f      	ldr	r7, [r1, #16]
  4046e4:	2f00      	cmp	r7, #0
  4046e6:	d0c0      	beq.n	40466a <__sflush_r+0x4a>
  4046e8:	0793      	lsls	r3, r2, #30
  4046ea:	680e      	ldr	r6, [r1, #0]
  4046ec:	bf08      	it	eq
  4046ee:	694b      	ldreq	r3, [r1, #20]
  4046f0:	600f      	str	r7, [r1, #0]
  4046f2:	bf18      	it	ne
  4046f4:	2300      	movne	r3, #0
  4046f6:	ebc7 0806 	rsb	r8, r7, r6
  4046fa:	608b      	str	r3, [r1, #8]
  4046fc:	e002      	b.n	404704 <__sflush_r+0xe4>
  4046fe:	4407      	add	r7, r0
  404700:	ebc0 0808 	rsb	r8, r0, r8
  404704:	f1b8 0f00 	cmp.w	r8, #0
  404708:	ddaf      	ble.n	40466a <__sflush_r+0x4a>
  40470a:	4643      	mov	r3, r8
  40470c:	463a      	mov	r2, r7
  40470e:	6a21      	ldr	r1, [r4, #32]
  404710:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  404712:	4628      	mov	r0, r5
  404714:	47b0      	blx	r6
  404716:	2800      	cmp	r0, #0
  404718:	dcf1      	bgt.n	4046fe <__sflush_r+0xde>
  40471a:	89a3      	ldrh	r3, [r4, #12]
  40471c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404720:	81a3      	strh	r3, [r4, #12]
  404722:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  404726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40472a:	bf00      	nop
  40472c:	20400001 	.word	0x20400001

00404730 <_fflush_r>:
  404730:	b538      	push	{r3, r4, r5, lr}
  404732:	690b      	ldr	r3, [r1, #16]
  404734:	4605      	mov	r5, r0
  404736:	460c      	mov	r4, r1
  404738:	b1db      	cbz	r3, 404772 <_fflush_r+0x42>
  40473a:	b118      	cbz	r0, 404744 <_fflush_r+0x14>
  40473c:	6983      	ldr	r3, [r0, #24]
  40473e:	b90b      	cbnz	r3, 404744 <_fflush_r+0x14>
  404740:	f000 f860 	bl	404804 <__sinit>
  404744:	4b0c      	ldr	r3, [pc, #48]	; (404778 <_fflush_r+0x48>)
  404746:	429c      	cmp	r4, r3
  404748:	d101      	bne.n	40474e <_fflush_r+0x1e>
  40474a:	686c      	ldr	r4, [r5, #4]
  40474c:	e008      	b.n	404760 <_fflush_r+0x30>
  40474e:	4b0b      	ldr	r3, [pc, #44]	; (40477c <_fflush_r+0x4c>)
  404750:	429c      	cmp	r4, r3
  404752:	d101      	bne.n	404758 <_fflush_r+0x28>
  404754:	68ac      	ldr	r4, [r5, #8]
  404756:	e003      	b.n	404760 <_fflush_r+0x30>
  404758:	4b09      	ldr	r3, [pc, #36]	; (404780 <_fflush_r+0x50>)
  40475a:	429c      	cmp	r4, r3
  40475c:	bf08      	it	eq
  40475e:	68ec      	ldreq	r4, [r5, #12]
  404760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404764:	b12b      	cbz	r3, 404772 <_fflush_r+0x42>
  404766:	4621      	mov	r1, r4
  404768:	4628      	mov	r0, r5
  40476a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40476e:	f7ff bf57 	b.w	404620 <__sflush_r>
  404772:	2000      	movs	r0, #0
  404774:	bd38      	pop	{r3, r4, r5, pc}
  404776:	bf00      	nop
  404778:	004069b0 	.word	0x004069b0
  40477c:	004069d0 	.word	0x004069d0
  404780:	004069f0 	.word	0x004069f0

00404784 <_cleanup_r>:
  404784:	4901      	ldr	r1, [pc, #4]	; (40478c <_cleanup_r+0x8>)
  404786:	f000 b8a9 	b.w	4048dc <_fwalk_reent>
  40478a:	bf00      	nop
  40478c:	00404731 	.word	0x00404731

00404790 <std.isra.0>:
  404790:	2300      	movs	r3, #0
  404792:	b510      	push	{r4, lr}
  404794:	4604      	mov	r4, r0
  404796:	6003      	str	r3, [r0, #0]
  404798:	6043      	str	r3, [r0, #4]
  40479a:	6083      	str	r3, [r0, #8]
  40479c:	8181      	strh	r1, [r0, #12]
  40479e:	6643      	str	r3, [r0, #100]	; 0x64
  4047a0:	81c2      	strh	r2, [r0, #14]
  4047a2:	6103      	str	r3, [r0, #16]
  4047a4:	6143      	str	r3, [r0, #20]
  4047a6:	6183      	str	r3, [r0, #24]
  4047a8:	4619      	mov	r1, r3
  4047aa:	2208      	movs	r2, #8
  4047ac:	305c      	adds	r0, #92	; 0x5c
  4047ae:	f7fe f9be 	bl	402b2e <memset>
  4047b2:	4b05      	ldr	r3, [pc, #20]	; (4047c8 <std.isra.0+0x38>)
  4047b4:	6263      	str	r3, [r4, #36]	; 0x24
  4047b6:	4b05      	ldr	r3, [pc, #20]	; (4047cc <std.isra.0+0x3c>)
  4047b8:	62a3      	str	r3, [r4, #40]	; 0x28
  4047ba:	4b05      	ldr	r3, [pc, #20]	; (4047d0 <std.isra.0+0x40>)
  4047bc:	62e3      	str	r3, [r4, #44]	; 0x2c
  4047be:	4b05      	ldr	r3, [pc, #20]	; (4047d4 <std.isra.0+0x44>)
  4047c0:	6224      	str	r4, [r4, #32]
  4047c2:	6323      	str	r3, [r4, #48]	; 0x30
  4047c4:	bd10      	pop	{r4, pc}
  4047c6:	bf00      	nop
  4047c8:	00405499 	.word	0x00405499
  4047cc:	004054bb 	.word	0x004054bb
  4047d0:	004054f3 	.word	0x004054f3
  4047d4:	00405517 	.word	0x00405517

004047d8 <__sfmoreglue>:
  4047d8:	b570      	push	{r4, r5, r6, lr}
  4047da:	2368      	movs	r3, #104	; 0x68
  4047dc:	1e4d      	subs	r5, r1, #1
  4047de:	435d      	muls	r5, r3
  4047e0:	460e      	mov	r6, r1
  4047e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
  4047e6:	f000 fca5 	bl	405134 <_malloc_r>
  4047ea:	4604      	mov	r4, r0
  4047ec:	b140      	cbz	r0, 404800 <__sfmoreglue+0x28>
  4047ee:	2100      	movs	r1, #0
  4047f0:	e880 0042 	stmia.w	r0, {r1, r6}
  4047f4:	300c      	adds	r0, #12
  4047f6:	60a0      	str	r0, [r4, #8]
  4047f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
  4047fc:	f7fe f997 	bl	402b2e <memset>
  404800:	4620      	mov	r0, r4
  404802:	bd70      	pop	{r4, r5, r6, pc}

00404804 <__sinit>:
  404804:	6983      	ldr	r3, [r0, #24]
  404806:	b510      	push	{r4, lr}
  404808:	4604      	mov	r4, r0
  40480a:	bb33      	cbnz	r3, 40485a <__sinit+0x56>
  40480c:	6483      	str	r3, [r0, #72]	; 0x48
  40480e:	64c3      	str	r3, [r0, #76]	; 0x4c
  404810:	6503      	str	r3, [r0, #80]	; 0x50
  404812:	4b12      	ldr	r3, [pc, #72]	; (40485c <__sinit+0x58>)
  404814:	4a12      	ldr	r2, [pc, #72]	; (404860 <__sinit+0x5c>)
  404816:	681b      	ldr	r3, [r3, #0]
  404818:	6282      	str	r2, [r0, #40]	; 0x28
  40481a:	4298      	cmp	r0, r3
  40481c:	bf04      	itt	eq
  40481e:	2301      	moveq	r3, #1
  404820:	6183      	streq	r3, [r0, #24]
  404822:	f000 f81f 	bl	404864 <__sfp>
  404826:	6060      	str	r0, [r4, #4]
  404828:	4620      	mov	r0, r4
  40482a:	f000 f81b 	bl	404864 <__sfp>
  40482e:	60a0      	str	r0, [r4, #8]
  404830:	4620      	mov	r0, r4
  404832:	f000 f817 	bl	404864 <__sfp>
  404836:	2200      	movs	r2, #0
  404838:	60e0      	str	r0, [r4, #12]
  40483a:	2104      	movs	r1, #4
  40483c:	6860      	ldr	r0, [r4, #4]
  40483e:	f7ff ffa7 	bl	404790 <std.isra.0>
  404842:	2201      	movs	r2, #1
  404844:	2109      	movs	r1, #9
  404846:	68a0      	ldr	r0, [r4, #8]
  404848:	f7ff ffa2 	bl	404790 <std.isra.0>
  40484c:	2202      	movs	r2, #2
  40484e:	2112      	movs	r1, #18
  404850:	68e0      	ldr	r0, [r4, #12]
  404852:	f7ff ff9d 	bl	404790 <std.isra.0>
  404856:	2301      	movs	r3, #1
  404858:	61a3      	str	r3, [r4, #24]
  40485a:	bd10      	pop	{r4, pc}
  40485c:	00406968 	.word	0x00406968
  404860:	00404785 	.word	0x00404785

00404864 <__sfp>:
  404864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404866:	4b1c      	ldr	r3, [pc, #112]	; (4048d8 <__sfp+0x74>)
  404868:	681e      	ldr	r6, [r3, #0]
  40486a:	69b3      	ldr	r3, [r6, #24]
  40486c:	4607      	mov	r7, r0
  40486e:	b913      	cbnz	r3, 404876 <__sfp+0x12>
  404870:	4630      	mov	r0, r6
  404872:	f7ff ffc7 	bl	404804 <__sinit>
  404876:	3648      	adds	r6, #72	; 0x48
  404878:	68b4      	ldr	r4, [r6, #8]
  40487a:	6873      	ldr	r3, [r6, #4]
  40487c:	3b01      	subs	r3, #1
  40487e:	d404      	bmi.n	40488a <__sfp+0x26>
  404880:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  404884:	b17d      	cbz	r5, 4048a6 <__sfp+0x42>
  404886:	3468      	adds	r4, #104	; 0x68
  404888:	e7f8      	b.n	40487c <__sfp+0x18>
  40488a:	6833      	ldr	r3, [r6, #0]
  40488c:	b10b      	cbz	r3, 404892 <__sfp+0x2e>
  40488e:	6836      	ldr	r6, [r6, #0]
  404890:	e7f2      	b.n	404878 <__sfp+0x14>
  404892:	2104      	movs	r1, #4
  404894:	4638      	mov	r0, r7
  404896:	f7ff ff9f 	bl	4047d8 <__sfmoreglue>
  40489a:	6030      	str	r0, [r6, #0]
  40489c:	2800      	cmp	r0, #0
  40489e:	d1f6      	bne.n	40488e <__sfp+0x2a>
  4048a0:	230c      	movs	r3, #12
  4048a2:	603b      	str	r3, [r7, #0]
  4048a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4048a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4048aa:	81e3      	strh	r3, [r4, #14]
  4048ac:	2301      	movs	r3, #1
  4048ae:	81a3      	strh	r3, [r4, #12]
  4048b0:	6665      	str	r5, [r4, #100]	; 0x64
  4048b2:	6025      	str	r5, [r4, #0]
  4048b4:	60a5      	str	r5, [r4, #8]
  4048b6:	6065      	str	r5, [r4, #4]
  4048b8:	6125      	str	r5, [r4, #16]
  4048ba:	6165      	str	r5, [r4, #20]
  4048bc:	61a5      	str	r5, [r4, #24]
  4048be:	2208      	movs	r2, #8
  4048c0:	4629      	mov	r1, r5
  4048c2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  4048c6:	f7fe f932 	bl	402b2e <memset>
  4048ca:	6365      	str	r5, [r4, #52]	; 0x34
  4048cc:	63a5      	str	r5, [r4, #56]	; 0x38
  4048ce:	64a5      	str	r5, [r4, #72]	; 0x48
  4048d0:	64e5      	str	r5, [r4, #76]	; 0x4c
  4048d2:	4620      	mov	r0, r4
  4048d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4048d6:	bf00      	nop
  4048d8:	00406968 	.word	0x00406968

004048dc <_fwalk_reent>:
  4048dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4048e0:	4680      	mov	r8, r0
  4048e2:	4689      	mov	r9, r1
  4048e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
  4048e8:	2600      	movs	r6, #0
  4048ea:	b194      	cbz	r4, 404912 <_fwalk_reent+0x36>
  4048ec:	68a5      	ldr	r5, [r4, #8]
  4048ee:	6867      	ldr	r7, [r4, #4]
  4048f0:	3f01      	subs	r7, #1
  4048f2:	d40c      	bmi.n	40490e <_fwalk_reent+0x32>
  4048f4:	89ab      	ldrh	r3, [r5, #12]
  4048f6:	2b01      	cmp	r3, #1
  4048f8:	d907      	bls.n	40490a <_fwalk_reent+0x2e>
  4048fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  4048fe:	3301      	adds	r3, #1
  404900:	d003      	beq.n	40490a <_fwalk_reent+0x2e>
  404902:	4629      	mov	r1, r5
  404904:	4640      	mov	r0, r8
  404906:	47c8      	blx	r9
  404908:	4306      	orrs	r6, r0
  40490a:	3568      	adds	r5, #104	; 0x68
  40490c:	e7f0      	b.n	4048f0 <_fwalk_reent+0x14>
  40490e:	6824      	ldr	r4, [r4, #0]
  404910:	e7eb      	b.n	4048ea <_fwalk_reent+0xe>
  404912:	4630      	mov	r0, r6
  404914:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00404918 <__locale_ctype_ptr_l>:
  404918:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
  40491c:	4770      	bx	lr
	...

00404920 <_localeconv_r>:
  404920:	4b04      	ldr	r3, [pc, #16]	; (404934 <_localeconv_r+0x14>)
  404922:	681b      	ldr	r3, [r3, #0]
  404924:	6a18      	ldr	r0, [r3, #32]
  404926:	4b04      	ldr	r3, [pc, #16]	; (404938 <_localeconv_r+0x18>)
  404928:	2800      	cmp	r0, #0
  40492a:	bf08      	it	eq
  40492c:	4618      	moveq	r0, r3
  40492e:	30f0      	adds	r0, #240	; 0xf0
  404930:	4770      	bx	lr
  404932:	bf00      	nop
  404934:	20000078 	.word	0x20000078
  404938:	2000007c 	.word	0x2000007c

0040493c <__swhatbuf_r>:
  40493c:	b570      	push	{r4, r5, r6, lr}
  40493e:	460e      	mov	r6, r1
  404940:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404944:	2900      	cmp	r1, #0
  404946:	b090      	sub	sp, #64	; 0x40
  404948:	4614      	mov	r4, r2
  40494a:	461d      	mov	r5, r3
  40494c:	da06      	bge.n	40495c <__swhatbuf_r+0x20>
  40494e:	2300      	movs	r3, #0
  404950:	602b      	str	r3, [r5, #0]
  404952:	89b3      	ldrh	r3, [r6, #12]
  404954:	061a      	lsls	r2, r3, #24
  404956:	d50e      	bpl.n	404976 <__swhatbuf_r+0x3a>
  404958:	2340      	movs	r3, #64	; 0x40
  40495a:	e00e      	b.n	40497a <__swhatbuf_r+0x3e>
  40495c:	aa01      	add	r2, sp, #4
  40495e:	f000 fe0d 	bl	40557c <_fstat_r>
  404962:	2800      	cmp	r0, #0
  404964:	dbf3      	blt.n	40494e <__swhatbuf_r+0x12>
  404966:	9a02      	ldr	r2, [sp, #8]
  404968:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40496c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
  404970:	425a      	negs	r2, r3
  404972:	415a      	adcs	r2, r3
  404974:	602a      	str	r2, [r5, #0]
  404976:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40497a:	2000      	movs	r0, #0
  40497c:	6023      	str	r3, [r4, #0]
  40497e:	b010      	add	sp, #64	; 0x40
  404980:	bd70      	pop	{r4, r5, r6, pc}
	...

00404984 <__smakebuf_r>:
  404984:	898b      	ldrh	r3, [r1, #12]
  404986:	b573      	push	{r0, r1, r4, r5, r6, lr}
  404988:	079e      	lsls	r6, r3, #30
  40498a:	4605      	mov	r5, r0
  40498c:	460c      	mov	r4, r1
  40498e:	d410      	bmi.n	4049b2 <__smakebuf_r+0x2e>
  404990:	ab01      	add	r3, sp, #4
  404992:	466a      	mov	r2, sp
  404994:	f7ff ffd2 	bl	40493c <__swhatbuf_r>
  404998:	9900      	ldr	r1, [sp, #0]
  40499a:	4606      	mov	r6, r0
  40499c:	4628      	mov	r0, r5
  40499e:	f000 fbc9 	bl	405134 <_malloc_r>
  4049a2:	b968      	cbnz	r0, 4049c0 <__smakebuf_r+0x3c>
  4049a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4049a8:	059a      	lsls	r2, r3, #22
  4049aa:	d422      	bmi.n	4049f2 <__smakebuf_r+0x6e>
  4049ac:	f043 0302 	orr.w	r3, r3, #2
  4049b0:	81a3      	strh	r3, [r4, #12]
  4049b2:	f104 0347 	add.w	r3, r4, #71	; 0x47
  4049b6:	6023      	str	r3, [r4, #0]
  4049b8:	6123      	str	r3, [r4, #16]
  4049ba:	2301      	movs	r3, #1
  4049bc:	6163      	str	r3, [r4, #20]
  4049be:	e018      	b.n	4049f2 <__smakebuf_r+0x6e>
  4049c0:	4b0d      	ldr	r3, [pc, #52]	; (4049f8 <__smakebuf_r+0x74>)
  4049c2:	62ab      	str	r3, [r5, #40]	; 0x28
  4049c4:	89a3      	ldrh	r3, [r4, #12]
  4049c6:	6020      	str	r0, [r4, #0]
  4049c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4049cc:	81a3      	strh	r3, [r4, #12]
  4049ce:	9b00      	ldr	r3, [sp, #0]
  4049d0:	6163      	str	r3, [r4, #20]
  4049d2:	9b01      	ldr	r3, [sp, #4]
  4049d4:	6120      	str	r0, [r4, #16]
  4049d6:	b14b      	cbz	r3, 4049ec <__smakebuf_r+0x68>
  4049d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4049dc:	4628      	mov	r0, r5
  4049de:	f000 fddf 	bl	4055a0 <_isatty_r>
  4049e2:	b118      	cbz	r0, 4049ec <__smakebuf_r+0x68>
  4049e4:	89a3      	ldrh	r3, [r4, #12]
  4049e6:	f043 0301 	orr.w	r3, r3, #1
  4049ea:	81a3      	strh	r3, [r4, #12]
  4049ec:	89a0      	ldrh	r0, [r4, #12]
  4049ee:	4330      	orrs	r0, r6
  4049f0:	81a0      	strh	r0, [r4, #12]
  4049f2:	b002      	add	sp, #8
  4049f4:	bd70      	pop	{r4, r5, r6, pc}
  4049f6:	bf00      	nop
  4049f8:	00404785 	.word	0x00404785

004049fc <malloc>:
  4049fc:	4b02      	ldr	r3, [pc, #8]	; (404a08 <malloc+0xc>)
  4049fe:	4601      	mov	r1, r0
  404a00:	6818      	ldr	r0, [r3, #0]
  404a02:	f000 bb97 	b.w	405134 <_malloc_r>
  404a06:	bf00      	nop
  404a08:	20000078 	.word	0x20000078

00404a0c <__ascii_mbtowc>:
  404a0c:	b082      	sub	sp, #8
  404a0e:	b901      	cbnz	r1, 404a12 <__ascii_mbtowc+0x6>
  404a10:	a901      	add	r1, sp, #4
  404a12:	b13a      	cbz	r2, 404a24 <__ascii_mbtowc+0x18>
  404a14:	b143      	cbz	r3, 404a28 <__ascii_mbtowc+0x1c>
  404a16:	7813      	ldrb	r3, [r2, #0]
  404a18:	600b      	str	r3, [r1, #0]
  404a1a:	7812      	ldrb	r2, [r2, #0]
  404a1c:	1c10      	adds	r0, r2, #0
  404a1e:	bf18      	it	ne
  404a20:	2001      	movne	r0, #1
  404a22:	e003      	b.n	404a2c <__ascii_mbtowc+0x20>
  404a24:	4610      	mov	r0, r2
  404a26:	e001      	b.n	404a2c <__ascii_mbtowc+0x20>
  404a28:	f06f 0001 	mvn.w	r0, #1
  404a2c:	b002      	add	sp, #8
  404a2e:	4770      	bx	lr

00404a30 <memchr>:
  404a30:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404a34:	2a10      	cmp	r2, #16
  404a36:	db2b      	blt.n	404a90 <memchr+0x60>
  404a38:	f010 0f07 	tst.w	r0, #7
  404a3c:	d008      	beq.n	404a50 <memchr+0x20>
  404a3e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404a42:	3a01      	subs	r2, #1
  404a44:	428b      	cmp	r3, r1
  404a46:	d02d      	beq.n	404aa4 <memchr+0x74>
  404a48:	f010 0f07 	tst.w	r0, #7
  404a4c:	b342      	cbz	r2, 404aa0 <memchr+0x70>
  404a4e:	d1f6      	bne.n	404a3e <memchr+0xe>
  404a50:	b4f0      	push	{r4, r5, r6, r7}
  404a52:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404a56:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404a5a:	f022 0407 	bic.w	r4, r2, #7
  404a5e:	f07f 0700 	mvns.w	r7, #0
  404a62:	2300      	movs	r3, #0
  404a64:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404a68:	3c08      	subs	r4, #8
  404a6a:	ea85 0501 	eor.w	r5, r5, r1
  404a6e:	ea86 0601 	eor.w	r6, r6, r1
  404a72:	fa85 f547 	uadd8	r5, r5, r7
  404a76:	faa3 f587 	sel	r5, r3, r7
  404a7a:	fa86 f647 	uadd8	r6, r6, r7
  404a7e:	faa5 f687 	sel	r6, r5, r7
  404a82:	b98e      	cbnz	r6, 404aa8 <memchr+0x78>
  404a84:	d1ee      	bne.n	404a64 <memchr+0x34>
  404a86:	bcf0      	pop	{r4, r5, r6, r7}
  404a88:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404a8c:	f002 0207 	and.w	r2, r2, #7
  404a90:	b132      	cbz	r2, 404aa0 <memchr+0x70>
  404a92:	f810 3b01 	ldrb.w	r3, [r0], #1
  404a96:	3a01      	subs	r2, #1
  404a98:	ea83 0301 	eor.w	r3, r3, r1
  404a9c:	b113      	cbz	r3, 404aa4 <memchr+0x74>
  404a9e:	d1f8      	bne.n	404a92 <memchr+0x62>
  404aa0:	2000      	movs	r0, #0
  404aa2:	4770      	bx	lr
  404aa4:	3801      	subs	r0, #1
  404aa6:	4770      	bx	lr
  404aa8:	2d00      	cmp	r5, #0
  404aaa:	bf06      	itte	eq
  404aac:	4635      	moveq	r5, r6
  404aae:	3803      	subeq	r0, #3
  404ab0:	3807      	subne	r0, #7
  404ab2:	f015 0f01 	tst.w	r5, #1
  404ab6:	d107      	bne.n	404ac8 <memchr+0x98>
  404ab8:	3001      	adds	r0, #1
  404aba:	f415 7f80 	tst.w	r5, #256	; 0x100
  404abe:	bf02      	ittt	eq
  404ac0:	3001      	addeq	r0, #1
  404ac2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404ac6:	3001      	addeq	r0, #1
  404ac8:	bcf0      	pop	{r4, r5, r6, r7}
  404aca:	3801      	subs	r0, #1
  404acc:	4770      	bx	lr
  404ace:	bf00      	nop

00404ad0 <_Balloc>:
  404ad0:	b570      	push	{r4, r5, r6, lr}
  404ad2:	6a45      	ldr	r5, [r0, #36]	; 0x24
  404ad4:	4604      	mov	r4, r0
  404ad6:	460e      	mov	r6, r1
  404ad8:	b93d      	cbnz	r5, 404aea <_Balloc+0x1a>
  404ada:	2010      	movs	r0, #16
  404adc:	f7ff ff8e 	bl	4049fc <malloc>
  404ae0:	6260      	str	r0, [r4, #36]	; 0x24
  404ae2:	6045      	str	r5, [r0, #4]
  404ae4:	6085      	str	r5, [r0, #8]
  404ae6:	6005      	str	r5, [r0, #0]
  404ae8:	60c5      	str	r5, [r0, #12]
  404aea:	6a65      	ldr	r5, [r4, #36]	; 0x24
  404aec:	68eb      	ldr	r3, [r5, #12]
  404aee:	b143      	cbz	r3, 404b02 <_Balloc+0x32>
  404af0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404af2:	68db      	ldr	r3, [r3, #12]
  404af4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  404af8:	b178      	cbz	r0, 404b1a <_Balloc+0x4a>
  404afa:	6802      	ldr	r2, [r0, #0]
  404afc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
  404b00:	e017      	b.n	404b32 <_Balloc+0x62>
  404b02:	2221      	movs	r2, #33	; 0x21
  404b04:	2104      	movs	r1, #4
  404b06:	4620      	mov	r0, r4
  404b08:	f000 fab8 	bl	40507c <_calloc_r>
  404b0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404b0e:	60e8      	str	r0, [r5, #12]
  404b10:	68db      	ldr	r3, [r3, #12]
  404b12:	2b00      	cmp	r3, #0
  404b14:	d1ec      	bne.n	404af0 <_Balloc+0x20>
  404b16:	2000      	movs	r0, #0
  404b18:	bd70      	pop	{r4, r5, r6, pc}
  404b1a:	2101      	movs	r1, #1
  404b1c:	fa01 f506 	lsl.w	r5, r1, r6
  404b20:	1d6a      	adds	r2, r5, #5
  404b22:	0092      	lsls	r2, r2, #2
  404b24:	4620      	mov	r0, r4
  404b26:	f000 faa9 	bl	40507c <_calloc_r>
  404b2a:	2800      	cmp	r0, #0
  404b2c:	d0f3      	beq.n	404b16 <_Balloc+0x46>
  404b2e:	6046      	str	r6, [r0, #4]
  404b30:	6085      	str	r5, [r0, #8]
  404b32:	2300      	movs	r3, #0
  404b34:	6103      	str	r3, [r0, #16]
  404b36:	60c3      	str	r3, [r0, #12]
  404b38:	bd70      	pop	{r4, r5, r6, pc}

00404b3a <_Bfree>:
  404b3a:	b570      	push	{r4, r5, r6, lr}
  404b3c:	6a44      	ldr	r4, [r0, #36]	; 0x24
  404b3e:	4606      	mov	r6, r0
  404b40:	460d      	mov	r5, r1
  404b42:	b93c      	cbnz	r4, 404b54 <_Bfree+0x1a>
  404b44:	2010      	movs	r0, #16
  404b46:	f7ff ff59 	bl	4049fc <malloc>
  404b4a:	6270      	str	r0, [r6, #36]	; 0x24
  404b4c:	6044      	str	r4, [r0, #4]
  404b4e:	6084      	str	r4, [r0, #8]
  404b50:	6004      	str	r4, [r0, #0]
  404b52:	60c4      	str	r4, [r0, #12]
  404b54:	b13d      	cbz	r5, 404b66 <_Bfree+0x2c>
  404b56:	6a73      	ldr	r3, [r6, #36]	; 0x24
  404b58:	686a      	ldr	r2, [r5, #4]
  404b5a:	68db      	ldr	r3, [r3, #12]
  404b5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404b60:	6029      	str	r1, [r5, #0]
  404b62:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404b66:	bd70      	pop	{r4, r5, r6, pc}

00404b68 <__multadd>:
  404b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b6c:	690d      	ldr	r5, [r1, #16]
  404b6e:	461f      	mov	r7, r3
  404b70:	4606      	mov	r6, r0
  404b72:	460c      	mov	r4, r1
  404b74:	f101 0e14 	add.w	lr, r1, #20
  404b78:	2300      	movs	r3, #0
  404b7a:	f8de 0000 	ldr.w	r0, [lr]
  404b7e:	b281      	uxth	r1, r0
  404b80:	fb02 7101 	mla	r1, r2, r1, r7
  404b84:	0c0f      	lsrs	r7, r1, #16
  404b86:	0c00      	lsrs	r0, r0, #16
  404b88:	fb02 7000 	mla	r0, r2, r0, r7
  404b8c:	b289      	uxth	r1, r1
  404b8e:	3301      	adds	r3, #1
  404b90:	eb01 4100 	add.w	r1, r1, r0, lsl #16
  404b94:	429d      	cmp	r5, r3
  404b96:	ea4f 4710 	mov.w	r7, r0, lsr #16
  404b9a:	f84e 1b04 	str.w	r1, [lr], #4
  404b9e:	dcec      	bgt.n	404b7a <__multadd+0x12>
  404ba0:	b1d7      	cbz	r7, 404bd8 <__multadd+0x70>
  404ba2:	68a3      	ldr	r3, [r4, #8]
  404ba4:	429d      	cmp	r5, r3
  404ba6:	db12      	blt.n	404bce <__multadd+0x66>
  404ba8:	6861      	ldr	r1, [r4, #4]
  404baa:	4630      	mov	r0, r6
  404bac:	3101      	adds	r1, #1
  404bae:	f7ff ff8f 	bl	404ad0 <_Balloc>
  404bb2:	6922      	ldr	r2, [r4, #16]
  404bb4:	3202      	adds	r2, #2
  404bb6:	f104 010c 	add.w	r1, r4, #12
  404bba:	4680      	mov	r8, r0
  404bbc:	0092      	lsls	r2, r2, #2
  404bbe:	300c      	adds	r0, #12
  404bc0:	f7fd ffaa 	bl	402b18 <memcpy>
  404bc4:	4621      	mov	r1, r4
  404bc6:	4630      	mov	r0, r6
  404bc8:	f7ff ffb7 	bl	404b3a <_Bfree>
  404bcc:	4644      	mov	r4, r8
  404bce:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  404bd2:	3501      	adds	r5, #1
  404bd4:	615f      	str	r7, [r3, #20]
  404bd6:	6125      	str	r5, [r4, #16]
  404bd8:	4620      	mov	r0, r4
  404bda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404bde <__hi0bits>:
  404bde:	0c03      	lsrs	r3, r0, #16
  404be0:	041b      	lsls	r3, r3, #16
  404be2:	b913      	cbnz	r3, 404bea <__hi0bits+0xc>
  404be4:	0400      	lsls	r0, r0, #16
  404be6:	2310      	movs	r3, #16
  404be8:	e000      	b.n	404bec <__hi0bits+0xe>
  404bea:	2300      	movs	r3, #0
  404bec:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  404bf0:	bf04      	itt	eq
  404bf2:	0200      	lsleq	r0, r0, #8
  404bf4:	3308      	addeq	r3, #8
  404bf6:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  404bfa:	bf04      	itt	eq
  404bfc:	0100      	lsleq	r0, r0, #4
  404bfe:	3304      	addeq	r3, #4
  404c00:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  404c04:	bf04      	itt	eq
  404c06:	0080      	lsleq	r0, r0, #2
  404c08:	3302      	addeq	r3, #2
  404c0a:	2800      	cmp	r0, #0
  404c0c:	db03      	blt.n	404c16 <__hi0bits+0x38>
  404c0e:	0042      	lsls	r2, r0, #1
  404c10:	d503      	bpl.n	404c1a <__hi0bits+0x3c>
  404c12:	1c58      	adds	r0, r3, #1
  404c14:	4770      	bx	lr
  404c16:	4618      	mov	r0, r3
  404c18:	4770      	bx	lr
  404c1a:	2020      	movs	r0, #32
  404c1c:	4770      	bx	lr

00404c1e <__lo0bits>:
  404c1e:	6803      	ldr	r3, [r0, #0]
  404c20:	f013 0207 	ands.w	r2, r3, #7
  404c24:	d00b      	beq.n	404c3e <__lo0bits+0x20>
  404c26:	07d9      	lsls	r1, r3, #31
  404c28:	d422      	bmi.n	404c70 <__lo0bits+0x52>
  404c2a:	079a      	lsls	r2, r3, #30
  404c2c:	bf4b      	itete	mi
  404c2e:	085b      	lsrmi	r3, r3, #1
  404c30:	089b      	lsrpl	r3, r3, #2
  404c32:	6003      	strmi	r3, [r0, #0]
  404c34:	6003      	strpl	r3, [r0, #0]
  404c36:	bf4c      	ite	mi
  404c38:	2001      	movmi	r0, #1
  404c3a:	2002      	movpl	r0, #2
  404c3c:	4770      	bx	lr
  404c3e:	b299      	uxth	r1, r3
  404c40:	b909      	cbnz	r1, 404c46 <__lo0bits+0x28>
  404c42:	0c1b      	lsrs	r3, r3, #16
  404c44:	2210      	movs	r2, #16
  404c46:	f013 0fff 	tst.w	r3, #255	; 0xff
  404c4a:	bf04      	itt	eq
  404c4c:	0a1b      	lsreq	r3, r3, #8
  404c4e:	3208      	addeq	r2, #8
  404c50:	0719      	lsls	r1, r3, #28
  404c52:	bf04      	itt	eq
  404c54:	091b      	lsreq	r3, r3, #4
  404c56:	3204      	addeq	r2, #4
  404c58:	0799      	lsls	r1, r3, #30
  404c5a:	bf04      	itt	eq
  404c5c:	089b      	lsreq	r3, r3, #2
  404c5e:	3202      	addeq	r2, #2
  404c60:	07d9      	lsls	r1, r3, #31
  404c62:	d402      	bmi.n	404c6a <__lo0bits+0x4c>
  404c64:	085b      	lsrs	r3, r3, #1
  404c66:	d005      	beq.n	404c74 <__lo0bits+0x56>
  404c68:	3201      	adds	r2, #1
  404c6a:	6003      	str	r3, [r0, #0]
  404c6c:	4610      	mov	r0, r2
  404c6e:	4770      	bx	lr
  404c70:	2000      	movs	r0, #0
  404c72:	4770      	bx	lr
  404c74:	2020      	movs	r0, #32
  404c76:	4770      	bx	lr

00404c78 <__i2b>:
  404c78:	b510      	push	{r4, lr}
  404c7a:	460c      	mov	r4, r1
  404c7c:	2101      	movs	r1, #1
  404c7e:	f7ff ff27 	bl	404ad0 <_Balloc>
  404c82:	2201      	movs	r2, #1
  404c84:	6144      	str	r4, [r0, #20]
  404c86:	6102      	str	r2, [r0, #16]
  404c88:	bd10      	pop	{r4, pc}

00404c8a <__multiply>:
  404c8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c8e:	4614      	mov	r4, r2
  404c90:	690a      	ldr	r2, [r1, #16]
  404c92:	6923      	ldr	r3, [r4, #16]
  404c94:	429a      	cmp	r2, r3
  404c96:	bfb8      	it	lt
  404c98:	460b      	movlt	r3, r1
  404c9a:	4688      	mov	r8, r1
  404c9c:	bfbc      	itt	lt
  404c9e:	46a0      	movlt	r8, r4
  404ca0:	461c      	movlt	r4, r3
  404ca2:	f8d8 7010 	ldr.w	r7, [r8, #16]
  404ca6:	f8d4 9010 	ldr.w	r9, [r4, #16]
  404caa:	f8d8 3008 	ldr.w	r3, [r8, #8]
  404cae:	f8d8 1004 	ldr.w	r1, [r8, #4]
  404cb2:	eb07 0609 	add.w	r6, r7, r9
  404cb6:	429e      	cmp	r6, r3
  404cb8:	bfc8      	it	gt
  404cba:	3101      	addgt	r1, #1
  404cbc:	f7ff ff08 	bl	404ad0 <_Balloc>
  404cc0:	f100 0514 	add.w	r5, r0, #20
  404cc4:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
  404cc8:	462b      	mov	r3, r5
  404cca:	2200      	movs	r2, #0
  404ccc:	4563      	cmp	r3, ip
  404cce:	d202      	bcs.n	404cd6 <__multiply+0x4c>
  404cd0:	f843 2b04 	str.w	r2, [r3], #4
  404cd4:	e7fa      	b.n	404ccc <__multiply+0x42>
  404cd6:	f104 0214 	add.w	r2, r4, #20
  404cda:	f108 0114 	add.w	r1, r8, #20
  404cde:	eb02 0389 	add.w	r3, r2, r9, lsl #2
  404ce2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  404ce6:	9300      	str	r3, [sp, #0]
  404ce8:	9b00      	ldr	r3, [sp, #0]
  404cea:	9201      	str	r2, [sp, #4]
  404cec:	4293      	cmp	r3, r2
  404cee:	d957      	bls.n	404da0 <__multiply+0x116>
  404cf0:	f8b2 b000 	ldrh.w	fp, [r2]
  404cf4:	f1bb 0f00 	cmp.w	fp, #0
  404cf8:	d023      	beq.n	404d42 <__multiply+0xb8>
  404cfa:	4689      	mov	r9, r1
  404cfc:	46ae      	mov	lr, r5
  404cfe:	f04f 0800 	mov.w	r8, #0
  404d02:	f859 4b04 	ldr.w	r4, [r9], #4
  404d06:	f8be a000 	ldrh.w	sl, [lr]
  404d0a:	b2a3      	uxth	r3, r4
  404d0c:	fb0b a303 	mla	r3, fp, r3, sl
  404d10:	ea4f 4a14 	mov.w	sl, r4, lsr #16
  404d14:	f8de 4000 	ldr.w	r4, [lr]
  404d18:	4443      	add	r3, r8
  404d1a:	ea4f 4814 	mov.w	r8, r4, lsr #16
  404d1e:	fb0b 840a 	mla	r4, fp, sl, r8
  404d22:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  404d26:	46f2      	mov	sl, lr
  404d28:	b29b      	uxth	r3, r3
  404d2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  404d2e:	454f      	cmp	r7, r9
  404d30:	ea4f 4814 	mov.w	r8, r4, lsr #16
  404d34:	f84a 3b04 	str.w	r3, [sl], #4
  404d38:	d901      	bls.n	404d3e <__multiply+0xb4>
  404d3a:	46d6      	mov	lr, sl
  404d3c:	e7e1      	b.n	404d02 <__multiply+0x78>
  404d3e:	f8ce 8004 	str.w	r8, [lr, #4]
  404d42:	9b01      	ldr	r3, [sp, #4]
  404d44:	f8b3 a002 	ldrh.w	sl, [r3, #2]
  404d48:	3204      	adds	r2, #4
  404d4a:	f1ba 0f00 	cmp.w	sl, #0
  404d4e:	d021      	beq.n	404d94 <__multiply+0x10a>
  404d50:	682b      	ldr	r3, [r5, #0]
  404d52:	462c      	mov	r4, r5
  404d54:	4689      	mov	r9, r1
  404d56:	f04f 0800 	mov.w	r8, #0
  404d5a:	f8b9 e000 	ldrh.w	lr, [r9]
  404d5e:	f8b4 b002 	ldrh.w	fp, [r4, #2]
  404d62:	fb0a be0e 	mla	lr, sl, lr, fp
  404d66:	44f0      	add	r8, lr
  404d68:	46a3      	mov	fp, r4
  404d6a:	b29b      	uxth	r3, r3
  404d6c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  404d70:	f84b 3b04 	str.w	r3, [fp], #4
  404d74:	f859 3b04 	ldr.w	r3, [r9], #4
  404d78:	f8b4 e004 	ldrh.w	lr, [r4, #4]
  404d7c:	0c1b      	lsrs	r3, r3, #16
  404d7e:	fb0a e303 	mla	r3, sl, r3, lr
  404d82:	eb03 4318 	add.w	r3, r3, r8, lsr #16
  404d86:	454f      	cmp	r7, r9
  404d88:	ea4f 4813 	mov.w	r8, r3, lsr #16
  404d8c:	d901      	bls.n	404d92 <__multiply+0x108>
  404d8e:	465c      	mov	r4, fp
  404d90:	e7e3      	b.n	404d5a <__multiply+0xd0>
  404d92:	6063      	str	r3, [r4, #4]
  404d94:	3504      	adds	r5, #4
  404d96:	e7a7      	b.n	404ce8 <__multiply+0x5e>
  404d98:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
  404d9c:	b913      	cbnz	r3, 404da4 <__multiply+0x11a>
  404d9e:	3e01      	subs	r6, #1
  404da0:	2e00      	cmp	r6, #0
  404da2:	dcf9      	bgt.n	404d98 <__multiply+0x10e>
  404da4:	6106      	str	r6, [r0, #16]
  404da6:	b003      	add	sp, #12
  404da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404dac <__pow5mult>:
  404dac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404db0:	4615      	mov	r5, r2
  404db2:	f012 0203 	ands.w	r2, r2, #3
  404db6:	4606      	mov	r6, r0
  404db8:	460f      	mov	r7, r1
  404dba:	d007      	beq.n	404dcc <__pow5mult+0x20>
  404dbc:	3a01      	subs	r2, #1
  404dbe:	4c21      	ldr	r4, [pc, #132]	; (404e44 <__pow5mult+0x98>)
  404dc0:	2300      	movs	r3, #0
  404dc2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  404dc6:	f7ff fecf 	bl	404b68 <__multadd>
  404dca:	4607      	mov	r7, r0
  404dcc:	10ad      	asrs	r5, r5, #2
  404dce:	d036      	beq.n	404e3e <__pow5mult+0x92>
  404dd0:	6a74      	ldr	r4, [r6, #36]	; 0x24
  404dd2:	b93c      	cbnz	r4, 404de4 <__pow5mult+0x38>
  404dd4:	2010      	movs	r0, #16
  404dd6:	f7ff fe11 	bl	4049fc <malloc>
  404dda:	6270      	str	r0, [r6, #36]	; 0x24
  404ddc:	6044      	str	r4, [r0, #4]
  404dde:	6084      	str	r4, [r0, #8]
  404de0:	6004      	str	r4, [r0, #0]
  404de2:	60c4      	str	r4, [r0, #12]
  404de4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  404de8:	f8d8 4008 	ldr.w	r4, [r8, #8]
  404dec:	b94c      	cbnz	r4, 404e02 <__pow5mult+0x56>
  404dee:	f240 2171 	movw	r1, #625	; 0x271
  404df2:	4630      	mov	r0, r6
  404df4:	f7ff ff40 	bl	404c78 <__i2b>
  404df8:	2300      	movs	r3, #0
  404dfa:	f8c8 0008 	str.w	r0, [r8, #8]
  404dfe:	4604      	mov	r4, r0
  404e00:	6003      	str	r3, [r0, #0]
  404e02:	f04f 0800 	mov.w	r8, #0
  404e06:	07eb      	lsls	r3, r5, #31
  404e08:	d50a      	bpl.n	404e20 <__pow5mult+0x74>
  404e0a:	4639      	mov	r1, r7
  404e0c:	4622      	mov	r2, r4
  404e0e:	4630      	mov	r0, r6
  404e10:	f7ff ff3b 	bl	404c8a <__multiply>
  404e14:	4639      	mov	r1, r7
  404e16:	4681      	mov	r9, r0
  404e18:	4630      	mov	r0, r6
  404e1a:	f7ff fe8e 	bl	404b3a <_Bfree>
  404e1e:	464f      	mov	r7, r9
  404e20:	106d      	asrs	r5, r5, #1
  404e22:	d00c      	beq.n	404e3e <__pow5mult+0x92>
  404e24:	6820      	ldr	r0, [r4, #0]
  404e26:	b108      	cbz	r0, 404e2c <__pow5mult+0x80>
  404e28:	4604      	mov	r4, r0
  404e2a:	e7ec      	b.n	404e06 <__pow5mult+0x5a>
  404e2c:	4622      	mov	r2, r4
  404e2e:	4621      	mov	r1, r4
  404e30:	4630      	mov	r0, r6
  404e32:	f7ff ff2a 	bl	404c8a <__multiply>
  404e36:	6020      	str	r0, [r4, #0]
  404e38:	f8c0 8000 	str.w	r8, [r0]
  404e3c:	e7f4      	b.n	404e28 <__pow5mult+0x7c>
  404e3e:	4638      	mov	r0, r7
  404e40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404e44:	00406b10 	.word	0x00406b10

00404e48 <__lshift>:
  404e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404e4c:	460c      	mov	r4, r1
  404e4e:	ea4f 1a62 	mov.w	sl, r2, asr #5
  404e52:	6926      	ldr	r6, [r4, #16]
  404e54:	6849      	ldr	r1, [r1, #4]
  404e56:	68a3      	ldr	r3, [r4, #8]
  404e58:	4456      	add	r6, sl
  404e5a:	4607      	mov	r7, r0
  404e5c:	4691      	mov	r9, r2
  404e5e:	1c75      	adds	r5, r6, #1
  404e60:	42ab      	cmp	r3, r5
  404e62:	da02      	bge.n	404e6a <__lshift+0x22>
  404e64:	3101      	adds	r1, #1
  404e66:	005b      	lsls	r3, r3, #1
  404e68:	e7fa      	b.n	404e60 <__lshift+0x18>
  404e6a:	4638      	mov	r0, r7
  404e6c:	f7ff fe30 	bl	404ad0 <_Balloc>
  404e70:	2300      	movs	r3, #0
  404e72:	4680      	mov	r8, r0
  404e74:	f100 0114 	add.w	r1, r0, #20
  404e78:	461a      	mov	r2, r3
  404e7a:	4553      	cmp	r3, sl
  404e7c:	da03      	bge.n	404e86 <__lshift+0x3e>
  404e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  404e82:	3301      	adds	r3, #1
  404e84:	e7f9      	b.n	404e7a <__lshift+0x32>
  404e86:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  404e8a:	6920      	ldr	r0, [r4, #16]
  404e8c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  404e90:	f019 091f 	ands.w	r9, r9, #31
  404e94:	f104 0114 	add.w	r1, r4, #20
  404e98:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
  404e9c:	d014      	beq.n	404ec8 <__lshift+0x80>
  404e9e:	f1c9 0c20 	rsb	ip, r9, #32
  404ea2:	2200      	movs	r2, #0
  404ea4:	6808      	ldr	r0, [r1, #0]
  404ea6:	fa00 f009 	lsl.w	r0, r0, r9
  404eaa:	4302      	orrs	r2, r0
  404eac:	469a      	mov	sl, r3
  404eae:	f843 2b04 	str.w	r2, [r3], #4
  404eb2:	f851 2b04 	ldr.w	r2, [r1], #4
  404eb6:	458e      	cmp	lr, r1
  404eb8:	fa22 f20c 	lsr.w	r2, r2, ip
  404ebc:	d8f2      	bhi.n	404ea4 <__lshift+0x5c>
  404ebe:	f8ca 2004 	str.w	r2, [sl, #4]
  404ec2:	b142      	cbz	r2, 404ed6 <__lshift+0x8e>
  404ec4:	1cb5      	adds	r5, r6, #2
  404ec6:	e006      	b.n	404ed6 <__lshift+0x8e>
  404ec8:	3b04      	subs	r3, #4
  404eca:	f851 2b04 	ldr.w	r2, [r1], #4
  404ece:	f843 2f04 	str.w	r2, [r3, #4]!
  404ed2:	458e      	cmp	lr, r1
  404ed4:	d8f9      	bhi.n	404eca <__lshift+0x82>
  404ed6:	3d01      	subs	r5, #1
  404ed8:	4638      	mov	r0, r7
  404eda:	f8c8 5010 	str.w	r5, [r8, #16]
  404ede:	4621      	mov	r1, r4
  404ee0:	f7ff fe2b 	bl	404b3a <_Bfree>
  404ee4:	4640      	mov	r0, r8
  404ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00404eea <__mcmp>:
  404eea:	6903      	ldr	r3, [r0, #16]
  404eec:	690a      	ldr	r2, [r1, #16]
  404eee:	1a9b      	subs	r3, r3, r2
  404ef0:	b510      	push	{r4, lr}
  404ef2:	d111      	bne.n	404f18 <__mcmp+0x2e>
  404ef4:	0092      	lsls	r2, r2, #2
  404ef6:	3014      	adds	r0, #20
  404ef8:	3114      	adds	r1, #20
  404efa:	1883      	adds	r3, r0, r2
  404efc:	440a      	add	r2, r1
  404efe:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404f02:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  404f06:	428c      	cmp	r4, r1
  404f08:	d002      	beq.n	404f10 <__mcmp+0x26>
  404f0a:	d307      	bcc.n	404f1c <__mcmp+0x32>
  404f0c:	2001      	movs	r0, #1
  404f0e:	bd10      	pop	{r4, pc}
  404f10:	4298      	cmp	r0, r3
  404f12:	d3f4      	bcc.n	404efe <__mcmp+0x14>
  404f14:	2000      	movs	r0, #0
  404f16:	bd10      	pop	{r4, pc}
  404f18:	4618      	mov	r0, r3
  404f1a:	bd10      	pop	{r4, pc}
  404f1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  404f20:	bd10      	pop	{r4, pc}

00404f22 <__mdiff>:
  404f22:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404f26:	460c      	mov	r4, r1
  404f28:	4607      	mov	r7, r0
  404f2a:	4611      	mov	r1, r2
  404f2c:	4620      	mov	r0, r4
  404f2e:	4615      	mov	r5, r2
  404f30:	f7ff ffdb 	bl	404eea <__mcmp>
  404f34:	1e06      	subs	r6, r0, #0
  404f36:	d108      	bne.n	404f4a <__mdiff+0x28>
  404f38:	4631      	mov	r1, r6
  404f3a:	4638      	mov	r0, r7
  404f3c:	f7ff fdc8 	bl	404ad0 <_Balloc>
  404f40:	2301      	movs	r3, #1
  404f42:	6103      	str	r3, [r0, #16]
  404f44:	6146      	str	r6, [r0, #20]
  404f46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404f4a:	bfbc      	itt	lt
  404f4c:	4623      	movlt	r3, r4
  404f4e:	462c      	movlt	r4, r5
  404f50:	4638      	mov	r0, r7
  404f52:	6861      	ldr	r1, [r4, #4]
  404f54:	bfba      	itte	lt
  404f56:	461d      	movlt	r5, r3
  404f58:	2601      	movlt	r6, #1
  404f5a:	2600      	movge	r6, #0
  404f5c:	f7ff fdb8 	bl	404ad0 <_Balloc>
  404f60:	692b      	ldr	r3, [r5, #16]
  404f62:	60c6      	str	r6, [r0, #12]
  404f64:	6926      	ldr	r6, [r4, #16]
  404f66:	f105 0914 	add.w	r9, r5, #20
  404f6a:	3414      	adds	r4, #20
  404f6c:	eb04 0786 	add.w	r7, r4, r6, lsl #2
  404f70:	eb09 0883 	add.w	r8, r9, r3, lsl #2
  404f74:	f100 0514 	add.w	r5, r0, #20
  404f78:	f04f 0c00 	mov.w	ip, #0
  404f7c:	f854 3b04 	ldr.w	r3, [r4], #4
  404f80:	f859 2b04 	ldr.w	r2, [r9], #4
  404f84:	fa1c f183 	uxtah	r1, ip, r3
  404f88:	fa1f fe82 	uxth.w	lr, r2
  404f8c:	0c12      	lsrs	r2, r2, #16
  404f8e:	ebce 0101 	rsb	r1, lr, r1
  404f92:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
  404f96:	eb03 4321 	add.w	r3, r3, r1, asr #16
  404f9a:	b289      	uxth	r1, r1
  404f9c:	ea4f 4c23 	mov.w	ip, r3, asr #16
  404fa0:	45c8      	cmp	r8, r9
  404fa2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  404fa6:	46a6      	mov	lr, r4
  404fa8:	f845 3b04 	str.w	r3, [r5], #4
  404fac:	d8e6      	bhi.n	404f7c <__mdiff+0x5a>
  404fae:	45be      	cmp	lr, r7
  404fb0:	d20e      	bcs.n	404fd0 <__mdiff+0xae>
  404fb2:	f85e 1b04 	ldr.w	r1, [lr], #4
  404fb6:	fa1c f281 	uxtah	r2, ip, r1
  404fba:	1413      	asrs	r3, r2, #16
  404fbc:	eb03 4311 	add.w	r3, r3, r1, lsr #16
  404fc0:	b292      	uxth	r2, r2
  404fc2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404fc6:	ea4f 4c23 	mov.w	ip, r3, asr #16
  404fca:	f845 2b04 	str.w	r2, [r5], #4
  404fce:	e7ee      	b.n	404fae <__mdiff+0x8c>
  404fd0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  404fd4:	b90b      	cbnz	r3, 404fda <__mdiff+0xb8>
  404fd6:	3e01      	subs	r6, #1
  404fd8:	e7fa      	b.n	404fd0 <__mdiff+0xae>
  404fda:	6106      	str	r6, [r0, #16]
  404fdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00404fe0 <__d2b>:
  404fe0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  404fe4:	2101      	movs	r1, #1
  404fe6:	461c      	mov	r4, r3
  404fe8:	4690      	mov	r8, r2
  404fea:	9e08      	ldr	r6, [sp, #32]
  404fec:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404fee:	f7ff fd6f 	bl	404ad0 <_Balloc>
  404ff2:	f3c4 0213 	ubfx	r2, r4, #0, #20
  404ff6:	f3c4 540a 	ubfx	r4, r4, #20, #11
  404ffa:	4607      	mov	r7, r0
  404ffc:	b10c      	cbz	r4, 405002 <__d2b+0x22>
  404ffe:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  405002:	9201      	str	r2, [sp, #4]
  405004:	f1b8 0f00 	cmp.w	r8, #0
  405008:	d019      	beq.n	40503e <__d2b+0x5e>
  40500a:	a802      	add	r0, sp, #8
  40500c:	f840 8d08 	str.w	r8, [r0, #-8]!
  405010:	f7ff fe05 	bl	404c1e <__lo0bits>
  405014:	9b00      	ldr	r3, [sp, #0]
  405016:	b148      	cbz	r0, 40502c <__d2b+0x4c>
  405018:	9a01      	ldr	r2, [sp, #4]
  40501a:	f1c0 0120 	rsb	r1, r0, #32
  40501e:	fa02 f101 	lsl.w	r1, r2, r1
  405022:	430b      	orrs	r3, r1
  405024:	40c2      	lsrs	r2, r0
  405026:	617b      	str	r3, [r7, #20]
  405028:	9201      	str	r2, [sp, #4]
  40502a:	e000      	b.n	40502e <__d2b+0x4e>
  40502c:	617b      	str	r3, [r7, #20]
  40502e:	9b01      	ldr	r3, [sp, #4]
  405030:	61bb      	str	r3, [r7, #24]
  405032:	2b00      	cmp	r3, #0
  405034:	bf14      	ite	ne
  405036:	2102      	movne	r1, #2
  405038:	2101      	moveq	r1, #1
  40503a:	6139      	str	r1, [r7, #16]
  40503c:	e007      	b.n	40504e <__d2b+0x6e>
  40503e:	a801      	add	r0, sp, #4
  405040:	f7ff fded 	bl	404c1e <__lo0bits>
  405044:	9b01      	ldr	r3, [sp, #4]
  405046:	617b      	str	r3, [r7, #20]
  405048:	2101      	movs	r1, #1
  40504a:	6139      	str	r1, [r7, #16]
  40504c:	3020      	adds	r0, #32
  40504e:	b134      	cbz	r4, 40505e <__d2b+0x7e>
  405050:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
  405054:	4404      	add	r4, r0
  405056:	6034      	str	r4, [r6, #0]
  405058:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40505c:	e009      	b.n	405072 <__d2b+0x92>
  40505e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  405062:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405066:	6030      	str	r0, [r6, #0]
  405068:	6918      	ldr	r0, [r3, #16]
  40506a:	f7ff fdb8 	bl	404bde <__hi0bits>
  40506e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  405072:	6028      	str	r0, [r5, #0]
  405074:	4638      	mov	r0, r7
  405076:	b002      	add	sp, #8
  405078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040507c <_calloc_r>:
  40507c:	b538      	push	{r3, r4, r5, lr}
  40507e:	fb02 f401 	mul.w	r4, r2, r1
  405082:	4621      	mov	r1, r4
  405084:	f000 f856 	bl	405134 <_malloc_r>
  405088:	4605      	mov	r5, r0
  40508a:	b118      	cbz	r0, 405094 <_calloc_r+0x18>
  40508c:	4622      	mov	r2, r4
  40508e:	2100      	movs	r1, #0
  405090:	f7fd fd4d 	bl	402b2e <memset>
  405094:	4628      	mov	r0, r5
  405096:	bd38      	pop	{r3, r4, r5, pc}

00405098 <_free_r>:
  405098:	b538      	push	{r3, r4, r5, lr}
  40509a:	4605      	mov	r5, r0
  40509c:	2900      	cmp	r1, #0
  40509e:	d046      	beq.n	40512e <_free_r+0x96>
  4050a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
  4050a4:	1f0c      	subs	r4, r1, #4
  4050a6:	2b00      	cmp	r3, #0
  4050a8:	bfb8      	it	lt
  4050aa:	18e4      	addlt	r4, r4, r3
  4050ac:	f000 fa9a 	bl	4055e4 <__malloc_lock>
  4050b0:	4a1f      	ldr	r2, [pc, #124]	; (405130 <_free_r+0x98>)
  4050b2:	6813      	ldr	r3, [r2, #0]
  4050b4:	4611      	mov	r1, r2
  4050b6:	b913      	cbnz	r3, 4050be <_free_r+0x26>
  4050b8:	6063      	str	r3, [r4, #4]
  4050ba:	6014      	str	r4, [r2, #0]
  4050bc:	e032      	b.n	405124 <_free_r+0x8c>
  4050be:	42a3      	cmp	r3, r4
  4050c0:	d90e      	bls.n	4050e0 <_free_r+0x48>
  4050c2:	6822      	ldr	r2, [r4, #0]
  4050c4:	18a0      	adds	r0, r4, r2
  4050c6:	4283      	cmp	r3, r0
  4050c8:	bf04      	itt	eq
  4050ca:	6818      	ldreq	r0, [r3, #0]
  4050cc:	685b      	ldreq	r3, [r3, #4]
  4050ce:	6063      	str	r3, [r4, #4]
  4050d0:	bf04      	itt	eq
  4050d2:	1812      	addeq	r2, r2, r0
  4050d4:	6022      	streq	r2, [r4, #0]
  4050d6:	600c      	str	r4, [r1, #0]
  4050d8:	e024      	b.n	405124 <_free_r+0x8c>
  4050da:	42a2      	cmp	r2, r4
  4050dc:	d803      	bhi.n	4050e6 <_free_r+0x4e>
  4050de:	4613      	mov	r3, r2
  4050e0:	685a      	ldr	r2, [r3, #4]
  4050e2:	2a00      	cmp	r2, #0
  4050e4:	d1f9      	bne.n	4050da <_free_r+0x42>
  4050e6:	6818      	ldr	r0, [r3, #0]
  4050e8:	1819      	adds	r1, r3, r0
  4050ea:	42a1      	cmp	r1, r4
  4050ec:	d10b      	bne.n	405106 <_free_r+0x6e>
  4050ee:	6821      	ldr	r1, [r4, #0]
  4050f0:	4401      	add	r1, r0
  4050f2:	1858      	adds	r0, r3, r1
  4050f4:	4282      	cmp	r2, r0
  4050f6:	6019      	str	r1, [r3, #0]
  4050f8:	d114      	bne.n	405124 <_free_r+0x8c>
  4050fa:	6810      	ldr	r0, [r2, #0]
  4050fc:	6852      	ldr	r2, [r2, #4]
  4050fe:	605a      	str	r2, [r3, #4]
  405100:	4401      	add	r1, r0
  405102:	6019      	str	r1, [r3, #0]
  405104:	e00e      	b.n	405124 <_free_r+0x8c>
  405106:	d902      	bls.n	40510e <_free_r+0x76>
  405108:	230c      	movs	r3, #12
  40510a:	602b      	str	r3, [r5, #0]
  40510c:	e00a      	b.n	405124 <_free_r+0x8c>
  40510e:	6821      	ldr	r1, [r4, #0]
  405110:	1860      	adds	r0, r4, r1
  405112:	4282      	cmp	r2, r0
  405114:	bf04      	itt	eq
  405116:	6810      	ldreq	r0, [r2, #0]
  405118:	6852      	ldreq	r2, [r2, #4]
  40511a:	6062      	str	r2, [r4, #4]
  40511c:	bf04      	itt	eq
  40511e:	1809      	addeq	r1, r1, r0
  405120:	6021      	streq	r1, [r4, #0]
  405122:	605c      	str	r4, [r3, #4]
  405124:	4628      	mov	r0, r5
  405126:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40512a:	f000 ba5c 	b.w	4055e6 <__malloc_unlock>
  40512e:	bd38      	pop	{r3, r4, r5, pc}
  405130:	200004f8 	.word	0x200004f8

00405134 <_malloc_r>:
  405134:	b570      	push	{r4, r5, r6, lr}
  405136:	1ccd      	adds	r5, r1, #3
  405138:	f025 0503 	bic.w	r5, r5, #3
  40513c:	3508      	adds	r5, #8
  40513e:	2d0c      	cmp	r5, #12
  405140:	bf38      	it	cc
  405142:	250c      	movcc	r5, #12
  405144:	2d00      	cmp	r5, #0
  405146:	4606      	mov	r6, r0
  405148:	db01      	blt.n	40514e <_malloc_r+0x1a>
  40514a:	42a9      	cmp	r1, r5
  40514c:	d902      	bls.n	405154 <_malloc_r+0x20>
  40514e:	230c      	movs	r3, #12
  405150:	6033      	str	r3, [r6, #0]
  405152:	e046      	b.n	4051e2 <_malloc_r+0xae>
  405154:	f000 fa46 	bl	4055e4 <__malloc_lock>
  405158:	4b23      	ldr	r3, [pc, #140]	; (4051e8 <_malloc_r+0xb4>)
  40515a:	681c      	ldr	r4, [r3, #0]
  40515c:	461a      	mov	r2, r3
  40515e:	4621      	mov	r1, r4
  405160:	b1a1      	cbz	r1, 40518c <_malloc_r+0x58>
  405162:	680b      	ldr	r3, [r1, #0]
  405164:	1b5b      	subs	r3, r3, r5
  405166:	d40e      	bmi.n	405186 <_malloc_r+0x52>
  405168:	2b0b      	cmp	r3, #11
  40516a:	d903      	bls.n	405174 <_malloc_r+0x40>
  40516c:	600b      	str	r3, [r1, #0]
  40516e:	18cc      	adds	r4, r1, r3
  405170:	50cd      	str	r5, [r1, r3]
  405172:	e01e      	b.n	4051b2 <_malloc_r+0x7e>
  405174:	428c      	cmp	r4, r1
  405176:	bf0d      	iteet	eq
  405178:	6863      	ldreq	r3, [r4, #4]
  40517a:	684b      	ldrne	r3, [r1, #4]
  40517c:	6063      	strne	r3, [r4, #4]
  40517e:	6013      	streq	r3, [r2, #0]
  405180:	bf18      	it	ne
  405182:	460c      	movne	r4, r1
  405184:	e015      	b.n	4051b2 <_malloc_r+0x7e>
  405186:	460c      	mov	r4, r1
  405188:	6849      	ldr	r1, [r1, #4]
  40518a:	e7e9      	b.n	405160 <_malloc_r+0x2c>
  40518c:	4c17      	ldr	r4, [pc, #92]	; (4051ec <_malloc_r+0xb8>)
  40518e:	6823      	ldr	r3, [r4, #0]
  405190:	b91b      	cbnz	r3, 40519a <_malloc_r+0x66>
  405192:	4630      	mov	r0, r6
  405194:	f000 f970 	bl	405478 <_sbrk_r>
  405198:	6020      	str	r0, [r4, #0]
  40519a:	4629      	mov	r1, r5
  40519c:	4630      	mov	r0, r6
  40519e:	f000 f96b 	bl	405478 <_sbrk_r>
  4051a2:	1c43      	adds	r3, r0, #1
  4051a4:	d018      	beq.n	4051d8 <_malloc_r+0xa4>
  4051a6:	1cc4      	adds	r4, r0, #3
  4051a8:	f024 0403 	bic.w	r4, r4, #3
  4051ac:	42a0      	cmp	r0, r4
  4051ae:	d10d      	bne.n	4051cc <_malloc_r+0x98>
  4051b0:	6025      	str	r5, [r4, #0]
  4051b2:	4630      	mov	r0, r6
  4051b4:	f000 fa17 	bl	4055e6 <__malloc_unlock>
  4051b8:	f104 000b 	add.w	r0, r4, #11
  4051bc:	1d23      	adds	r3, r4, #4
  4051be:	f020 0007 	bic.w	r0, r0, #7
  4051c2:	1ac3      	subs	r3, r0, r3
  4051c4:	d00e      	beq.n	4051e4 <_malloc_r+0xb0>
  4051c6:	425a      	negs	r2, r3
  4051c8:	50e2      	str	r2, [r4, r3]
  4051ca:	bd70      	pop	{r4, r5, r6, pc}
  4051cc:	1a21      	subs	r1, r4, r0
  4051ce:	4630      	mov	r0, r6
  4051d0:	f000 f952 	bl	405478 <_sbrk_r>
  4051d4:	3001      	adds	r0, #1
  4051d6:	d1eb      	bne.n	4051b0 <_malloc_r+0x7c>
  4051d8:	230c      	movs	r3, #12
  4051da:	6033      	str	r3, [r6, #0]
  4051dc:	4630      	mov	r0, r6
  4051de:	f000 fa02 	bl	4055e6 <__malloc_unlock>
  4051e2:	2000      	movs	r0, #0
  4051e4:	bd70      	pop	{r4, r5, r6, pc}
  4051e6:	bf00      	nop
  4051e8:	200004f8 	.word	0x200004f8
  4051ec:	200004f4 	.word	0x200004f4

004051f0 <__sfputc_r>:
  4051f0:	6893      	ldr	r3, [r2, #8]
  4051f2:	3b01      	subs	r3, #1
  4051f4:	2b00      	cmp	r3, #0
  4051f6:	b410      	push	{r4}
  4051f8:	6093      	str	r3, [r2, #8]
  4051fa:	da08      	bge.n	40520e <__sfputc_r+0x1e>
  4051fc:	6994      	ldr	r4, [r2, #24]
  4051fe:	42a3      	cmp	r3, r4
  405200:	db02      	blt.n	405208 <__sfputc_r+0x18>
  405202:	b2cb      	uxtb	r3, r1
  405204:	2b0a      	cmp	r3, #10
  405206:	d102      	bne.n	40520e <__sfputc_r+0x1e>
  405208:	bc10      	pop	{r4}
  40520a:	f7fe bb19 	b.w	403840 <__swbuf_r>
  40520e:	6813      	ldr	r3, [r2, #0]
  405210:	1c58      	adds	r0, r3, #1
  405212:	6010      	str	r0, [r2, #0]
  405214:	7019      	strb	r1, [r3, #0]
  405216:	b2c8      	uxtb	r0, r1
  405218:	bc10      	pop	{r4}
  40521a:	4770      	bx	lr

0040521c <__sfputs_r>:
  40521c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40521e:	4606      	mov	r6, r0
  405220:	460f      	mov	r7, r1
  405222:	4614      	mov	r4, r2
  405224:	18d5      	adds	r5, r2, r3
  405226:	42ac      	cmp	r4, r5
  405228:	d008      	beq.n	40523c <__sfputs_r+0x20>
  40522a:	463a      	mov	r2, r7
  40522c:	f814 1b01 	ldrb.w	r1, [r4], #1
  405230:	4630      	mov	r0, r6
  405232:	f7ff ffdd 	bl	4051f0 <__sfputc_r>
  405236:	1c43      	adds	r3, r0, #1
  405238:	d1f5      	bne.n	405226 <__sfputs_r+0xa>
  40523a:	e000      	b.n	40523e <__sfputs_r+0x22>
  40523c:	2000      	movs	r0, #0
  40523e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00405240 <_vfiprintf_r>:
  405240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405244:	b09d      	sub	sp, #116	; 0x74
  405246:	460c      	mov	r4, r1
  405248:	4617      	mov	r7, r2
  40524a:	9303      	str	r3, [sp, #12]
  40524c:	4606      	mov	r6, r0
  40524e:	b118      	cbz	r0, 405258 <_vfiprintf_r+0x18>
  405250:	6983      	ldr	r3, [r0, #24]
  405252:	b90b      	cbnz	r3, 405258 <_vfiprintf_r+0x18>
  405254:	f7ff fad6 	bl	404804 <__sinit>
  405258:	4b7f      	ldr	r3, [pc, #508]	; (405458 <_vfiprintf_r+0x218>)
  40525a:	429c      	cmp	r4, r3
  40525c:	d101      	bne.n	405262 <_vfiprintf_r+0x22>
  40525e:	6874      	ldr	r4, [r6, #4]
  405260:	e008      	b.n	405274 <_vfiprintf_r+0x34>
  405262:	4b7e      	ldr	r3, [pc, #504]	; (40545c <_vfiprintf_r+0x21c>)
  405264:	429c      	cmp	r4, r3
  405266:	d101      	bne.n	40526c <_vfiprintf_r+0x2c>
  405268:	68b4      	ldr	r4, [r6, #8]
  40526a:	e003      	b.n	405274 <_vfiprintf_r+0x34>
  40526c:	4b7c      	ldr	r3, [pc, #496]	; (405460 <_vfiprintf_r+0x220>)
  40526e:	429c      	cmp	r4, r3
  405270:	bf08      	it	eq
  405272:	68f4      	ldreq	r4, [r6, #12]
  405274:	89a3      	ldrh	r3, [r4, #12]
  405276:	0718      	lsls	r0, r3, #28
  405278:	d50c      	bpl.n	405294 <_vfiprintf_r+0x54>
  40527a:	6923      	ldr	r3, [r4, #16]
  40527c:	b153      	cbz	r3, 405294 <_vfiprintf_r+0x54>
  40527e:	2300      	movs	r3, #0
  405280:	9309      	str	r3, [sp, #36]	; 0x24
  405282:	2320      	movs	r3, #32
  405284:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  405288:	2330      	movs	r3, #48	; 0x30
  40528a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  40528e:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 405464 <_vfiprintf_r+0x224>
  405292:	e044      	b.n	40531e <_vfiprintf_r+0xde>
  405294:	4621      	mov	r1, r4
  405296:	4630      	mov	r0, r6
  405298:	f7fe fb26 	bl	4038e8 <__swsetup_r>
  40529c:	2800      	cmp	r0, #0
  40529e:	d0ee      	beq.n	40527e <_vfiprintf_r+0x3e>
  4052a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4052a4:	e0d5      	b.n	405452 <_vfiprintf_r+0x212>
  4052a6:	9a03      	ldr	r2, [sp, #12]
  4052a8:	1d11      	adds	r1, r2, #4
  4052aa:	6812      	ldr	r2, [r2, #0]
  4052ac:	9103      	str	r1, [sp, #12]
  4052ae:	2a00      	cmp	r2, #0
  4052b0:	f280 808c 	bge.w	4053cc <_vfiprintf_r+0x18c>
  4052b4:	4252      	negs	r2, r2
  4052b6:	f043 0002 	orr.w	r0, r3, #2
  4052ba:	9207      	str	r2, [sp, #28]
  4052bc:	9004      	str	r0, [sp, #16]
  4052be:	f898 3000 	ldrb.w	r3, [r8]
  4052c2:	2b2e      	cmp	r3, #46	; 0x2e
  4052c4:	f000 8084 	beq.w	4053d0 <_vfiprintf_r+0x190>
  4052c8:	2203      	movs	r2, #3
  4052ca:	f898 1000 	ldrb.w	r1, [r8]
  4052ce:	4865      	ldr	r0, [pc, #404]	; (405464 <_vfiprintf_r+0x224>)
  4052d0:	f7ff fbae 	bl	404a30 <memchr>
  4052d4:	b148      	cbz	r0, 4052ea <_vfiprintf_r+0xaa>
  4052d6:	2340      	movs	r3, #64	; 0x40
  4052d8:	ebcb 0000 	rsb	r0, fp, r0
  4052dc:	fa03 f000 	lsl.w	r0, r3, r0
  4052e0:	9b04      	ldr	r3, [sp, #16]
  4052e2:	4318      	orrs	r0, r3
  4052e4:	9004      	str	r0, [sp, #16]
  4052e6:	f108 0801 	add.w	r8, r8, #1
  4052ea:	f898 1000 	ldrb.w	r1, [r8]
  4052ee:	485e      	ldr	r0, [pc, #376]	; (405468 <_vfiprintf_r+0x228>)
  4052f0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  4052f4:	2206      	movs	r2, #6
  4052f6:	f108 0701 	add.w	r7, r8, #1
  4052fa:	f7ff fb99 	bl	404a30 <memchr>
  4052fe:	2800      	cmp	r0, #0
  405300:	f000 8095 	beq.w	40542e <_vfiprintf_r+0x1ee>
  405304:	4b59      	ldr	r3, [pc, #356]	; (40546c <_vfiprintf_r+0x22c>)
  405306:	2b00      	cmp	r3, #0
  405308:	f040 8088 	bne.w	40541c <_vfiprintf_r+0x1dc>
  40530c:	9b03      	ldr	r3, [sp, #12]
  40530e:	3307      	adds	r3, #7
  405310:	f023 0307 	bic.w	r3, r3, #7
  405314:	3308      	adds	r3, #8
  405316:	9303      	str	r3, [sp, #12]
  405318:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40531a:	4453      	add	r3, sl
  40531c:	9309      	str	r3, [sp, #36]	; 0x24
  40531e:	46b8      	mov	r8, r7
  405320:	4645      	mov	r5, r8
  405322:	f815 3b01 	ldrb.w	r3, [r5], #1
  405326:	b91b      	cbnz	r3, 405330 <_vfiprintf_r+0xf0>
  405328:	ebb8 0907 	subs.w	r9, r8, r7
  40532c:	d00f      	beq.n	40534e <_vfiprintf_r+0x10e>
  40532e:	e003      	b.n	405338 <_vfiprintf_r+0xf8>
  405330:	2b25      	cmp	r3, #37	; 0x25
  405332:	d0f9      	beq.n	405328 <_vfiprintf_r+0xe8>
  405334:	46a8      	mov	r8, r5
  405336:	e7f3      	b.n	405320 <_vfiprintf_r+0xe0>
  405338:	464b      	mov	r3, r9
  40533a:	463a      	mov	r2, r7
  40533c:	4621      	mov	r1, r4
  40533e:	4630      	mov	r0, r6
  405340:	f7ff ff6c 	bl	40521c <__sfputs_r>
  405344:	3001      	adds	r0, #1
  405346:	d07f      	beq.n	405448 <_vfiprintf_r+0x208>
  405348:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40534a:	444b      	add	r3, r9
  40534c:	9309      	str	r3, [sp, #36]	; 0x24
  40534e:	f898 3000 	ldrb.w	r3, [r8]
  405352:	2b00      	cmp	r3, #0
  405354:	d078      	beq.n	405448 <_vfiprintf_r+0x208>
  405356:	2300      	movs	r3, #0
  405358:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  40535c:	9304      	str	r3, [sp, #16]
  40535e:	9307      	str	r3, [sp, #28]
  405360:	9205      	str	r2, [sp, #20]
  405362:	9306      	str	r3, [sp, #24]
  405364:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  405368:	931a      	str	r3, [sp, #104]	; 0x68
  40536a:	2701      	movs	r7, #1
  40536c:	2205      	movs	r2, #5
  40536e:	7829      	ldrb	r1, [r5, #0]
  405370:	483f      	ldr	r0, [pc, #252]	; (405470 <_vfiprintf_r+0x230>)
  405372:	f7ff fb5d 	bl	404a30 <memchr>
  405376:	f105 0801 	add.w	r8, r5, #1
  40537a:	9b04      	ldr	r3, [sp, #16]
  40537c:	b138      	cbz	r0, 40538e <_vfiprintf_r+0x14e>
  40537e:	4a3c      	ldr	r2, [pc, #240]	; (405470 <_vfiprintf_r+0x230>)
  405380:	1a80      	subs	r0, r0, r2
  405382:	fa07 f000 	lsl.w	r0, r7, r0
  405386:	4318      	orrs	r0, r3
  405388:	9004      	str	r0, [sp, #16]
  40538a:	4645      	mov	r5, r8
  40538c:	e7ee      	b.n	40536c <_vfiprintf_r+0x12c>
  40538e:	06d9      	lsls	r1, r3, #27
  405390:	bf44      	itt	mi
  405392:	2220      	movmi	r2, #32
  405394:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  405398:	071a      	lsls	r2, r3, #28
  40539a:	bf44      	itt	mi
  40539c:	222b      	movmi	r2, #43	; 0x2b
  40539e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  4053a2:	782a      	ldrb	r2, [r5, #0]
  4053a4:	2a2a      	cmp	r2, #42	; 0x2a
  4053a6:	f43f af7e 	beq.w	4052a6 <_vfiprintf_r+0x66>
  4053aa:	9a07      	ldr	r2, [sp, #28]
  4053ac:	2100      	movs	r1, #0
  4053ae:	200a      	movs	r0, #10
  4053b0:	46a8      	mov	r8, r5
  4053b2:	3501      	adds	r5, #1
  4053b4:	f898 3000 	ldrb.w	r3, [r8]
  4053b8:	3b30      	subs	r3, #48	; 0x30
  4053ba:	2b09      	cmp	r3, #9
  4053bc:	d803      	bhi.n	4053c6 <_vfiprintf_r+0x186>
  4053be:	fb00 3202 	mla	r2, r0, r2, r3
  4053c2:	2101      	movs	r1, #1
  4053c4:	e7f4      	b.n	4053b0 <_vfiprintf_r+0x170>
  4053c6:	2900      	cmp	r1, #0
  4053c8:	f43f af79 	beq.w	4052be <_vfiprintf_r+0x7e>
  4053cc:	9207      	str	r2, [sp, #28]
  4053ce:	e776      	b.n	4052be <_vfiprintf_r+0x7e>
  4053d0:	f898 3001 	ldrb.w	r3, [r8, #1]
  4053d4:	2b2a      	cmp	r3, #42	; 0x2a
  4053d6:	d10b      	bne.n	4053f0 <_vfiprintf_r+0x1b0>
  4053d8:	9b03      	ldr	r3, [sp, #12]
  4053da:	1d1a      	adds	r2, r3, #4
  4053dc:	681b      	ldr	r3, [r3, #0]
  4053de:	9203      	str	r2, [sp, #12]
  4053e0:	2b00      	cmp	r3, #0
  4053e2:	bfb8      	it	lt
  4053e4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
  4053e8:	f108 0802 	add.w	r8, r8, #2
  4053ec:	9305      	str	r3, [sp, #20]
  4053ee:	e76b      	b.n	4052c8 <_vfiprintf_r+0x88>
  4053f0:	2300      	movs	r3, #0
  4053f2:	9305      	str	r3, [sp, #20]
  4053f4:	f108 0001 	add.w	r0, r8, #1
  4053f8:	4619      	mov	r1, r3
  4053fa:	250a      	movs	r5, #10
  4053fc:	4680      	mov	r8, r0
  4053fe:	3001      	adds	r0, #1
  405400:	f898 2000 	ldrb.w	r2, [r8]
  405404:	3a30      	subs	r2, #48	; 0x30
  405406:	2a09      	cmp	r2, #9
  405408:	d803      	bhi.n	405412 <_vfiprintf_r+0x1d2>
  40540a:	fb05 2101 	mla	r1, r5, r1, r2
  40540e:	2301      	movs	r3, #1
  405410:	e7f4      	b.n	4053fc <_vfiprintf_r+0x1bc>
  405412:	2b00      	cmp	r3, #0
  405414:	f43f af58 	beq.w	4052c8 <_vfiprintf_r+0x88>
  405418:	9105      	str	r1, [sp, #20]
  40541a:	e755      	b.n	4052c8 <_vfiprintf_r+0x88>
  40541c:	ab03      	add	r3, sp, #12
  40541e:	9300      	str	r3, [sp, #0]
  405420:	4622      	mov	r2, r4
  405422:	4b14      	ldr	r3, [pc, #80]	; (405474 <_vfiprintf_r+0x234>)
  405424:	a904      	add	r1, sp, #16
  405426:	4630      	mov	r0, r6
  405428:	f7fd fc18 	bl	402c5c <_printf_float>
  40542c:	e007      	b.n	40543e <_vfiprintf_r+0x1fe>
  40542e:	ab03      	add	r3, sp, #12
  405430:	9300      	str	r3, [sp, #0]
  405432:	4622      	mov	r2, r4
  405434:	4b0f      	ldr	r3, [pc, #60]	; (405474 <_vfiprintf_r+0x234>)
  405436:	a904      	add	r1, sp, #16
  405438:	4630      	mov	r0, r6
  40543a:	f7fd fec9 	bl	4031d0 <_printf_i>
  40543e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  405442:	4682      	mov	sl, r0
  405444:	f47f af68 	bne.w	405318 <_vfiprintf_r+0xd8>
  405448:	89a3      	ldrh	r3, [r4, #12]
  40544a:	065b      	lsls	r3, r3, #25
  40544c:	f53f af28 	bmi.w	4052a0 <_vfiprintf_r+0x60>
  405450:	9809      	ldr	r0, [sp, #36]	; 0x24
  405452:	b01d      	add	sp, #116	; 0x74
  405454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405458:	004069b0 	.word	0x004069b0
  40545c:	004069d0 	.word	0x004069d0
  405460:	004069f0 	.word	0x004069f0
  405464:	00406b22 	.word	0x00406b22
  405468:	00406b26 	.word	0x00406b26
  40546c:	00402c5d 	.word	0x00402c5d
  405470:	00406b1c 	.word	0x00406b1c
  405474:	0040521d 	.word	0x0040521d

00405478 <_sbrk_r>:
  405478:	b538      	push	{r3, r4, r5, lr}
  40547a:	4c06      	ldr	r4, [pc, #24]	; (405494 <_sbrk_r+0x1c>)
  40547c:	2300      	movs	r3, #0
  40547e:	4605      	mov	r5, r0
  405480:	4608      	mov	r0, r1
  405482:	6023      	str	r3, [r4, #0]
  405484:	f7fc ff62 	bl	40234c <_sbrk>
  405488:	1c43      	adds	r3, r0, #1
  40548a:	d102      	bne.n	405492 <_sbrk_r+0x1a>
  40548c:	6823      	ldr	r3, [r4, #0]
  40548e:	b103      	cbz	r3, 405492 <_sbrk_r+0x1a>
  405490:	602b      	str	r3, [r5, #0]
  405492:	bd38      	pop	{r3, r4, r5, pc}
  405494:	20000820 	.word	0x20000820

00405498 <__sread>:
  405498:	b510      	push	{r4, lr}
  40549a:	460c      	mov	r4, r1
  40549c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4054a0:	f000 f8a2 	bl	4055e8 <_read_r>
  4054a4:	2800      	cmp	r0, #0
  4054a6:	bfab      	itete	ge
  4054a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
  4054aa:	89a3      	ldrhlt	r3, [r4, #12]
  4054ac:	181b      	addge	r3, r3, r0
  4054ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
  4054b2:	bfac      	ite	ge
  4054b4:	6563      	strge	r3, [r4, #84]	; 0x54
  4054b6:	81a3      	strhlt	r3, [r4, #12]
  4054b8:	bd10      	pop	{r4, pc}

004054ba <__swrite>:
  4054ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054be:	461f      	mov	r7, r3
  4054c0:	898b      	ldrh	r3, [r1, #12]
  4054c2:	05db      	lsls	r3, r3, #23
  4054c4:	4605      	mov	r5, r0
  4054c6:	460c      	mov	r4, r1
  4054c8:	4616      	mov	r6, r2
  4054ca:	d505      	bpl.n	4054d8 <__swrite+0x1e>
  4054cc:	2302      	movs	r3, #2
  4054ce:	2200      	movs	r2, #0
  4054d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4054d4:	f000 f874 	bl	4055c0 <_lseek_r>
  4054d8:	89a3      	ldrh	r3, [r4, #12]
  4054da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4054de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4054e2:	81a3      	strh	r3, [r4, #12]
  4054e4:	4632      	mov	r2, r6
  4054e6:	463b      	mov	r3, r7
  4054e8:	4628      	mov	r0, r5
  4054ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4054ee:	f000 b823 	b.w	405538 <_write_r>

004054f2 <__sseek>:
  4054f2:	b510      	push	{r4, lr}
  4054f4:	460c      	mov	r4, r1
  4054f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4054fa:	f000 f861 	bl	4055c0 <_lseek_r>
  4054fe:	1c43      	adds	r3, r0, #1
  405500:	89a3      	ldrh	r3, [r4, #12]
  405502:	bf15      	itete	ne
  405504:	6560      	strne	r0, [r4, #84]	; 0x54
  405506:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40550a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40550e:	81a3      	strheq	r3, [r4, #12]
  405510:	bf18      	it	ne
  405512:	81a3      	strhne	r3, [r4, #12]
  405514:	bd10      	pop	{r4, pc}

00405516 <__sclose>:
  405516:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40551a:	f000 b81f 	b.w	40555c <_close_r>

0040551e <__ascii_wctomb>:
  40551e:	b149      	cbz	r1, 405534 <__ascii_wctomb+0x16>
  405520:	2aff      	cmp	r2, #255	; 0xff
  405522:	bf85      	ittet	hi
  405524:	238a      	movhi	r3, #138	; 0x8a
  405526:	6003      	strhi	r3, [r0, #0]
  405528:	700a      	strbls	r2, [r1, #0]
  40552a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
  40552e:	bf98      	it	ls
  405530:	2001      	movls	r0, #1
  405532:	4770      	bx	lr
  405534:	4608      	mov	r0, r1
  405536:	4770      	bx	lr

00405538 <_write_r>:
  405538:	b538      	push	{r3, r4, r5, lr}
  40553a:	4c07      	ldr	r4, [pc, #28]	; (405558 <_write_r+0x20>)
  40553c:	4605      	mov	r5, r0
  40553e:	4608      	mov	r0, r1
  405540:	4611      	mov	r1, r2
  405542:	2200      	movs	r2, #0
  405544:	6022      	str	r2, [r4, #0]
  405546:	461a      	mov	r2, r3
  405548:	f7fa fe30 	bl	4001ac <_write>
  40554c:	1c43      	adds	r3, r0, #1
  40554e:	d102      	bne.n	405556 <_write_r+0x1e>
  405550:	6823      	ldr	r3, [r4, #0]
  405552:	b103      	cbz	r3, 405556 <_write_r+0x1e>
  405554:	602b      	str	r3, [r5, #0]
  405556:	bd38      	pop	{r3, r4, r5, pc}
  405558:	20000820 	.word	0x20000820

0040555c <_close_r>:
  40555c:	b538      	push	{r3, r4, r5, lr}
  40555e:	4c06      	ldr	r4, [pc, #24]	; (405578 <_close_r+0x1c>)
  405560:	2300      	movs	r3, #0
  405562:	4605      	mov	r5, r0
  405564:	4608      	mov	r0, r1
  405566:	6023      	str	r3, [r4, #0]
  405568:	f7fc ff0a 	bl	402380 <_close>
  40556c:	1c43      	adds	r3, r0, #1
  40556e:	d102      	bne.n	405576 <_close_r+0x1a>
  405570:	6823      	ldr	r3, [r4, #0]
  405572:	b103      	cbz	r3, 405576 <_close_r+0x1a>
  405574:	602b      	str	r3, [r5, #0]
  405576:	bd38      	pop	{r3, r4, r5, pc}
  405578:	20000820 	.word	0x20000820

0040557c <_fstat_r>:
  40557c:	b538      	push	{r3, r4, r5, lr}
  40557e:	4c07      	ldr	r4, [pc, #28]	; (40559c <_fstat_r+0x20>)
  405580:	2300      	movs	r3, #0
  405582:	4605      	mov	r5, r0
  405584:	4608      	mov	r0, r1
  405586:	4611      	mov	r1, r2
  405588:	6023      	str	r3, [r4, #0]
  40558a:	f7fc fefd 	bl	402388 <_fstat>
  40558e:	1c43      	adds	r3, r0, #1
  405590:	d102      	bne.n	405598 <_fstat_r+0x1c>
  405592:	6823      	ldr	r3, [r4, #0]
  405594:	b103      	cbz	r3, 405598 <_fstat_r+0x1c>
  405596:	602b      	str	r3, [r5, #0]
  405598:	bd38      	pop	{r3, r4, r5, pc}
  40559a:	bf00      	nop
  40559c:	20000820 	.word	0x20000820

004055a0 <_isatty_r>:
  4055a0:	b538      	push	{r3, r4, r5, lr}
  4055a2:	4c06      	ldr	r4, [pc, #24]	; (4055bc <_isatty_r+0x1c>)
  4055a4:	2300      	movs	r3, #0
  4055a6:	4605      	mov	r5, r0
  4055a8:	4608      	mov	r0, r1
  4055aa:	6023      	str	r3, [r4, #0]
  4055ac:	f7fc fef2 	bl	402394 <_isatty>
  4055b0:	1c43      	adds	r3, r0, #1
  4055b2:	d102      	bne.n	4055ba <_isatty_r+0x1a>
  4055b4:	6823      	ldr	r3, [r4, #0]
  4055b6:	b103      	cbz	r3, 4055ba <_isatty_r+0x1a>
  4055b8:	602b      	str	r3, [r5, #0]
  4055ba:	bd38      	pop	{r3, r4, r5, pc}
  4055bc:	20000820 	.word	0x20000820

004055c0 <_lseek_r>:
  4055c0:	b538      	push	{r3, r4, r5, lr}
  4055c2:	4c07      	ldr	r4, [pc, #28]	; (4055e0 <_lseek_r+0x20>)
  4055c4:	4605      	mov	r5, r0
  4055c6:	4608      	mov	r0, r1
  4055c8:	4611      	mov	r1, r2
  4055ca:	2200      	movs	r2, #0
  4055cc:	6022      	str	r2, [r4, #0]
  4055ce:	461a      	mov	r2, r3
  4055d0:	f7fc fee2 	bl	402398 <_lseek>
  4055d4:	1c43      	adds	r3, r0, #1
  4055d6:	d102      	bne.n	4055de <_lseek_r+0x1e>
  4055d8:	6823      	ldr	r3, [r4, #0]
  4055da:	b103      	cbz	r3, 4055de <_lseek_r+0x1e>
  4055dc:	602b      	str	r3, [r5, #0]
  4055de:	bd38      	pop	{r3, r4, r5, pc}
  4055e0:	20000820 	.word	0x20000820

004055e4 <__malloc_lock>:
  4055e4:	4770      	bx	lr

004055e6 <__malloc_unlock>:
  4055e6:	4770      	bx	lr

004055e8 <_read_r>:
  4055e8:	b538      	push	{r3, r4, r5, lr}
  4055ea:	4c07      	ldr	r4, [pc, #28]	; (405608 <_read_r+0x20>)
  4055ec:	4605      	mov	r5, r0
  4055ee:	4608      	mov	r0, r1
  4055f0:	4611      	mov	r1, r2
  4055f2:	2200      	movs	r2, #0
  4055f4:	6022      	str	r2, [r4, #0]
  4055f6:	461a      	mov	r2, r3
  4055f8:	f7fa fdba 	bl	400170 <_read>
  4055fc:	1c43      	adds	r3, r0, #1
  4055fe:	d102      	bne.n	405606 <_read_r+0x1e>
  405600:	6823      	ldr	r3, [r4, #0]
  405602:	b103      	cbz	r3, 405606 <_read_r+0x1e>
  405604:	602b      	str	r3, [r5, #0]
  405606:	bd38      	pop	{r3, r4, r5, pc}
  405608:	20000820 	.word	0x20000820

0040560c <__aeabi_drsub>:
  40560c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405610:	e002      	b.n	405618 <__adddf3>
  405612:	bf00      	nop

00405614 <__aeabi_dsub>:
  405614:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405618 <__adddf3>:
  405618:	b530      	push	{r4, r5, lr}
  40561a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40561e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405622:	ea94 0f05 	teq	r4, r5
  405626:	bf08      	it	eq
  405628:	ea90 0f02 	teqeq	r0, r2
  40562c:	bf1f      	itttt	ne
  40562e:	ea54 0c00 	orrsne.w	ip, r4, r0
  405632:	ea55 0c02 	orrsne.w	ip, r5, r2
  405636:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40563a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40563e:	f000 80e2 	beq.w	405806 <__adddf3+0x1ee>
  405642:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405646:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40564a:	bfb8      	it	lt
  40564c:	426d      	neglt	r5, r5
  40564e:	dd0c      	ble.n	40566a <__adddf3+0x52>
  405650:	442c      	add	r4, r5
  405652:	ea80 0202 	eor.w	r2, r0, r2
  405656:	ea81 0303 	eor.w	r3, r1, r3
  40565a:	ea82 0000 	eor.w	r0, r2, r0
  40565e:	ea83 0101 	eor.w	r1, r3, r1
  405662:	ea80 0202 	eor.w	r2, r0, r2
  405666:	ea81 0303 	eor.w	r3, r1, r3
  40566a:	2d36      	cmp	r5, #54	; 0x36
  40566c:	bf88      	it	hi
  40566e:	bd30      	pophi	{r4, r5, pc}
  405670:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405674:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405678:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40567c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405680:	d002      	beq.n	405688 <__adddf3+0x70>
  405682:	4240      	negs	r0, r0
  405684:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405688:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40568c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405690:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405694:	d002      	beq.n	40569c <__adddf3+0x84>
  405696:	4252      	negs	r2, r2
  405698:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40569c:	ea94 0f05 	teq	r4, r5
  4056a0:	f000 80a7 	beq.w	4057f2 <__adddf3+0x1da>
  4056a4:	f1a4 0401 	sub.w	r4, r4, #1
  4056a8:	f1d5 0e20 	rsbs	lr, r5, #32
  4056ac:	db0d      	blt.n	4056ca <__adddf3+0xb2>
  4056ae:	fa02 fc0e 	lsl.w	ip, r2, lr
  4056b2:	fa22 f205 	lsr.w	r2, r2, r5
  4056b6:	1880      	adds	r0, r0, r2
  4056b8:	f141 0100 	adc.w	r1, r1, #0
  4056bc:	fa03 f20e 	lsl.w	r2, r3, lr
  4056c0:	1880      	adds	r0, r0, r2
  4056c2:	fa43 f305 	asr.w	r3, r3, r5
  4056c6:	4159      	adcs	r1, r3
  4056c8:	e00e      	b.n	4056e8 <__adddf3+0xd0>
  4056ca:	f1a5 0520 	sub.w	r5, r5, #32
  4056ce:	f10e 0e20 	add.w	lr, lr, #32
  4056d2:	2a01      	cmp	r2, #1
  4056d4:	fa03 fc0e 	lsl.w	ip, r3, lr
  4056d8:	bf28      	it	cs
  4056da:	f04c 0c02 	orrcs.w	ip, ip, #2
  4056de:	fa43 f305 	asr.w	r3, r3, r5
  4056e2:	18c0      	adds	r0, r0, r3
  4056e4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4056e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4056ec:	d507      	bpl.n	4056fe <__adddf3+0xe6>
  4056ee:	f04f 0e00 	mov.w	lr, #0
  4056f2:	f1dc 0c00 	rsbs	ip, ip, #0
  4056f6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4056fa:	eb6e 0101 	sbc.w	r1, lr, r1
  4056fe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405702:	d31b      	bcc.n	40573c <__adddf3+0x124>
  405704:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405708:	d30c      	bcc.n	405724 <__adddf3+0x10c>
  40570a:	0849      	lsrs	r1, r1, #1
  40570c:	ea5f 0030 	movs.w	r0, r0, rrx
  405710:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405714:	f104 0401 	add.w	r4, r4, #1
  405718:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40571c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405720:	f080 809a 	bcs.w	405858 <__adddf3+0x240>
  405724:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405728:	bf08      	it	eq
  40572a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40572e:	f150 0000 	adcs.w	r0, r0, #0
  405732:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405736:	ea41 0105 	orr.w	r1, r1, r5
  40573a:	bd30      	pop	{r4, r5, pc}
  40573c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405740:	4140      	adcs	r0, r0
  405742:	eb41 0101 	adc.w	r1, r1, r1
  405746:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40574a:	f1a4 0401 	sub.w	r4, r4, #1
  40574e:	d1e9      	bne.n	405724 <__adddf3+0x10c>
  405750:	f091 0f00 	teq	r1, #0
  405754:	bf04      	itt	eq
  405756:	4601      	moveq	r1, r0
  405758:	2000      	moveq	r0, #0
  40575a:	fab1 f381 	clz	r3, r1
  40575e:	bf08      	it	eq
  405760:	3320      	addeq	r3, #32
  405762:	f1a3 030b 	sub.w	r3, r3, #11
  405766:	f1b3 0220 	subs.w	r2, r3, #32
  40576a:	da0c      	bge.n	405786 <__adddf3+0x16e>
  40576c:	320c      	adds	r2, #12
  40576e:	dd08      	ble.n	405782 <__adddf3+0x16a>
  405770:	f102 0c14 	add.w	ip, r2, #20
  405774:	f1c2 020c 	rsb	r2, r2, #12
  405778:	fa01 f00c 	lsl.w	r0, r1, ip
  40577c:	fa21 f102 	lsr.w	r1, r1, r2
  405780:	e00c      	b.n	40579c <__adddf3+0x184>
  405782:	f102 0214 	add.w	r2, r2, #20
  405786:	bfd8      	it	le
  405788:	f1c2 0c20 	rsble	ip, r2, #32
  40578c:	fa01 f102 	lsl.w	r1, r1, r2
  405790:	fa20 fc0c 	lsr.w	ip, r0, ip
  405794:	bfdc      	itt	le
  405796:	ea41 010c 	orrle.w	r1, r1, ip
  40579a:	4090      	lslle	r0, r2
  40579c:	1ae4      	subs	r4, r4, r3
  40579e:	bfa2      	ittt	ge
  4057a0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4057a4:	4329      	orrge	r1, r5
  4057a6:	bd30      	popge	{r4, r5, pc}
  4057a8:	ea6f 0404 	mvn.w	r4, r4
  4057ac:	3c1f      	subs	r4, #31
  4057ae:	da1c      	bge.n	4057ea <__adddf3+0x1d2>
  4057b0:	340c      	adds	r4, #12
  4057b2:	dc0e      	bgt.n	4057d2 <__adddf3+0x1ba>
  4057b4:	f104 0414 	add.w	r4, r4, #20
  4057b8:	f1c4 0220 	rsb	r2, r4, #32
  4057bc:	fa20 f004 	lsr.w	r0, r0, r4
  4057c0:	fa01 f302 	lsl.w	r3, r1, r2
  4057c4:	ea40 0003 	orr.w	r0, r0, r3
  4057c8:	fa21 f304 	lsr.w	r3, r1, r4
  4057cc:	ea45 0103 	orr.w	r1, r5, r3
  4057d0:	bd30      	pop	{r4, r5, pc}
  4057d2:	f1c4 040c 	rsb	r4, r4, #12
  4057d6:	f1c4 0220 	rsb	r2, r4, #32
  4057da:	fa20 f002 	lsr.w	r0, r0, r2
  4057de:	fa01 f304 	lsl.w	r3, r1, r4
  4057e2:	ea40 0003 	orr.w	r0, r0, r3
  4057e6:	4629      	mov	r1, r5
  4057e8:	bd30      	pop	{r4, r5, pc}
  4057ea:	fa21 f004 	lsr.w	r0, r1, r4
  4057ee:	4629      	mov	r1, r5
  4057f0:	bd30      	pop	{r4, r5, pc}
  4057f2:	f094 0f00 	teq	r4, #0
  4057f6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4057fa:	bf06      	itte	eq
  4057fc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405800:	3401      	addeq	r4, #1
  405802:	3d01      	subne	r5, #1
  405804:	e74e      	b.n	4056a4 <__adddf3+0x8c>
  405806:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40580a:	bf18      	it	ne
  40580c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405810:	d029      	beq.n	405866 <__adddf3+0x24e>
  405812:	ea94 0f05 	teq	r4, r5
  405816:	bf08      	it	eq
  405818:	ea90 0f02 	teqeq	r0, r2
  40581c:	d005      	beq.n	40582a <__adddf3+0x212>
  40581e:	ea54 0c00 	orrs.w	ip, r4, r0
  405822:	bf04      	itt	eq
  405824:	4619      	moveq	r1, r3
  405826:	4610      	moveq	r0, r2
  405828:	bd30      	pop	{r4, r5, pc}
  40582a:	ea91 0f03 	teq	r1, r3
  40582e:	bf1e      	ittt	ne
  405830:	2100      	movne	r1, #0
  405832:	2000      	movne	r0, #0
  405834:	bd30      	popne	{r4, r5, pc}
  405836:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40583a:	d105      	bne.n	405848 <__adddf3+0x230>
  40583c:	0040      	lsls	r0, r0, #1
  40583e:	4149      	adcs	r1, r1
  405840:	bf28      	it	cs
  405842:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405846:	bd30      	pop	{r4, r5, pc}
  405848:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40584c:	bf3c      	itt	cc
  40584e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405852:	bd30      	popcc	{r4, r5, pc}
  405854:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405858:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40585c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405860:	f04f 0000 	mov.w	r0, #0
  405864:	bd30      	pop	{r4, r5, pc}
  405866:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40586a:	bf1a      	itte	ne
  40586c:	4619      	movne	r1, r3
  40586e:	4610      	movne	r0, r2
  405870:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405874:	bf1c      	itt	ne
  405876:	460b      	movne	r3, r1
  405878:	4602      	movne	r2, r0
  40587a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40587e:	bf06      	itte	eq
  405880:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405884:	ea91 0f03 	teqeq	r1, r3
  405888:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40588c:	bd30      	pop	{r4, r5, pc}
  40588e:	bf00      	nop

00405890 <__aeabi_ui2d>:
  405890:	f090 0f00 	teq	r0, #0
  405894:	bf04      	itt	eq
  405896:	2100      	moveq	r1, #0
  405898:	4770      	bxeq	lr
  40589a:	b530      	push	{r4, r5, lr}
  40589c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4058a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4058a4:	f04f 0500 	mov.w	r5, #0
  4058a8:	f04f 0100 	mov.w	r1, #0
  4058ac:	e750      	b.n	405750 <__adddf3+0x138>
  4058ae:	bf00      	nop

004058b0 <__aeabi_i2d>:
  4058b0:	f090 0f00 	teq	r0, #0
  4058b4:	bf04      	itt	eq
  4058b6:	2100      	moveq	r1, #0
  4058b8:	4770      	bxeq	lr
  4058ba:	b530      	push	{r4, r5, lr}
  4058bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4058c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4058c4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4058c8:	bf48      	it	mi
  4058ca:	4240      	negmi	r0, r0
  4058cc:	f04f 0100 	mov.w	r1, #0
  4058d0:	e73e      	b.n	405750 <__adddf3+0x138>
  4058d2:	bf00      	nop

004058d4 <__aeabi_f2d>:
  4058d4:	0042      	lsls	r2, r0, #1
  4058d6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4058da:	ea4f 0131 	mov.w	r1, r1, rrx
  4058de:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4058e2:	bf1f      	itttt	ne
  4058e4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4058e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4058ec:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4058f0:	4770      	bxne	lr
  4058f2:	f092 0f00 	teq	r2, #0
  4058f6:	bf14      	ite	ne
  4058f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4058fc:	4770      	bxeq	lr
  4058fe:	b530      	push	{r4, r5, lr}
  405900:	f44f 7460 	mov.w	r4, #896	; 0x380
  405904:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405908:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40590c:	e720      	b.n	405750 <__adddf3+0x138>
  40590e:	bf00      	nop

00405910 <__aeabi_ul2d>:
  405910:	ea50 0201 	orrs.w	r2, r0, r1
  405914:	bf08      	it	eq
  405916:	4770      	bxeq	lr
  405918:	b530      	push	{r4, r5, lr}
  40591a:	f04f 0500 	mov.w	r5, #0
  40591e:	e00a      	b.n	405936 <__aeabi_l2d+0x16>

00405920 <__aeabi_l2d>:
  405920:	ea50 0201 	orrs.w	r2, r0, r1
  405924:	bf08      	it	eq
  405926:	4770      	bxeq	lr
  405928:	b530      	push	{r4, r5, lr}
  40592a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40592e:	d502      	bpl.n	405936 <__aeabi_l2d+0x16>
  405930:	4240      	negs	r0, r0
  405932:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405936:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40593a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40593e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405942:	f43f aedc 	beq.w	4056fe <__adddf3+0xe6>
  405946:	f04f 0203 	mov.w	r2, #3
  40594a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40594e:	bf18      	it	ne
  405950:	3203      	addne	r2, #3
  405952:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405956:	bf18      	it	ne
  405958:	3203      	addne	r2, #3
  40595a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40595e:	f1c2 0320 	rsb	r3, r2, #32
  405962:	fa00 fc03 	lsl.w	ip, r0, r3
  405966:	fa20 f002 	lsr.w	r0, r0, r2
  40596a:	fa01 fe03 	lsl.w	lr, r1, r3
  40596e:	ea40 000e 	orr.w	r0, r0, lr
  405972:	fa21 f102 	lsr.w	r1, r1, r2
  405976:	4414      	add	r4, r2
  405978:	e6c1      	b.n	4056fe <__adddf3+0xe6>
  40597a:	bf00      	nop

0040597c <__aeabi_dmul>:
  40597c:	b570      	push	{r4, r5, r6, lr}
  40597e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405982:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405986:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40598a:	bf1d      	ittte	ne
  40598c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405990:	ea94 0f0c 	teqne	r4, ip
  405994:	ea95 0f0c 	teqne	r5, ip
  405998:	f000 f8de 	bleq	405b58 <__aeabi_dmul+0x1dc>
  40599c:	442c      	add	r4, r5
  40599e:	ea81 0603 	eor.w	r6, r1, r3
  4059a2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4059a6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4059aa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4059ae:	bf18      	it	ne
  4059b0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4059b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4059b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4059bc:	d038      	beq.n	405a30 <__aeabi_dmul+0xb4>
  4059be:	fba0 ce02 	umull	ip, lr, r0, r2
  4059c2:	f04f 0500 	mov.w	r5, #0
  4059c6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4059ca:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4059ce:	fbe0 e503 	umlal	lr, r5, r0, r3
  4059d2:	f04f 0600 	mov.w	r6, #0
  4059d6:	fbe1 5603 	umlal	r5, r6, r1, r3
  4059da:	f09c 0f00 	teq	ip, #0
  4059de:	bf18      	it	ne
  4059e0:	f04e 0e01 	orrne.w	lr, lr, #1
  4059e4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4059e8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4059ec:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4059f0:	d204      	bcs.n	4059fc <__aeabi_dmul+0x80>
  4059f2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4059f6:	416d      	adcs	r5, r5
  4059f8:	eb46 0606 	adc.w	r6, r6, r6
  4059fc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405a00:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405a04:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405a08:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405a0c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405a10:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405a14:	bf88      	it	hi
  405a16:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405a1a:	d81e      	bhi.n	405a5a <__aeabi_dmul+0xde>
  405a1c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405a20:	bf08      	it	eq
  405a22:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405a26:	f150 0000 	adcs.w	r0, r0, #0
  405a2a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405a2e:	bd70      	pop	{r4, r5, r6, pc}
  405a30:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405a34:	ea46 0101 	orr.w	r1, r6, r1
  405a38:	ea40 0002 	orr.w	r0, r0, r2
  405a3c:	ea81 0103 	eor.w	r1, r1, r3
  405a40:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405a44:	bfc2      	ittt	gt
  405a46:	ebd4 050c 	rsbsgt	r5, r4, ip
  405a4a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405a4e:	bd70      	popgt	{r4, r5, r6, pc}
  405a50:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405a54:	f04f 0e00 	mov.w	lr, #0
  405a58:	3c01      	subs	r4, #1
  405a5a:	f300 80ab 	bgt.w	405bb4 <__aeabi_dmul+0x238>
  405a5e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405a62:	bfde      	ittt	le
  405a64:	2000      	movle	r0, #0
  405a66:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405a6a:	bd70      	pople	{r4, r5, r6, pc}
  405a6c:	f1c4 0400 	rsb	r4, r4, #0
  405a70:	3c20      	subs	r4, #32
  405a72:	da35      	bge.n	405ae0 <__aeabi_dmul+0x164>
  405a74:	340c      	adds	r4, #12
  405a76:	dc1b      	bgt.n	405ab0 <__aeabi_dmul+0x134>
  405a78:	f104 0414 	add.w	r4, r4, #20
  405a7c:	f1c4 0520 	rsb	r5, r4, #32
  405a80:	fa00 f305 	lsl.w	r3, r0, r5
  405a84:	fa20 f004 	lsr.w	r0, r0, r4
  405a88:	fa01 f205 	lsl.w	r2, r1, r5
  405a8c:	ea40 0002 	orr.w	r0, r0, r2
  405a90:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405a94:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405a98:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405a9c:	fa21 f604 	lsr.w	r6, r1, r4
  405aa0:	eb42 0106 	adc.w	r1, r2, r6
  405aa4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405aa8:	bf08      	it	eq
  405aaa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405aae:	bd70      	pop	{r4, r5, r6, pc}
  405ab0:	f1c4 040c 	rsb	r4, r4, #12
  405ab4:	f1c4 0520 	rsb	r5, r4, #32
  405ab8:	fa00 f304 	lsl.w	r3, r0, r4
  405abc:	fa20 f005 	lsr.w	r0, r0, r5
  405ac0:	fa01 f204 	lsl.w	r2, r1, r4
  405ac4:	ea40 0002 	orr.w	r0, r0, r2
  405ac8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405acc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405ad0:	f141 0100 	adc.w	r1, r1, #0
  405ad4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405ad8:	bf08      	it	eq
  405ada:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405ade:	bd70      	pop	{r4, r5, r6, pc}
  405ae0:	f1c4 0520 	rsb	r5, r4, #32
  405ae4:	fa00 f205 	lsl.w	r2, r0, r5
  405ae8:	ea4e 0e02 	orr.w	lr, lr, r2
  405aec:	fa20 f304 	lsr.w	r3, r0, r4
  405af0:	fa01 f205 	lsl.w	r2, r1, r5
  405af4:	ea43 0302 	orr.w	r3, r3, r2
  405af8:	fa21 f004 	lsr.w	r0, r1, r4
  405afc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405b00:	fa21 f204 	lsr.w	r2, r1, r4
  405b04:	ea20 0002 	bic.w	r0, r0, r2
  405b08:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405b0c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405b10:	bf08      	it	eq
  405b12:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405b16:	bd70      	pop	{r4, r5, r6, pc}
  405b18:	f094 0f00 	teq	r4, #0
  405b1c:	d10f      	bne.n	405b3e <__aeabi_dmul+0x1c2>
  405b1e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405b22:	0040      	lsls	r0, r0, #1
  405b24:	eb41 0101 	adc.w	r1, r1, r1
  405b28:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405b2c:	bf08      	it	eq
  405b2e:	3c01      	subeq	r4, #1
  405b30:	d0f7      	beq.n	405b22 <__aeabi_dmul+0x1a6>
  405b32:	ea41 0106 	orr.w	r1, r1, r6
  405b36:	f095 0f00 	teq	r5, #0
  405b3a:	bf18      	it	ne
  405b3c:	4770      	bxne	lr
  405b3e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405b42:	0052      	lsls	r2, r2, #1
  405b44:	eb43 0303 	adc.w	r3, r3, r3
  405b48:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405b4c:	bf08      	it	eq
  405b4e:	3d01      	subeq	r5, #1
  405b50:	d0f7      	beq.n	405b42 <__aeabi_dmul+0x1c6>
  405b52:	ea43 0306 	orr.w	r3, r3, r6
  405b56:	4770      	bx	lr
  405b58:	ea94 0f0c 	teq	r4, ip
  405b5c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405b60:	bf18      	it	ne
  405b62:	ea95 0f0c 	teqne	r5, ip
  405b66:	d00c      	beq.n	405b82 <__aeabi_dmul+0x206>
  405b68:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405b6c:	bf18      	it	ne
  405b6e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405b72:	d1d1      	bne.n	405b18 <__aeabi_dmul+0x19c>
  405b74:	ea81 0103 	eor.w	r1, r1, r3
  405b78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405b7c:	f04f 0000 	mov.w	r0, #0
  405b80:	bd70      	pop	{r4, r5, r6, pc}
  405b82:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405b86:	bf06      	itte	eq
  405b88:	4610      	moveq	r0, r2
  405b8a:	4619      	moveq	r1, r3
  405b8c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405b90:	d019      	beq.n	405bc6 <__aeabi_dmul+0x24a>
  405b92:	ea94 0f0c 	teq	r4, ip
  405b96:	d102      	bne.n	405b9e <__aeabi_dmul+0x222>
  405b98:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405b9c:	d113      	bne.n	405bc6 <__aeabi_dmul+0x24a>
  405b9e:	ea95 0f0c 	teq	r5, ip
  405ba2:	d105      	bne.n	405bb0 <__aeabi_dmul+0x234>
  405ba4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405ba8:	bf1c      	itt	ne
  405baa:	4610      	movne	r0, r2
  405bac:	4619      	movne	r1, r3
  405bae:	d10a      	bne.n	405bc6 <__aeabi_dmul+0x24a>
  405bb0:	ea81 0103 	eor.w	r1, r1, r3
  405bb4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405bb8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405bbc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405bc0:	f04f 0000 	mov.w	r0, #0
  405bc4:	bd70      	pop	{r4, r5, r6, pc}
  405bc6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405bca:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405bce:	bd70      	pop	{r4, r5, r6, pc}

00405bd0 <__aeabi_ddiv>:
  405bd0:	b570      	push	{r4, r5, r6, lr}
  405bd2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405bd6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405bda:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405bde:	bf1d      	ittte	ne
  405be0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405be4:	ea94 0f0c 	teqne	r4, ip
  405be8:	ea95 0f0c 	teqne	r5, ip
  405bec:	f000 f8a7 	bleq	405d3e <__aeabi_ddiv+0x16e>
  405bf0:	eba4 0405 	sub.w	r4, r4, r5
  405bf4:	ea81 0e03 	eor.w	lr, r1, r3
  405bf8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405bfc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405c00:	f000 8088 	beq.w	405d14 <__aeabi_ddiv+0x144>
  405c04:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405c08:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405c0c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405c10:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405c14:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405c18:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405c1c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405c20:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405c24:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405c28:	429d      	cmp	r5, r3
  405c2a:	bf08      	it	eq
  405c2c:	4296      	cmpeq	r6, r2
  405c2e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405c32:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405c36:	d202      	bcs.n	405c3e <__aeabi_ddiv+0x6e>
  405c38:	085b      	lsrs	r3, r3, #1
  405c3a:	ea4f 0232 	mov.w	r2, r2, rrx
  405c3e:	1ab6      	subs	r6, r6, r2
  405c40:	eb65 0503 	sbc.w	r5, r5, r3
  405c44:	085b      	lsrs	r3, r3, #1
  405c46:	ea4f 0232 	mov.w	r2, r2, rrx
  405c4a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405c4e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405c52:	ebb6 0e02 	subs.w	lr, r6, r2
  405c56:	eb75 0e03 	sbcs.w	lr, r5, r3
  405c5a:	bf22      	ittt	cs
  405c5c:	1ab6      	subcs	r6, r6, r2
  405c5e:	4675      	movcs	r5, lr
  405c60:	ea40 000c 	orrcs.w	r0, r0, ip
  405c64:	085b      	lsrs	r3, r3, #1
  405c66:	ea4f 0232 	mov.w	r2, r2, rrx
  405c6a:	ebb6 0e02 	subs.w	lr, r6, r2
  405c6e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405c72:	bf22      	ittt	cs
  405c74:	1ab6      	subcs	r6, r6, r2
  405c76:	4675      	movcs	r5, lr
  405c78:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405c7c:	085b      	lsrs	r3, r3, #1
  405c7e:	ea4f 0232 	mov.w	r2, r2, rrx
  405c82:	ebb6 0e02 	subs.w	lr, r6, r2
  405c86:	eb75 0e03 	sbcs.w	lr, r5, r3
  405c8a:	bf22      	ittt	cs
  405c8c:	1ab6      	subcs	r6, r6, r2
  405c8e:	4675      	movcs	r5, lr
  405c90:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405c94:	085b      	lsrs	r3, r3, #1
  405c96:	ea4f 0232 	mov.w	r2, r2, rrx
  405c9a:	ebb6 0e02 	subs.w	lr, r6, r2
  405c9e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405ca2:	bf22      	ittt	cs
  405ca4:	1ab6      	subcs	r6, r6, r2
  405ca6:	4675      	movcs	r5, lr
  405ca8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405cac:	ea55 0e06 	orrs.w	lr, r5, r6
  405cb0:	d018      	beq.n	405ce4 <__aeabi_ddiv+0x114>
  405cb2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405cb6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405cba:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405cbe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405cc2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405cc6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405cca:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405cce:	d1c0      	bne.n	405c52 <__aeabi_ddiv+0x82>
  405cd0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405cd4:	d10b      	bne.n	405cee <__aeabi_ddiv+0x11e>
  405cd6:	ea41 0100 	orr.w	r1, r1, r0
  405cda:	f04f 0000 	mov.w	r0, #0
  405cde:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405ce2:	e7b6      	b.n	405c52 <__aeabi_ddiv+0x82>
  405ce4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405ce8:	bf04      	itt	eq
  405cea:	4301      	orreq	r1, r0
  405cec:	2000      	moveq	r0, #0
  405cee:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405cf2:	bf88      	it	hi
  405cf4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405cf8:	f63f aeaf 	bhi.w	405a5a <__aeabi_dmul+0xde>
  405cfc:	ebb5 0c03 	subs.w	ip, r5, r3
  405d00:	bf04      	itt	eq
  405d02:	ebb6 0c02 	subseq.w	ip, r6, r2
  405d06:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405d0a:	f150 0000 	adcs.w	r0, r0, #0
  405d0e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405d12:	bd70      	pop	{r4, r5, r6, pc}
  405d14:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405d18:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405d1c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405d20:	bfc2      	ittt	gt
  405d22:	ebd4 050c 	rsbsgt	r5, r4, ip
  405d26:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405d2a:	bd70      	popgt	{r4, r5, r6, pc}
  405d2c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405d30:	f04f 0e00 	mov.w	lr, #0
  405d34:	3c01      	subs	r4, #1
  405d36:	e690      	b.n	405a5a <__aeabi_dmul+0xde>
  405d38:	ea45 0e06 	orr.w	lr, r5, r6
  405d3c:	e68d      	b.n	405a5a <__aeabi_dmul+0xde>
  405d3e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405d42:	ea94 0f0c 	teq	r4, ip
  405d46:	bf08      	it	eq
  405d48:	ea95 0f0c 	teqeq	r5, ip
  405d4c:	f43f af3b 	beq.w	405bc6 <__aeabi_dmul+0x24a>
  405d50:	ea94 0f0c 	teq	r4, ip
  405d54:	d10a      	bne.n	405d6c <__aeabi_ddiv+0x19c>
  405d56:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405d5a:	f47f af34 	bne.w	405bc6 <__aeabi_dmul+0x24a>
  405d5e:	ea95 0f0c 	teq	r5, ip
  405d62:	f47f af25 	bne.w	405bb0 <__aeabi_dmul+0x234>
  405d66:	4610      	mov	r0, r2
  405d68:	4619      	mov	r1, r3
  405d6a:	e72c      	b.n	405bc6 <__aeabi_dmul+0x24a>
  405d6c:	ea95 0f0c 	teq	r5, ip
  405d70:	d106      	bne.n	405d80 <__aeabi_ddiv+0x1b0>
  405d72:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405d76:	f43f aefd 	beq.w	405b74 <__aeabi_dmul+0x1f8>
  405d7a:	4610      	mov	r0, r2
  405d7c:	4619      	mov	r1, r3
  405d7e:	e722      	b.n	405bc6 <__aeabi_dmul+0x24a>
  405d80:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405d84:	bf18      	it	ne
  405d86:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405d8a:	f47f aec5 	bne.w	405b18 <__aeabi_dmul+0x19c>
  405d8e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405d92:	f47f af0d 	bne.w	405bb0 <__aeabi_dmul+0x234>
  405d96:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405d9a:	f47f aeeb 	bne.w	405b74 <__aeabi_dmul+0x1f8>
  405d9e:	e712      	b.n	405bc6 <__aeabi_dmul+0x24a>

00405da0 <__gedf2>:
  405da0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  405da4:	e006      	b.n	405db4 <__cmpdf2+0x4>
  405da6:	bf00      	nop

00405da8 <__ledf2>:
  405da8:	f04f 0c01 	mov.w	ip, #1
  405dac:	e002      	b.n	405db4 <__cmpdf2+0x4>
  405dae:	bf00      	nop

00405db0 <__cmpdf2>:
  405db0:	f04f 0c01 	mov.w	ip, #1
  405db4:	f84d cd04 	str.w	ip, [sp, #-4]!
  405db8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405dbc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405dc0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405dc4:	bf18      	it	ne
  405dc6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405dca:	d01b      	beq.n	405e04 <__cmpdf2+0x54>
  405dcc:	b001      	add	sp, #4
  405dce:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405dd2:	bf0c      	ite	eq
  405dd4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405dd8:	ea91 0f03 	teqne	r1, r3
  405ddc:	bf02      	ittt	eq
  405dde:	ea90 0f02 	teqeq	r0, r2
  405de2:	2000      	moveq	r0, #0
  405de4:	4770      	bxeq	lr
  405de6:	f110 0f00 	cmn.w	r0, #0
  405dea:	ea91 0f03 	teq	r1, r3
  405dee:	bf58      	it	pl
  405df0:	4299      	cmppl	r1, r3
  405df2:	bf08      	it	eq
  405df4:	4290      	cmpeq	r0, r2
  405df6:	bf2c      	ite	cs
  405df8:	17d8      	asrcs	r0, r3, #31
  405dfa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405dfe:	f040 0001 	orr.w	r0, r0, #1
  405e02:	4770      	bx	lr
  405e04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405e08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405e0c:	d102      	bne.n	405e14 <__cmpdf2+0x64>
  405e0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405e12:	d107      	bne.n	405e24 <__cmpdf2+0x74>
  405e14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405e18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405e1c:	d1d6      	bne.n	405dcc <__cmpdf2+0x1c>
  405e1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405e22:	d0d3      	beq.n	405dcc <__cmpdf2+0x1c>
  405e24:	f85d 0b04 	ldr.w	r0, [sp], #4
  405e28:	4770      	bx	lr
  405e2a:	bf00      	nop

00405e2c <__aeabi_cdrcmple>:
  405e2c:	4684      	mov	ip, r0
  405e2e:	4610      	mov	r0, r2
  405e30:	4662      	mov	r2, ip
  405e32:	468c      	mov	ip, r1
  405e34:	4619      	mov	r1, r3
  405e36:	4663      	mov	r3, ip
  405e38:	e000      	b.n	405e3c <__aeabi_cdcmpeq>
  405e3a:	bf00      	nop

00405e3c <__aeabi_cdcmpeq>:
  405e3c:	b501      	push	{r0, lr}
  405e3e:	f7ff ffb7 	bl	405db0 <__cmpdf2>
  405e42:	2800      	cmp	r0, #0
  405e44:	bf48      	it	mi
  405e46:	f110 0f00 	cmnmi.w	r0, #0
  405e4a:	bd01      	pop	{r0, pc}

00405e4c <__aeabi_dcmpeq>:
  405e4c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405e50:	f7ff fff4 	bl	405e3c <__aeabi_cdcmpeq>
  405e54:	bf0c      	ite	eq
  405e56:	2001      	moveq	r0, #1
  405e58:	2000      	movne	r0, #0
  405e5a:	f85d fb08 	ldr.w	pc, [sp], #8
  405e5e:	bf00      	nop

00405e60 <__aeabi_dcmplt>:
  405e60:	f84d ed08 	str.w	lr, [sp, #-8]!
  405e64:	f7ff ffea 	bl	405e3c <__aeabi_cdcmpeq>
  405e68:	bf34      	ite	cc
  405e6a:	2001      	movcc	r0, #1
  405e6c:	2000      	movcs	r0, #0
  405e6e:	f85d fb08 	ldr.w	pc, [sp], #8
  405e72:	bf00      	nop

00405e74 <__aeabi_dcmple>:
  405e74:	f84d ed08 	str.w	lr, [sp, #-8]!
  405e78:	f7ff ffe0 	bl	405e3c <__aeabi_cdcmpeq>
  405e7c:	bf94      	ite	ls
  405e7e:	2001      	movls	r0, #1
  405e80:	2000      	movhi	r0, #0
  405e82:	f85d fb08 	ldr.w	pc, [sp], #8
  405e86:	bf00      	nop

00405e88 <__aeabi_dcmpge>:
  405e88:	f84d ed08 	str.w	lr, [sp, #-8]!
  405e8c:	f7ff ffce 	bl	405e2c <__aeabi_cdrcmple>
  405e90:	bf94      	ite	ls
  405e92:	2001      	movls	r0, #1
  405e94:	2000      	movhi	r0, #0
  405e96:	f85d fb08 	ldr.w	pc, [sp], #8
  405e9a:	bf00      	nop

00405e9c <__aeabi_dcmpgt>:
  405e9c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405ea0:	f7ff ffc4 	bl	405e2c <__aeabi_cdrcmple>
  405ea4:	bf34      	ite	cc
  405ea6:	2001      	movcc	r0, #1
  405ea8:	2000      	movcs	r0, #0
  405eaa:	f85d fb08 	ldr.w	pc, [sp], #8
  405eae:	bf00      	nop

00405eb0 <__aeabi_dcmpun>:
  405eb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405eb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405eb8:	d102      	bne.n	405ec0 <__aeabi_dcmpun+0x10>
  405eba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405ebe:	d10a      	bne.n	405ed6 <__aeabi_dcmpun+0x26>
  405ec0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405ec4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405ec8:	d102      	bne.n	405ed0 <__aeabi_dcmpun+0x20>
  405eca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405ece:	d102      	bne.n	405ed6 <__aeabi_dcmpun+0x26>
  405ed0:	f04f 0000 	mov.w	r0, #0
  405ed4:	4770      	bx	lr
  405ed6:	f04f 0001 	mov.w	r0, #1
  405eda:	4770      	bx	lr

00405edc <__aeabi_d2iz>:
  405edc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405ee0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405ee4:	d215      	bcs.n	405f12 <__aeabi_d2iz+0x36>
  405ee6:	d511      	bpl.n	405f0c <__aeabi_d2iz+0x30>
  405ee8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405eec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405ef0:	d912      	bls.n	405f18 <__aeabi_d2iz+0x3c>
  405ef2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405ef6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405efa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405efe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405f02:	fa23 f002 	lsr.w	r0, r3, r2
  405f06:	bf18      	it	ne
  405f08:	4240      	negne	r0, r0
  405f0a:	4770      	bx	lr
  405f0c:	f04f 0000 	mov.w	r0, #0
  405f10:	4770      	bx	lr
  405f12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405f16:	d105      	bne.n	405f24 <__aeabi_d2iz+0x48>
  405f18:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405f1c:	bf08      	it	eq
  405f1e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405f22:	4770      	bx	lr
  405f24:	f04f 0000 	mov.w	r0, #0
  405f28:	4770      	bx	lr
  405f2a:	bf00      	nop

00405f2c <__aeabi_d2f>:
  405f2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405f30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  405f34:	bf24      	itt	cs
  405f36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  405f3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  405f3e:	d90d      	bls.n	405f5c <__aeabi_d2f+0x30>
  405f40:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  405f44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  405f48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  405f4c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  405f50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  405f54:	bf08      	it	eq
  405f56:	f020 0001 	biceq.w	r0, r0, #1
  405f5a:	4770      	bx	lr
  405f5c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  405f60:	d121      	bne.n	405fa6 <__aeabi_d2f+0x7a>
  405f62:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  405f66:	bfbc      	itt	lt
  405f68:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  405f6c:	4770      	bxlt	lr
  405f6e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405f72:	ea4f 5252 	mov.w	r2, r2, lsr #21
  405f76:	f1c2 0218 	rsb	r2, r2, #24
  405f7a:	f1c2 0c20 	rsb	ip, r2, #32
  405f7e:	fa10 f30c 	lsls.w	r3, r0, ip
  405f82:	fa20 f002 	lsr.w	r0, r0, r2
  405f86:	bf18      	it	ne
  405f88:	f040 0001 	orrne.w	r0, r0, #1
  405f8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405f90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  405f94:	fa03 fc0c 	lsl.w	ip, r3, ip
  405f98:	ea40 000c 	orr.w	r0, r0, ip
  405f9c:	fa23 f302 	lsr.w	r3, r3, r2
  405fa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  405fa4:	e7cc      	b.n	405f40 <__aeabi_d2f+0x14>
  405fa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
  405faa:	d107      	bne.n	405fbc <__aeabi_d2f+0x90>
  405fac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  405fb0:	bf1e      	ittt	ne
  405fb2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  405fb6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  405fba:	4770      	bxne	lr
  405fbc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  405fc0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405fc4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405fc8:	4770      	bx	lr
  405fca:	bf00      	nop

00405fcc <__aeabi_frsub>:
  405fcc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  405fd0:	e002      	b.n	405fd8 <__addsf3>
  405fd2:	bf00      	nop

00405fd4 <__aeabi_fsub>:
  405fd4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00405fd8 <__addsf3>:
  405fd8:	0042      	lsls	r2, r0, #1
  405fda:	bf1f      	itttt	ne
  405fdc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  405fe0:	ea92 0f03 	teqne	r2, r3
  405fe4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  405fe8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  405fec:	d06a      	beq.n	4060c4 <__addsf3+0xec>
  405fee:	ea4f 6212 	mov.w	r2, r2, lsr #24
  405ff2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  405ff6:	bfc1      	itttt	gt
  405ff8:	18d2      	addgt	r2, r2, r3
  405ffa:	4041      	eorgt	r1, r0
  405ffc:	4048      	eorgt	r0, r1
  405ffe:	4041      	eorgt	r1, r0
  406000:	bfb8      	it	lt
  406002:	425b      	neglt	r3, r3
  406004:	2b19      	cmp	r3, #25
  406006:	bf88      	it	hi
  406008:	4770      	bxhi	lr
  40600a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40600e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406012:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  406016:	bf18      	it	ne
  406018:	4240      	negne	r0, r0
  40601a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40601e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  406022:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  406026:	bf18      	it	ne
  406028:	4249      	negne	r1, r1
  40602a:	ea92 0f03 	teq	r2, r3
  40602e:	d03f      	beq.n	4060b0 <__addsf3+0xd8>
  406030:	f1a2 0201 	sub.w	r2, r2, #1
  406034:	fa41 fc03 	asr.w	ip, r1, r3
  406038:	eb10 000c 	adds.w	r0, r0, ip
  40603c:	f1c3 0320 	rsb	r3, r3, #32
  406040:	fa01 f103 	lsl.w	r1, r1, r3
  406044:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  406048:	d502      	bpl.n	406050 <__addsf3+0x78>
  40604a:	4249      	negs	r1, r1
  40604c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  406050:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  406054:	d313      	bcc.n	40607e <__addsf3+0xa6>
  406056:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40605a:	d306      	bcc.n	40606a <__addsf3+0x92>
  40605c:	0840      	lsrs	r0, r0, #1
  40605e:	ea4f 0131 	mov.w	r1, r1, rrx
  406062:	f102 0201 	add.w	r2, r2, #1
  406066:	2afe      	cmp	r2, #254	; 0xfe
  406068:	d251      	bcs.n	40610e <__addsf3+0x136>
  40606a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40606e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406072:	bf08      	it	eq
  406074:	f020 0001 	biceq.w	r0, r0, #1
  406078:	ea40 0003 	orr.w	r0, r0, r3
  40607c:	4770      	bx	lr
  40607e:	0049      	lsls	r1, r1, #1
  406080:	eb40 0000 	adc.w	r0, r0, r0
  406084:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  406088:	f1a2 0201 	sub.w	r2, r2, #1
  40608c:	d1ed      	bne.n	40606a <__addsf3+0x92>
  40608e:	fab0 fc80 	clz	ip, r0
  406092:	f1ac 0c08 	sub.w	ip, ip, #8
  406096:	ebb2 020c 	subs.w	r2, r2, ip
  40609a:	fa00 f00c 	lsl.w	r0, r0, ip
  40609e:	bfaa      	itet	ge
  4060a0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  4060a4:	4252      	neglt	r2, r2
  4060a6:	4318      	orrge	r0, r3
  4060a8:	bfbc      	itt	lt
  4060aa:	40d0      	lsrlt	r0, r2
  4060ac:	4318      	orrlt	r0, r3
  4060ae:	4770      	bx	lr
  4060b0:	f092 0f00 	teq	r2, #0
  4060b4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  4060b8:	bf06      	itte	eq
  4060ba:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  4060be:	3201      	addeq	r2, #1
  4060c0:	3b01      	subne	r3, #1
  4060c2:	e7b5      	b.n	406030 <__addsf3+0x58>
  4060c4:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4060c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4060cc:	bf18      	it	ne
  4060ce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4060d2:	d021      	beq.n	406118 <__addsf3+0x140>
  4060d4:	ea92 0f03 	teq	r2, r3
  4060d8:	d004      	beq.n	4060e4 <__addsf3+0x10c>
  4060da:	f092 0f00 	teq	r2, #0
  4060de:	bf08      	it	eq
  4060e0:	4608      	moveq	r0, r1
  4060e2:	4770      	bx	lr
  4060e4:	ea90 0f01 	teq	r0, r1
  4060e8:	bf1c      	itt	ne
  4060ea:	2000      	movne	r0, #0
  4060ec:	4770      	bxne	lr
  4060ee:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  4060f2:	d104      	bne.n	4060fe <__addsf3+0x126>
  4060f4:	0040      	lsls	r0, r0, #1
  4060f6:	bf28      	it	cs
  4060f8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  4060fc:	4770      	bx	lr
  4060fe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  406102:	bf3c      	itt	cc
  406104:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  406108:	4770      	bxcc	lr
  40610a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40610e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  406112:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406116:	4770      	bx	lr
  406118:	ea7f 6222 	mvns.w	r2, r2, asr #24
  40611c:	bf16      	itet	ne
  40611e:	4608      	movne	r0, r1
  406120:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  406124:	4601      	movne	r1, r0
  406126:	0242      	lsls	r2, r0, #9
  406128:	bf06      	itte	eq
  40612a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40612e:	ea90 0f01 	teqeq	r0, r1
  406132:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  406136:	4770      	bx	lr

00406138 <__aeabi_ui2f>:
  406138:	f04f 0300 	mov.w	r3, #0
  40613c:	e004      	b.n	406148 <__aeabi_i2f+0x8>
  40613e:	bf00      	nop

00406140 <__aeabi_i2f>:
  406140:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  406144:	bf48      	it	mi
  406146:	4240      	negmi	r0, r0
  406148:	ea5f 0c00 	movs.w	ip, r0
  40614c:	bf08      	it	eq
  40614e:	4770      	bxeq	lr
  406150:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  406154:	4601      	mov	r1, r0
  406156:	f04f 0000 	mov.w	r0, #0
  40615a:	e01c      	b.n	406196 <__aeabi_l2f+0x2a>

0040615c <__aeabi_ul2f>:
  40615c:	ea50 0201 	orrs.w	r2, r0, r1
  406160:	bf08      	it	eq
  406162:	4770      	bxeq	lr
  406164:	f04f 0300 	mov.w	r3, #0
  406168:	e00a      	b.n	406180 <__aeabi_l2f+0x14>
  40616a:	bf00      	nop

0040616c <__aeabi_l2f>:
  40616c:	ea50 0201 	orrs.w	r2, r0, r1
  406170:	bf08      	it	eq
  406172:	4770      	bxeq	lr
  406174:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  406178:	d502      	bpl.n	406180 <__aeabi_l2f+0x14>
  40617a:	4240      	negs	r0, r0
  40617c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406180:	ea5f 0c01 	movs.w	ip, r1
  406184:	bf02      	ittt	eq
  406186:	4684      	moveq	ip, r0
  406188:	4601      	moveq	r1, r0
  40618a:	2000      	moveq	r0, #0
  40618c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  406190:	bf08      	it	eq
  406192:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  406196:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40619a:	fabc f28c 	clz	r2, ip
  40619e:	3a08      	subs	r2, #8
  4061a0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  4061a4:	db10      	blt.n	4061c8 <__aeabi_l2f+0x5c>
  4061a6:	fa01 fc02 	lsl.w	ip, r1, r2
  4061aa:	4463      	add	r3, ip
  4061ac:	fa00 fc02 	lsl.w	ip, r0, r2
  4061b0:	f1c2 0220 	rsb	r2, r2, #32
  4061b4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4061b8:	fa20 f202 	lsr.w	r2, r0, r2
  4061bc:	eb43 0002 	adc.w	r0, r3, r2
  4061c0:	bf08      	it	eq
  4061c2:	f020 0001 	biceq.w	r0, r0, #1
  4061c6:	4770      	bx	lr
  4061c8:	f102 0220 	add.w	r2, r2, #32
  4061cc:	fa01 fc02 	lsl.w	ip, r1, r2
  4061d0:	f1c2 0220 	rsb	r2, r2, #32
  4061d4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  4061d8:	fa21 f202 	lsr.w	r2, r1, r2
  4061dc:	eb43 0002 	adc.w	r0, r3, r2
  4061e0:	bf08      	it	eq
  4061e2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4061e6:	4770      	bx	lr

004061e8 <__aeabi_fmul>:
  4061e8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4061ec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4061f0:	bf1e      	ittt	ne
  4061f2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4061f6:	ea92 0f0c 	teqne	r2, ip
  4061fa:	ea93 0f0c 	teqne	r3, ip
  4061fe:	d06f      	beq.n	4062e0 <__aeabi_fmul+0xf8>
  406200:	441a      	add	r2, r3
  406202:	ea80 0c01 	eor.w	ip, r0, r1
  406206:	0240      	lsls	r0, r0, #9
  406208:	bf18      	it	ne
  40620a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40620e:	d01e      	beq.n	40624e <__aeabi_fmul+0x66>
  406210:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  406214:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  406218:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40621c:	fba0 3101 	umull	r3, r1, r0, r1
  406220:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  406224:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  406228:	bf3e      	ittt	cc
  40622a:	0049      	lslcc	r1, r1, #1
  40622c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  406230:	005b      	lslcc	r3, r3, #1
  406232:	ea40 0001 	orr.w	r0, r0, r1
  406236:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40623a:	2afd      	cmp	r2, #253	; 0xfd
  40623c:	d81d      	bhi.n	40627a <__aeabi_fmul+0x92>
  40623e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  406242:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406246:	bf08      	it	eq
  406248:	f020 0001 	biceq.w	r0, r0, #1
  40624c:	4770      	bx	lr
  40624e:	f090 0f00 	teq	r0, #0
  406252:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  406256:	bf08      	it	eq
  406258:	0249      	lsleq	r1, r1, #9
  40625a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40625e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  406262:	3a7f      	subs	r2, #127	; 0x7f
  406264:	bfc2      	ittt	gt
  406266:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40626a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40626e:	4770      	bxgt	lr
  406270:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406274:	f04f 0300 	mov.w	r3, #0
  406278:	3a01      	subs	r2, #1
  40627a:	dc5d      	bgt.n	406338 <__aeabi_fmul+0x150>
  40627c:	f112 0f19 	cmn.w	r2, #25
  406280:	bfdc      	itt	le
  406282:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  406286:	4770      	bxle	lr
  406288:	f1c2 0200 	rsb	r2, r2, #0
  40628c:	0041      	lsls	r1, r0, #1
  40628e:	fa21 f102 	lsr.w	r1, r1, r2
  406292:	f1c2 0220 	rsb	r2, r2, #32
  406296:	fa00 fc02 	lsl.w	ip, r0, r2
  40629a:	ea5f 0031 	movs.w	r0, r1, rrx
  40629e:	f140 0000 	adc.w	r0, r0, #0
  4062a2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  4062a6:	bf08      	it	eq
  4062a8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4062ac:	4770      	bx	lr
  4062ae:	f092 0f00 	teq	r2, #0
  4062b2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4062b6:	bf02      	ittt	eq
  4062b8:	0040      	lsleq	r0, r0, #1
  4062ba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4062be:	3a01      	subeq	r2, #1
  4062c0:	d0f9      	beq.n	4062b6 <__aeabi_fmul+0xce>
  4062c2:	ea40 000c 	orr.w	r0, r0, ip
  4062c6:	f093 0f00 	teq	r3, #0
  4062ca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4062ce:	bf02      	ittt	eq
  4062d0:	0049      	lsleq	r1, r1, #1
  4062d2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4062d6:	3b01      	subeq	r3, #1
  4062d8:	d0f9      	beq.n	4062ce <__aeabi_fmul+0xe6>
  4062da:	ea41 010c 	orr.w	r1, r1, ip
  4062de:	e78f      	b.n	406200 <__aeabi_fmul+0x18>
  4062e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4062e4:	ea92 0f0c 	teq	r2, ip
  4062e8:	bf18      	it	ne
  4062ea:	ea93 0f0c 	teqne	r3, ip
  4062ee:	d00a      	beq.n	406306 <__aeabi_fmul+0x11e>
  4062f0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4062f4:	bf18      	it	ne
  4062f6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4062fa:	d1d8      	bne.n	4062ae <__aeabi_fmul+0xc6>
  4062fc:	ea80 0001 	eor.w	r0, r0, r1
  406300:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  406304:	4770      	bx	lr
  406306:	f090 0f00 	teq	r0, #0
  40630a:	bf17      	itett	ne
  40630c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  406310:	4608      	moveq	r0, r1
  406312:	f091 0f00 	teqne	r1, #0
  406316:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40631a:	d014      	beq.n	406346 <__aeabi_fmul+0x15e>
  40631c:	ea92 0f0c 	teq	r2, ip
  406320:	d101      	bne.n	406326 <__aeabi_fmul+0x13e>
  406322:	0242      	lsls	r2, r0, #9
  406324:	d10f      	bne.n	406346 <__aeabi_fmul+0x15e>
  406326:	ea93 0f0c 	teq	r3, ip
  40632a:	d103      	bne.n	406334 <__aeabi_fmul+0x14c>
  40632c:	024b      	lsls	r3, r1, #9
  40632e:	bf18      	it	ne
  406330:	4608      	movne	r0, r1
  406332:	d108      	bne.n	406346 <__aeabi_fmul+0x15e>
  406334:	ea80 0001 	eor.w	r0, r0, r1
  406338:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40633c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  406340:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406344:	4770      	bx	lr
  406346:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40634a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40634e:	4770      	bx	lr

00406350 <__aeabi_fdiv>:
  406350:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406354:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  406358:	bf1e      	ittt	ne
  40635a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40635e:	ea92 0f0c 	teqne	r2, ip
  406362:	ea93 0f0c 	teqne	r3, ip
  406366:	d069      	beq.n	40643c <__aeabi_fdiv+0xec>
  406368:	eba2 0203 	sub.w	r2, r2, r3
  40636c:	ea80 0c01 	eor.w	ip, r0, r1
  406370:	0249      	lsls	r1, r1, #9
  406372:	ea4f 2040 	mov.w	r0, r0, lsl #9
  406376:	d037      	beq.n	4063e8 <__aeabi_fdiv+0x98>
  406378:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40637c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  406380:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  406384:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  406388:	428b      	cmp	r3, r1
  40638a:	bf38      	it	cc
  40638c:	005b      	lslcc	r3, r3, #1
  40638e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  406392:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  406396:	428b      	cmp	r3, r1
  406398:	bf24      	itt	cs
  40639a:	1a5b      	subcs	r3, r3, r1
  40639c:	ea40 000c 	orrcs.w	r0, r0, ip
  4063a0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  4063a4:	bf24      	itt	cs
  4063a6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  4063aa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4063ae:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  4063b2:	bf24      	itt	cs
  4063b4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  4063b8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4063bc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  4063c0:	bf24      	itt	cs
  4063c2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  4063c6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4063ca:	011b      	lsls	r3, r3, #4
  4063cc:	bf18      	it	ne
  4063ce:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  4063d2:	d1e0      	bne.n	406396 <__aeabi_fdiv+0x46>
  4063d4:	2afd      	cmp	r2, #253	; 0xfd
  4063d6:	f63f af50 	bhi.w	40627a <__aeabi_fmul+0x92>
  4063da:	428b      	cmp	r3, r1
  4063dc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4063e0:	bf08      	it	eq
  4063e2:	f020 0001 	biceq.w	r0, r0, #1
  4063e6:	4770      	bx	lr
  4063e8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4063ec:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  4063f0:	327f      	adds	r2, #127	; 0x7f
  4063f2:	bfc2      	ittt	gt
  4063f4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4063f8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4063fc:	4770      	bxgt	lr
  4063fe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406402:	f04f 0300 	mov.w	r3, #0
  406406:	3a01      	subs	r2, #1
  406408:	e737      	b.n	40627a <__aeabi_fmul+0x92>
  40640a:	f092 0f00 	teq	r2, #0
  40640e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  406412:	bf02      	ittt	eq
  406414:	0040      	lsleq	r0, r0, #1
  406416:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40641a:	3a01      	subeq	r2, #1
  40641c:	d0f9      	beq.n	406412 <__aeabi_fdiv+0xc2>
  40641e:	ea40 000c 	orr.w	r0, r0, ip
  406422:	f093 0f00 	teq	r3, #0
  406426:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40642a:	bf02      	ittt	eq
  40642c:	0049      	lsleq	r1, r1, #1
  40642e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  406432:	3b01      	subeq	r3, #1
  406434:	d0f9      	beq.n	40642a <__aeabi_fdiv+0xda>
  406436:	ea41 010c 	orr.w	r1, r1, ip
  40643a:	e795      	b.n	406368 <__aeabi_fdiv+0x18>
  40643c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  406440:	ea92 0f0c 	teq	r2, ip
  406444:	d108      	bne.n	406458 <__aeabi_fdiv+0x108>
  406446:	0242      	lsls	r2, r0, #9
  406448:	f47f af7d 	bne.w	406346 <__aeabi_fmul+0x15e>
  40644c:	ea93 0f0c 	teq	r3, ip
  406450:	f47f af70 	bne.w	406334 <__aeabi_fmul+0x14c>
  406454:	4608      	mov	r0, r1
  406456:	e776      	b.n	406346 <__aeabi_fmul+0x15e>
  406458:	ea93 0f0c 	teq	r3, ip
  40645c:	d104      	bne.n	406468 <__aeabi_fdiv+0x118>
  40645e:	024b      	lsls	r3, r1, #9
  406460:	f43f af4c 	beq.w	4062fc <__aeabi_fmul+0x114>
  406464:	4608      	mov	r0, r1
  406466:	e76e      	b.n	406346 <__aeabi_fmul+0x15e>
  406468:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40646c:	bf18      	it	ne
  40646e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  406472:	d1ca      	bne.n	40640a <__aeabi_fdiv+0xba>
  406474:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  406478:	f47f af5c 	bne.w	406334 <__aeabi_fmul+0x14c>
  40647c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  406480:	f47f af3c 	bne.w	4062fc <__aeabi_fmul+0x114>
  406484:	e75f      	b.n	406346 <__aeabi_fmul+0x15e>
  406486:	bf00      	nop

00406488 <__gesf2>:
  406488:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  40648c:	e006      	b.n	40649c <__cmpsf2+0x4>
  40648e:	bf00      	nop

00406490 <__lesf2>:
  406490:	f04f 0c01 	mov.w	ip, #1
  406494:	e002      	b.n	40649c <__cmpsf2+0x4>
  406496:	bf00      	nop

00406498 <__cmpsf2>:
  406498:	f04f 0c01 	mov.w	ip, #1
  40649c:	f84d cd04 	str.w	ip, [sp, #-4]!
  4064a0:	ea4f 0240 	mov.w	r2, r0, lsl #1
  4064a4:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4064a8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4064ac:	bf18      	it	ne
  4064ae:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4064b2:	d011      	beq.n	4064d8 <__cmpsf2+0x40>
  4064b4:	b001      	add	sp, #4
  4064b6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  4064ba:	bf18      	it	ne
  4064bc:	ea90 0f01 	teqne	r0, r1
  4064c0:	bf58      	it	pl
  4064c2:	ebb2 0003 	subspl.w	r0, r2, r3
  4064c6:	bf88      	it	hi
  4064c8:	17c8      	asrhi	r0, r1, #31
  4064ca:	bf38      	it	cc
  4064cc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  4064d0:	bf18      	it	ne
  4064d2:	f040 0001 	orrne.w	r0, r0, #1
  4064d6:	4770      	bx	lr
  4064d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4064dc:	d102      	bne.n	4064e4 <__cmpsf2+0x4c>
  4064de:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  4064e2:	d105      	bne.n	4064f0 <__cmpsf2+0x58>
  4064e4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  4064e8:	d1e4      	bne.n	4064b4 <__cmpsf2+0x1c>
  4064ea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  4064ee:	d0e1      	beq.n	4064b4 <__cmpsf2+0x1c>
  4064f0:	f85d 0b04 	ldr.w	r0, [sp], #4
  4064f4:	4770      	bx	lr
  4064f6:	bf00      	nop

004064f8 <__aeabi_cfrcmple>:
  4064f8:	4684      	mov	ip, r0
  4064fa:	4608      	mov	r0, r1
  4064fc:	4661      	mov	r1, ip
  4064fe:	e7ff      	b.n	406500 <__aeabi_cfcmpeq>

00406500 <__aeabi_cfcmpeq>:
  406500:	b50f      	push	{r0, r1, r2, r3, lr}
  406502:	f7ff ffc9 	bl	406498 <__cmpsf2>
  406506:	2800      	cmp	r0, #0
  406508:	bf48      	it	mi
  40650a:	f110 0f00 	cmnmi.w	r0, #0
  40650e:	bd0f      	pop	{r0, r1, r2, r3, pc}

00406510 <__aeabi_fcmpeq>:
  406510:	f84d ed08 	str.w	lr, [sp, #-8]!
  406514:	f7ff fff4 	bl	406500 <__aeabi_cfcmpeq>
  406518:	bf0c      	ite	eq
  40651a:	2001      	moveq	r0, #1
  40651c:	2000      	movne	r0, #0
  40651e:	f85d fb08 	ldr.w	pc, [sp], #8
  406522:	bf00      	nop

00406524 <__aeabi_fcmplt>:
  406524:	f84d ed08 	str.w	lr, [sp, #-8]!
  406528:	f7ff ffea 	bl	406500 <__aeabi_cfcmpeq>
  40652c:	bf34      	ite	cc
  40652e:	2001      	movcc	r0, #1
  406530:	2000      	movcs	r0, #0
  406532:	f85d fb08 	ldr.w	pc, [sp], #8
  406536:	bf00      	nop

00406538 <__aeabi_fcmple>:
  406538:	f84d ed08 	str.w	lr, [sp, #-8]!
  40653c:	f7ff ffe0 	bl	406500 <__aeabi_cfcmpeq>
  406540:	bf94      	ite	ls
  406542:	2001      	movls	r0, #1
  406544:	2000      	movhi	r0, #0
  406546:	f85d fb08 	ldr.w	pc, [sp], #8
  40654a:	bf00      	nop

0040654c <__aeabi_fcmpge>:
  40654c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406550:	f7ff ffd2 	bl	4064f8 <__aeabi_cfrcmple>
  406554:	bf94      	ite	ls
  406556:	2001      	movls	r0, #1
  406558:	2000      	movhi	r0, #0
  40655a:	f85d fb08 	ldr.w	pc, [sp], #8
  40655e:	bf00      	nop

00406560 <__aeabi_fcmpgt>:
  406560:	f84d ed08 	str.w	lr, [sp, #-8]!
  406564:	f7ff ffc8 	bl	4064f8 <__aeabi_cfrcmple>
  406568:	bf34      	ite	cc
  40656a:	2001      	movcc	r0, #1
  40656c:	2000      	movcs	r0, #0
  40656e:	f85d fb08 	ldr.w	pc, [sp], #8
  406572:	bf00      	nop

00406574 <__aeabi_f2iz>:
  406574:	ea4f 0240 	mov.w	r2, r0, lsl #1
  406578:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  40657c:	d30f      	bcc.n	40659e <__aeabi_f2iz+0x2a>
  40657e:	f04f 039e 	mov.w	r3, #158	; 0x9e
  406582:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  406586:	d90d      	bls.n	4065a4 <__aeabi_f2iz+0x30>
  406588:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40658c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406590:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  406594:	fa23 f002 	lsr.w	r0, r3, r2
  406598:	bf18      	it	ne
  40659a:	4240      	negne	r0, r0
  40659c:	4770      	bx	lr
  40659e:	f04f 0000 	mov.w	r0, #0
  4065a2:	4770      	bx	lr
  4065a4:	f112 0f61 	cmn.w	r2, #97	; 0x61
  4065a8:	d101      	bne.n	4065ae <__aeabi_f2iz+0x3a>
  4065aa:	0242      	lsls	r2, r0, #9
  4065ac:	d105      	bne.n	4065ba <__aeabi_f2iz+0x46>
  4065ae:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  4065b2:	bf08      	it	eq
  4065b4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4065b8:	4770      	bx	lr
  4065ba:	f04f 0000 	mov.w	r0, #0
  4065be:	4770      	bx	lr

004065c0 <__aeabi_f2uiz>:
  4065c0:	0042      	lsls	r2, r0, #1
  4065c2:	d20e      	bcs.n	4065e2 <__aeabi_f2uiz+0x22>
  4065c4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  4065c8:	d30b      	bcc.n	4065e2 <__aeabi_f2uiz+0x22>
  4065ca:	f04f 039e 	mov.w	r3, #158	; 0x9e
  4065ce:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  4065d2:	d409      	bmi.n	4065e8 <__aeabi_f2uiz+0x28>
  4065d4:	ea4f 2300 	mov.w	r3, r0, lsl #8
  4065d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4065dc:	fa23 f002 	lsr.w	r0, r3, r2
  4065e0:	4770      	bx	lr
  4065e2:	f04f 0000 	mov.w	r0, #0
  4065e6:	4770      	bx	lr
  4065e8:	f112 0f61 	cmn.w	r2, #97	; 0x61
  4065ec:	d101      	bne.n	4065f2 <__aeabi_f2uiz+0x32>
  4065ee:	0242      	lsls	r2, r0, #9
  4065f0:	d102      	bne.n	4065f8 <__aeabi_f2uiz+0x38>
  4065f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4065f6:	4770      	bx	lr
  4065f8:	f04f 0000 	mov.w	r0, #0
  4065fc:	4770      	bx	lr
  4065fe:	bf00      	nop
  406600:	0a0d0a0d 	.word	0x0a0d0a0d
  406604:	346d6173 	.word	0x346d6173
  406608:	63323364 	.word	0x63323364
  40660c:	756d6920 	.word	0x756d6920
  406610:	6d656420 	.word	0x6d656420
  406614:	2e2e2e6f 	.word	0x2e2e2e6f
  406618:	00000a0d 	.word	0x00000a0d
  40661c:	0000002e 	.word	0x0000002e
  406620:	696c6163 	.word	0x696c6163
  406624:	74617262 	.word	0x74617262
  406628:	20676e69 	.word	0x20676e69
  40662c:	2e756d69 	.word	0x2e756d69
  406630:	0a0d2e2e 	.word	0x0a0d2e2e
  406634:	00000000 	.word	0x00000000
  406638:	696c6163 	.word	0x696c6163
  40663c:	74617262 	.word	0x74617262
  406640:	206e6f69 	.word	0x206e6f69
  406644:	706d6f63 	.word	0x706d6f63
  406648:	6574656c 	.word	0x6574656c
  40664c:	000a0d2e 	.word	0x000a0d2e
  406650:	6c6c6f72 	.word	0x6c6c6f72
  406654:	7469702f 	.word	0x7469702f
  406658:	792f6863 	.word	0x792f6863
  40665c:	65207761 	.word	0x65207761
  406660:	726f7272 	.word	0x726f7272
  406664:	6469702f 	.word	0x6469702f
  406668:	6625203a 	.word	0x6625203a
  40666c:	20662520 	.word	0x20662520
  406670:	25206625 	.word	0x25206625
  406674:	66252066 	.word	0x66252066
  406678:	00000a0d 	.word	0x00000a0d
  40667c:	5f676f6c 	.word	0x5f676f6c
  406680:	6f746f6d 	.word	0x6f746f6d
  406684:	00000072 	.word	0x00000072
  406688:	5f676f6c 	.word	0x5f676f6c
  40668c:	6f746f6d 	.word	0x6f746f6d
  406690:	25203a72 	.word	0x25203a72
  406694:	000a0d64 	.word	0x000a0d64
  406698:	5f676f6c 	.word	0x5f676f6c
  40669c:	00756d69 	.word	0x00756d69
  4066a0:	5f676f6c 	.word	0x5f676f6c
  4066a4:	3a756d69 	.word	0x3a756d69
  4066a8:	0d642520 	.word	0x0d642520
  4066ac:	0000000a 	.word	0x0000000a
  4066b0:	6f746f6d 	.word	0x6f746f6d
  4066b4:	696d5f72 	.word	0x696d5f72
  4066b8:	0000006e 	.word	0x0000006e
  4066bc:	6f746f6d 	.word	0x6f746f6d
  4066c0:	696d2072 	.word	0x696d2072
  4066c4:	6f63206e 	.word	0x6f63206e
  4066c8:	6e616d6d 	.word	0x6e616d6d
  4066cc:	73692064 	.word	0x73692064
  4066d0:	64657573 	.word	0x64657573
  4066d4:	00000a0d 	.word	0x00000a0d
  4066d8:	6f746f6d 	.word	0x6f746f6d
  4066dc:	696d5f72 	.word	0x696d5f72
  4066e0:	00000064 	.word	0x00000064
  4066e4:	6f746f6d 	.word	0x6f746f6d
  4066e8:	696d2072 	.word	0x696d2072
  4066ec:	6f632064 	.word	0x6f632064
  4066f0:	6e616d6d 	.word	0x6e616d6d
  4066f4:	73692064 	.word	0x73692064
  4066f8:	64657573 	.word	0x64657573
  4066fc:	00000a0d 	.word	0x00000a0d
  406700:	6f746f6d 	.word	0x6f746f6d
  406704:	616d5f72 	.word	0x616d5f72
  406708:	00000078 	.word	0x00000078
  40670c:	6f746f6d 	.word	0x6f746f6d
  406710:	616d2072 	.word	0x616d2072
  406714:	6f632078 	.word	0x6f632078
  406718:	6e616d6d 	.word	0x6e616d6d
  40671c:	73692064 	.word	0x73692064
  406720:	64657573 	.word	0x64657573
  406724:	00000a0d 	.word	0x00000a0d
  406728:	00000020 	.word	0x00000020
  40672c:	74697277 	.word	0x74697277
  406730:	65725f65 	.word	0x65725f65
  406734:	74736967 	.word	0x74736967
  406738:	203a7265 	.word	0x203a7265
  40673c:	63637573 	.word	0x63637573
  406740:	0d737365 	.word	0x0d737365
  406744:	0000000a 	.word	0x0000000a
  406748:	5f697774 	.word	0x5f697774
  40674c:	7473616d 	.word	0x7473616d
  406750:	695f7265 	.word	0x695f7265
  406754:	3a74696e 	.word	0x3a74696e
  406758:	69616620 	.word	0x69616620
  40675c:	0d64656c 	.word	0x0d64656c
  406760:	0000000a 	.word	0x0000000a
  406764:	5f697774 	.word	0x5f697774
  406768:	7473616d 	.word	0x7473616d
  40676c:	695f7265 	.word	0x695f7265
  406770:	3a74696e 	.word	0x3a74696e
  406774:	63757320 	.word	0x63757320
  406778:	73736563 	.word	0x73736563
  40677c:	00000a0d 	.word	0x00000a0d
  406780:	5f697774 	.word	0x5f697774
  406784:	626f7270 	.word	0x626f7270
  406788:	66203a65 	.word	0x66203a65
  40678c:	656c6961 	.word	0x656c6961
  406790:	000a0d64 	.word	0x000a0d64
  406794:	5f697774 	.word	0x5f697774
  406798:	626f7270 	.word	0x626f7270
  40679c:	73203a65 	.word	0x73203a65
  4067a0:	65636375 	.word	0x65636375
  4067a4:	0a0d7373 	.word	0x0a0d7373
  4067a8:	00000000 	.word	0x00000000
  4067ac:	62616e45 	.word	0x62616e45
  4067b0:	0064656c 	.word	0x0064656c
  4067b4:	61736944 	.word	0x61736944
  4067b8:	64656c62 	.word	0x64656c62
  4067bc:	00000000 	.word	0x00000000
  4067c0:	69766544 	.word	0x69766544
  4067c4:	203a6563 	.word	0x203a6563
  4067c8:	31257830 	.word	0x31257830
  4067cc:	000a0d78 	.word	0x000a0d78
  4067d0:	65656c53 	.word	0x65656c53
  4067d4:	6f4d2070 	.word	0x6f4d2070
  4067d8:	203a6564 	.word	0x203a6564
  4067dc:	0a0d7325 	.word	0x0a0d7325
  4067e0:	00000000 	.word	0x00000000
  4067e4:	636f6c43 	.word	0x636f6c43
  4067e8:	6f53206b 	.word	0x6f53206b
  4067ec:	65637275 	.word	0x65637275
  4067f0:	0000203a 	.word	0x0000203a
  4067f4:	65746e49 	.word	0x65746e49
  4067f8:	6c616e72 	.word	0x6c616e72
  4067fc:	484d3820 	.word	0x484d3820
  406800:	736f207a 	.word	0x736f207a
  406804:	6c6c6963 	.word	0x6c6c6963
  406808:	726f7461 	.word	0x726f7461
  40680c:	00000a0d 	.word	0x00000a0d
  406810:	204c4c50 	.word	0x204c4c50
  406814:	68746977 	.word	0x68746977
  406818:	61205820 	.word	0x61205820
  40681c:	20736978 	.word	0x20736978
  406820:	6f727967 	.word	0x6f727967
  406824:	706f6373 	.word	0x706f6373
  406828:	65722065 	.word	0x65722065
  40682c:	65726566 	.word	0x65726566
  406830:	0d65636e 	.word	0x0d65636e
  406834:	0000000a 	.word	0x0000000a
  406838:	6f727947 	.word	0x6f727947
  40683c:	706f6373 	.word	0x706f6373
  406840:	00203a65 	.word	0x00203a65
  406844:	20303532 	.word	0x20303532
  406848:	0d737064 	.word	0x0d737064
  40684c:	0000000a 	.word	0x0000000a
  406850:	20303035 	.word	0x20303035
  406854:	0d737064 	.word	0x0d737064
  406858:	0000000a 	.word	0x0000000a
  40685c:	30303031 	.word	0x30303031
  406860:	73706420 	.word	0x73706420
  406864:	00000a0d 	.word	0x00000a0d
  406868:	30303032 	.word	0x30303032
  40686c:	73706420 	.word	0x73706420
  406870:	00000a0d 	.word	0x00000a0d
  406874:	5f657375 	.word	0x5f657375
  406878:	696c6163 	.word	0x696c6163
  40687c:	74617262 	.word	0x74617262
  406880:	25203a65 	.word	0x25203a65
  406884:	000a0d64 	.word	0x000a0d64
  406888:	75746361 	.word	0x75746361
  40688c:	745f6c61 	.word	0x745f6c61
  406890:	73657268 	.word	0x73657268
  406894:	646c6f68 	.word	0x646c6f68
  406898:	6625203a 	.word	0x6625203a
  40689c:	00000a0d 	.word	0x00000a0d
  4068a0:	5f737064 	.word	0x5f737064
  4068a4:	5f726570 	.word	0x5f726570
  4068a8:	69676964 	.word	0x69676964
  4068ac:	25203a74 	.word	0x25203a74
  4068b0:	000a0d66 	.word	0x000a0d66
  4068b4:	676e6172 	.word	0x676e6172
  4068b8:	65705f65 	.word	0x65705f65
  4068bc:	69645f72 	.word	0x69645f72
  4068c0:	3a746967 	.word	0x3a746967
  4068c4:	0d662520 	.word	0x0d662520
  4068c8:	0000000a 	.word	0x0000000a
  4068cc:	6f746f6d 	.word	0x6f746f6d
  4068d0:	6e695f72 	.word	0x6e695f72
  4068d4:	0a0d7469 	.word	0x0a0d7469
  4068d8:	00000000 	.word	0x00000000
  4068dc:	6f746f6d 	.word	0x6f746f6d
  4068e0:	756f5f72 	.word	0x756f5f72
  4068e4:	74757074 	.word	0x74757074
  4068e8:	6425203a 	.word	0x6425203a
  4068ec:	00000a0d 	.word	0x00000a0d
  4068f0:	00000001 	.word	0x00000001
  4068f4:	00000002 	.word	0x00000002
  4068f8:	00000004 	.word	0x00000004
  4068fc:	00000008 	.word	0x00000008
  406900:	00000010 	.word	0x00000010
  406904:	00000020 	.word	0x00000020
  406908:	00000040 	.word	0x00000040
  40690c:	00000080 	.word	0x00000080
  406910:	00000100 	.word	0x00000100
  406914:	00000200 	.word	0x00000200
  406918:	00000400 	.word	0x00000400
  40691c:	74727173 	.word	0x74727173
	...

00406928 <atanlo>:
  406928:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
  406938:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00406948 <atanhi>:
  406948:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
  406958:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?

00406968 <_global_impure_ptr>:
  406968:	20000018 00464e49 00666e69 004e414e     ... INF.inf.NAN.
  406978:	006e616e 31300030 35343332 39383736     nan.0.0123456789
  406988:	44434241 30004645 34333231 38373635     ABCDEF.012345678
  406998:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
  4069a8:	4e614e00 00000000                       .NaN....

004069b0 <__sf_fake_stdin>:
	...

004069d0 <__sf_fake_stdout>:
	...

004069f0 <__sf_fake_stderr>:
	...
  406a10:	4f500043 00584953 0000002e 00000000     C.POSIX.........

00406a20 <__mprec_tens>:
  406a20:	00000000 3ff00000 00000000 40240000     .......?......$@
  406a30:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406a40:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  406a50:	00000000 412e8480 00000000 416312d0     .......A......cA
  406a60:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406a70:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406a80:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  406a90:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  406aa0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  406ab0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  406ac0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  406ad0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  406ae0:	79d99db4 44ea7843                       ...yCx.D

00406ae8 <__mprec_bigtens>:
  406ae8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  406af8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  406b08:	7f73bf3c 75154fdd                       <.s..O.u

00406b10 <p05.6097>:
  406b10:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
  406b20:	6c680020 6665004c 47464567 20200000               .hlL.efgEFG.

00406b2d <_ctype_>:
  406b2d:	20202000 20202020 28282020 20282828     .         ((((( 
  406b3d:	20202020 20202020 20202020 20202020                     
  406b4d:	10108820 10101010 10101010 10101010      ...............
  406b5d:	04040410 04040404 10040404 10101010     ................
  406b6d:	41411010 41414141 01010101 01010101     ..AAAAAA........
  406b7d:	01010101 01010101 01010101 10101010     ................
  406b8d:	42421010 42424242 02020202 02020202     ..BBBBBB........
  406b9d:	02020202 02020202 02020202 10101010     ................
  406bad:	00000020 00000000 00000000 00000000      ...............
	...

00406c30 <_init>:
  406c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c32:	bf00      	nop
  406c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406c36:	bc08      	pop	{r3}
  406c38:	469e      	mov	lr, r3
  406c3a:	4770      	bx	lr

00406c3c <__init_array_start>:
  406c3c:	004000f1 	.word	0x004000f1

00406c40 <_fini>:
  406c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c42:	bf00      	nop
  406c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406c46:	bc08      	pop	{r3}
  406c48:	469e      	mov	lr, r3
  406c4a:	4770      	bx	lr
  406c4c:	0000      	movs	r0, r0
	...

00406c50 <__portable_delay_cycles_veneer>:
  406c50:	f85f f000 	ldr.w	pc, [pc]	; 406c54 <__portable_delay_cycles_veneer+0x4>
  406c54:	20000001 	.word	0x20000001

00406c58 <__fini_array_start>:
  406c58:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <kp>:
2000000c:	0000 3f80                                   ...?

20000010 <SystemCoreClock>:
20000010:	0900 003d                                   ..=.

20000014 <__fdlib_version>:
20000014:	0001 0000                                   ....

20000018 <impure_data>:
20000018:	0000 0000 69b0 0040 69d0 0040 69f0 0040     .....i@..i@..i@.
	...

20000078 <_impure_ptr>:
20000078:	0018 2000                                   ... 

2000007c <__global_locale>:
2000007c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000009c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200000bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200000dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200000fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000011c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000013c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000015c:	551f 0040 4a0d 0040 0000 0000 6b2d 0040     .U@..J@.....-k@.
2000016c:	6a18 0040 6b21 0040 6b21 0040 6b21 0040     .j@.!k@.!k@.!k@.
2000017c:	6b21 0040 6b21 0040 6b21 0040 6b21 0040     !k@.!k@.!k@.!k@.
2000018c:	6b21 0040 6b21 0040 ffff ffff ffff ffff     !k@.!k@.........
2000019c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
200001c4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
