# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.testbench -voptargs="+acc" "+MEM_IMAGE=memory_image.txt" -do "add wave sim:/testbench/i_main/i_inst_fetch/* ; run -all" 
# Start time: 12:34:42 on Jun 03,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.main_sv_unit(fast)
# Loading work.main(fast)
# Loading work.if_sv_unit(fast)
# Loading work.inst_f(fast)
# Loading work.id_sv_unit(fast)
# Loading work.id(fast)
# Loading work.alu_sv_unit(fast)
# Loading work.alu(fast)
# Loading work.mem_sv_unit(fast)
# Loading work.mem(fast)
# Loading work.wb_sv_unit(fast)
# Loading work.wb(fast)
# ** Warning: (vsim-PLI-3691) ../rtl/if.sv(91): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/i_main/i_inst_fetch File: ../rtl/if.sv
# ** Warning: (vsim-PLI-3691) ../rtl/mem.sv(28): Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/i_main/i_memory File: ../rtl/mem.sv
# add wave sim:/testbench/i_main/i_inst_fetch/* 
#  run -all
# ** Note: $finish    : ../rtl/testbench.sv(35)
#    Time: 300 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at ../rtl/testbench.sv line 35
# End time: 12:45:05 on Jun 03,2023, Elapsed time: 0:10:23
# Errors: 0, Warnings: 2
