// Seed: 3252905183
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input tri id_2,
    output supply0 module_0,
    output tri0 id_4
    , id_12,
    input tri0 id_5,
    output wand id_6,
    output uwire id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wor id_10
);
  always force id_3 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10,
    input wand id_11,
    output wire id_12,
    output wand id_13
);
  assign id_4 = 1;
  module_0(
      id_8, id_4, id_6, id_12, id_5, id_9, id_13, id_13, id_11, id_2, id_12
  );
endmodule
