{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648419768064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648419768072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 00:22:47 2022 " "Processing started: Mon Mar 28 00:22:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648419768072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419768072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Comp_9bit_prj -c Comp_9bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Comp_9bit_prj -c Comp_9bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419768072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648419768657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648419768657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_9bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_9bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_9bit-hierarchical_structure " "Found design unit 1: Comp_9bit-hierarchical_structure" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648419782044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_9bit " "Found entity 1: Comp_9bit" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648419782044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419782044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_1bit-algorithm " "Found design unit 1: Comp_1bit-algorithm" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648419782044 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_1bit " "Found entity 1: Comp_1bit" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648419782044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419782044 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Comp_9bit " "Elaborating entity \"Comp_9bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp_1bit Comp_1bit:Chip1 " "Elaborating entity \"Comp_1bit\" for hierarchy \"Comp_1bit:Chip1\"" {  } { { "Comp_9bit.vhd" "Chip1" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gt Comp_1bit.vhd(20) " "VHDL Process Statement warning at Comp_1bit.vhd(20): inferring latch(es) for signal or variable \"Gt\", which holds its previous value in one or more paths through the process" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 "|Comp_9bit|Comp_1bit:Chip1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Eq Comp_1bit.vhd(20) " "VHDL Process Statement warning at Comp_1bit.vhd(20): inferring latch(es) for signal or variable \"Eq\", which holds its previous value in one or more paths through the process" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 "|Comp_9bit|Comp_1bit:Chip1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Lt Comp_1bit.vhd(20) " "VHDL Process Statement warning at Comp_1bit.vhd(20): inferring latch(es) for signal or variable \"Lt\", which holds its previous value in one or more paths through the process" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 "|Comp_9bit|Comp_1bit:Chip1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lt Comp_1bit.vhd(20) " "Inferred latch for \"Lt\" at Comp_1bit.vhd(20)" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 "|Comp_9bit|Comp_1bit:Chip1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Eq Comp_1bit.vhd(20) " "Inferred latch for \"Eq\" at Comp_1bit.vhd(20)" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 "|Comp_9bit|Comp_1bit:Chip1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gt Comp_1bit.vhd(20) " "Inferred latch for \"Gt\" at Comp_1bit.vhd(20)" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419782100 "|Comp_9bit|Comp_1bit:Chip1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip9\|Gt " "Latch Comp_1bit:Chip9\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[8\] " "Ports ENA and PRE on the latch are fed by the same signal A\[8\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip9\|Lt " "Latch Comp_1bit:Chip9\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip9\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip9\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[8\] " "Ports ENA and PRE on the latch are fed by the same signal A\[8\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip8\|Gt " "Latch Comp_1bit:Chip8\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[7\] " "Ports ENA and PRE on the latch are fed by the same signal A\[7\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip8\|Lt " "Latch Comp_1bit:Chip8\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip8\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip8\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[7\] " "Ports ENA and PRE on the latch are fed by the same signal A\[7\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip7\|Gt " "Latch Comp_1bit:Chip7\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[6\] " "Ports ENA and PRE on the latch are fed by the same signal A\[6\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip7\|Lt " "Latch Comp_1bit:Chip7\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip7\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip7\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[6\] " "Ports ENA and PRE on the latch are fed by the same signal A\[6\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip6\|Gt " "Latch Comp_1bit:Chip6\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[5\] " "Ports ENA and PRE on the latch are fed by the same signal A\[5\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip6\|Lt " "Latch Comp_1bit:Chip6\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip6\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip6\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[5\] " "Ports ENA and PRE on the latch are fed by the same signal A\[5\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip5\|Gt " "Latch Comp_1bit:Chip5\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[4\] " "Ports ENA and PRE on the latch are fed by the same signal A\[4\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip5\|Lt " "Latch Comp_1bit:Chip5\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip5\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip5\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[4\] " "Ports ENA and PRE on the latch are fed by the same signal A\[4\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip4\|Gt " "Latch Comp_1bit:Chip4\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[3\] " "Ports ENA and PRE on the latch are fed by the same signal A\[3\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip4\|Lt " "Latch Comp_1bit:Chip4\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip4\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip4\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[3\] " "Ports ENA and PRE on the latch are fed by the same signal A\[3\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip3\|Gt " "Latch Comp_1bit:Chip3\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[2\] " "Ports ENA and PRE on the latch are fed by the same signal A\[2\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip3\|Lt " "Latch Comp_1bit:Chip3\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip3\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip3\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[2\] " "Ports ENA and PRE on the latch are fed by the same signal A\[2\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip2\|Gt " "Latch Comp_1bit:Chip2\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[1\] " "Ports ENA and PRE on the latch are fed by the same signal A\[1\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip2\|Lt " "Latch Comp_1bit:Chip2\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip2\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip2\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[1\] " "Ports ENA and PRE on the latch are fed by the same signal A\[1\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip1\|Gt " "Latch Comp_1bit:Chip1\|Gt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[0\] " "Ports ENA and PRE on the latch are fed by the same signal A\[0\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comp_1bit:Chip1\|Lt " "Latch Comp_1bit:Chip1\|Lt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Comp_1bit:Chip1\|process_0~synth " "Ports ENA and CLR on the latch are fed by the same signal Comp_1bit:Chip1\|process_0~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE A\[0\] " "Ports ENA and PRE on the latch are fed by the same signal A\[0\]" {  } { { "Comp_9bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_9bit.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1648419782709 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1648419782709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648419782844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648419783574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648419783574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648419783638 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648419783638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648419783638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648419783638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648419783678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 00:23:03 2022 " "Processing ended: Mon Mar 28 00:23:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648419783678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648419783678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648419783678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648419783678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1648419785476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648419785476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 00:23:04 2022 " "Processing started: Mon Mar 28 00:23:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648419785476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1648419785476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Comp_9bit_prj -c Comp_9bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Comp_9bit_prj -c Comp_9bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1648419785476 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1648419785636 ""}
{ "Info" "0" "" "Project  = Comp_9bit_prj" {  } {  } 0 0 "Project  = Comp_9bit_prj" 0 0 "Fitter" 0 0 1648419785644 ""}
{ "Info" "0" "" "Revision = Comp_9bit" {  } {  } 0 0 "Revision = Comp_9bit" 0 0 "Fitter" 0 0 1648419785644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1648419785740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1648419785740 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Comp_9bit EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Comp_9bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648419785748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648419785844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648419785844 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648419786392 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1648419786398 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648419786584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648419786584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648419786584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648419786584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648419786584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648419786584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648419786584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648419786584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648419786584 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1648419786584 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/csd2/quartus/quartusapp/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/csd2/quartus/quartusapp/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648419786592 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/csd2/quartus/quartusapp/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/csd2/quartus/quartusapp/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648419786592 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/csd2/quartus/quartusapp/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/csd2/quartus/quartusapp/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648419786592 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/csd2/quartus/quartusapp/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/csd2/quartus/quartusapp/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648419786592 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/csd2/quartus/quartusapp/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/csd2/quartus/quartusapp/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648419786592 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1648419786592 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648419786592 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1648419787780 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Comp_9bit.sdc " "Synopsys Design Constraints File file not found: 'Comp_9bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1648419788095 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1648419788095 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1648419788095 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip9\|Lt\|datab " "Node \"Chip9\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788095 ""} { "Warning" "WSTA_SCC_NODE" "Chip9\|Lt\|combout " "Node \"Chip9\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788095 ""} { "Warning" "WSTA_SCC_NODE" "Chip9\|Lt~0\|datac " "Node \"Chip9\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788095 ""} { "Warning" "WSTA_SCC_NODE" "Chip9\|Lt~0\|combout " "Node \"Chip9\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788095 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788095 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip8\|Lt\|combout " "Node \"Chip8\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788095 ""} { "Warning" "WSTA_SCC_NODE" "Chip8\|Lt~0\|datac " "Node \"Chip8\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788095 ""} { "Warning" "WSTA_SCC_NODE" "Chip8\|Lt~0\|combout " "Node \"Chip8\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788095 ""} { "Warning" "WSTA_SCC_NODE" "Chip8\|Lt\|datab " "Node \"Chip8\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788095 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788095 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip7\|Lt\|combout " "Node \"Chip7\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip7\|Lt~0\|datac " "Node \"Chip7\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip7\|Lt~0\|combout " "Node \"Chip7\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip7\|Lt\|datab " "Node \"Chip7\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Lt\|combout " "Node \"Chip6\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Lt~0\|datac " "Node \"Chip6\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Lt~0\|combout " "Node \"Chip6\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Lt\|datab " "Node \"Chip6\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Lt\|combout " "Node \"Chip5\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Lt~0\|datac " "Node \"Chip5\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Lt~0\|combout " "Node \"Chip5\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Lt\|datab " "Node \"Chip5\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Lt\|combout " "Node \"Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Lt~0\|datac " "Node \"Chip4\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Lt~0\|combout " "Node \"Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Lt\|datab " "Node \"Chip4\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Lt\|combout " "Node \"Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Lt~0\|datac " "Node \"Chip3\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Lt~0\|combout " "Node \"Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Lt\|datab " "Node \"Chip3\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Lt\|combout " "Node \"Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Lt~0\|datac " "Node \"Chip2\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Lt~0\|combout " "Node \"Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Lt\|datab " "Node \"Chip2\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Lt\|combout " "Node \"Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Lt~0\|datac " "Node \"Chip1\|Lt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Lt~0\|combout " "Node \"Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Lt\|datab " "Node \"Chip1\|Lt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip9\|Gt\|datab " "Node \"Chip9\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip9\|Gt\|combout " "Node \"Chip9\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip9\|Gt~0\|datac " "Node \"Chip9\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip9\|Gt~0\|combout " "Node \"Chip9\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip8\|Gt\|combout " "Node \"Chip8\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip8\|Gt~0\|datac " "Node \"Chip8\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip8\|Gt~0\|combout " "Node \"Chip8\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip8\|Gt\|datab " "Node \"Chip8\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip7\|Gt\|combout " "Node \"Chip7\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip7\|Gt~0\|datac " "Node \"Chip7\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip7\|Gt~0\|combout " "Node \"Chip7\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip7\|Gt\|datab " "Node \"Chip7\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Gt\|combout " "Node \"Chip6\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Gt~0\|datac " "Node \"Chip6\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Gt~0\|combout " "Node \"Chip6\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Gt\|datab " "Node \"Chip6\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Gt\|combout " "Node \"Chip5\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Gt~0\|datac " "Node \"Chip5\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Gt~0\|combout " "Node \"Chip5\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Gt\|datab " "Node \"Chip5\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Gt\|combout " "Node \"Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Gt~0\|datac " "Node \"Chip4\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Gt~0\|combout " "Node \"Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Gt\|datab " "Node \"Chip4\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Gt\|combout " "Node \"Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Gt~0\|datac " "Node \"Chip3\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Gt~0\|combout " "Node \"Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Gt\|datab " "Node \"Chip3\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Gt\|combout " "Node \"Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Gt~0\|datac " "Node \"Chip2\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Gt~0\|combout " "Node \"Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Gt\|datab " "Node \"Chip2\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Gt\|combout " "Node \"Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Gt~0\|datac " "Node \"Chip1\|Gt~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Gt~0\|combout " "Node \"Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Gt\|datab " "Node \"Chip1\|Gt\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419788103 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1648419788103 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1648419788111 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1648419788111 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1648419788111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_1bit:Chip1\|process_0~0  " "Automatically promoted node Comp_1bit:Chip1\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648419788143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_1bit:Chip9\|Eq~0 " "Destination node Comp_1bit:Chip9\|Eq~0" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648419788143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648419788143 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648419788143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_1bit:Chip2\|process_0~0  " "Automatically promoted node Comp_1bit:Chip2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648419788143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_1bit:Chip9\|Eq~0 " "Destination node Comp_1bit:Chip9\|Eq~0" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648419788143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648419788143 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648419788143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_1bit:Chip3\|process_0~0  " "Automatically promoted node Comp_1bit:Chip3\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648419788143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_1bit:Chip9\|Eq~0 " "Destination node Comp_1bit:Chip9\|Eq~0" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648419788143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648419788143 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648419788143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_1bit:Chip4\|process_0~0  " "Automatically promoted node Comp_1bit:Chip4\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648419788143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_1bit:Chip9\|Eq~0 " "Destination node Comp_1bit:Chip9\|Eq~0" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648419788143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648419788143 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648419788143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_1bit:Chip5\|process_0~0  " "Automatically promoted node Comp_1bit:Chip5\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648419788143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_1bit:Chip9\|Eq~1 " "Destination node Comp_1bit:Chip9\|Eq~1" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648419788143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648419788143 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648419788143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_1bit:Chip6\|process_0~0  " "Automatically promoted node Comp_1bit:Chip6\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648419788143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_1bit:Chip9\|Eq~1 " "Destination node Comp_1bit:Chip9\|Eq~1" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648419788143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648419788143 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648419788143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_1bit:Chip7\|process_0~0  " "Automatically promoted node Comp_1bit:Chip7\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648419788143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_1bit:Chip9\|Eq~1 " "Destination node Comp_1bit:Chip9\|Eq~1" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648419788143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648419788143 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648419788143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_1bit:Chip8\|process_0~0  " "Automatically promoted node Comp_1bit:Chip8\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648419788143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_1bit:Chip9\|Eq~1 " "Destination node Comp_1bit:Chip9\|Eq~1" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648419788143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648419788143 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648419788143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Comp_1bit:Chip9\|process_0~0  " "Automatically promoted node Comp_1bit:Chip9\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648419788143 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Comp_1bit:Chip9\|Eq " "Destination node Comp_1bit:Chip9\|Eq" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648419788143 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648419788143 ""}  } { { "temporary_test_loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648419788143 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1648419788492 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648419788492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648419788492 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648419788492 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648419788500 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1648419788500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1648419788500 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1648419788500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1648419788500 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1648419788500 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1648419788500 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 21 3 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 21 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1648419788500 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1648419788500 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1648419788500 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648419788508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648419788508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648419788508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648419788508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648419788508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648419788508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648419788508 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648419788508 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1648419788508 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1648419788508 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648419788580 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1648419788588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1648419792128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648419792322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1648419792386 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1648419794201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648419794201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1648419794577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X34_Y0 X45_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11" {  } { { "loc" "" { Generic "C:/CSD/P_Ch1/SP1_4/Comp_9bit/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11"} { { 12 { 0 ""} 34 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1648419799206 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1648419799206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1648419799502 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1648419799502 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1648419799502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648419799502 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1648419799695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648419799703 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648419800055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648419800055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648419800399 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648419800960 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CSD/P_Ch1/SP1_4/Comp_9bit/output_files/Comp_9bit.fit.smsg " "Generated suppressed messages file C:/CSD/P_Ch1/SP1_4/Comp_9bit/output_files/Comp_9bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1648419801489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 96 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5998 " "Peak virtual memory: 5998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648419801865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 00:23:21 2022 " "Processing ended: Mon Mar 28 00:23:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648419801865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648419801865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648419801865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648419801865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1648419803298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648419803298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 00:23:23 2022 " "Processing started: Mon Mar 28 00:23:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648419803298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1648419803298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Comp_9bit_prj -c Comp_9bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Comp_9bit_prj -c Comp_9bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1648419803298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1648419803825 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1648419807886 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1648419808046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648419808502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 00:23:28 2022 " "Processing ended: Mon Mar 28 00:23:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648419808502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648419808502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648419808502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1648419808502 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1648419809198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1648419810270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648419810270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 00:23:29 2022 " "Processing started: Mon Mar 28 00:23:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648419810270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1648419810270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Comp_9bit_prj -c Comp_9bit " "Command: quartus_sta Comp_9bit_prj -c Comp_9bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1648419810270 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1648419810470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1648419810711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1648419810711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648419810815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648419810815 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Comp_9bit.sdc " "Synopsys Design Constraints File file not found: 'Comp_9bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1648419811490 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648419811490 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1648419811490 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip9\|Lt\|datad " "Node \"Chip9\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip9\|Lt\|combout " "Node \"Chip9\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip9\|Lt~0\|datad " "Node \"Chip9\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip9\|Lt~0\|combout " "Node \"Chip9\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811490 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip8\|Lt\|combout " "Node \"Chip8\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip8\|Lt~0\|datad " "Node \"Chip8\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip8\|Lt~0\|combout " "Node \"Chip8\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip8\|Lt\|datac " "Node \"Chip8\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811490 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip7\|Lt\|combout " "Node \"Chip7\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip7\|Lt~0\|datad " "Node \"Chip7\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip7\|Lt~0\|combout " "Node \"Chip7\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip7\|Lt\|datad " "Node \"Chip7\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811490 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Lt\|combout " "Node \"Chip6\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Lt~0\|datad " "Node \"Chip6\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Lt~0\|combout " "Node \"Chip6\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Lt\|datac " "Node \"Chip6\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811490 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Lt\|combout " "Node \"Chip5\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Lt~0\|datad " "Node \"Chip5\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Lt~0\|combout " "Node \"Chip5\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Lt\|datad " "Node \"Chip5\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811490 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811490 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Lt\|combout " "Node \"Chip4\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Lt~0\|datad " "Node \"Chip4\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Lt~0\|combout " "Node \"Chip4\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Lt\|datac " "Node \"Chip4\|Lt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Lt\|combout " "Node \"Chip3\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Lt~0\|datad " "Node \"Chip3\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Lt~0\|combout " "Node \"Chip3\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Lt\|datad " "Node \"Chip3\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Lt\|combout " "Node \"Chip2\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Lt~0\|datad " "Node \"Chip2\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Lt~0\|combout " "Node \"Chip2\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Lt\|datad " "Node \"Chip2\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Lt\|combout " "Node \"Chip1\|Lt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Lt~0\|datad " "Node \"Chip1\|Lt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Lt~0\|combout " "Node \"Chip1\|Lt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Lt\|datad " "Node \"Chip1\|Lt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip9\|Gt\|datad " "Node \"Chip9\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip9\|Gt\|combout " "Node \"Chip9\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip9\|Gt~0\|datad " "Node \"Chip9\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip9\|Gt~0\|combout " "Node \"Chip9\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip8\|Gt\|combout " "Node \"Chip8\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip8\|Gt~0\|datad " "Node \"Chip8\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip8\|Gt~0\|combout " "Node \"Chip8\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip8\|Gt\|datac " "Node \"Chip8\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip7\|Gt\|combout " "Node \"Chip7\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip7\|Gt~0\|datad " "Node \"Chip7\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip7\|Gt~0\|combout " "Node \"Chip7\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip7\|Gt\|datad " "Node \"Chip7\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip6\|Gt\|combout " "Node \"Chip6\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Gt~0\|datad " "Node \"Chip6\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Gt~0\|combout " "Node \"Chip6\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip6\|Gt\|datac " "Node \"Chip6\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip5\|Gt\|combout " "Node \"Chip5\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Gt~0\|datad " "Node \"Chip5\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Gt~0\|combout " "Node \"Chip5\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip5\|Gt\|datad " "Node \"Chip5\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip4\|Gt\|combout " "Node \"Chip4\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Gt~0\|datad " "Node \"Chip4\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Gt~0\|combout " "Node \"Chip4\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip4\|Gt\|datac " "Node \"Chip4\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip3\|Gt\|combout " "Node \"Chip3\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Gt~0\|datad " "Node \"Chip3\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Gt~0\|combout " "Node \"Chip3\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip3\|Gt\|datad " "Node \"Chip3\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip2\|Gt\|combout " "Node \"Chip2\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Gt~0\|datad " "Node \"Chip2\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Gt~0\|combout " "Node \"Chip2\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip2\|Gt\|datac " "Node \"Chip2\|Gt\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "Chip1\|Gt\|combout " "Node \"Chip1\|Gt\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Gt~0\|datad " "Node \"Chip1\|Gt~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Gt~0\|combout " "Node \"Chip1\|Gt~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""} { "Warning" "WSTA_SCC_NODE" "Chip1\|Gt\|datad " "Node \"Chip1\|Gt\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648419811498 ""}  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_Ch1/SP1_4/Comp_9bit/Comp_1bit.vhd" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1648419811498 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1648419811506 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1648419811506 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1648419811506 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1648419811506 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1648419811530 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1648419811530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419811530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419811554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419811562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419811562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419811570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419811578 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648419811578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1648419811610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1648419812042 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648419812082 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1648419812082 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1648419812082 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1648419812082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419812082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419812090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419812098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419812098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419812106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419812106 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648419812114 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648419812210 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1648419812218 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1648419812218 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1648419812218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419812218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419812226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419812234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419812234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648419812242 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648419812732 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648419812732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 95 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648419812796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 00:23:32 2022 " "Processing ended: Mon Mar 28 00:23:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648419812796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648419812796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648419812796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1648419812796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1648419814166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648419814166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 00:23:33 2022 " "Processing started: Mon Mar 28 00:23:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648419814166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648419814166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Comp_9bit_prj -c Comp_9bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Comp_9bit_prj -c Comp_9bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648419814166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1648419814982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Comp_9bit.vho C:/CSD/P_Ch1/SP1_4/Comp_9bit/simulation/modelsim/ simulation " "Generated file Comp_9bit.vho in folder \"C:/CSD/P_Ch1/SP1_4/Comp_9bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648419815062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648419815118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 00:23:35 2022 " "Processing ended: Mon Mar 28 00:23:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648419815118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648419815118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648419815118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1648419815118 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 242 s " "Quartus Prime Full Compilation was successful. 0 errors, 242 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1648419815838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648419828035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648419828044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 00:23:47 2022 " "Processing started: Mon Mar 28 00:23:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648419828044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1648419828044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Comp_9bit_prj -c Comp_9bit --netlist_type=sgate " "Command: quartus_npp Comp_9bit_prj -c Comp_9bit --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1648419828044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1648419828412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648419828428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 00:23:48 2022 " "Processing ended: Mon Mar 28 00:23:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648419828428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648419828428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648419828428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1648419828428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648419842140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648419842140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 00:24:01 2022 " "Processing started: Mon Mar 28 00:24:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648419842140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1648419842140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Comp_9bit_prj -c Comp_9bit --netlist_type=atom_map " "Command: quartus_npp Comp_9bit_prj -c Comp_9bit --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1648419842140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1648419842469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648419842525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 00:24:02 2022 " "Processing ended: Mon Mar 28 00:24:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648419842525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648419842525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648419842525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1648419842525 ""}
