#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000275bf60 .scope module, "tb_microprocessor" "tb_microprocessor" 2 23;
 .timescale 0 0;
v00000000027bf6c0_0 .var "clk", 0 0;
v00000000027c0e80_0 .var "dump_all", 0 0;
v00000000027bfa80_0 .var "hold", 0 0;
v00000000027c1240_0 .var "reset", 0 0;
v00000000027bfc60_0 .net "wr_data", 31 0, L_00000000027c3680;  1 drivers
v00000000027bf760_0 .net "wr_data_address", 31 0, L_0000000002775f00;  1 drivers
v00000000027bfd00_0 .net "wr_instruction", 31 0, v00000000027bf620_0;  1 drivers
v00000000027c00c0_0 .net "wr_mem_end", 0 0, L_00000000027c11a0;  1 drivers
v00000000027c0a20_0 .net "wr_mem_read", 0 0, v00000000027be790_0;  1 drivers
v00000000027bf800_0 .net "wr_mem_write", 0 0, v00000000027bebf0_0;  1 drivers
v00000000027bfb20_0 .net "wr_pc", 31 0, v00000000028138c0_0;  1 drivers
v00000000027bfda0_0 .net "wr_write_data", 31 0, L_0000000002775e90;  1 drivers
E_000000000279a9d0 .event edge, v000000000278b2f0_0;
L_00000000027c0b60 .part v00000000028138c0_0, 2, 30;
S_000000000273ab10 .scope module, "data_mem" "mod_data_mem" 2 76, 3 4 0, S_000000000275bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_address_1"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 1 "mem_read"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 32 "data_address_2"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "dump_mem"
    .port_info 8 /OUTPUT 32 "data_out_1"
    .port_info 9 /OUTPUT 32 "data_out_2"
L_00000000027761a0 .functor BUFZ 32, L_00000000027c2dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000278adf0_0 .net *"_s0", 31 0, L_00000000027c3400;  1 drivers
L_00000000028144a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278c330_0 .net/2u *"_s2", 31 0, L_00000000028144a8;  1 drivers
v000000000278b1b0_0 .net *"_s6", 31 0, L_00000000027c2dc0;  1 drivers
v000000000278c5b0_0 .net "clk", 0 0, v00000000027bf6c0_0;  1 drivers
v000000000278b250_0 .net "data_address_1", 31 0, L_0000000002775f00;  alias, 1 drivers
o00000000027d0178 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000278c650_0 .net "data_address_2", 31 0, o00000000027d0178;  0 drivers
v000000000278afd0_0 .net "data_out_1", 31 0, L_00000000027c3680;  alias, 1 drivers
v000000000278c970_0 .net "data_out_2", 31 0, L_00000000027761a0;  1 drivers
v000000000278b2f0_0 .net "dump_mem", 0 0, L_00000000027c11a0;  alias, 1 drivers
v000000000278b430_0 .var/i "i", 31 0;
v000000000278ca10_0 .net "mem_read", 0 0, v00000000027be790_0;  alias, 1 drivers
v000000000278b570_0 .net "mem_write", 0 0, v00000000027bebf0_0;  alias, 1 drivers
o00000000027d02c8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000278b610_0 .net "reset", 0 0, o00000000027d02c8;  0 drivers
v000000000278b6b0_0 .var/i "result_file", 31 0;
v000000000278b7f0 .array "rgf_data_ram", 63 0, 31 0;
v00000000027befb0_0 .net "write_data", 31 0, L_0000000002775e90;  alias, 1 drivers
E_000000000279afd0 .event posedge, v000000000278b2f0_0;
E_000000000279b850 .event posedge, v000000000278c5b0_0;
L_00000000027c3400 .array/port v000000000278b7f0, L_0000000002775f00;
L_00000000027c3680 .functor MUXZ 32, L_00000000028144a8, L_00000000027c3400, v00000000027be790_0, C4<>;
L_00000000027c2dc0 .array/port v000000000278b7f0, o00000000027d0178;
S_000000000273ac90 .scope module, "dut" "mod_mips_processor" 2 43, 4 19 0, S_000000000275bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "hold"
    .port_info 5 /INPUT 1 "dump_all"
    .port_info 6 /OUTPUT 32 "rg_pc"
    .port_info 7 /OUTPUT 32 "data_address"
    .port_info 8 /OUTPUT 32 "write_data"
    .port_info 9 /OUTPUT 1 "mem_read"
    .port_info 10 /OUTPUT 1 "mem_write"
L_0000000002775f00 .functor BUFZ 32, L_0000000002775e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002775e90 .functor BUFZ 32, v00000000028121a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002814340 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002813be0_0 .net/2u *"_s12", 31 0, L_0000000002814340;  1 drivers
v00000000028133c0_0 .net *"_s19", 3 0, L_00000000027c2960;  1 drivers
v0000000002812600_0 .net *"_s23", 25 0, L_00000000027c2a00;  1 drivers
L_0000000002814388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002813780_0 .net/2s *"_s27", 1 0, L_0000000002814388;  1 drivers
v0000000002813a00_0 .net *"_s32", 14 0, L_00000000027c32c0;  1 drivers
v0000000002812f60_0 .net *"_s37", 0 0, L_00000000027c2aa0;  1 drivers
L_00000000028143d0 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v0000000002812920_0 .net/2u *"_s38", 16 0, L_00000000028143d0;  1 drivers
L_0000000002814418 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002812d80_0 .net/2u *"_s40", 16 0, L_0000000002814418;  1 drivers
v0000000002813c80_0 .net *"_s42", 16 0, L_00000000027c3220;  1 drivers
v00000000028130a0_0 .net *"_s47", 29 0, L_00000000027c3d60;  1 drivers
L_0000000002814460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002813460_0 .net/2s *"_s51", 1 0, L_0000000002814460;  1 drivers
v0000000002812240_0 .net "clk", 0 0, v00000000027bf6c0_0;  alias, 1 drivers
v0000000002813140_0 .net "data", 31 0, L_00000000027c3680;  alias, 1 drivers
v0000000002813500_0 .net "data_address", 31 0, L_0000000002775f00;  alias, 1 drivers
v0000000002813640_0 .net "dump_all", 0 0, v00000000027c0e80_0;  1 drivers
v0000000002812740_0 .net "hold", 0 0, v00000000027bfa80_0;  1 drivers
v00000000028122e0_0 .net "instruction", 31 0, v00000000027bf620_0;  alias, 1 drivers
v00000000028127e0_0 .net "mem_read", 0 0, v00000000027be790_0;  alias, 1 drivers
v0000000002813820_0 .net "mem_write", 0 0, v00000000027bebf0_0;  alias, 1 drivers
v0000000002812380_0 .net "reset", 0 0, v00000000027c1240_0;  1 drivers
v00000000028138c0_0 .var "rg_pc", 31 0;
v0000000002813aa0_0 .net "wr_alu_b", 31 0, L_00000000027c3ae0;  1 drivers
v0000000002813b40_0 .net "wr_alu_data", 31 0, L_0000000002775e20;  1 drivers
v0000000002813d20_0 .net "wr_alu_op", 2 0, v00000000027be5b0_0;  1 drivers
v0000000002813f00_0 .net "wr_alu_src", 0 0, v00000000027bda70_0;  1 drivers
v00000000028126a0_0 .net "wr_alu_zero", 0 0, L_00000000027c3860;  1 drivers
v0000000002812b00_0 .net "wr_branch", 0 0, v00000000027be6f0_0;  1 drivers
v00000000027c0f20_0 .net "wr_branch_address", 31 0, L_00000000027c4300;  1 drivers
v00000000027c0fc0_0 .net "wr_carry_flag", 0 0, L_00000000027c3cc0;  1 drivers
v00000000027c0700_0 .net "wr_jump", 0 0, v00000000027be650_0;  1 drivers
v00000000027c05c0_0 .net "wr_jump_address", 31 0, L_00000000027c2f00;  1 drivers
v00000000027bfbc0_0 .net "wr_mem_to_reg", 0 0, v00000000027beb50_0;  1 drivers
v00000000027c0660_0 .net "wr_next_pc", 31 0, v00000000027be1f0_0;  1 drivers
v00000000027c12e0_0 .net "wr_pc_plus_4", 31 0, L_00000000027c3040;  1 drivers
v00000000027c0ca0_0 .net "wr_read_data_1", 31 0, v0000000002813280_0;  1 drivers
v00000000027c1100_0 .net "wr_read_data_2", 31 0, v00000000028121a0_0;  1 drivers
v00000000027c07a0_0 .net "wr_reg_dst", 0 0, v00000000027bf050_0;  1 drivers
v00000000027c0840_0 .net "wr_rgf_write", 0 0, v00000000027bf230_0;  1 drivers
v00000000027bf9e0_0 .net "wr_se_ins_15_0", 31 0, L_00000000027c2d20;  1 drivers
v00000000027c14c0_0 .net "wr_se_sh2_ins_15_0", 31 0, L_00000000027c3540;  1 drivers
v00000000027c03e0_0 .net "wr_write_address", 4 0, L_00000000027c4120;  1 drivers
v00000000027bf8a0_0 .net "wr_write_data", 31 0, L_00000000027c41c0;  1 drivers
v00000000027c0ac0_0 .net "write_data", 31 0, L_0000000002775e90;  alias, 1 drivers
L_00000000027bff80 .part v00000000027bf620_0, 26, 6;
L_00000000027c0160 .part v00000000027bf620_0, 0, 6;
L_00000000027c28c0 .part v00000000027bf620_0, 21, 5;
L_00000000027c2780 .part v00000000027bf620_0, 16, 5;
L_00000000027c2820 .part v00000000027bf620_0, 16, 5;
L_00000000027c2fa0 .part v00000000027bf620_0, 11, 5;
L_00000000027c3040 .arith/sum 32, v00000000028138c0_0, L_0000000002814340;
L_00000000027c2960 .part L_00000000027c3040, 28, 4;
L_00000000027c2a00 .part v00000000027bf620_0, 0, 26;
L_00000000027c2f00 .concat8 [ 2 26 4 0], L_0000000002814388, L_00000000027c2a00, L_00000000027c2960;
L_00000000027c32c0 .part v00000000027bf620_0, 0, 15;
L_00000000027c2d20 .concat8 [ 15 17 0 0], L_00000000027c32c0, L_00000000027c3220;
L_00000000027c2aa0 .part v00000000027bf620_0, 15, 1;
L_00000000027c3220 .functor MUXZ 17, L_0000000002814418, L_00000000028143d0, L_00000000027c2aa0, C4<>;
L_00000000027c3d60 .part L_00000000027c2d20, 0, 30;
L_00000000027c3540 .concat8 [ 2 30 0 0], L_0000000002814460, L_00000000027c3d60;
L_00000000027c4300 .arith/sum 32, L_00000000027c3040, L_00000000027c3540;
S_0000000002744570 .scope module, "alu_b_mux" "mod_alu_b_mux" 4 136, 5 8 0, S_000000000273ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs2_data"
    .port_info 1 /INPUT 32 "immediate"
    .port_info 2 /INPUT 1 "alu_src"
    .port_info 3 /OUTPUT 32 "alu_b"
v00000000027bd930_0 .net "alu_b", 31 0, L_00000000027c3ae0;  alias, 1 drivers
v00000000027be010_0 .net "alu_src", 0 0, v00000000027bda70_0;  alias, 1 drivers
v00000000027be970_0 .net "immediate", 31 0, L_00000000027c2d20;  alias, 1 drivers
v00000000027be510_0 .net "rs2_data", 31 0, v00000000028121a0_0;  alias, 1 drivers
L_00000000027c3ae0 .functor MUXZ 32, v00000000028121a0_0, L_00000000027c2d20, v00000000027bda70_0, C4<>;
S_00000000027446f0 .scope module, "alu_unit" "alu_unit" 4 91, 6 1 0, S_000000000273ac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /OUTPUT 1 "zero_flag"
    .port_info 3 /INPUT 3 "alu_op"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
L_0000000002814148 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_0000000002775bf0 .functor XOR 32, L_00000000027c3ae0, L_0000000002814148, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002775e20 .functor BUFZ 32, v00000000027bd750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000027bdc50_0 .net "A", 31 0, v0000000002813280_0;  alias, 1 drivers
v00000000027be0b0_0 .net "B", 31 0, L_00000000027c3ae0;  alias, 1 drivers
v00000000027bdcf0_0 .net *"_s1", 0 0, L_00000000027c02a0;  1 drivers
L_0000000002814190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027be8d0_0 .net *"_s11", 0 0, L_0000000002814190;  1 drivers
v00000000027bef10_0 .net *"_s12", 32 0, L_00000000027c0340;  1 drivers
L_00000000028141d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027be290_0 .net *"_s15", 0 0, L_00000000028141d8;  1 drivers
v00000000027bd610_0 .net *"_s16", 32 0, L_00000000027c0480;  1 drivers
v00000000027bf0f0_0 .net *"_s19", 0 0, L_00000000027c0de0;  1 drivers
v00000000027bed30_0 .net/2u *"_s2", 31 0, L_0000000002814148;  1 drivers
v00000000027be330_0 .net *"_s20", 32 0, L_00000000027c1060;  1 drivers
L_0000000002814220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027bea10_0 .net *"_s23", 31 0, L_0000000002814220;  1 drivers
L_0000000002814268 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027bf190_0 .net/2u *"_s28", 31 0, L_0000000002814268;  1 drivers
v00000000027be150_0 .net *"_s30", 0 0, L_00000000027c2c80;  1 drivers
L_00000000028142b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027bec90_0 .net/2u *"_s32", 0 0, L_00000000028142b0;  1 drivers
L_00000000028142f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027bd6b0_0 .net/2u *"_s34", 0 0, L_00000000028142f8;  1 drivers
v00000000027bee70_0 .net *"_s4", 31 0, L_0000000002775bf0;  1 drivers
v00000000027bd7f0_0 .net *"_s8", 32 0, L_00000000027c0d40;  1 drivers
v00000000027be3d0_0 .net "alu_op", 2 0, v00000000027be5b0_0;  alias, 1 drivers
v00000000027be470_0 .net "alu_out", 31 0, L_0000000002775e20;  alias, 1 drivers
v00000000027bd750_0 .var "alu_result", 31 0;
v00000000027bd9d0_0 .net "carry_out", 0 0, L_00000000027c3cc0;  alias, 1 drivers
v00000000027bd890_0 .net "temp", 32 0, L_00000000027c43a0;  1 drivers
v00000000027be830_0 .net "temp_b", 31 0, L_00000000027c0c00;  1 drivers
v00000000027beab0_0 .net "zero_flag", 0 0, L_00000000027c3860;  alias, 1 drivers
E_000000000279b450 .event edge, v00000000027be3d0_0, v00000000027bd890_0, v00000000027bdc50_0, v00000000027bd930_0;
L_00000000027c02a0 .part v00000000027be5b0_0, 2, 1;
L_00000000027c0c00 .functor MUXZ 32, L_00000000027c3ae0, L_0000000002775bf0, L_00000000027c02a0, C4<>;
L_00000000027c0d40 .concat [ 32 1 0 0], v0000000002813280_0, L_0000000002814190;
L_00000000027c0340 .concat [ 32 1 0 0], L_00000000027c0c00, L_00000000028141d8;
L_00000000027c0480 .arith/sum 33, L_00000000027c0d40, L_00000000027c0340;
L_00000000027c0de0 .part v00000000027be5b0_0, 2, 1;
L_00000000027c1060 .concat [ 1 32 0 0], L_00000000027c0de0, L_0000000002814220;
L_00000000027c43a0 .arith/sum 33, L_00000000027c0480, L_00000000027c1060;
L_00000000027c3cc0 .part L_00000000027c43a0, 32, 1;
L_00000000027c2c80 .cmp/eq 32, v00000000027bd750_0, L_0000000002814268;
L_00000000027c3860 .functor MUXZ 1, L_00000000028142f8, L_00000000028142b0, L_00000000027c2c80, C4<>;
S_00000000027334b0 .scope module, "control_unit" "mod_control_unit" 4 74, 7 3 0, S_000000000273ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "carry_flag"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_to_reg"
    .port_info 8 /OUTPUT 3 "alu_op"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
v00000000027be5b0_0 .var "alu_op", 2 0;
v00000000027bda70_0 .var "alu_src", 0 0;
v00000000027be6f0_0 .var "branch", 0 0;
v00000000027bded0_0 .net "carry_flag", 0 0, L_00000000027c3cc0;  alias, 1 drivers
v00000000027bdf70_0 .net "funct", 5 0, L_00000000027c0160;  1 drivers
v00000000027be650_0 .var "jump", 0 0;
v00000000027be790_0 .var "mem_read", 0 0;
v00000000027beb50_0 .var "mem_to_reg", 0 0;
v00000000027bebf0_0 .var "mem_write", 0 0;
v00000000027bedd0_0 .net "opcode", 5 0, L_00000000027bff80;  1 drivers
v00000000027bf050_0 .var "reg_dst", 0 0;
v00000000027bf230_0 .var "reg_write", 0 0;
E_000000000279ab50 .event edge, v00000000027bedd0_0, v00000000027bdf70_0, v00000000027bd9d0_0;
S_0000000002733630 .scope module, "pc_mux" "mod_pc_mux" 4 146, 8 9 0, S_000000000273ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "alu_zero"
    .port_info 3 /INPUT 32 "pc_plus_4"
    .port_info 4 /INPUT 32 "jump_address"
    .port_info 5 /INPUT 32 "branch_address"
    .port_info 6 /OUTPUT 32 "next_pc"
L_00000000027754f0 .functor AND 1, L_00000000027c3860, v00000000027be6f0_0, C4<1>, C4<1>;
v00000000027bf2d0_0 .net "alu_zero", 0 0, L_00000000027c3860;  alias, 1 drivers
v00000000027bdb10_0 .net "branch", 0 0, v00000000027be6f0_0;  alias, 1 drivers
v00000000027bf370_0 .net "branch_address", 31 0, L_00000000027c4300;  alias, 1 drivers
v00000000027bdbb0_0 .net "jump", 0 0, v00000000027be650_0;  alias, 1 drivers
v00000000027bf410_0 .net "jump_address", 31 0, L_00000000027c2f00;  alias, 1 drivers
v00000000027be1f0_0 .var "next_pc", 31 0;
v00000000027bdd90_0 .net "pc_plus_4", 31 0, L_00000000027c3040;  alias, 1 drivers
v00000000027bde30_0 .net "wr_and_brch_aluz", 0 0, L_00000000027754f0;  1 drivers
v00000000027bf4b0_0 .net "wr_condition", 1 0, L_00000000027c3360;  1 drivers
E_000000000279abd0 .event edge, v00000000027bf4b0_0, v00000000027bf410_0, v00000000027bf370_0, v00000000027bdd90_0;
L_00000000027c3360 .concat [ 1 1 0 0], v00000000027be650_0, L_00000000027754f0;
S_000000000273d080 .scope module, "register_file" "mod_register_file" 4 104, 9 13 0, S_000000000273ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_address_1"
    .port_info 3 /INPUT 5 "read_address_2"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "hold"
    .port_info 8 /INPUT 32 "pc"
    .port_info 9 /INPUT 1 "dump_all"
    .port_info 10 /OUTPUT 32 "read_data_1"
    .port_info 11 /OUTPUT 32 "read_data_2"
v0000000002813dc0_0 .net "clk", 0 0, v00000000027bf6c0_0;  alias, 1 drivers
v0000000002812ba0_0 .net "dump_all", 0 0, v00000000027c0e80_0;  alias, 1 drivers
v0000000002812e20_0 .var/i "file_handle", 31 0;
v0000000002812ec0_0 .net "hold", 0 0, v00000000027bfa80_0;  alias, 1 drivers
v00000000028131e0_0 .var/i "i", 31 0;
v0000000002813e60_0 .net "pc", 31 0, v00000000028138c0_0;  alias, 1 drivers
v00000000028129c0_0 .net "read_address_1", 4 0, L_00000000027c28c0;  1 drivers
v00000000028135a0_0 .net "read_address_2", 4 0, L_00000000027c2780;  1 drivers
v0000000002813280_0 .var "read_data_1", 31 0;
v00000000028121a0_0 .var "read_data_2", 31 0;
v0000000002813960_0 .net "reset", 0 0, v00000000027c1240_0;  alias, 1 drivers
v00000000028124c0 .array "rgf_mem", 31 1, 31 0;
v0000000002812a60_0 .net "write", 0 0, v00000000027bf230_0;  alias, 1 drivers
v0000000002812560_0 .net "write_address", 4 0, L_00000000027c4120;  alias, 1 drivers
v00000000028136e0_0 .net "write_data", 31 0, L_00000000027c41c0;  alias, 1 drivers
E_000000000279b510 .event posedge, v0000000002812ba0_0;
v00000000028124c0_0 .array/port v00000000028124c0, 0;
v00000000028124c0_1 .array/port v00000000028124c0, 1;
v00000000028124c0_2 .array/port v00000000028124c0, 2;
E_000000000279b390/0 .event edge, v00000000028129c0_0, v00000000028124c0_0, v00000000028124c0_1, v00000000028124c0_2;
v00000000028124c0_3 .array/port v00000000028124c0, 3;
v00000000028124c0_4 .array/port v00000000028124c0, 4;
v00000000028124c0_5 .array/port v00000000028124c0, 5;
v00000000028124c0_6 .array/port v00000000028124c0, 6;
E_000000000279b390/1 .event edge, v00000000028124c0_3, v00000000028124c0_4, v00000000028124c0_5, v00000000028124c0_6;
v00000000028124c0_7 .array/port v00000000028124c0, 7;
v00000000028124c0_8 .array/port v00000000028124c0, 8;
v00000000028124c0_9 .array/port v00000000028124c0, 9;
v00000000028124c0_10 .array/port v00000000028124c0, 10;
E_000000000279b390/2 .event edge, v00000000028124c0_7, v00000000028124c0_8, v00000000028124c0_9, v00000000028124c0_10;
v00000000028124c0_11 .array/port v00000000028124c0, 11;
v00000000028124c0_12 .array/port v00000000028124c0, 12;
v00000000028124c0_13 .array/port v00000000028124c0, 13;
v00000000028124c0_14 .array/port v00000000028124c0, 14;
E_000000000279b390/3 .event edge, v00000000028124c0_11, v00000000028124c0_12, v00000000028124c0_13, v00000000028124c0_14;
v00000000028124c0_15 .array/port v00000000028124c0, 15;
v00000000028124c0_16 .array/port v00000000028124c0, 16;
v00000000028124c0_17 .array/port v00000000028124c0, 17;
v00000000028124c0_18 .array/port v00000000028124c0, 18;
E_000000000279b390/4 .event edge, v00000000028124c0_15, v00000000028124c0_16, v00000000028124c0_17, v00000000028124c0_18;
v00000000028124c0_19 .array/port v00000000028124c0, 19;
v00000000028124c0_20 .array/port v00000000028124c0, 20;
v00000000028124c0_21 .array/port v00000000028124c0, 21;
v00000000028124c0_22 .array/port v00000000028124c0, 22;
E_000000000279b390/5 .event edge, v00000000028124c0_19, v00000000028124c0_20, v00000000028124c0_21, v00000000028124c0_22;
v00000000028124c0_23 .array/port v00000000028124c0, 23;
v00000000028124c0_24 .array/port v00000000028124c0, 24;
v00000000028124c0_25 .array/port v00000000028124c0, 25;
v00000000028124c0_26 .array/port v00000000028124c0, 26;
E_000000000279b390/6 .event edge, v00000000028124c0_23, v00000000028124c0_24, v00000000028124c0_25, v00000000028124c0_26;
v00000000028124c0_27 .array/port v00000000028124c0, 27;
v00000000028124c0_28 .array/port v00000000028124c0, 28;
v00000000028124c0_29 .array/port v00000000028124c0, 29;
v00000000028124c0_30 .array/port v00000000028124c0, 30;
E_000000000279b390/7 .event edge, v00000000028124c0_27, v00000000028124c0_28, v00000000028124c0_29, v00000000028124c0_30;
E_000000000279b390/8 .event edge, v00000000028135a0_0;
E_000000000279b390 .event/or E_000000000279b390/0, E_000000000279b390/1, E_000000000279b390/2, E_000000000279b390/3, E_000000000279b390/4, E_000000000279b390/5, E_000000000279b390/6, E_000000000279b390/7, E_000000000279b390/8;
S_000000000271d660 .scope module, "write_data_mux" "mod_write_data_mux" 4 159, 10 9 0, S_000000000273ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ext_mem_data"
    .port_info 1 /INPUT 32 "alu_data"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /OUTPUT 32 "write_data"
v0000000002812c40_0 .net "alu_data", 31 0, L_0000000002775e20;  alias, 1 drivers
v0000000002813320_0 .net "ext_mem_data", 31 0, L_00000000027c3680;  alias, 1 drivers
v0000000002812ce0_0 .net "mem_to_reg", 0 0, v00000000027beb50_0;  alias, 1 drivers
v0000000002812420_0 .net "write_data", 31 0, L_00000000027c41c0;  alias, 1 drivers
L_00000000027c41c0 .functor MUXZ 32, L_0000000002775e20, L_00000000027c3680, v00000000027beb50_0, C4<>;
S_000000000271d7e0 .scope module, "write_reg_mux" "mod_write_reg_mux" 4 126, 11 1 0, S_000000000273ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ins_20_16"
    .port_info 1 /INPUT 5 "ins_15_11"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 5 "write_reg_add"
v0000000002812060_0 .net "ins_15_11", 4 0, L_00000000027c2fa0;  1 drivers
v0000000002812880_0 .net "ins_20_16", 4 0, L_00000000027c2820;  1 drivers
v0000000002813000_0 .net "reg_dst", 0 0, v00000000027bf050_0;  alias, 1 drivers
v0000000002812100_0 .net "write_reg_add", 4 0, L_00000000027c4120;  alias, 1 drivers
L_00000000027c4120 .functor MUXZ 5, L_00000000027c2820, L_00000000027c2fa0, v00000000027bf050_0, C4<>;
S_0000000002749fb0 .scope module, "instruction_memory" "mod_instruction_mem_rom" 2 34, 12 8 0, S_000000000275bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "address"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "mem_end"
v00000000027c08e0_0 .net *"_s0", 31 0, L_00000000027c0200;  1 drivers
L_0000000002814100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027bf940_0 .net/2u *"_s10", 0 0, L_0000000002814100;  1 drivers
L_0000000002814028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000027c0020_0 .net *"_s3", 1 0, L_0000000002814028;  1 drivers
L_0000000002814070 .functor BUFT 1, C4<00000000000000000000000000101011>, C4<0>, C4<0>, C4<0>;
v00000000027bfee0_0 .net/2u *"_s4", 31 0, L_0000000002814070;  1 drivers
v00000000027c0520_0 .net *"_s6", 0 0, L_00000000027bfe40;  1 drivers
L_00000000028140b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027c0980_0 .net/2u *"_s8", 0 0, L_00000000028140b8;  1 drivers
v00000000027c1420_0 .net "address", 29 0, L_00000000027c0b60;  1 drivers
v00000000027bf620_0 .var "instruction", 31 0;
v00000000027c1380_0 .net "mem_end", 0 0, L_00000000027c11a0;  alias, 1 drivers
E_000000000279b5d0 .event edge, v00000000027c1420_0;
L_00000000027c0200 .concat [ 30 2 0 0], L_00000000027c0b60, L_0000000002814028;
L_00000000027bfe40 .cmp/gt 32, L_00000000027c0200, L_0000000002814070;
L_00000000027c11a0 .functor MUXZ 1, L_0000000002814100, L_00000000028140b8, L_00000000027bfe40, C4<>;
    .scope S_0000000002749fb0;
T_0 ;
    %wait E_000000000279b5d0;
    %load/vec4 v00000000027c1420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 30;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 30;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 30;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 30;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 30;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 30;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 30;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 30;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 30;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 30;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 30;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 30;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 30;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 30;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 30;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 30;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 30;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 30;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 30;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 30;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 30;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 30;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 30;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 30;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 30;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 30;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 30;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 30;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 30;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 30;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 30;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 30;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 30;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 30;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 30;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 30;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 30;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 30;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 30;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 30;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 30;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 30;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 30;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.0 ;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.1 ;
    %pushi/vec4 536936449, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.2 ;
    %pushi/vec4 69664, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.3 ;
    %pushi/vec4 537198597, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.4 ;
    %pushi/vec4 537264129, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.5 ;
    %pushi/vec4 4266016, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.6 ;
    %pushi/vec4 133152, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.7 ;
    %pushi/vec4 200736, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.8 ;
    %pushi/vec4 10887202, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.9 ;
    %pushi/vec4 8398880, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.10 ;
    %pushi/vec4 276824065, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.11 ;
    %pushi/vec4 134217733, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.12 ;
    %pushi/vec4 201392129, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.13 ;
    %pushi/vec4 201457666, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.14 ;
    %pushi/vec4 201523203, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.15 ;
    %pushi/vec4 201588740, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.16 ;
    %pushi/vec4 201654277, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.17 ;
    %pushi/vec4 201719814, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.18 ;
    %pushi/vec4 201785351, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.19 ;
    %pushi/vec4 201850888, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.20 ;
    %pushi/vec4 201916425, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.21 ;
    %pushi/vec4 201981962, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.22 ;
    %pushi/vec4 202047499, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.23 ;
    %pushi/vec4 202113036, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.24 ;
    %pushi/vec4 202178573, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.25 ;
    %pushi/vec4 202244110, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.26 ;
    %pushi/vec4 202309647, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.27 ;
    %pushi/vec4 202375184, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.28 ;
    %pushi/vec4 202440721, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.29 ;
    %pushi/vec4 202506258, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.30 ;
    %pushi/vec4 202571795, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.31 ;
    %pushi/vec4 202637332, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.32 ;
    %pushi/vec4 202702869, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.33 ;
    %pushi/vec4 202768406, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.34 ;
    %pushi/vec4 202833943, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.35 ;
    %pushi/vec4 202899480, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.36 ;
    %pushi/vec4 202965017, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.37 ;
    %pushi/vec4 203030554, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.38 ;
    %pushi/vec4 203096091, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.39 ;
    %pushi/vec4 203161628, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.40 ;
    %pushi/vec4 203227165, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.41 ;
    %pushi/vec4 203292702, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.42 ;
    %pushi/vec4 203358239, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.43 ;
    %pushi/vec4 201523232, 0, 32;
    %store/vec4 v00000000027bf620_0, 0, 32;
    %jmp T_0.45;
T_0.45 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000027334b0;
T_1 ;
    %wait E_000000000279ab50;
    %load/vec4 v00000000027bedd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027beb50_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027be5b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bda70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v00000000027bdf70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027beb50_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027be5b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bda70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bf050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027beb50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027be5b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bda70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bf050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027beb50_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000027be5b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bda70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bf050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027beb50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000027be5b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bda70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bf050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027beb50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000027be5b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bda70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bf050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027beb50_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000027be5b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bda70_0, 0, 1;
    %load/vec4 v00000000027bded0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
T_1.16 ;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027beb50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027be5b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bda70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027be790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027beb50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027be5b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bda70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027beb50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027be5b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bda70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027be6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027beb50_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000027be5b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bda70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027be650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027be790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027beb50_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027be5b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bda70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf230_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000027446f0;
T_2 ;
    %wait E_000000000279b450;
    %load/vec4 v00000000027be3d0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000027bd750_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000000027bd890_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000000027bd750_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000000027bdc50_0;
    %load/vec4 v00000000027be0b0_0;
    %and;
    %store/vec4 v00000000027bd750_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000000027bdc50_0;
    %load/vec4 v00000000027be0b0_0;
    %or;
    %store/vec4 v00000000027bd750_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000027bd750_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000273d080;
T_3 ;
    %wait E_000000000279b850;
    %load/vec4 v0000000002813960_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028131e0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000000028131e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000028131e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028124c0, 0, 4;
    %load/vec4 v00000000028131e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028131e0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002812a60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002812ec0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000000028136e0_0;
    %load/vec4 v0000000002812560_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028124c0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000273d080;
T_4 ;
    %wait E_000000000279b390;
    %load/vec4 v00000000028129c0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002813280_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000028129c0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000028124c0, 4;
    %store/vec4 v0000000002813280_0, 0, 32;
T_4.1 ;
    %load/vec4 v00000000028135a0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028121a0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000000028135a0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000028124c0, 4;
    %store/vec4 v00000000028121a0_0, 0, 32;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000273d080;
T_5 ;
    %vpi_func 9 67 "$fopen" 32, "../common_dump/architectural_state.txt" {0 0 0};
    %store/vec4 v0000000002812e20_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_000000000273d080;
T_6 ;
    %wait E_000000000279b510;
    %vpi_call 9 69 "$fdisplay", v0000000002812e20_0, v0000000002813e60_0 {0 0 0};
    %vpi_call 9 70 "$display", v0000000002813e60_0 {0 0 0};
    %vpi_call 9 71 "$display", "---dumping all the values stored in registers---" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000028131e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000028131e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000000028131e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000028124c0, 4;
    %vpi_call 9 73 "$fdisplay", v0000000002812e20_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000000028131e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028131e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002733630;
T_7 ;
    %wait E_000000000279abd0;
    %load/vec4 v00000000027bf4b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %load/vec4 v00000000027bdd90_0;
    %store/vec4 v00000000027be1f0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v00000000027bf410_0;
    %store/vec4 v00000000027be1f0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v00000000027bf410_0;
    %store/vec4 v00000000027be1f0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000000027bf370_0;
    %store/vec4 v00000000027be1f0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000273ac90;
T_8 ;
    %wait E_000000000279b850;
    %load/vec4 v0000000002812380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028138c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002812740_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000000027c0660_0;
    %assign/vec4 v00000000028138c0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000273ab10;
T_9 ;
    %vpi_func 3 30 "$fopen" 32, "../common_dump/data_memory_result.txt" {0 0 0};
    %store/vec4 v000000000278b6b0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_000000000273ab10;
T_10 ;
    %wait E_000000000279b850;
    %load/vec4 v000000000278b610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b430_0, 0, 32;
T_10.2 ;
    %load/vec4 v000000000278b430_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000000000278b430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278b7f0, 0, 4;
    %load/vec4 v000000000278b430_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b430_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000278b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v00000000027befb0_0;
    %ix/getv 3, v000000000278b250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278b7f0, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000273ab10;
T_11 ;
    %wait E_000000000279afd0;
    %vpi_call 3 47 "$display", "---dumping all the values stored in data memory---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b430_0, 0, 32;
T_11.0 ;
    %load/vec4 v000000000278b430_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 3 49 "$fdisplay", v000000000278b6b0_0, &A<v000000000278b7f0, v000000000278b430_0 > {0 0 0};
    %load/vec4 v000000000278b430_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b430_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000275bf60;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bf6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c1240_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c1240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027bfa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c0e80_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000000000275bf60;
T_13 ;
    %delay 5, 0;
    %load/vec4 v00000000027bf6c0_0;
    %inv;
    %store/vec4 v00000000027bf6c0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000275bf60;
T_14 ;
    %wait E_000000000279a9d0;
    %load/vec4 v00000000027c00c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027bfa80_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c0e80_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 111 "$finish" {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_microprocessor.v";
    "./data_mem.v";
    "./../core/mips_processor.v";
    "./../core/alu_b_mux.v";
    "./../core/alu_unit.v";
    "./../core/control_unit.v";
    "./../core/pc_mux.v";
    "./../core/register_file.v";
    "./../core/write_data_mux.v";
    "./../core/write_reg_mux.v";
    "./instruction_mem_rom.v";
