# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cosine_sim_crosssection_300_020320.srcs/sources_1/new/multiplier.vhd" \
"../../../../cosine_sim_crosssection_300_020320.srcs/sources_1/new/multiplier_main1.vhd" \
"../../../../cosine_sim_crosssection_300_020320.srcs/sim_1/new/tb_muliplier_main1.vhd" \

# Do not sort compile order
nosort
