import re

file_name = open('./name.txt')
dic_name = {}
dic_value = {}
for line in file_name:
	if '=' in line:
		split_line = line.split()
		value = 0
		if 'x' in split_line[2][:-1]:
			value = eval(split_line[2][:-1])
		else:
			value = int(split_line[2][:-1])
		dic_name[value] = split_line[0]
		dic_value[split_line[0]] = value

ida_data = open('./ida-data.txt')
i = 0
values = []
for line in ida_data:
	line_data = re.split('db', line)[-1]
	line_data = re.split(';', line_data)[0]
	line_data = re.split('h', line_data)[0]
	line_data = line_data.strip()
	line_data = '0x' + line_data
	if i == 0:
		value = eval(line_data)
	if i == 1:
		value = value + eval(line_data) * 256
	if i == 2:
		value = value + eval(line_data) * 256 * 256
	if i == 3:
		value = value + eval(line_data) * 256 * 256 * 256
		values.append(value)
	i = (i + 1) % 4
# print(values)

lines = []
value = 0
for i in range(len(values)):
	if i % 3 == 0:
		line = '{' + hex(values[i]) + ','
		value = values[i]
	if i % 3 == 1:
		line = line + hex(values[i]) + '}, // ' + str(value) + ', ' + dic_name[value]
		lines.append([value, line])
	# if i % 3 == 2:
	# 	line = line + str(values[i]) + '}, // ' + str(value) + ', ' + dic_name[value]
	# 	lines.append([value, line])

lines.sort(key = lambda x:x[0])
for line in lines:
	print(line[1])


# {0x0,0x1}, // 0, SVGA3D_DEVCAP_3D
# {0x13,0x2000}, // 19, SVGA3D_DEVCAP_MAX_TEXTURE_WIDTH
# {0x14,0x2000}, // 20, SVGA3D_DEVCAP_MAX_TEXTURE_HEIGHT
# {0x15,0x800}, // 21, SVGA3D_DEVCAP_MAX_VOLUME_EXTENT
# {0x16,0x2000}, // 22, SVGA3D_DEVCAP_MAX_TEXTURE_REPEAT
# {0x5f,0x1}, // 95, SVGA3D_DEVCAP_DXCONTEXT
# {0x88,0x1}, // 136, SVGA3D_DEVCAP_DXFMT_BUFFER
# {0x8e,0x1}, // 142, SVGA3D_DEVCAP_DXFMT_YUY2
# {0x8f,0x1}, // 143, SVGA3D_DEVCAP_DXFMT_NV12
# {0x91,0x2e1}, // 145, SVGA3D_DEVCAP_DXFMT_R32G32B32A32_TYPELESS
# {0x92,0x3e7}, // 146, SVGA3D_DEVCAP_DXFMT_R32G32B32A32_UINT
# {0x93,0x3e7}, // 147, SVGA3D_DEVCAP_DXFMT_R32G32B32A32_SINT
# {0x94,0xe1}, // 148, SVGA3D_DEVCAP_DXFMT_R32G32B32_TYPELESS
# {0x95,0x1e3}, // 149, SVGA3D_DEVCAP_DXFMT_R32G32B32_FLOAT
# {0x96,0x1e3}, // 150, SVGA3D_DEVCAP_DXFMT_R32G32B32_UINT
# {0x97,0x1e3}, // 151, SVGA3D_DEVCAP_DXFMT_R32G32B32_SINT
# {0x98,0x2e1}, // 152, SVGA3D_DEVCAP_DXFMT_R16G16B16A16_TYPELESS
# {0x99,0x3e7}, // 153, SVGA3D_DEVCAP_DXFMT_R16G16B16A16_UINT
# {0x9a,0x3f7}, // 154, SVGA3D_DEVCAP_DXFMT_R16G16B16A16_SNORM
# {0x9b,0x3e7}, // 155, SVGA3D_DEVCAP_DXFMT_R16G16B16A16_SINT
# {0x9c,0x2e1}, // 156, SVGA3D_DEVCAP_DXFMT_R32G32_TYPELESS
# {0x9d,0x3e7}, // 157, SVGA3D_DEVCAP_DXFMT_R32G32_UINT
# {0x9e,0x3e7}, // 158, SVGA3D_DEVCAP_DXFMT_R32G32_SINT
# {0x9f,0x261}, // 159, SVGA3D_DEVCAP_DXFMT_R32G8X24_TYPELESS
# {0xa0,0x269}, // 160, SVGA3D_DEVCAP_DXFMT_D32_FLOAT_S8X24_UINT
# {0xa1,0x63}, // 161, SVGA3D_DEVCAP_DXFMT_R32_FLOAT_X8X24
# {0xa2,0x63}, // 162, SVGA3D_DEVCAP_DXFMT_X32_G8X24_UINT
# {0xa3,0x2e1}, // 163, SVGA3D_DEVCAP_DXFMT_R10G10B10A2_TYPELESS
# {0xa4,0x3e7}, // 164, SVGA3D_DEVCAP_DXFMT_R10G10B10A2_UINT
# {0xa5,0x3f7}, // 165, SVGA3D_DEVCAP_DXFMT_R11G11B10_FLOAT
# {0xa6,0x2e1}, // 166, SVGA3D_DEVCAP_DXFMT_R8G8B8A8_TYPELESS
# {0xa7,0x3f7}, // 167, SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UNORM
# {0xa8,0x2f7}, // 168, SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UNORM_SRGB
# {0xa9,0x3e7}, // 169, SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UINT
# {0xaa,0x3e7}, // 170, SVGA3D_DEVCAP_DXFMT_R8G8B8A8_SINT
# {0xab,0x2e1}, // 171, SVGA3D_DEVCAP_DXFMT_R16G16_TYPELESS
# {0xac,0x3e7}, // 172, SVGA3D_DEVCAP_DXFMT_R16G16_UINT
# {0xad,0x3e7}, // 173, SVGA3D_DEVCAP_DXFMT_R16G16_SINT
# {0xae,0x2e1}, // 174, SVGA3D_DEVCAP_DXFMT_R32_TYPELESS
# {0xaf,0x269}, // 175, SVGA3D_DEVCAP_DXFMT_D32_FLOAT
# {0xb0,0x3e7}, // 176, SVGA3D_DEVCAP_DXFMT_R32_UINT
# {0xb1,0x3e7}, // 177, SVGA3D_DEVCAP_DXFMT_R32_SINT
# {0xb2,0x261}, // 178, SVGA3D_DEVCAP_DXFMT_R24G8_TYPELESS
# {0xb3,0x269}, // 179, SVGA3D_DEVCAP_DXFMT_D24_UNORM_S8_UINT
# {0xb4,0x63}, // 180, SVGA3D_DEVCAP_DXFMT_R24_UNORM_X8
# {0xb5,0x63}, // 181, SVGA3D_DEVCAP_DXFMT_X24_G8_UINT
# {0xb6,0x2e1}, // 182, SVGA3D_DEVCAP_DXFMT_R8G8_TYPELESS
# {0xb7,0x3f7}, // 183, SVGA3D_DEVCAP_DXFMT_R8G8_UNORM
# {0xb8,0x3e7}, // 184, SVGA3D_DEVCAP_DXFMT_R8G8_UINT
# {0xb9,0x3e7}, // 185, SVGA3D_DEVCAP_DXFMT_R8G8_SINT
# {0xba,0x2e1}, // 186, SVGA3D_DEVCAP_DXFMT_R16_TYPELESS
# {0xbb,0x3f7}, // 187, SVGA3D_DEVCAP_DXFMT_R16_UNORM
# {0xbc,0x3e7}, // 188, SVGA3D_DEVCAP_DXFMT_R16_UINT
# {0xbd,0x3f7}, // 189, SVGA3D_DEVCAP_DXFMT_R16_SNORM
# {0xbe,0x3e7}, // 190, SVGA3D_DEVCAP_DXFMT_R16_SINT
# {0xbf,0x2e1}, // 191, SVGA3D_DEVCAP_DXFMT_R8_TYPELESS
# {0xc0,0x3f7}, // 192, SVGA3D_DEVCAP_DXFMT_R8_UNORM
# {0xc1,0x3e7}, // 193, SVGA3D_DEVCAP_DXFMT_R8_UINT
# {0xc2,0x3f7}, // 194, SVGA3D_DEVCAP_DXFMT_R8_SNORM
# {0xc3,0x3e7}, // 195, SVGA3D_DEVCAP_DXFMT_R8_SINT
# {0xc5,0xe3}, // 197, SVGA3D_DEVCAP_DXFMT_R9G9B9E5_SHAREDEXP
# {0xc6,0xe3}, // 198, SVGA3D_DEVCAP_DXFMT_R8G8_B8G8_UNORM
# {0xc7,0xe3}, // 199, SVGA3D_DEVCAP_DXFMT_G8R8_G8B8_UNORM
# {0xc8,0xe1}, // 200, SVGA3D_DEVCAP_DXFMT_BC1_TYPELESS
# {0xc9,0xe3}, // 201, SVGA3D_DEVCAP_DXFMT_BC1_UNORM_SRGB
# {0xca,0xe1}, // 202, SVGA3D_DEVCAP_DXFMT_BC2_TYPELESS
# {0xcb,0xe3}, // 203, SVGA3D_DEVCAP_DXFMT_BC2_UNORM_SRGB
# {0xcc,0xe1}, // 204, SVGA3D_DEVCAP_DXFMT_BC3_TYPELESS
# {0xcd,0xe3}, // 205, SVGA3D_DEVCAP_DXFMT_BC3_UNORM_SRGB
# {0xce,0xe1}, // 206, SVGA3D_DEVCAP_DXFMT_BC4_TYPELESS
# {0xd0,0xe3}, // 208, SVGA3D_DEVCAP_DXFMT_BC4_SNORM
# {0xd1,0xe1}, // 209, SVGA3D_DEVCAP_DXFMT_BC5_TYPELESS
# {0xd3,0xe3}, // 211, SVGA3D_DEVCAP_DXFMT_BC5_SNORM
# {0xd4,0x1}, // 212, SVGA3D_DEVCAP_DXFMT_R10G10B10_XR_BIAS_A2_UNORM
# {0xd5,0x2e1}, // 213, SVGA3D_DEVCAP_DXFMT_B8G8R8A8_TYPELESS
# {0xd6,0x2f7}, // 214, SVGA3D_DEVCAP_DXFMT_B8G8R8A8_UNORM_SRGB
# {0xd7,0x2e1}, // 215, SVGA3D_DEVCAP_DXFMT_B8G8R8X8_TYPELESS
# {0xd8,0x2f7}, // 216, SVGA3D_DEVCAP_DXFMT_B8G8R8X8_UNORM_SRGB
# {0xdd,0x3f7}, // 221, SVGA3D_DEVCAP_DXFMT_R32G32B32A32_FLOAT
# {0xde,0x3f7}, // 222, SVGA3D_DEVCAP_DXFMT_R16G16B16A16_FLOAT
# {0xdf,0x3f7}, // 223, SVGA3D_DEVCAP_DXFMT_R16G16B16A16_UNORM
# {0xe0,0x3f7}, // 224, SVGA3D_DEVCAP_DXFMT_R32G32_FLOAT
# {0xe1,0x3f7}, // 225, SVGA3D_DEVCAP_DXFMT_R10G10B10A2_UNORM
# {0xe2,0x3f7}, // 226, SVGA3D_DEVCAP_DXFMT_R8G8B8A8_SNORM
# {0xe3,0x3f7}, // 227, SVGA3D_DEVCAP_DXFMT_R16G16_FLOAT
# {0xe4,0x3f7}, // 228, SVGA3D_DEVCAP_DXFMT_R16G16_UNORM
# {0xe5,0x3f7}, // 229, SVGA3D_DEVCAP_DXFMT_R16G16_SNORM
# {0xe6,0x3f7}, // 230, SVGA3D_DEVCAP_DXFMT_R32_FLOAT
# {0xe7,0x3f7}, // 231, SVGA3D_DEVCAP_DXFMT_R8G8_SNORM
# {0xe8,0x3f7}, // 232, SVGA3D_DEVCAP_DXFMT_R16_FLOAT
# {0xe9,0x269}, // 233, SVGA3D_DEVCAP_DXFMT_D16_UNORM
# {0xea,0x2f7}, // 234, SVGA3D_DEVCAP_DXFMT_A8_UNORM
# {0xeb,0xe3}, // 235, SVGA3D_DEVCAP_DXFMT_BC1_UNORM
# {0xec,0xe3}, // 236, SVGA3D_DEVCAP_DXFMT_BC2_UNORM
# {0xed,0xe3}, // 237, SVGA3D_DEVCAP_DXFMT_BC3_UNORM
# {0xee,0x2f7}, // 238, SVGA3D_DEVCAP_DXFMT_B5G6R5_UNORM
# {0xef,0xe3}, // 239, SVGA3D_DEVCAP_DXFMT_B5G5R5A1_UNORM
# {0xf0,0x3f7}, // 240, SVGA3D_DEVCAP_DXFMT_B8G8R8A8_UNORM
# {0xf1,0x3f7}, // 241, SVGA3D_DEVCAP_DXFMT_B8G8R8X8_UNORM
# {0xf2,0xe3}, // 242, SVGA3D_DEVCAP_DXFMT_BC4_UNORM
# {0xf3,0xe3}, // 243, SVGA3D_DEVCAP_DXFMT_BC5_UNORM
# {0xf4,0x1}, // 244, SVGA3D_DEVCAP_SM41
# {0xf6,0x1}, // 246, SVGA3D_DEVCAP_MULTISAMPLE_4X
# {0xfa,0xf7}, // 250, SVGA3D_DEVCAP_DXFMT_B4G4R4A4_UNORM