
*** Running vitis_hls
    with args -f IDST7.tcl -messageDb vitis_hls.pb


****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'emre24' on host 'pluto' (Linux_x86_64 version 5.15.0-79-generic) on Wed Jan 21 16:25:29 GMT 2026
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/emre24/Desktop/vvc_proj_kernels/Emulation-SW/build/IDST7/IDST7'
Sourcing Tcl script 'IDST7.tcl'
INFO: [HLS 200-1510] Running: open_project IDST7 
INFO: [HLS 200-10] Creating and opening project '/home/emre24/Desktop/vvc_proj_kernels/Emulation-SW/build/IDST7/IDST7/IDST7'.
INFO: [HLS 200-1510] Running: set_top IDST7 
INFO: [HLS 200-1510] Running: add_files /home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp -cflags  -I /home/emre24/Desktop/vvc_proj_kernels/src 
INFO: [HLS 200-10] Adding design file '/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/emre24/Desktop/vvc_proj_kernels/Emulation-SW/build/IDST7/IDST7/IDST7/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2LV-e 
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2LV-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection none 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=none' with 'config_rtl -deadlock_detection=none' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname IDST7 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=none' with 'config_rtl -deadlock_detection=none' in current solution file
INFO: [HLS 200-1510] Running: csynth_design -synthesis_check 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 879.879 MB.
INFO: [HLS 200-10] Analyzing design file '/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.39 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.05 seconds; current allocated memory: 881.562 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'INV_MATMUL_32(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [32])' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:88:18)
INFO: [HLS 214-131] Inlining function 'INV_MATMUL_32(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [32])' into 'IDST7B32(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:164:5)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'INV_MATMUL_16(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [16])' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:62:18)
INFO: [HLS 214-131] Inlining function 'INV_MATMUL_16(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [16])' into 'IDST7B16(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:118:5)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'INV_MATMUL_8(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [8])' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:35:18)
INFO: [HLS 214-131] Inlining function 'INV_MATMUL_8(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [8])' into 'IDST7B8(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:114:5)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDST7B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:109:14)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDST7B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:108:14)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDST7B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:107:14)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDST7B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:106:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:25:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:52:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:78:9)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:331:2) in function 'IDST7' completely with a factor of 4 (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:338:13) in function 'IDST7' completely with a factor of 4 (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:311:2) in function 'IDST7' completely with a factor of 8 (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:318:13) in function 'IDST7' completely with a factor of 8 (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:292:2) in function 'IDST7' completely with a factor of 16 (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:299:13) in function 'IDST7' completely with a factor of 16 (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:272:2) in function 'IDST7' completely with a factor of 32 (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:279:13) in function 'IDST7' completely with a factor of 32 (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:25:9) in function 'IDST7B8' completely with a factor of 8 (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:113:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:25:9) in function 'IDST7B8' has been removed because the loop is unrolled completely (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:52:9) in function 'IDST7B16' completely with a factor of 16 (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:78:9) in function 'IDST7B32' completely with a factor of 32 (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:162:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'anonymous' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:78:9) in function 'IDST7B32' has been removed because the loop is unrolled completely (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'IDST7B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDST7' (/home/emre24/Desktop/vvc_proj_kernels/src/IDST7.cpp:244:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.43 seconds; current allocated memory: 882.504 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 882.504 MB.
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.23 seconds. CPU system time: 1.3 seconds. Elapsed time: 9.53 seconds; current allocated memory: 2.895 MB.
INFO: [HLS 200-1510] Running: close_project 
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 10.55 seconds. Total CPU system time: 1.79 seconds. Total elapsed time: 12.12 seconds; peak allocated memory: 882.789 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Jan 21 16:25:41 2026...
