INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/CLA_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/ConJUMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConJUMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/ConUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/DRAM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/IRAM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/MUX2X5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/MUX4X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/PC_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/PC_updater.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_updater
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/add/add.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/add_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/entend5to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend5to32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/extend16to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend16to32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/noConJUMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noConJUMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2458] undeclared symbol Cout, assumed default net type wire [D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/pcadder.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sources_1/new/sub1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab4/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
