# Week-1(Task-1 Introduction to the Program)

## ğŸ“˜ Digital VLSI Planning in SoC Design

### Overview

Digital VLSI planning in System-on-Chip (SoC) design is the process of integrating processors, memory, interconnects, and peripherals on a single chip while meeting performance, power, and area goals.

### Program Objective

We will learn to design a SoC from RTL(Registe transfer level coding) to GDSII(Graphic Data System II) using open source tools in this program. 

SoC design:
RTL codingâ¡ï¸Simulationâ¡ï¸Synthesisâ¡ï¸Netlistâ¡ï¸Physical Designâ¡ï¸Layoutâ¡ï¸GDSII

### ğŸ”‘ Key Steps

- Specification â€“ Define system functionality, performance, power, and area constraints.

- Architecture Design â€“ Partition system into modules (IP cores, accelerators, buses/NoCs).

- RTL Design & Verification â€“ Implement and validate logic before physical design.

* Physical Design Planning

  * Floorplanning & placement

  * Clock tree synthesis

  * Routing & timing closure

- Low-Power Techniques â€“ Clock gating, power gating, multi-voltage domains.
- DFT (Design for Testability) â€“ Ensure chip can be tested after faication.

- Sign-off & Tape-out â€“ Final checks for timing, power, and manufacturability before fabrication.

### ğŸ¯ Outcome

* Efficient SoC design that achieves:

  * High performance

  * Low power consumption

  * Optimized silicon area

  * Cost-effectiveness
  
<img width="1097" height="569" alt="Image" src="https://github.com/user-attachments/assets/6c5b89f2-d8c7-4940-9d6c-568e7ee41a31" />
