{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696313191614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696313191620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 02:06:31 2023 " "Processing started: Tue Oct 03 02:06:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696313191620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313191620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313191620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696313191884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696313191884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addition.v 1 1 " "Found 1 design units, including 1 entities, in source file addition.v" { { "Info" "ISGN_ENTITY_NAME" "1 addition " "Found entity 1: addition" {  } { { "addition.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/addition.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_32bits " "Found entity 1: CSA_32bits" {  } { { "CSA_32bits.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/CSA_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197704 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1696313197707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16bits " "Found entity 1: mux_16bits" {  } { { "mux_16bits.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/mux_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_16bits " "Found entity 1: RCA_16bits" {  } { { "RCA_16bits.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/RCA_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraction.v 1 1 " "Found 1 design units, including 1 entities, in source file subtraction.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtraction " "Found entity 1: subtraction" {  } { { "subtraction.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/subtraction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/alu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_less_than.v 1 1 " "Found 1 design units, including 1 entities, in source file is_less_than.v" { { "Info" "ISGN_ENTITY_NAME" "1 is_less_than " "Found entity 1: is_less_than" {  } { { "is_less_than.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/is_less_than.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_not_equal.v 1 1 " "Found 1 design units, including 1 entities, in source file is_not_equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 is_not_equal " "Found entity 1: is_not_equal" {  } { { "is_not_equal.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/is_not_equal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or " "Found entity 1: bitwise_or" {  } { { "bitwise_or.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/bitwise_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and " "Found entity 1: bitwise_and" {  } { { "bitwise_and.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/bitwise_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696313197716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313197716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696313197740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addition addition:addition0 " "Elaborating entity \"addition\" for hierarchy \"addition:addition0\"" {  } { { "alu.v" "addition0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_32bits addition:addition0\|CSA_32bits:CSA0 " "Elaborating entity \"CSA_32bits\" for hierarchy \"addition:addition0\|CSA_32bits:CSA0\"" {  } { { "addition.v" "CSA0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/addition.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_16bits addition:addition0\|CSA_32bits:CSA0\|RCA_16bits:RCA0 " "Elaborating entity \"RCA_16bits\" for hierarchy \"addition:addition0\|CSA_32bits:CSA0\|RCA_16bits:RCA0\"" {  } { { "CSA_32bits.v" "RCA0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/CSA_32bits.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder addition:addition0\|CSA_32bits:CSA0\|RCA_16bits:RCA0\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"addition:addition0\|CSA_32bits:CSA0\|RCA_16bits:RCA0\|full_adder:FA0\"" {  } { { "RCA_16bits.v" "FA0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/RCA_16bits.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux addition:addition0\|CSA_32bits:CSA0\|mux:mux0 " "Elaborating entity \"mux\" for hierarchy \"addition:addition0\|CSA_32bits:CSA0\|mux:mux0\"" {  } { { "CSA_32bits.v" "mux0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/CSA_32bits.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16bits addition:addition0\|CSA_32bits:CSA0\|mux_16bits:mux1 " "Elaborating entity \"mux_16bits\" for hierarchy \"addition:addition0\|CSA_32bits:CSA0\|mux_16bits:mux1\"" {  } { { "CSA_32bits.v" "mux1" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/CSA_32bits.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtraction subtraction:subtraction0 " "Elaborating entity \"subtraction\" for hierarchy \"subtraction:subtraction0\"" {  } { { "alu.v" "subtraction0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_less_than is_less_than:less0 " "Elaborating entity \"is_less_than\" for hierarchy \"is_less_than:less0\"" {  } { { "alu.v" "less0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197845 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 is_less_than.v(15) " "Verilog HDL warning at is_less_than.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "is_less_than.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/is_less_than.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1696313197854 "|is_less_than"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 is_less_than.v(16) " "Verilog HDL assignment warning at is_less_than.v(16): truncated value with size 32 to match size of target (1)" {  } { { "is_less_than.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/is_less_than.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696313197854 "|is_less_than"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_not_equal is_not_equal:not_equal0 " "Elaborating entity \"is_not_equal\" for hierarchy \"is_not_equal:not_equal0\"" {  } { { "alu.v" "not_equal0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197866 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 is_not_equal.v(18) " "Verilog HDL warning at is_not_equal.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "is_not_equal.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/is_not_equal.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1696313197875 "|is_not_equal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 is_not_equal.v(55) " "Verilog HDL assignment warning at is_not_equal.v(55): truncated value with size 32 to match size of target (1)" {  } { { "is_not_equal.v" "" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/is_not_equal.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696313197875 "|is_not_equal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_or bitwise_or:bit0 " "Elaborating entity \"bitwise_or\" for hierarchy \"bitwise_or:bit0\"" {  } { { "alu.v" "bit0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_and bitwise_and:bit1 " "Elaborating entity \"bitwise_and\" for hierarchy \"bitwise_and:bit1\"" {  } { { "alu.v" "bit1" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left shift_left:left0 " "Elaborating entity \"shift_left\" for hierarchy \"shift_left:left0\"" {  } { { "alu.v" "left0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right shift_right:right0 " "Elaborating entity \"shift_right\" for hierarchy \"shift_right:right0\"" {  } { { "alu.v" "right0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/alu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313197935 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 RCA2 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"RCA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CSA_32bits.v" "RCA2" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/CSA_32bits.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1696313198001 "|alu|addition:addition0|CSA_32bits:CSA0|RCA_16bits:RCA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 RCA1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"RCA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CSA_32bits.v" "RCA1" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/CSA_32bits.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1696313198004 "|alu|addition:addition0|CSA_32bits:CSA0|RCA_16bits:RCA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 CSA0 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"CSA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "subtraction.v" "CSA0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/subtraction.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1696313198004 "|alu|subtraction:subtraction0|CSA_32bits:CSA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 RCA2 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"RCA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CSA_32bits.v" "RCA2" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/CSA_32bits.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1696313198004 "|alu|addition:addition0|CSA_32bits:CSA0|RCA_16bits:RCA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 RCA1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"RCA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CSA_32bits.v" "RCA1" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/CSA_32bits.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1696313198004 "|alu|addition:addition0|CSA_32bits:CSA0|RCA_16bits:RCA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 CSA0 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"CSA0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "subtraction.v" "CSA0" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/subtraction.v" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1696313198007 "|alu|subtraction:subtraction0|CSA_32bits:CSA0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 RCA2 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"RCA2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CSA_32bits.v" "RCA2" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/CSA_32bits.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1696313198007 "|alu|addition:addition0|CSA_32bits:CSA0|RCA_16bits:RCA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 RCA1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"RCA1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CSA_32bits.v" "RCA1" { Text "C:/Users/Daenerys/Desktop/ECE 550D/project/checkpoint2 - fullALU/CSA_32bits.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1696313198007 "|alu|addition:addition0|CSA_32bits:CSA0|RCA_16bits:RCA1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "35 " "35 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696313198637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696313199021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696313199876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696313199876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "743 " "Implemented 743 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696313199918 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696313199918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "634 " "Implemented 634 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696313199918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696313199918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696313199936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 02:06:39 2023 " "Processing ended: Tue Oct 03 02:06:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696313199936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696313199936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696313199936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696313199936 ""}
