module half_adder_tb;

    reg A;
    reg B;

    wire Sum;
    wire Carry;

  
    half_adder DUT (
        .A(A),
        .B(B),
        .Sum(Sum),
        .Carry(Carry)
    );

    initial begin
       
        $dumpfile("half_adder.vcd");
        $dumpvars(0, half_adder_tb);

        $display("Time\tA B | Sum Carry");
        $monitor("%0t\t%b %b |  %b     %b", $time, A, B, Sum, Carry);

        A = 0; B = 0; #10;
        A = 0; B = 1; #10;
        A = 1; B = 0; #10;
        A = 1; B = 1; #10;

       
        #10;
        $finish;
    end

endmodule
