

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Wed Aug  6 20:17:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       95|       95|  0.760 us|  0.760 us|   95|   95|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decode_label2  |       20|       20|         2|          -|          -|    10|        no|
        |- decode_label3  |       20|       20|         2|          -|          -|    10|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 12 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%xa2_2 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 13 'alloca' 'xa2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%xa1_2 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 14 'alloca' 'xa1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%tmp = call i32 @filtez, i32 %dec_del_bpl, i16 %dec_del_dltx" [data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 16 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 0, i4 %i" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 17 'store' 'store_ln332' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %idx"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.68>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%input_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_r" [data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 19 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%tmp = call i32 @filtez, i32 %dec_del_bpl, i16 %dec_del_dltx" [data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 20 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln345_1 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %input_read, i32 2, i32 5" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 21 'partselect' 'trunc_ln345_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i4 %trunc_ln345_1" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 22 'zext' 'zext_ln345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln345" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 23 'getelementptr' 'qq4_code4_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 24 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%il_load = load i6 %il" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 25 'load' 'il_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i6 %il_load" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 26 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%qq6_code6_table_addr = getelementptr i16 %qq6_code6_table, i64 0, i64 %zext_ln346" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 27 'getelementptr' 'qq6_code6_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.68ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 28 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln345" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 29 'getelementptr' 'wl_code_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.68ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 30 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %input_read, i32 6, i32 7" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 31 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.82>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%dec_detl_load = load i15 %dec_detl" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 32 'load' 'dec_detl_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln345_1 = zext i15 %dec_detl_load" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 33 'zext' 'zext_ln345_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 34 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i16 %qq4_code4_table_load" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 35 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.94ns)   --->   "%mul_ln345 = mul i31 %sext_ln345, i31 %zext_ln345_1" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 36 'mul' 'mul_ln345' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln345_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln345, i32 15, i32 30" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 37 'partselect' 'trunc_ln345_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (0.68ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 38 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln346 = sext i16 %qq6_code6_table_load" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 39 'sext' 'sext_ln346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.94ns)   --->   "%mul_ln346 = mul i31 %sext_ln346, i31 %zext_ln345_1" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 40 'mul' 'mul_ln346' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln346, i32 15, i32 30" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 41 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%dec_nbl_load = load i15 %dec_nbl" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 42 'load' 'dec_nbl_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i15 %dec_nbl_load" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 43 'zext' 'zext_ln511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbl_load, i7 0" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln511_2 = zext i22 %shl_ln" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 45 'zext' 'zext_ln511_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.82ns)   --->   "%sub_ln511 = sub i23 %zext_ln511_2, i23 %zext_ln511" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 46 'sub' 'sub_ln511' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln511, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:511->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 47 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln512 = sext i16 %trunc_ln11" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 48 'sext' 'sext_ln512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.68ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 49 'load' 'wl_code_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln512_2 = sext i13 %wl_code_table_load" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 50 'sext' 'sext_ln512_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln512 = add i17 %sext_ln512_2, i17 %sext_ln512" [data/benchmarks/adpcm/adpcm.c:512->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 51 'add' 'add_ln512' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln509 = sext i17 %add_ln512" [data/benchmarks/adpcm/adpcm.c:509->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 52 'sext' 'sext_ln509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln509, i32 31" [data/benchmarks/adpcm/adpcm.c:513->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 53 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.26ns)   --->   "%select_ln513 = select i1 %tmp_16, i17 0, i17 %add_ln512" [data/benchmarks/adpcm/adpcm.c:513->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 54 'select' 'select_ln513' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln509 = trunc i17 %select_ln513" [data/benchmarks/adpcm/adpcm.c:509->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 55 'trunc' 'trunc_ln509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.79ns)   --->   "%icmp_ln515 = icmp_ugt  i17 %select_ln513, i17 18432" [data/benchmarks/adpcm/adpcm.c:515->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 56 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.29ns)   --->   "%select_ln515 = select i1 %icmp_ln515, i15 18432, i15 %trunc_ln509" [data/benchmarks/adpcm/adpcm.c:515->data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 57 'select' 'select_ln515' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln348 = store i15 %select_ln515, i15 %dec_nbl" [data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 58 'store' 'store_ln348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln515, i32 6, i32 10" [data/benchmarks/adpcm/adpcm.c:523->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 59 'partselect' 'wd1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln515, i32 11, i32 14" [data/benchmarks/adpcm/adpcm.c:522->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 60 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i5 %wd1" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 61 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 62 'getelementptr' 'ilb_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (0.68ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 63 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_3 : Operation 64 [2/2] (1.20ns)   --->   "%call_ln351 = call void @upzero, i16 %trunc_ln345_2, i16 %dec_del_dltx, i32 %dec_del_bpl" [data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 64 'call' 'call_ln351' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 65 [2/2] (0.00ns)   --->   "%tmp_3 = call i32 @filtez, i32 %dec_del_bph, i16 %dec_del_dhx" [data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 65 'call' 'tmp_3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%dec_nbh_load = load i15 %dec_nbh" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 66 'load' 'dec_nbh_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln620 = zext i15 %dec_nbh_load" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 67 'zext' 'zext_ln620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_nbh_load, i7 0" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 68 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln620_2 = zext i22 %shl_ln2" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 69 'zext' 'zext_ln620_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.82ns)   --->   "%sub_ln620 = sub i23 %zext_ln620_2, i23 %zext_ln620" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 70 'sub' 'sub_ln620' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%wd = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln620, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 71 'partselect' 'wd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%sext_ln618 = sext i16 %wd" [data/benchmarks/adpcm/adpcm.c:618->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 72 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%tmp_5 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %trunc_ln15" [data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 73 'mux' 'tmp_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%sext_ln621 = sext i11 %tmp_5" [data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 74 'sext' 'sext_ln621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln621 = add i17 %sext_ln618, i17 %sext_ln621" [data/benchmarks/adpcm/adpcm.c:621->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 75 'add' 'add_ln621' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln617 = sext i17 %add_ln621" [data/benchmarks/adpcm/adpcm.c:617->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 76 'sext' 'sext_ln617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln617, i32 31" [data/benchmarks/adpcm/adpcm.c:622->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 77 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.26ns)   --->   "%select_ln622 = select i1 %tmp_19, i17 0, i17 %add_ln621" [data/benchmarks/adpcm/adpcm.c:622->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 78 'select' 'select_ln622' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln617 = trunc i17 %select_ln622" [data/benchmarks/adpcm/adpcm.c:617->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 79 'trunc' 'trunc_ln617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.79ns)   --->   "%icmp_ln624 = icmp_ugt  i17 %select_ln622, i17 22528" [data/benchmarks/adpcm/adpcm.c:624->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 80 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.29ns)   --->   "%select_ln624 = select i1 %icmp_ln624, i15 22528, i15 %trunc_ln617" [data/benchmarks/adpcm/adpcm.c:624->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 81 'select' 'select_ln624' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln365 = store i15 %select_ln624, i15 %dec_nbh" [data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 82 'store' 'store_ln365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%wd1_2 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln624, i32 6, i32 10" [data/benchmarks/adpcm/adpcm.c:523->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 83 'partselect' 'wd1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln522_2 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln624, i32 11, i32 14" [data/benchmarks/adpcm/adpcm.c:522->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 84 'partselect' 'trunc_ln522_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln525_2 = zext i5 %wd1_2" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 85 'zext' 'zext_ln525_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%ilb_table_addr_2 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln525_2" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 86 'getelementptr' 'ilb_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (0.68ns)   --->   "%ilb_table_load_2 = load i5 %ilb_table_addr_2" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 87 'load' 'ilb_table_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 5.03>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%dec_rlt1_load = load i31 %dec_rlt1" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 88 'load' 'dec_rlt1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%dec_al1_load = load i16 %dec_al1" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 89 'load' 'dec_al1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%dec_rlt2_load = load i31 %dec_rlt2" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 90 'load' 'dec_rlt2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%dec_al2_load = load i15 %dec_al2" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 91 'load' 'dec_al2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt1_load, i1 0" [data/benchmarks/adpcm/adpcm.c:476->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 92 'bitconcatenate' 'pl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln475 = sext i32 %pl" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 93 'sext' 'sext_ln475' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln475_6 = sext i16 %dec_al1_load" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 94 'sext' 'sext_ln475_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (3.17ns)   --->   "%mul_ln475 = mul i47 %sext_ln475_6, i47 %sext_ln475" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 95 'mul' 'mul_ln475' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rlt2_load, i1 0" [data/benchmarks/adpcm/adpcm.c:478->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 96 'bitconcatenate' 'pl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln475_7 = sext i32 %pl2" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 97 'sext' 'sext_ln475_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln479 = sext i15 %dec_al2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 98 'sext' 'sext_ln479' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln479_4 = sext i15 %dec_al2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 99 'sext' 'sext_ln479_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (3.17ns)   --->   "%mul_ln479 = mul i47 %sext_ln479_4, i47 %sext_ln475_7" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 100 'mul' 'mul_ln479' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.95ns)   --->   "%pl_4 = add i47 %mul_ln479, i47 %mul_ln475" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 101 'add' 'pl_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_4, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:480->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 102 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.88ns)   --->   "%add_ln344 = add i32 %trunc_ln, i32 %tmp" [data/benchmarks/adpcm/adpcm.c:344]   --->   Operation 103 'add' 'add_ln344' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln345 = trunc i32 %add_ln344" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 104 'trunc' 'trunc_ln345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln345_1 = sext i16 %trunc_ln345_2" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 105 'sext' 'sext_ln345_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (0.68ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 106 'load' 'ilb_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_4 : Operation 107 [1/1] (0.70ns)   --->   "%sub_ln525 = sub i4 9, i4 %trunc_ln12" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 107 'sub' 'sub_ln525' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sub_ln525cast = zext i4 %sub_ln525" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 108 'zext' 'sub_ln525cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.77ns)   --->   "%wd3 = lshr i12 %ilb_table_load, i12 %sub_ln525cast" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 109 'lshr' 'wd3' <Predicate = true> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0" [data/benchmarks/adpcm/adpcm.c:526->data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 110 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln349 = store i15 %shl_ln8, i15 %dec_detl" [data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 111 'store' 'store_ln349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.88ns)   --->   "%add_ln350 = add i32 %sext_ln345_1, i32 %tmp" [data/benchmarks/adpcm/adpcm.c:350]   --->   Operation 112 'add' 'add_ln350' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln351 = call void @upzero, i16 %trunc_ln345_2, i16 %dec_del_dltx, i32 %dec_del_bpl" [data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 113 'call' 'call_ln351' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%dec_plt1_load = load i32 %dec_plt1" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 114 'load' 'dec_plt1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%dec_plt2_load = load i32 %dec_plt2" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 115 'load' 'dec_plt2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_al1_load, i2 0" [data/benchmarks/adpcm/adpcm.c:569->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 116 'bitconcatenate' 'wd2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln566 = sext i18 %wd2" [data/benchmarks/adpcm/adpcm.c:566->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 117 'sext' 'sext_ln566' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i32 %add_ln350" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 118 'sext' 'sext_ln570' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln570_4 = sext i32 %dec_plt1_load" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 119 'sext' 'sext_ln570_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (3.17ns)   --->   "%mul_ln570 = mul i64 %sext_ln570_4, i64 %sext_ln570" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 120 'mul' 'mul_ln570' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570, i32 63" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 121 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.79ns)   --->   "%sub_ln571 = sub i19 0, i19 %sext_ln566" [data/benchmarks/adpcm/adpcm.c:571->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 122 'sub' 'sub_ln571' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_al1_load, i32 5, i32 15" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 123 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln572 = sext i11 %tmp_s" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 124 'sext' 'sext_ln572' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571, i32 7, i32 18" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 125 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.29ns)   --->   "%select_ln570 = select i1 %tmp_17, i12 %sext_ln572, i12 %tmp_1" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 126 'select' 'select_ln570' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln574_4 = sext i12 %select_ln570" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 127 'sext' 'sext_ln574_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln574 = sext i32 %dec_plt2_load" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 128 'sext' 'sext_ln574' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (3.17ns)   --->   "%mul_ln574 = mul i64 %sext_ln574, i64 %sext_ln570" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 129 'mul' 'mul_ln574' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574, i32 63" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 130 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_al2_load, i7 0" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 131 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln580 = sext i22 %shl_ln9" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 132 'sext' 'sext_ln580' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.82ns)   --->   "%sub_ln580 = sub i23 %sext_ln580, i23 %sext_ln479" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 133 'sub' 'sub_ln580' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 134 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln580_4 = sext i16 %trunc_ln13" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 135 'sext' 'sext_ln580_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.30ns)   --->   "%select_ln580 = select i1 %tmp_18, i17 130944, i17 128" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 136 'select' 'select_ln580' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln580 = add i17 %sext_ln580_4, i17 %select_ln580" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 137 'add' 'add_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%apl2 = add i17 %add_ln580, i17 %sext_ln574_4" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 138 'add' 'apl2' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln355 = store i31 %dec_rlt1_load, i31 %dec_rlt2" [data/benchmarks/adpcm/adpcm.c:355]   --->   Operation 139 'store' 'store_ln355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln357 = store i32 %dec_plt1_load, i32 %dec_plt2" [data/benchmarks/adpcm/adpcm.c:357]   --->   Operation 140 'store' 'store_ln357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %add_ln350, i32 %dec_plt1" [data/benchmarks/adpcm/adpcm.c:358]   --->   Operation 141 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/2] (0.00ns)   --->   "%tmp_3 = call i32 @filtez, i32 %dec_del_bph, i16 %dec_del_dhx" [data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 142 'call' 'tmp_3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%dec_deth_load = load i15 %dec_deth" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 143 'load' 'dec_deth_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i15 %dec_deth_load" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 144 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.45ns)   --->   "%tmp_4 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %trunc_ln15" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 145 'mux' 'tmp_4' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i14 %tmp_4" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 146 'sext' 'sext_ln364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (1.92ns)   --->   "%mul_ln364 = mul i29 %sext_ln364, i29 %zext_ln364" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 147 'mul' 'mul_ln364' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln364_1 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln364, i32 15, i32 28" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 148 'partselect' 'trunc_ln364_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/2] (0.68ns)   --->   "%ilb_table_load_2 = load i5 %ilb_table_addr_2" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 149 'load' 'ilb_table_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_4 : Operation 150 [1/1] (0.70ns)   --->   "%sub_ln525_2 = sub i4 11, i4 %trunc_ln522_2" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 150 'sub' 'sub_ln525_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%sub_ln525_2cast = zext i4 %sub_ln525_2" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 151 'zext' 'sub_ln525_2cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.77ns)   --->   "%wd3_5 = lshr i12 %ilb_table_load_2, i12 %sub_ln525_2cast" [data/benchmarks/adpcm/adpcm.c:525->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 152 'lshr' 'wd3_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln526_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_5, i3 0" [data/benchmarks/adpcm/adpcm.c:526->data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 153 'bitconcatenate' 'shl_ln526_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln366 = store i15 %shl_ln526_2, i15 %dec_deth" [data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 154 'store' 'store_ln366' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.04>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln477 = sext i16 %dec_al1_load" [data/benchmarks/adpcm/adpcm.c:477->data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 155 'sext' 'sext_ln477' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln346_1 = sext i16 %trunc_ln345_2" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 156 'sext' 'sext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln346_2 = sext i16 %trunc_ln10" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 157 'sext' 'sext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.88ns)   --->   "%add_ln347 = add i32 %sext_ln346_2, i32 %add_ln344" [data/benchmarks/adpcm/adpcm.c:347]   --->   Operation 158 'add' 'add_ln347' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.79ns)   --->   "%icmp_ln583 = icmp_sgt  i17 %apl2, i17 12288" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 159 'icmp' 'icmp_ln583' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.26ns)   --->   "%apl2_6 = select i1 %icmp_ln583, i17 12288, i17 %apl2" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 160 'select' 'apl2_6' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln567 = trunc i17 %apl2_6" [data/benchmarks/adpcm/adpcm.c:567->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 161 'trunc' 'trunc_ln567' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.79ns)   --->   "%icmp_ln585 = icmp_slt  i17 %apl2_6, i17 118784" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 162 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.29ns)   --->   "%apl2_7 = select i1 %icmp_ln585, i15 20480, i15 %trunc_ln567" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 163 'select' 'apl2_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln352 = store i15 %apl2_7, i15 %dec_al2" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 164 'store' 'store_ln352' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_al1_load, i8 0" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 165 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln597 = sext i24 %shl_ln1" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 166 'sext' 'sext_ln597' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.83ns)   --->   "%sub_ln597 = sub i25 %sext_ln597, i25 %sext_ln477" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 167 'sub' 'sub_ln597' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%trunc_ln14 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597, i32 8, i32 24" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 168 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%sext_ln599 = sext i17 %trunc_ln14" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 169 'sext' 'sext_ln599' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%select_ln599 = select i1 %tmp_17, i18 261952, i18 192" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 170 'select' 'select_ln599' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.79ns) (out node of the LUT)   --->   "%apl1 = add i18 %select_ln599, i18 %sext_ln599" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 171 'add' 'apl1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.77ns)   --->   "%wd3_4 = sub i15 15360, i15 %apl2_7" [data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 172 'sub' 'wd3_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln595 = zext i15 %wd3_4" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 173 'zext' 'zext_ln595' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln595_4 = zext i15 %wd3_4" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 174 'zext' 'zext_ln595_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.79ns)   --->   "%icmp_ln607 = icmp_sgt  i18 %apl1, i18 %zext_ln595" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 175 'icmp' 'icmp_ln607' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.29ns)   --->   "%apl1_8 = select i1 %icmp_ln607, i18 %zext_ln595, i18 %apl1" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 176 'select' 'apl1_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln595 = trunc i18 %apl1_8" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 177 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.77ns)   --->   "%apl1_9 = sub i16 0, i16 %zext_ln595_4" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 178 'sub' 'apl1_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln609 = sext i16 %apl1_9" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 179 'sext' 'sext_ln609' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.79ns)   --->   "%icmp_ln609 = icmp_slt  i18 %apl1_8, i18 %sext_ln609" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 180 'icmp' 'icmp_ln609' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.24ns)   --->   "%apl1_10 = select i1 %icmp_ln609, i16 %apl1_9, i16 %trunc_ln595" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 181 'select' 'apl1_10' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln353 = store i16 %apl1_10, i16 %dec_al1" [data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 182 'store' 'store_ln353' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.87ns)   --->   "%add_ln354 = add i31 %trunc_ln345, i31 %sext_ln346_1" [data/benchmarks/adpcm/adpcm.c:354]   --->   Operation 183 'add' 'add_ln354' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln356 = store i31 %add_ln354, i31 %dec_rlt1" [data/benchmarks/adpcm/adpcm.c:356]   --->   Operation 184 'store' 'store_ln356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%dec_rh1_load = load i31 %dec_rh1" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 185 'load' 'dec_rh1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%dec_ah1_load = load i16 %dec_ah1" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 186 'load' 'dec_ah1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%dec_rh2_load = load i31 %dec_rh2" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 187 'load' 'dec_rh2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%dec_ah2_load = load i15 %dec_ah2" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 188 'load' 'dec_ah2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%pl_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh1_load, i1 0" [data/benchmarks/adpcm/adpcm.c:476->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 189 'bitconcatenate' 'pl_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln475_8 = sext i32 %pl_5" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 190 'sext' 'sext_ln475_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln475_9 = sext i16 %dec_ah1_load" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 191 'sext' 'sext_ln475_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (3.17ns)   --->   "%mul_ln475_2 = mul i47 %sext_ln475_9, i47 %sext_ln475_8" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 192 'mul' 'mul_ln475_2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%pl2_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %dec_rh2_load, i1 0" [data/benchmarks/adpcm/adpcm.c:478->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 193 'bitconcatenate' 'pl2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln475_10 = sext i32 %pl2_2" [data/benchmarks/adpcm/adpcm.c:475->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 194 'sext' 'sext_ln475_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln479_5 = sext i15 %dec_ah2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 195 'sext' 'sext_ln479_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln479_6 = sext i15 %dec_ah2_load" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 196 'sext' 'sext_ln479_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (3.17ns)   --->   "%mul_ln479_2 = mul i47 %sext_ln479_6, i47 %sext_ln475_10" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 197 'mul' 'mul_ln479_2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.95ns)   --->   "%pl_6 = add i47 %mul_ln479_2, i47 %mul_ln475_2" [data/benchmarks/adpcm/adpcm.c:479->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 198 'add' 'pl_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln480_2 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_6, i32 15, i32 46" [data/benchmarks/adpcm/adpcm.c:480->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 199 'partselect' 'trunc_ln480_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln364_1 = sext i14 %trunc_ln364_1" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 200 'sext' 'sext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln620 = sext i14 %trunc_ln364_1" [data/benchmarks/adpcm/adpcm.c:620->data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 201 'sext' 'sext_ln620' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.88ns)   --->   "%add_ln367 = add i32 %sext_ln364_1, i32 %tmp_3" [data/benchmarks/adpcm/adpcm.c:367]   --->   Operation 202 'add' 'add_ln367' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [2/2] (1.20ns)   --->   "%call_ln368 = call void @upzero, i16 %sext_ln620, i16 %dec_del_dhx, i32 %dec_del_bph" [data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 203 'call' 'call_ln368' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%dec_ph1_load = load i32 %dec_ph1" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 204 'load' 'dec_ph1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%dec_ph2_load = load i32 %dec_ph2" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 205 'load' 'dec_ph2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%wd2_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %dec_ah1_load, i2 0" [data/benchmarks/adpcm/adpcm.c:569->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 206 'bitconcatenate' 'wd2_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln566_2 = sext i18 %wd2_2" [data/benchmarks/adpcm/adpcm.c:566->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 207 'sext' 'sext_ln566_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln570_5 = sext i32 %add_ln367" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 208 'sext' 'sext_ln570_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln570_6 = sext i32 %dec_ph1_load" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 209 'sext' 'sext_ln570_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (3.17ns)   --->   "%mul_ln570_2 = mul i64 %sext_ln570_6, i64 %sext_ln570_5" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 210 'mul' 'mul_ln570_2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570_2, i32 63" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 211 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.79ns)   --->   "%sub_ln571_2 = sub i19 0, i19 %sext_ln566_2" [data/benchmarks/adpcm/adpcm.c:571->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 212 'sub' 'sub_ln571_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %dec_ah1_load, i32 5, i32 15" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 213 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln572_2 = sext i11 %tmp_2" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 214 'sext' 'sext_ln572_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571_2, i32 7, i32 18" [data/benchmarks/adpcm/adpcm.c:572->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 215 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.29ns)   --->   "%select_ln570_2 = select i1 %tmp_20, i12 %sext_ln572_2, i12 %tmp_6" [data/benchmarks/adpcm/adpcm.c:570->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 216 'select' 'select_ln570_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln574_5 = sext i12 %select_ln570_2" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 217 'sext' 'sext_ln574_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln574_2 = sext i32 %dec_ph2_load" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 218 'sext' 'sext_ln574_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (3.17ns)   --->   "%mul_ln574_2 = mul i64 %sext_ln574_2, i64 %sext_ln570_5" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 219 'mul' 'mul_ln574_2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574_2, i32 63" [data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 220 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%shl_ln580_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %dec_ah2_load, i7 0" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 221 'bitconcatenate' 'shl_ln580_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln580_5 = sext i22 %shl_ln580_2" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 222 'sext' 'sext_ln580_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.82ns)   --->   "%sub_ln580_2 = sub i23 %sext_ln580_5, i23 %sext_ln479_5" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 223 'sub' 'sub_ln580_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln580_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580_2, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 224 'partselect' 'trunc_ln580_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln580_6 = sext i16 %trunc_ln580_2" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 225 'sext' 'sext_ln580_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.30ns)   --->   "%select_ln580_2 = select i1 %tmp_21, i17 130944, i17 128" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 226 'select' 'select_ln580_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln580_5 = add i17 %sext_ln580_6, i17 %select_ln580_2" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 227 'add' 'add_ln580_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 228 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%apl2_8 = add i17 %add_ln580_5, i17 %sext_ln574_5" [data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 228 'add' 'apl2_8' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 229 [1/1] (0.88ns)   --->   "%add_ln371 = add i32 %add_ln367, i32 %trunc_ln480_2" [data/benchmarks/adpcm/adpcm.c:371]   --->   Operation 229 'add' 'add_ln371' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln372 = trunc i32 %add_ln371" [data/benchmarks/adpcm/adpcm.c:372]   --->   Operation 230 'trunc' 'trunc_ln372' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln372 = store i31 %dec_rh1_load, i31 %dec_rh2" [data/benchmarks/adpcm/adpcm.c:372]   --->   Operation 231 'store' 'store_ln372' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln373 = store i31 %trunc_ln372, i31 %dec_rh1" [data/benchmarks/adpcm/adpcm.c:373]   --->   Operation 232 'store' 'store_ln373' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%store_ln374 = store i32 %dec_ph1_load, i32 %dec_ph2" [data/benchmarks/adpcm/adpcm.c:374]   --->   Operation 233 'store' 'store_ln374' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%store_ln375 = store i32 %add_ln367, i32 %dec_ph1" [data/benchmarks/adpcm/adpcm.c:375]   --->   Operation 234 'store' 'store_ln375' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.04>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:17]   --->   Operation 235 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln477_2 = sext i16 %dec_ah1_load" [data/benchmarks/adpcm/adpcm.c:477->data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 236 'sext' 'sext_ln477_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln368 = call void @upzero, i16 %sext_ln620, i16 %dec_del_dhx, i32 %dec_del_bph" [data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 237 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 238 [1/1] (0.79ns)   --->   "%icmp_ln583_2 = icmp_sgt  i17 %apl2_8, i17 12288" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 238 'icmp' 'icmp_ln583_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.26ns)   --->   "%apl2_9 = select i1 %icmp_ln583_2, i17 12288, i17 %apl2_8" [data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 239 'select' 'apl2_9' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln567_2 = trunc i17 %apl2_9" [data/benchmarks/adpcm/adpcm.c:567->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 240 'trunc' 'trunc_ln567_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.79ns)   --->   "%icmp_ln585_2 = icmp_slt  i17 %apl2_9, i17 118784" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 241 'icmp' 'icmp_ln585_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.29ns)   --->   "%apl2_10 = select i1 %icmp_ln585_2, i15 20480, i15 %trunc_ln567_2" [data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 242 'select' 'apl2_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln369 = store i15 %apl2_10, i15 %dec_ah2" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 243 'store' 'store_ln369' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln597_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %dec_ah1_load, i8 0" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 244 'bitconcatenate' 'shl_ln597_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln597_2 = sext i24 %shl_ln597_2" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 245 'sext' 'sext_ln597_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.83ns)   --->   "%sub_ln597_2 = sub i25 %sext_ln597_2, i25 %sext_ln477_2" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 246 'sub' 'sub_ln597_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%trunc_ln597_2 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln597_2, i32 8, i32 24" [data/benchmarks/adpcm/adpcm.c:597->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 247 'partselect' 'trunc_ln597_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%sext_ln599_2 = sext i17 %trunc_ln597_2" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 248 'sext' 'sext_ln599_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node apl1_11)   --->   "%select_ln599_2 = select i1 %tmp_20, i18 261952, i18 192" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 249 'select' 'select_ln599_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.79ns) (out node of the LUT)   --->   "%apl1_11 = add i18 %select_ln599_2, i18 %sext_ln599_2" [data/benchmarks/adpcm/adpcm.c:599->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 250 'add' 'apl1_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.77ns)   --->   "%wd3_6 = sub i15 15360, i15 %apl2_10" [data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 251 'sub' 'wd3_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln595_5 = zext i15 %wd3_6" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 252 'zext' 'zext_ln595_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln595_6 = zext i15 %wd3_6" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 253 'zext' 'zext_ln595_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.79ns)   --->   "%icmp_ln607_2 = icmp_sgt  i18 %apl1_11, i18 %zext_ln595_5" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 254 'icmp' 'icmp_ln607_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.29ns)   --->   "%apl1_12 = select i1 %icmp_ln607_2, i18 %zext_ln595_5, i18 %apl1_11" [data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 255 'select' 'apl1_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln595_2 = trunc i18 %apl1_12" [data/benchmarks/adpcm/adpcm.c:595->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 256 'trunc' 'trunc_ln595_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.77ns)   --->   "%apl1_13 = sub i16 0, i16 %zext_ln595_6" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 257 'sub' 'apl1_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln609_2 = sext i16 %apl1_13" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 258 'sext' 'sext_ln609_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.79ns)   --->   "%icmp_ln609_2 = icmp_slt  i18 %apl1_12, i18 %sext_ln609_2" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 259 'icmp' 'icmp_ln609_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (0.24ns)   --->   "%apl1_14 = select i1 %icmp_ln609_2, i16 %apl1_13, i16 %trunc_ln595_2" [data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 260 'select' 'apl1_14' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln370 = store i16 %apl1_14, i16 %dec_ah1" [data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 261 'store' 'store_ln370' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.88ns)   --->   "%sub_ln378 = sub i32 %add_ln347, i32 %add_ln371" [data/benchmarks/adpcm/adpcm.c:378]   --->   Operation 262 'sub' 'sub_ln378' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.88ns)   --->   "%add_ln379 = add i32 %add_ln371, i32 %add_ln347" [data/benchmarks/adpcm/adpcm.c:379]   --->   Operation 263 'add' 'add_ln379' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %sub_ln378, i4 0" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 264 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln385 = sext i36 %shl_ln3" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 265 'sext' 'sext_ln385' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln385_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln378, i2 0" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 266 'bitconcatenate' 'shl_ln385_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln385_1 = sext i34 %shl_ln385_1" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 267 'sext' 'sext_ln385_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.92ns)   --->   "%xa1 = sub i37 %sext_ln385, i37 %sext_ln385_1" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 268 'sub' 'xa1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln333 = sext i37 %xa1" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 269 'sext' 'sext_ln333' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln386 = sext i32 %add_ln379" [data/benchmarks/adpcm/adpcm.c:386]   --->   Operation 270 'sext' 'sext_ln386' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (3.17ns)   --->   "%xa2 = mul i39 %sext_ln386, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:386]   --->   Operation 271 'mul' 'xa2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln333_1 = sext i39 %xa2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 272 'sext' 'sext_ln333_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %sext_ln333, i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 273 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 274 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %sext_ln333_1, i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 274 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln389 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 275 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.39>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%i_14 = load i4 %i" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 276 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.70ns)   --->   "%icmp_ln389 = icmp_eq  i4 %i_14, i4 10" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 277 'icmp' 'icmp_ln389' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.70ns)   --->   "%i_15 = add i4 %i_14, i4 1" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 278 'add' 'i_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %icmp_ln389, void %for.inc.split, void %for.end" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 279 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 280 'load' 'idx_load' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i4 %i_14" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 281 'zext' 'zext_ln389' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%ad_ptr = getelementptr i32 %accumd, i64 0, i64 %zext_ln389" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 282 'getelementptr' 'ad_ptr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%ac_ptr = getelementptr i32 %accumc, i64 0, i64 %zext_ln389" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 283 'getelementptr' 'ac_ptr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.70ns)   --->   "%add_ln335 = add i5 %idx_load, i5 2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 284 'add' 'add_ln335' <Predicate = (!icmp_ln389)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln335 = zext i5 %add_ln335" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 285 'zext' 'zext_ln335' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "%h_ptr = getelementptr i15 %h, i64 0, i64 %zext_ln335" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 286 'getelementptr' 'h_ptr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_7 : Operation 287 [2/2] (0.69ns)   --->   "%ac_ptr_load = load i4 %ac_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 287 'load' 'ac_ptr_load' <Predicate = (!icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 288 [1/1] (0.70ns)   --->   "%add_ln391 = add i5 %idx_load, i5 3" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 288 'add' 'add_ln391' <Predicate = (!icmp_ln389)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i5 %add_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 289 'zext' 'zext_ln391' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%h_ptr_2 = getelementptr i15 %h, i64 0, i64 %zext_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 290 'getelementptr' 'h_ptr_2' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_7 : Operation 291 [2/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 291 'load' 'h_ptr_load' <Predicate = (!icmp_ln389)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_7 : Operation 292 [2/2] (0.69ns)   --->   "%ad_ptr_load = load i4 %ad_ptr" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 292 'load' 'ad_ptr_load' <Predicate = (!icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 293 [2/2] (0.68ns)   --->   "%h_ptr_2_load = load i5 %h_ptr_2" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 293 'load' 'h_ptr_2_load' <Predicate = (!icmp_ln389)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_7 : Operation 294 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 %i_15, i4 %i" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 294 'store' 'store_ln332' <Predicate = (!icmp_ln389)> <Delay = 0.38>
ST_7 : Operation 295 [1/1] (0.38ns)   --->   "%store_ln335 = store i5 %add_ln335, i5 %idx" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 295 'store' 'store_ln335' <Predicate = (!icmp_ln389)> <Delay = 0.38>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%idx121 = alloca i32 1"   --->   Operation 296 'alloca' 'idx121' <Predicate = (icmp_ln389)> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 297 'alloca' 'i_9' <Predicate = (icmp_ln389)> <Delay = 0.00>
ST_7 : Operation 298 [2/2] (0.69ns)   --->   "%accumc_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 298 'load' 'accumc_load' <Predicate = (icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 299 [2/2] (0.69ns)   --->   "%accumd_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 299 'load' 'accumd_load' <Predicate = (icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 300 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 0, i4 %i_9" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 300 'store' 'store_ln332' <Predicate = (icmp_ln389)> <Delay = 0.38>
ST_7 : Operation 301 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %idx121"   --->   Operation 301 'store' 'store_ln0' <Predicate = (icmp_ln389)> <Delay = 0.38>

State 8 <SV = 7> <Delay = 5.21>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%xa2_2_load_1 = load i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 302 'load' 'xa2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%xa1_2_load_1 = load i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 303 'load' 'xa1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%speclooptripcount_ln390 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [data/benchmarks/adpcm/adpcm.c:390]   --->   Operation 304 'speclooptripcount' 'speclooptripcount_ln390' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln393 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/adpcm/adpcm.c:393]   --->   Operation 305 'specloopname' 'specloopname_ln393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 306 [1/2] (0.69ns)   --->   "%ac_ptr_load = load i4 %ac_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 306 'load' 'ac_ptr_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln391 = sext i32 %ac_ptr_load" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 307 'sext' 'sext_ln391' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 308 [1/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 308 'load' 'h_ptr_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln391_1 = sext i15 %h_ptr_load" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 309 'sext' 'sext_ln391_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 310 [1/1] (3.17ns)   --->   "%mul_ln391 = mul i47 %sext_ln391_1, i47 %sext_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 310 'mul' 'mul_ln391' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln391_2 = sext i47 %mul_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 311 'sext' 'sext_ln391_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 312 [1/1] (0.95ns)   --->   "%xa1_5 = add i50 %sext_ln391_2, i50 %xa1_2_load_1" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 312 'add' 'xa1_5' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/2] (0.69ns)   --->   "%ad_ptr_load = load i4 %ad_ptr" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 313 'load' 'ad_ptr_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln392 = sext i32 %ad_ptr_load" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 314 'sext' 'sext_ln392' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 315 [1/2] (0.68ns)   --->   "%h_ptr_2_load = load i5 %h_ptr_2" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 315 'load' 'h_ptr_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_8 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln392_1 = sext i15 %h_ptr_2_load" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 316 'sext' 'sext_ln392_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 317 [1/1] (3.17ns)   --->   "%mul_ln392 = mul i47 %sext_ln392_1, i47 %sext_ln392" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 317 'mul' 'mul_ln392' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln392_2 = sext i47 %mul_ln392" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 318 'sext' 'sext_ln392_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.95ns)   --->   "%xa2_5 = add i50 %sext_ln392_2, i50 %xa2_2_load_1" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 319 'add' 'xa2_5' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 320 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %xa1_5, i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 320 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_8 : Operation 321 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %xa2_5, i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 321 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_8 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln389 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 322 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 4.82>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%xa2_2_load = load i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 323 'load' 'xa2_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%xa1_2_load = load i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 324 'load' 'xa1_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln389 = trunc i50 %xa2_2_load" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 325 'trunc' 'trunc_ln389' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln389_1 = trunc i50 %xa1_2_load" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 326 'trunc' 'trunc_ln389_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 327 [1/2] (0.69ns)   --->   "%accumc_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 327 'load' 'accumc_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln395 = sext i32 %accumc_load" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 328 'sext' 'sext_ln395' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (3.17ns)   --->   "%mul_ln395 = mul i39 %sext_ln395, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 329 'mul' 'mul_ln395' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln395_1 = sext i39 %mul_ln395" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 330 'sext' 'sext_ln395_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.95ns)   --->   "%xa1_4 = add i46 %sext_ln395_1, i46 %trunc_ln389_1" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 331 'add' 'xa1_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 332 [1/2] (0.69ns)   --->   "%accumd_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 332 'load' 'accumd_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load, i4 0" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 333 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln396 = sext i36 %shl_ln4" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 334 'sext' 'sext_ln396' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln396_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %accumd_load, i2 0" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 335 'bitconcatenate' 'shl_ln396_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln396_1 = sext i34 %shl_ln396_1" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 336 'sext' 'sext_ln396_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.92ns)   --->   "%sub_ln396 = sub i37 %sext_ln396, i37 %sext_ln396_1" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 337 'sub' 'sub_ln396' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln396_2 = sext i37 %sub_ln396" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 338 'sext' 'sext_ln396_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.95ns)   --->   "%xa2_4 = add i46 %sext_ln396_2, i46 %trunc_ln389" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 339 'add' 'xa2_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa1_4, i32 14, i32 45" [data/benchmarks/adpcm/adpcm.c:397]   --->   Operation 340 'partselect' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln397 = store i32 %trunc_ln17, i32 %xout1" [data/benchmarks/adpcm/adpcm.c:397]   --->   Operation 341 'store' 'store_ln397' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa2_4, i32 14, i32 45" [data/benchmarks/adpcm/adpcm.c:398]   --->   Operation 342 'partselect' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln398 = store i32 %trunc_ln18, i32 %xout2" [data/benchmarks/adpcm/adpcm.c:398]   --->   Operation 343 'store' 'store_ln398' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln405 = br void %for.inc78" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 344 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 1.40>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%i_16 = load i4 %i_9" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 345 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.70ns)   --->   "%icmp_ln405 = icmp_eq  i4 %i_16, i4 10" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 346 'icmp' 'icmp_ln405' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [1/1] (0.70ns)   --->   "%i_17 = add i4 %i_16, i4 1" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 347 'add' 'i_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln405 = br i1 %icmp_ln405, void %for.inc78.split, void %for.end80" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 348 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%idx121_load = load i5 %idx121" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 349 'load' 'idx121_load' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln405 = trunc i5 %idx121_load" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 350 'trunc' 'trunc_ln405' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.70ns)   --->   "%add_ln335_2 = add i4 %trunc_ln405, i4 9" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 351 'add' 'add_ln335_2' <Predicate = (!icmp_ln405)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln335_2 = zext i4 %add_ln335_2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 352 'zext' 'zext_ln335_2' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%ac_ptr1 = getelementptr i32 %accumc, i64 0, i64 %zext_ln335_2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 353 'getelementptr' 'ac_ptr1' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%ad_ptr1 = getelementptr i32 %accumd, i64 0, i64 %zext_ln335_2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 354 'getelementptr' 'ad_ptr1' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_10 : Operation 355 [2/2] (0.69ns)   --->   "%ac_ptr1_load = load i4 %ac_ptr1" [data/benchmarks/adpcm/adpcm.c:407]   --->   Operation 355 'load' 'ac_ptr1_load' <Predicate = (!icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 356 [2/2] (0.69ns)   --->   "%ad_ptr1_load = load i4 %ad_ptr1" [data/benchmarks/adpcm/adpcm.c:408]   --->   Operation 356 'load' 'ad_ptr1_load' <Predicate = (!icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 357 [1/1] (0.70ns)   --->   "%add_ln405 = add i5 %idx121_load, i5 31" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 357 'add' 'add_ln405' <Predicate = (!icmp_ln405)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 358 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 %i_17, i4 %i_9" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 358 'store' 'store_ln332' <Predicate = (!icmp_ln405)> <Delay = 0.38>
ST_10 : Operation 359 [1/1] (0.38ns)   --->   "%store_ln405 = store i5 %add_ln405, i5 %idx121" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 359 'store' 'store_ln405' <Predicate = (!icmp_ln405)> <Delay = 0.38>
ST_10 : Operation 360 [1/1] (0.69ns)   --->   "%store_ln411 = store i32 %sub_ln378, i32 0" [data/benchmarks/adpcm/adpcm.c:411]   --->   Operation 360 'store' 'store_ln411' <Predicate = (icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 361 [1/1] (0.69ns)   --->   "%store_ln412 = store i32 %add_ln379, i32 0" [data/benchmarks/adpcm/adpcm.c:412]   --->   Operation 361 'store' 'store_ln412' <Predicate = (icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%ret_ln413 = ret" [data/benchmarks/adpcm/adpcm.c:413]   --->   Operation 362 'ret' 'ret_ln413' <Predicate = (icmp_ln405)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 1.40>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "%speclooptripcount_ln406 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [data/benchmarks/adpcm/adpcm.c:406]   --->   Operation 363 'speclooptripcount' 'speclooptripcount_ln406' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/adpcm/adpcm.c:409]   --->   Operation 364 'specloopname' 'specloopname_ln409' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (0.70ns)   --->   "%add_ln335_1 = add i4 %trunc_ln405, i4 10" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 365 'add' 'add_ln335_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln335_1 = zext i4 %add_ln335_1" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 366 'zext' 'zext_ln335_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 367 [1/1] (0.00ns)   --->   "%ad_ptr_1 = getelementptr i32 %accumd, i64 0, i64 %zext_ln335_1" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 367 'getelementptr' 'ad_ptr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%ac_ptr_1 = getelementptr i32 %accumc, i64 0, i64 %zext_ln335_1" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 368 'getelementptr' 'ac_ptr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 369 [1/2] (0.69ns)   --->   "%ac_ptr1_load = load i4 %ac_ptr1" [data/benchmarks/adpcm/adpcm.c:407]   --->   Operation 369 'load' 'ac_ptr1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_11 : Operation 370 [1/1] (0.69ns)   --->   "%store_ln407 = store i32 %ac_ptr1_load, i4 %ac_ptr_1" [data/benchmarks/adpcm/adpcm.c:407]   --->   Operation 370 'store' 'store_ln407' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_11 : Operation 371 [1/2] (0.69ns)   --->   "%ad_ptr1_load = load i4 %ad_ptr1" [data/benchmarks/adpcm/adpcm.c:408]   --->   Operation 371 'load' 'ad_ptr1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_11 : Operation 372 [1/1] (0.69ns)   --->   "%store_ln408 = store i32 %ad_ptr1_load, i4 %ad_ptr_1" [data/benchmarks/adpcm/adpcm.c:408]   --->   Operation 372 'store' 'store_ln408' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_11 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln405 = br void %for.inc78" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 373 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 4 bit ('i', data/benchmarks/adpcm/adpcm.c:332) [35]  (0.000 ns)
	'store' operation 0 bit ('store_ln332', data/benchmarks/adpcm/adpcm.c:332) of constant 0 on local variable 'i', data/benchmarks/adpcm/adpcm.c:332 [282]  (0.387 ns)

 <State 2>: 0.683ns
The critical path consists of the following:
	wire read operation ('input_read', data/benchmarks/adpcm/adpcm.c:342) on port 'input_r' (data/benchmarks/adpcm/adpcm.c:342) [37]  (0.000 ns)
	'getelementptr' operation 4 bit ('qq4_code4_table_addr', data/benchmarks/adpcm/adpcm.c:345) [61]  (0.000 ns)
	'load' operation 16 bit ('qq4_code4_table_load', data/benchmarks/adpcm/adpcm.c:345) on array 'qq4_code4_table' [62]  (0.683 ns)

 <State 3>: 3.828ns
The critical path consists of the following:
	'load' operation 16 bit ('qq4_code4_table_load', data/benchmarks/adpcm/adpcm.c:345) on array 'qq4_code4_table' [62]  (0.683 ns)
	'mul' operation 31 bit ('mul_ln345', data/benchmarks/adpcm/adpcm.c:345) [64]  (1.940 ns)
	'call' operation 0 bit ('call_ln351', data/benchmarks/adpcm/adpcm.c:351) to 'upzero' [106]  (1.205 ns)

 <State 4>: 5.031ns
The critical path consists of the following:
	'add' operation 32 bit ('plt', data/benchmarks/adpcm/adpcm.c:350) [105]  (0.880 ns)
	'mul' operation 64 bit ('mul_ln574', data/benchmarks/adpcm/adpcm.c:574->data/benchmarks/adpcm/adpcm.c:352) [122]  (3.170 ns)
	'select' operation 17 bit ('select_ln580', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352) [129]  (0.303 ns)
	'add' operation 17 bit ('add_ln580', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352) [130]  (0.000 ns)
	'add' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:580->data/benchmarks/adpcm/adpcm.c:352) [131]  (0.678 ns)

 <State 5>: 5.048ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln583', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:352) [132]  (0.791 ns)
	'select' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:352) [133]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln585', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:352) [135]  (0.791 ns)
	'select' operation 15 bit ('apl2', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:352) [136]  (0.292 ns)
	'sub' operation 15 bit ('wd3', data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:353) [145]  (0.775 ns)
	'icmp' operation 1 bit ('icmp_ln607', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:353) [148]  (0.797 ns)
	'select' operation 18 bit ('apl1', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:353) [149]  (0.293 ns)
	'icmp' operation 1 bit ('icmp_ln609', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:353) [153]  (0.797 ns)
	'select' operation 16 bit ('apl1', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:353) [154]  (0.243 ns)

 <State 6>: 5.048ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln583_2', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:369) [241]  (0.791 ns)
	'select' operation 17 bit ('apl2', data/benchmarks/adpcm/adpcm.c:583->data/benchmarks/adpcm/adpcm.c:369) [242]  (0.268 ns)
	'icmp' operation 1 bit ('icmp_ln585_2', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:369) [244]  (0.791 ns)
	'select' operation 15 bit ('apl2', data/benchmarks/adpcm/adpcm.c:585->data/benchmarks/adpcm/adpcm.c:369) [245]  (0.292 ns)
	'sub' operation 15 bit ('wd3', data/benchmarks/adpcm/adpcm.c:606->data/benchmarks/adpcm/adpcm.c:370) [254]  (0.775 ns)
	'icmp' operation 1 bit ('icmp_ln607_2', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:370) [257]  (0.797 ns)
	'select' operation 18 bit ('apl1', data/benchmarks/adpcm/adpcm.c:607->data/benchmarks/adpcm/adpcm.c:370) [258]  (0.293 ns)
	'icmp' operation 1 bit ('icmp_ln609_2', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:370) [262]  (0.797 ns)
	'select' operation 16 bit ('apl1', data/benchmarks/adpcm/adpcm.c:609->data/benchmarks/adpcm/adpcm.c:370) [263]  (0.243 ns)

 <State 7>: 1.390ns
The critical path consists of the following:
	'load' operation 5 bit ('idx_load', data/benchmarks/adpcm/adpcm.c:335) on local variable 'idx' [293]  (0.000 ns)
	'add' operation 5 bit ('add_ln335', data/benchmarks/adpcm/adpcm.c:335) [301]  (0.707 ns)
	'getelementptr' operation 5 bit ('h_ptr', data/benchmarks/adpcm/adpcm.c:335) [303]  (0.000 ns)
	'load' operation 15 bit ('h_ptr_load', data/benchmarks/adpcm/adpcm.c:391) on array 'h' [309]  (0.683 ns)

 <State 8>: 5.213ns
The critical path consists of the following:
	'load' operation 32 bit ('ac_ptr_load', data/benchmarks/adpcm/adpcm.c:391) on array 'accumc' [304]  (0.699 ns)
	'mul' operation 47 bit ('mul_ln391', data/benchmarks/adpcm/adpcm.c:391) [311]  (3.170 ns)
	'add' operation 50 bit ('xa1', data/benchmarks/adpcm/adpcm.c:391) [313]  (0.957 ns)
	'store' operation 0 bit ('store_ln333', data/benchmarks/adpcm/adpcm.c:333) of variable 'xa1', data/benchmarks/adpcm/adpcm.c:391 on local variable 'xa1', data/benchmarks/adpcm/adpcm.c:333 [322]  (0.387 ns)

 <State 9>: 4.828ns
The critical path consists of the following:
	'load' operation 32 bit ('accumc_load', data/benchmarks/adpcm/adpcm.c:395) on array 'accumc' [333]  (0.699 ns)
	'mul' operation 39 bit ('mul_ln395', data/benchmarks/adpcm/adpcm.c:395) [335]  (3.170 ns)
	'add' operation 46 bit ('xa1', data/benchmarks/adpcm/adpcm.c:395) [337]  (0.959 ns)

 <State 10>: 1.407ns
The critical path consists of the following:
	'load' operation 5 bit ('idx121_load', data/benchmarks/adpcm/adpcm.c:405) on local variable 'idx121' [359]  (0.000 ns)
	'add' operation 4 bit ('add_ln335_2', data/benchmarks/adpcm/adpcm.c:335) [366]  (0.708 ns)
	'getelementptr' operation 4 bit ('ac_ptr1', data/benchmarks/adpcm/adpcm.c:335) [368]  (0.000 ns)
	'load' operation 32 bit ('ac_ptr1_load', data/benchmarks/adpcm/adpcm.c:407) on array 'accumc' [371]  (0.699 ns)

 <State 11>: 1.407ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln335_1', data/benchmarks/adpcm/adpcm.c:335) [363]  (0.708 ns)
	'getelementptr' operation 4 bit ('ac_ptr', data/benchmarks/adpcm/adpcm.c:335) [369]  (0.000 ns)
	'store' operation 0 bit ('store_ln407', data/benchmarks/adpcm/adpcm.c:407) of variable 'ac_ptr1_load', data/benchmarks/adpcm/adpcm.c:407 on array 'accumc' [372]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
