{
  "zoom_level": 0.5,
  "compact_mode": false,
  "window_geometry": "1216x680+32+60",
  "theme_mode": "light",
  "last_mtpl_path": "\\\\al4file1.ra.intel.com\\sdx\\program\\1276\\prod\\hdmtprogs\\dmr_dac_sdt\\DACSDTHA0H25B002529\\Modules\\CLK_PLL_BASE\\CLK_PLL_BASE.mtpl",
  "material_inputs": {
    "lot": "G508866B1, G508870E1, G50886611, G50887001",
    "wafer": "",
    "program": "DACSDTHA0H25B002529",
    "prefetch": "15",
    "database": "D1D_PROD_XEUS"
  },
  "output_settings": {
    "output_path": "dataOut",
    "delete_files": false,
    "run_jmp": false
  }
}