-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 9;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of dct is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dct_dct,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.157000,HLS_SYN_LAT=372,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=3699,HLS_SYN_LUT=3744,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_r_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal row_outbuf_ce0 : STD_LOGIC;
    signal row_outbuf_we0 : STD_LOGIC;
    signal row_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_ce1 : STD_LOGIC;
    signal row_outbuf_we1 : STD_LOGIC;
    signal col_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal col_outbuf_ce0 : STD_LOGIC;
    signal col_outbuf_we0 : STD_LOGIC;
    signal col_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_outbuf_ce1 : STD_LOGIC;
    signal col_outbuf_we1 : STD_LOGIC;
    signal col_inbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal col_inbuf_ce0 : STD_LOGIC;
    signal col_inbuf_we0 : STD_LOGIC;
    signal col_inbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_ce1 : STD_LOGIC;
    signal col_inbuf_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_ce0 : STD_LOGIC;
    signal buf_2d_in_we0 : STD_LOGIC;
    signal buf_2d_in_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_1_ce0 : STD_LOGIC;
    signal buf_2d_in_1_we0 : STD_LOGIC;
    signal buf_2d_in_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_2_ce0 : STD_LOGIC;
    signal buf_2d_in_2_we0 : STD_LOGIC;
    signal buf_2d_in_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_3_ce0 : STD_LOGIC;
    signal buf_2d_in_3_we0 : STD_LOGIC;
    signal buf_2d_in_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_4_ce0 : STD_LOGIC;
    signal buf_2d_in_4_we0 : STD_LOGIC;
    signal buf_2d_in_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_5_ce0 : STD_LOGIC;
    signal buf_2d_in_5_we0 : STD_LOGIC;
    signal buf_2d_in_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_6_ce0 : STD_LOGIC;
    signal buf_2d_in_6_we0 : STD_LOGIC;
    signal buf_2d_in_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_2d_in_7_ce0 : STD_LOGIC;
    signal buf_2d_in_7_we0 : STD_LOGIC;
    signal buf_2d_in_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal buf_2d_out_ce0 : STD_LOGIC;
    signal buf_2d_out_we0 : STD_LOGIC;
    signal buf_2d_out_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_input_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_input_r_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce1 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we1 : STD_LOGIC;
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce1 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce1 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we1 : STD_LOGIC;
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_idle : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_ready : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_ce0 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_we0 : STD_LOGIC;
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_2d_in_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_ce0 : OUT STD_LOGIC;
        buf_2d_in_we0 : OUT STD_LOGIC;
        buf_2d_in_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_1_ce0 : OUT STD_LOGIC;
        buf_2d_in_1_we0 : OUT STD_LOGIC;
        buf_2d_in_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_2_ce0 : OUT STD_LOGIC;
        buf_2d_in_2_we0 : OUT STD_LOGIC;
        buf_2d_in_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_3_ce0 : OUT STD_LOGIC;
        buf_2d_in_3_we0 : OUT STD_LOGIC;
        buf_2d_in_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_4_ce0 : OUT STD_LOGIC;
        buf_2d_in_4_we0 : OUT STD_LOGIC;
        buf_2d_in_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_5_ce0 : OUT STD_LOGIC;
        buf_2d_in_5_we0 : OUT STD_LOGIC;
        buf_2d_in_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_6_ce0 : OUT STD_LOGIC;
        buf_2d_in_6_we0 : OUT STD_LOGIC;
        buf_2d_in_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_7_ce0 : OUT STD_LOGIC;
        buf_2d_in_7_we0 : OUT STD_LOGIC;
        buf_2d_in_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        input_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_Row_DCT_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_2d_in_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_ce0 : OUT STD_LOGIC;
        buf_2d_in_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_1_ce0 : OUT STD_LOGIC;
        buf_2d_in_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_2_ce0 : OUT STD_LOGIC;
        buf_2d_in_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_3_ce0 : OUT STD_LOGIC;
        buf_2d_in_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_4_ce0 : OUT STD_LOGIC;
        buf_2d_in_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_5_ce0 : OUT STD_LOGIC;
        buf_2d_in_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_6_ce0 : OUT STD_LOGIC;
        buf_2d_in_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_in_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_2d_in_7_ce0 : OUT STD_LOGIC;
        buf_2d_in_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        row_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        row_outbuf_ce0 : OUT STD_LOGIC;
        row_outbuf_we0 : OUT STD_LOGIC;
        row_outbuf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        row_outbuf_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        row_outbuf_ce1 : OUT STD_LOGIC;
        row_outbuf_we1 : OUT STD_LOGIC;
        row_outbuf_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        row_outbuf_ce0 : OUT STD_LOGIC;
        row_outbuf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce0 : OUT STD_LOGIC;
        col_inbuf_we0 : OUT STD_LOGIC;
        col_inbuf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_Col_DCT_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_inbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce0 : OUT STD_LOGIC;
        col_inbuf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_inbuf_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_inbuf_ce1 : OUT STD_LOGIC;
        col_inbuf_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        col_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_outbuf_ce0 : OUT STD_LOGIC;
        col_outbuf_we0 : OUT STD_LOGIC;
        col_outbuf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        col_outbuf_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_outbuf_ce1 : OUT STD_LOGIC;
        col_outbuf_we1 : OUT STD_LOGIC;
        col_outbuf_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_outbuf_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        col_outbuf_ce0 : OUT STD_LOGIC;
        col_outbuf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_2d_out_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce0 : OUT STD_LOGIC;
        buf_2d_out_we0 : OUT STD_LOGIC;
        buf_2d_out_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_2d_out_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2d_out_ce0 : OUT STD_LOGIC;
        buf_2d_out_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_row_outbuf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_col_inbuf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_buf_2d_in_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_buf_2d_out_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_r_address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        input_r_ce0 : IN STD_LOGIC;
        input_r_q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_r_address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        output_r_ce0 : IN STD_LOGIC;
        output_r_we0 : IN STD_LOGIC;
        output_r_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    row_outbuf_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => row_outbuf_address0,
        ce0 => row_outbuf_ce0,
        we0 => row_outbuf_we0,
        d0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_d0,
        q0 => row_outbuf_q0,
        address1 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address1,
        ce1 => row_outbuf_ce1,
        we1 => row_outbuf_we1,
        d1 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_d1);

    col_outbuf_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => col_outbuf_address0,
        ce0 => col_outbuf_ce0,
        we0 => col_outbuf_we0,
        d0 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_d0,
        q0 => col_outbuf_q0,
        address1 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address1,
        ce1 => col_outbuf_ce1,
        we1 => col_outbuf_we1,
        d1 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_d1);

    col_inbuf_U : component dct_col_inbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => col_inbuf_address0,
        ce0 => col_inbuf_ce0,
        we0 => col_inbuf_we0,
        d0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_d0,
        q0 => col_inbuf_q0,
        address1 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address1,
        ce1 => col_inbuf_ce1,
        q1 => col_inbuf_q1);

    buf_2d_in_U : component dct_buf_2d_in_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_address0,
        ce0 => buf_2d_in_ce0,
        we0 => buf_2d_in_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_d0,
        q0 => buf_2d_in_q0);

    buf_2d_in_1_U : component dct_buf_2d_in_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_1_address0,
        ce0 => buf_2d_in_1_ce0,
        we0 => buf_2d_in_1_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_d0,
        q0 => buf_2d_in_1_q0);

    buf_2d_in_2_U : component dct_buf_2d_in_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_2_address0,
        ce0 => buf_2d_in_2_ce0,
        we0 => buf_2d_in_2_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_d0,
        q0 => buf_2d_in_2_q0);

    buf_2d_in_3_U : component dct_buf_2d_in_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_3_address0,
        ce0 => buf_2d_in_3_ce0,
        we0 => buf_2d_in_3_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_d0,
        q0 => buf_2d_in_3_q0);

    buf_2d_in_4_U : component dct_buf_2d_in_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_4_address0,
        ce0 => buf_2d_in_4_ce0,
        we0 => buf_2d_in_4_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_d0,
        q0 => buf_2d_in_4_q0);

    buf_2d_in_5_U : component dct_buf_2d_in_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_5_address0,
        ce0 => buf_2d_in_5_ce0,
        we0 => buf_2d_in_5_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_d0,
        q0 => buf_2d_in_5_q0);

    buf_2d_in_6_U : component dct_buf_2d_in_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_6_address0,
        ce0 => buf_2d_in_6_ce0,
        we0 => buf_2d_in_6_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_d0,
        q0 => buf_2d_in_6_q0);

    buf_2d_in_7_U : component dct_buf_2d_in_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_in_7_address0,
        ce0 => buf_2d_in_7_ce0,
        we0 => buf_2d_in_7_we0,
        d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_d0,
        q0 => buf_2d_in_7_q0);

    buf_2d_out_U : component dct_buf_2d_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf_2d_out_address0,
        ce0 => buf_2d_out_ce0,
        we0 => buf_2d_out_we0,
        d0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_d0,
        q0 => buf_2d_out_q0);

    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98 : component dct_dct_Pipeline_RD_Loop_Row_RD_Loop_Col
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start,
        ap_done => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_done,
        ap_idle => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_idle,
        ap_ready => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_ready,
        buf_2d_in_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_address0,
        buf_2d_in_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_ce0,
        buf_2d_in_we0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_we0,
        buf_2d_in_d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_d0,
        buf_2d_in_1_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_address0,
        buf_2d_in_1_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_ce0,
        buf_2d_in_1_we0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_we0,
        buf_2d_in_1_d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_d0,
        buf_2d_in_2_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_address0,
        buf_2d_in_2_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_ce0,
        buf_2d_in_2_we0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_we0,
        buf_2d_in_2_d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_d0,
        buf_2d_in_3_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_address0,
        buf_2d_in_3_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_ce0,
        buf_2d_in_3_we0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_we0,
        buf_2d_in_3_d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_d0,
        buf_2d_in_4_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_address0,
        buf_2d_in_4_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_ce0,
        buf_2d_in_4_we0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_we0,
        buf_2d_in_4_d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_d0,
        buf_2d_in_5_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_address0,
        buf_2d_in_5_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_ce0,
        buf_2d_in_5_we0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_we0,
        buf_2d_in_5_d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_d0,
        buf_2d_in_6_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_address0,
        buf_2d_in_6_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_ce0,
        buf_2d_in_6_we0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_we0,
        buf_2d_in_6_d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_d0,
        buf_2d_in_7_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_address0,
        buf_2d_in_7_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_ce0,
        buf_2d_in_7_we0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_we0,
        buf_2d_in_7_d0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_d0,
        input_r_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_input_r_address0,
        input_r_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_input_r_ce0,
        input_r_q0 => input_r_q0);

    grp_dct_Pipeline_Row_DCT_Loop_fu_120 : component dct_dct_Pipeline_Row_DCT_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start,
        ap_done => grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_done,
        ap_idle => grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_idle,
        ap_ready => grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_ready,
        buf_2d_in_address0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_address0,
        buf_2d_in_ce0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_ce0,
        buf_2d_in_q0 => buf_2d_in_q0,
        buf_2d_in_1_address0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_address0,
        buf_2d_in_1_ce0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_ce0,
        buf_2d_in_1_q0 => buf_2d_in_1_q0,
        buf_2d_in_2_address0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_address0,
        buf_2d_in_2_ce0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_ce0,
        buf_2d_in_2_q0 => buf_2d_in_2_q0,
        buf_2d_in_3_address0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_address0,
        buf_2d_in_3_ce0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_ce0,
        buf_2d_in_3_q0 => buf_2d_in_3_q0,
        buf_2d_in_4_address0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_address0,
        buf_2d_in_4_ce0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_ce0,
        buf_2d_in_4_q0 => buf_2d_in_4_q0,
        buf_2d_in_5_address0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_address0,
        buf_2d_in_5_ce0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_ce0,
        buf_2d_in_5_q0 => buf_2d_in_5_q0,
        buf_2d_in_6_address0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_address0,
        buf_2d_in_6_ce0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_ce0,
        buf_2d_in_6_q0 => buf_2d_in_6_q0,
        buf_2d_in_7_address0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_address0,
        buf_2d_in_7_ce0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_ce0,
        buf_2d_in_7_q0 => buf_2d_in_7_q0,
        row_outbuf_address0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address0,
        row_outbuf_ce0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce0,
        row_outbuf_we0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we0,
        row_outbuf_d0 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_d0,
        row_outbuf_address1 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address1,
        row_outbuf_ce1 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce1,
        row_outbuf_we1 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we1,
        row_outbuf_d1 => grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_d1);

    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133 : component dct_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start,
        ap_done => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_done,
        ap_idle => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_idle,
        ap_ready => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_ready,
        row_outbuf_address0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_address0,
        row_outbuf_ce0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_ce0,
        row_outbuf_q0 => row_outbuf_q0,
        col_inbuf_address0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_address0,
        col_inbuf_ce0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_ce0,
        col_inbuf_we0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_we0,
        col_inbuf_d0 => grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_d0);

    grp_dct_Pipeline_Col_DCT_Loop_fu_139 : component dct_dct_Pipeline_Col_DCT_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start,
        ap_done => grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_done,
        ap_idle => grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_idle,
        ap_ready => grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_ready,
        col_inbuf_address0 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address0,
        col_inbuf_ce0 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce0,
        col_inbuf_q0 => col_inbuf_q0,
        col_inbuf_address1 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address1,
        col_inbuf_ce1 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce1,
        col_inbuf_q1 => col_inbuf_q1,
        col_outbuf_address0 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address0,
        col_outbuf_ce0 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce0,
        col_outbuf_we0 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we0,
        col_outbuf_d0 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_d0,
        col_outbuf_address1 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address1,
        col_outbuf_ce1 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce1,
        col_outbuf_we1 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we1,
        col_outbuf_d1 => grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_d1);

    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145 : component dct_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start,
        ap_done => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_done,
        ap_idle => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_idle,
        ap_ready => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_ready,
        col_outbuf_address0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_address0,
        col_outbuf_ce0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_ce0,
        col_outbuf_q0 => col_outbuf_q0,
        buf_2d_out_address0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_address0,
        buf_2d_out_ce0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_ce0,
        buf_2d_out_we0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_we0,
        buf_2d_out_d0 => grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_d0);

    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151 : component dct_dct_Pipeline_WR_Loop_Row_WR_Loop_Col
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start,
        ap_done => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done,
        ap_idle => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_idle,
        ap_ready => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_ready,
        buf_2d_out_address0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_address0,
        buf_2d_out_ce0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_ce0,
        buf_2d_out_q0 => buf_2d_out_q0,
        output_r_address0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_address0,
        output_r_ce0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_ce0,
        output_r_we0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_we0,
        output_r_d0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_d0);

    control_s_axi_U : component dct_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_r_address0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_input_r_address0,
        input_r_ce0 => grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_input_r_ce0,
        input_r_q0 => input_r_q0,
        output_r_address0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_address0,
        output_r_ce0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_ce0,
        output_r_we0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_we0,
        output_r_d0 => grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_output_r_d0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_ready = ap_const_logic_1)) then 
                    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_done, grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_done, grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_done, grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_done, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_done, grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_done)
    begin
        if ((grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done)
    begin
        if ((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_done)
    begin
        if ((grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_done)
    begin
        if ((grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_done)
    begin
        if ((grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_done)
    begin
        if ((grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done, ap_CS_fsm_state12)
    begin
        if (((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done, ap_CS_fsm_state12)
    begin
        if (((grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    buf_2d_in_1_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_address0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_1_address0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_1_address0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_address0;
        else 
            buf_2d_in_1_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_1_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_ce0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_1_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_1_ce0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_ce0;
        else 
            buf_2d_in_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_1_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_1_we0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_1_we0;
        else 
            buf_2d_in_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_2_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_address0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_2_address0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_2_address0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_address0;
        else 
            buf_2d_in_2_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_2_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_ce0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_2_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_2_ce0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_ce0;
        else 
            buf_2d_in_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_2_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_2_we0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_2_we0;
        else 
            buf_2d_in_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_3_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_address0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_3_address0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_3_address0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_address0;
        else 
            buf_2d_in_3_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_3_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_ce0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_3_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_3_ce0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_ce0;
        else 
            buf_2d_in_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_3_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_3_we0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_3_we0;
        else 
            buf_2d_in_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_4_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_address0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_4_address0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_4_address0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_address0;
        else 
            buf_2d_in_4_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_4_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_ce0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_4_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_4_ce0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_ce0;
        else 
            buf_2d_in_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_4_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_4_we0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_4_we0;
        else 
            buf_2d_in_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_5_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_address0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_5_address0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_5_address0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_address0;
        else 
            buf_2d_in_5_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_5_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_ce0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_5_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_5_ce0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_ce0;
        else 
            buf_2d_in_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_5_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_5_we0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_5_we0;
        else 
            buf_2d_in_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_6_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_address0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_6_address0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_6_address0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_address0;
        else 
            buf_2d_in_6_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_6_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_ce0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_6_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_6_ce0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_ce0;
        else 
            buf_2d_in_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_6_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_6_we0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_6_we0;
        else 
            buf_2d_in_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_7_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_address0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_7_address0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_7_address0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_address0;
        else 
            buf_2d_in_7_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_7_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_ce0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_7_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_7_ce0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_ce0;
        else 
            buf_2d_in_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_7_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_7_we0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_7_we0;
        else 
            buf_2d_in_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_address0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_address0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_address0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_address0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_address0;
        else 
            buf_2d_in_address0 <= "XXX";
        end if; 
    end process;


    buf_2d_in_ce0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_ce0, grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_buf_2d_in_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_ce0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_ce0;
        else 
            buf_2d_in_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_we0_assign_proc : process(grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_2d_in_we0 <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_buf_2d_in_we0;
        else 
            buf_2d_in_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_address0_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_address0, grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buf_2d_out_address0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_2d_out_address0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_address0;
        else 
            buf_2d_out_address0 <= "XXXXXX";
        end if; 
    end process;


    buf_2d_out_ce0_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_ce0, grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buf_2d_out_ce0 <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_buf_2d_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_2d_out_ce0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_ce0;
        else 
            buf_2d_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_we0_assign_proc : process(grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_2d_out_we0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_buf_2d_out_we0;
        else 
            buf_2d_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_address0_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_address0, grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_inbuf_address0 <= grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_address0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_address0;
        else 
            col_inbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    col_inbuf_ce0_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_ce0, grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_inbuf_ce0 <= grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_ce0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_ce0;
        else 
            col_inbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_ce1_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_inbuf_ce1 <= grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_inbuf_ce1;
        else 
            col_inbuf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_we0_assign_proc : process(grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            col_inbuf_we0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_col_inbuf_we0;
        else 
            col_inbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_address0_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address0, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            col_outbuf_address0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_outbuf_address0 <= grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_address0;
        else 
            col_outbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    col_outbuf_ce0_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce0, grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            col_outbuf_ce0 <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_col_outbuf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_outbuf_ce0 <= grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce0;
        else 
            col_outbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_ce1_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_outbuf_ce1 <= grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_ce1;
        else 
            col_outbuf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_we0_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_outbuf_we0 <= grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we0;
        else 
            col_outbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_we1_assign_proc : process(grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            col_outbuf_we1 <= grp_dct_Pipeline_Col_DCT_Loop_fu_139_col_outbuf_we1;
        else 
            col_outbuf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start <= grp_dct_Pipeline_Col_DCT_Loop_fu_139_ap_start_reg;
    grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start <= grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_ap_start_reg;
    grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_ap_start_reg;
    grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start <= grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_ap_start_reg;
    grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start <= grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_ap_start_reg;
    grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_ap_start_reg;

    row_outbuf_address0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address0, grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            row_outbuf_address0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            row_outbuf_address0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_address0;
        else 
            row_outbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    row_outbuf_ce0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce0, grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            row_outbuf_ce0 <= grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_row_outbuf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            row_outbuf_ce0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce0;
        else 
            row_outbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_outbuf_ce1_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            row_outbuf_ce1 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_ce1;
        else 
            row_outbuf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    row_outbuf_we0_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            row_outbuf_we0 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we0;
        else 
            row_outbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    row_outbuf_we1_assign_proc : process(grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            row_outbuf_we1 <= grp_dct_Pipeline_Row_DCT_Loop_fu_120_row_outbuf_we1;
        else 
            row_outbuf_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
