#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul 10 23:48:54 2018
# Process ID: 1568
# Current directory: D:/Documents/UA/CR/CR18.git/sorter_2/sorter_2.runs/synth_1
# Command line: vivado.exe -log sorter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sorter.tcl
# Log file: D:/Documents/UA/CR/CR18.git/sorter_2/sorter_2.runs/synth_1/sorter.vds
# Journal file: D:/Documents/UA/CR/CR18.git/sorter_2/sorter_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sorter.tcl -notrace
Command: synth_design -top sorter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14384 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 338.262 ; gain = 99.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sorter' [D:/Documents/UA/CR/CR18.git/sorter_2/sorter_2.srcs/sources_1/new/sorter.vhd:43]
WARNING: [Synth 8-614] signal 's_validOut' is read in the process but is not in the sensitivity list [D:/Documents/UA/CR/CR18.git/sorter_2/sorter_2.srcs/sources_1/new/sorter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'sorter' (1#1) [D:/Documents/UA/CR/CR18.git/sorter_2/sorter_2.srcs/sources_1/new/sorter.vhd:43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 390.590 ; gain = 152.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 390.590 ; gain = 152.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 390.590 ; gain = 152.289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-6014] Unused sequential element s_counter_reg was removed.  [D:/Documents/UA/CR/CR18.git/sorter_2/sorter_2.srcs/sources_1/new/sorter.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 's_validOut_reg' [D:/Documents/UA/CR/CR18.git/sorter_2/sorter_2.srcs/sources_1/new/sorter.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 390.590 ; gain = 152.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 59    
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sorter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 59    
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element s_counter_reg was removed.  [D:/Documents/UA/CR/CR18.git/sorter_2/sorter_2.srcs/sources_1/new/sorter.vhd:54]
INFO: [Synth 8-3886] merging instance 'ori_reg[24]' (FDE) to 'ori_reg[25]'
INFO: [Synth 8-3886] merging instance 'ori_reg[25]' (FDE) to 'ori_reg[26]'
INFO: [Synth 8-3886] merging instance 'ori_reg[26]' (FDE) to 'ori_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ori_reg[27] )
WARNING: [Synth 8-3332] Sequential element (ori_reg[27]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (tmpSort_reg[31]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (tmpSort_reg[30]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (tmpSort_reg[29]) is unused and will be removed from module sorter.
WARNING: [Synth 8-3332] Sequential element (tmpSort_reg[28]) is unused and will be removed from module sorter.
INFO: [Synth 8-3886] merging instance 'tmpSort_reg[0]' (FDE) to 'sorted_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmpSort_reg[1]' (FDE) to 'sorted_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmpSort_reg[2]' (FDE) to 'sorted_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmpSort_reg[3]' (FDE) to 'sorted_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmpSort_reg[4]' (FDE) to 'sorted_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmpSort_reg[5]' (FDE) to 'sorted_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmpSort_reg[6]' (FDE) to 'sorted_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmpSort_reg[7]' (FDE) to 'sorted_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 556.797 ; gain = 318.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 556.797 ; gain = 318.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 559.477 ; gain = 321.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 559.477 ; gain = 321.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 559.477 ; gain = 321.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 559.477 ; gain = 321.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 559.477 ; gain = 321.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 559.477 ; gain = 321.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 559.477 ; gain = 321.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |    47|
|6     |LUT4   |     8|
|7     |LUT5   |    35|
|8     |LUT6   |     7|
|9     |FDRE   |   108|
|10    |LD     |     1|
|11    |IBUF   |    33|
|12    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   285|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 559.477 ; gain = 321.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 559.477 ; gain = 321.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 559.477 ; gain = 321.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 657.125 ; gain = 430.590
INFO: [Common 17-1381] The checkpoint 'D:/Documents/UA/CR/CR18.git/sorter_2/sorter_2.runs/synth_1/sorter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sorter_utilization_synth.rpt -pb sorter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 657.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 23:49:21 2018...
