//
// Generated by Bluespec Compiler, version 2014.03.beta2 (build 33633, 2014-03-26)
//
// On Fri Sep  5 05:00:16 EDT 2014
//
//
// Ports:
// Name                         I/O  size props
// leds                           O     4
// pins_aurora_TXN                O     4
// pins_aurora_TXP                O     4
// CLK_sys_clk_p                  I     1 clock
// CLK_sys_clk_n                  I     1 clock
// CLK_gtp_clk_0_p                I     1 clock
// CLK_gtp_clk_0_n                I     1 clock
// pins_aurora_rxn_i              I     4
// pins_aurora_rxp_i              I     4
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkControllerTop(CLK_sys_clk_p,
		       CLK_sys_clk_n,
		       CLK_gtp_clk_0_p,
		       CLK_gtp_clk_0_n,

		       leds,

		       pins_aurora_rxn_i,

		       pins_aurora_rxp_i,

		       pins_aurora_TXN,

		       pins_aurora_TXP);
  input  CLK_sys_clk_p;
  input  CLK_sys_clk_n;
  input  CLK_gtp_clk_0_p;
  input  CLK_gtp_clk_0_n;

  // value method leds
  output [3 : 0] leds;

  // action method pins_aurora_rxn_in
  input  [3 : 0] pins_aurora_rxn_i;

  // action method pins_aurora_rxp_in
  input  [3 : 0] pins_aurora_rxp_i;

  // value method pins_aurora_txn_out
  output [3 : 0] pins_aurora_TXN;

  // value method pins_aurora_txp_out
  output [3 : 0] pins_aurora_TXP;

  // signals for module outputs
  wire [3 : 0] leds, pins_aurora_TXN, pins_aurora_TXP;

  // register auroraResetCounter
  reg [31 : 0] auroraResetCounter;
  wire [31 : 0] auroraResetCounter_D_IN;
  wire auroraResetCounter_EN;

  // register clockdiv2_count
  reg [4 : 0] clockdiv2_count;
  wire [4 : 0] clockdiv2_count_D_IN;
  wire clockdiv2_count_EN;

  // register clockdiv2_fToggle_D1
  reg clockdiv2_fToggle_D1;
  wire clockdiv2_fToggle_D1_D_IN, clockdiv2_fToggle_D1_EN;

  // register clockdiv2_sToggle
  reg clockdiv2_sToggle;
  wire clockdiv2_sToggle_D_IN, clockdiv2_sToggle_EN;

  // register clockdiv2_slowClockEn
  reg clockdiv2_slowClockEn;
  wire clockdiv2_slowClockEn_D_IN, clockdiv2_slowClockEn_EN;

  // register ledC
  reg [31 : 0] ledC;
  wire [31 : 0] ledC_D_IN;
  wire ledC_EN;

  // register ledV
  reg [31 : 0] ledV;
  wire [31 : 0] ledV_D_IN;
  wire ledV_EN;

  // register platform_auroraDummy
  reg [31 : 0] platform_auroraDummy;
  wire [31 : 0] platform_auroraDummy_D_IN;
  wire platform_auroraDummy_EN;

  // register platform_auroraStat
  reg platform_auroraStat;
  wire platform_auroraStat_D_IN, platform_auroraStat_EN;

  // register platform_bramQ_0_rCache
  reg [70 : 0] platform_bramQ_0_rCache;
  wire [70 : 0] platform_bramQ_0_rCache_D_IN;
  wire platform_bramQ_0_rCache_EN;

  // register platform_bramQ_0_rRdPtr
  reg [5 : 0] platform_bramQ_0_rRdPtr;
  wire [5 : 0] platform_bramQ_0_rRdPtr_D_IN;
  wire platform_bramQ_0_rRdPtr_EN;

  // register platform_bramQ_0_rWrPtr
  reg [5 : 0] platform_bramQ_0_rWrPtr;
  wire [5 : 0] platform_bramQ_0_rWrPtr_D_IN;
  wire platform_bramQ_0_rWrPtr_EN;

  // register platform_bramQ_100_rCache
  reg [70 : 0] platform_bramQ_100_rCache;
  wire [70 : 0] platform_bramQ_100_rCache_D_IN;
  wire platform_bramQ_100_rCache_EN;

  // register platform_bramQ_100_rRdPtr
  reg [5 : 0] platform_bramQ_100_rRdPtr;
  wire [5 : 0] platform_bramQ_100_rRdPtr_D_IN;
  wire platform_bramQ_100_rRdPtr_EN;

  // register platform_bramQ_100_rWrPtr
  reg [5 : 0] platform_bramQ_100_rWrPtr;
  wire [5 : 0] platform_bramQ_100_rWrPtr_D_IN;
  wire platform_bramQ_100_rWrPtr_EN;

  // register platform_bramQ_101_rCache
  reg [70 : 0] platform_bramQ_101_rCache;
  wire [70 : 0] platform_bramQ_101_rCache_D_IN;
  wire platform_bramQ_101_rCache_EN;

  // register platform_bramQ_101_rRdPtr
  reg [5 : 0] platform_bramQ_101_rRdPtr;
  wire [5 : 0] platform_bramQ_101_rRdPtr_D_IN;
  wire platform_bramQ_101_rRdPtr_EN;

  // register platform_bramQ_101_rWrPtr
  reg [5 : 0] platform_bramQ_101_rWrPtr;
  wire [5 : 0] platform_bramQ_101_rWrPtr_D_IN;
  wire platform_bramQ_101_rWrPtr_EN;

  // register platform_bramQ_102_rCache
  reg [70 : 0] platform_bramQ_102_rCache;
  wire [70 : 0] platform_bramQ_102_rCache_D_IN;
  wire platform_bramQ_102_rCache_EN;

  // register platform_bramQ_102_rRdPtr
  reg [5 : 0] platform_bramQ_102_rRdPtr;
  wire [5 : 0] platform_bramQ_102_rRdPtr_D_IN;
  wire platform_bramQ_102_rRdPtr_EN;

  // register platform_bramQ_102_rWrPtr
  reg [5 : 0] platform_bramQ_102_rWrPtr;
  wire [5 : 0] platform_bramQ_102_rWrPtr_D_IN;
  wire platform_bramQ_102_rWrPtr_EN;

  // register platform_bramQ_103_rCache
  reg [70 : 0] platform_bramQ_103_rCache;
  wire [70 : 0] platform_bramQ_103_rCache_D_IN;
  wire platform_bramQ_103_rCache_EN;

  // register platform_bramQ_103_rRdPtr
  reg [5 : 0] platform_bramQ_103_rRdPtr;
  wire [5 : 0] platform_bramQ_103_rRdPtr_D_IN;
  wire platform_bramQ_103_rRdPtr_EN;

  // register platform_bramQ_103_rWrPtr
  reg [5 : 0] platform_bramQ_103_rWrPtr;
  wire [5 : 0] platform_bramQ_103_rWrPtr_D_IN;
  wire platform_bramQ_103_rWrPtr_EN;

  // register platform_bramQ_104_rCache
  reg [70 : 0] platform_bramQ_104_rCache;
  wire [70 : 0] platform_bramQ_104_rCache_D_IN;
  wire platform_bramQ_104_rCache_EN;

  // register platform_bramQ_104_rRdPtr
  reg [5 : 0] platform_bramQ_104_rRdPtr;
  wire [5 : 0] platform_bramQ_104_rRdPtr_D_IN;
  wire platform_bramQ_104_rRdPtr_EN;

  // register platform_bramQ_104_rWrPtr
  reg [5 : 0] platform_bramQ_104_rWrPtr;
  wire [5 : 0] platform_bramQ_104_rWrPtr_D_IN;
  wire platform_bramQ_104_rWrPtr_EN;

  // register platform_bramQ_105_rCache
  reg [70 : 0] platform_bramQ_105_rCache;
  wire [70 : 0] platform_bramQ_105_rCache_D_IN;
  wire platform_bramQ_105_rCache_EN;

  // register platform_bramQ_105_rRdPtr
  reg [5 : 0] platform_bramQ_105_rRdPtr;
  wire [5 : 0] platform_bramQ_105_rRdPtr_D_IN;
  wire platform_bramQ_105_rRdPtr_EN;

  // register platform_bramQ_105_rWrPtr
  reg [5 : 0] platform_bramQ_105_rWrPtr;
  wire [5 : 0] platform_bramQ_105_rWrPtr_D_IN;
  wire platform_bramQ_105_rWrPtr_EN;

  // register platform_bramQ_106_rCache
  reg [70 : 0] platform_bramQ_106_rCache;
  wire [70 : 0] platform_bramQ_106_rCache_D_IN;
  wire platform_bramQ_106_rCache_EN;

  // register platform_bramQ_106_rRdPtr
  reg [5 : 0] platform_bramQ_106_rRdPtr;
  wire [5 : 0] platform_bramQ_106_rRdPtr_D_IN;
  wire platform_bramQ_106_rRdPtr_EN;

  // register platform_bramQ_106_rWrPtr
  reg [5 : 0] platform_bramQ_106_rWrPtr;
  wire [5 : 0] platform_bramQ_106_rWrPtr_D_IN;
  wire platform_bramQ_106_rWrPtr_EN;

  // register platform_bramQ_107_rCache
  reg [70 : 0] platform_bramQ_107_rCache;
  wire [70 : 0] platform_bramQ_107_rCache_D_IN;
  wire platform_bramQ_107_rCache_EN;

  // register platform_bramQ_107_rRdPtr
  reg [5 : 0] platform_bramQ_107_rRdPtr;
  wire [5 : 0] platform_bramQ_107_rRdPtr_D_IN;
  wire platform_bramQ_107_rRdPtr_EN;

  // register platform_bramQ_107_rWrPtr
  reg [5 : 0] platform_bramQ_107_rWrPtr;
  wire [5 : 0] platform_bramQ_107_rWrPtr_D_IN;
  wire platform_bramQ_107_rWrPtr_EN;

  // register platform_bramQ_108_rCache
  reg [70 : 0] platform_bramQ_108_rCache;
  wire [70 : 0] platform_bramQ_108_rCache_D_IN;
  wire platform_bramQ_108_rCache_EN;

  // register platform_bramQ_108_rRdPtr
  reg [5 : 0] platform_bramQ_108_rRdPtr;
  wire [5 : 0] platform_bramQ_108_rRdPtr_D_IN;
  wire platform_bramQ_108_rRdPtr_EN;

  // register platform_bramQ_108_rWrPtr
  reg [5 : 0] platform_bramQ_108_rWrPtr;
  wire [5 : 0] platform_bramQ_108_rWrPtr_D_IN;
  wire platform_bramQ_108_rWrPtr_EN;

  // register platform_bramQ_109_rCache
  reg [70 : 0] platform_bramQ_109_rCache;
  wire [70 : 0] platform_bramQ_109_rCache_D_IN;
  wire platform_bramQ_109_rCache_EN;

  // register platform_bramQ_109_rRdPtr
  reg [5 : 0] platform_bramQ_109_rRdPtr;
  wire [5 : 0] platform_bramQ_109_rRdPtr_D_IN;
  wire platform_bramQ_109_rRdPtr_EN;

  // register platform_bramQ_109_rWrPtr
  reg [5 : 0] platform_bramQ_109_rWrPtr;
  wire [5 : 0] platform_bramQ_109_rWrPtr_D_IN;
  wire platform_bramQ_109_rWrPtr_EN;

  // register platform_bramQ_10_rCache
  reg [70 : 0] platform_bramQ_10_rCache;
  wire [70 : 0] platform_bramQ_10_rCache_D_IN;
  wire platform_bramQ_10_rCache_EN;

  // register platform_bramQ_10_rRdPtr
  reg [5 : 0] platform_bramQ_10_rRdPtr;
  wire [5 : 0] platform_bramQ_10_rRdPtr_D_IN;
  wire platform_bramQ_10_rRdPtr_EN;

  // register platform_bramQ_10_rWrPtr
  reg [5 : 0] platform_bramQ_10_rWrPtr;
  wire [5 : 0] platform_bramQ_10_rWrPtr_D_IN;
  wire platform_bramQ_10_rWrPtr_EN;

  // register platform_bramQ_110_rCache
  reg [70 : 0] platform_bramQ_110_rCache;
  wire [70 : 0] platform_bramQ_110_rCache_D_IN;
  wire platform_bramQ_110_rCache_EN;

  // register platform_bramQ_110_rRdPtr
  reg [5 : 0] platform_bramQ_110_rRdPtr;
  wire [5 : 0] platform_bramQ_110_rRdPtr_D_IN;
  wire platform_bramQ_110_rRdPtr_EN;

  // register platform_bramQ_110_rWrPtr
  reg [5 : 0] platform_bramQ_110_rWrPtr;
  wire [5 : 0] platform_bramQ_110_rWrPtr_D_IN;
  wire platform_bramQ_110_rWrPtr_EN;

  // register platform_bramQ_111_rCache
  reg [70 : 0] platform_bramQ_111_rCache;
  wire [70 : 0] platform_bramQ_111_rCache_D_IN;
  wire platform_bramQ_111_rCache_EN;

  // register platform_bramQ_111_rRdPtr
  reg [5 : 0] platform_bramQ_111_rRdPtr;
  wire [5 : 0] platform_bramQ_111_rRdPtr_D_IN;
  wire platform_bramQ_111_rRdPtr_EN;

  // register platform_bramQ_111_rWrPtr
  reg [5 : 0] platform_bramQ_111_rWrPtr;
  wire [5 : 0] platform_bramQ_111_rWrPtr_D_IN;
  wire platform_bramQ_111_rWrPtr_EN;

  // register platform_bramQ_112_rCache
  reg [70 : 0] platform_bramQ_112_rCache;
  wire [70 : 0] platform_bramQ_112_rCache_D_IN;
  wire platform_bramQ_112_rCache_EN;

  // register platform_bramQ_112_rRdPtr
  reg [5 : 0] platform_bramQ_112_rRdPtr;
  wire [5 : 0] platform_bramQ_112_rRdPtr_D_IN;
  wire platform_bramQ_112_rRdPtr_EN;

  // register platform_bramQ_112_rWrPtr
  reg [5 : 0] platform_bramQ_112_rWrPtr;
  wire [5 : 0] platform_bramQ_112_rWrPtr_D_IN;
  wire platform_bramQ_112_rWrPtr_EN;

  // register platform_bramQ_113_rCache
  reg [70 : 0] platform_bramQ_113_rCache;
  wire [70 : 0] platform_bramQ_113_rCache_D_IN;
  wire platform_bramQ_113_rCache_EN;

  // register platform_bramQ_113_rRdPtr
  reg [5 : 0] platform_bramQ_113_rRdPtr;
  wire [5 : 0] platform_bramQ_113_rRdPtr_D_IN;
  wire platform_bramQ_113_rRdPtr_EN;

  // register platform_bramQ_113_rWrPtr
  reg [5 : 0] platform_bramQ_113_rWrPtr;
  wire [5 : 0] platform_bramQ_113_rWrPtr_D_IN;
  wire platform_bramQ_113_rWrPtr_EN;

  // register platform_bramQ_114_rCache
  reg [70 : 0] platform_bramQ_114_rCache;
  wire [70 : 0] platform_bramQ_114_rCache_D_IN;
  wire platform_bramQ_114_rCache_EN;

  // register platform_bramQ_114_rRdPtr
  reg [5 : 0] platform_bramQ_114_rRdPtr;
  wire [5 : 0] platform_bramQ_114_rRdPtr_D_IN;
  wire platform_bramQ_114_rRdPtr_EN;

  // register platform_bramQ_114_rWrPtr
  reg [5 : 0] platform_bramQ_114_rWrPtr;
  wire [5 : 0] platform_bramQ_114_rWrPtr_D_IN;
  wire platform_bramQ_114_rWrPtr_EN;

  // register platform_bramQ_115_rCache
  reg [70 : 0] platform_bramQ_115_rCache;
  wire [70 : 0] platform_bramQ_115_rCache_D_IN;
  wire platform_bramQ_115_rCache_EN;

  // register platform_bramQ_115_rRdPtr
  reg [5 : 0] platform_bramQ_115_rRdPtr;
  wire [5 : 0] platform_bramQ_115_rRdPtr_D_IN;
  wire platform_bramQ_115_rRdPtr_EN;

  // register platform_bramQ_115_rWrPtr
  reg [5 : 0] platform_bramQ_115_rWrPtr;
  wire [5 : 0] platform_bramQ_115_rWrPtr_D_IN;
  wire platform_bramQ_115_rWrPtr_EN;

  // register platform_bramQ_116_rCache
  reg [70 : 0] platform_bramQ_116_rCache;
  wire [70 : 0] platform_bramQ_116_rCache_D_IN;
  wire platform_bramQ_116_rCache_EN;

  // register platform_bramQ_116_rRdPtr
  reg [5 : 0] platform_bramQ_116_rRdPtr;
  wire [5 : 0] platform_bramQ_116_rRdPtr_D_IN;
  wire platform_bramQ_116_rRdPtr_EN;

  // register platform_bramQ_116_rWrPtr
  reg [5 : 0] platform_bramQ_116_rWrPtr;
  wire [5 : 0] platform_bramQ_116_rWrPtr_D_IN;
  wire platform_bramQ_116_rWrPtr_EN;

  // register platform_bramQ_117_rCache
  reg [70 : 0] platform_bramQ_117_rCache;
  wire [70 : 0] platform_bramQ_117_rCache_D_IN;
  wire platform_bramQ_117_rCache_EN;

  // register platform_bramQ_117_rRdPtr
  reg [5 : 0] platform_bramQ_117_rRdPtr;
  wire [5 : 0] platform_bramQ_117_rRdPtr_D_IN;
  wire platform_bramQ_117_rRdPtr_EN;

  // register platform_bramQ_117_rWrPtr
  reg [5 : 0] platform_bramQ_117_rWrPtr;
  wire [5 : 0] platform_bramQ_117_rWrPtr_D_IN;
  wire platform_bramQ_117_rWrPtr_EN;

  // register platform_bramQ_118_rCache
  reg [70 : 0] platform_bramQ_118_rCache;
  wire [70 : 0] platform_bramQ_118_rCache_D_IN;
  wire platform_bramQ_118_rCache_EN;

  // register platform_bramQ_118_rRdPtr
  reg [5 : 0] platform_bramQ_118_rRdPtr;
  wire [5 : 0] platform_bramQ_118_rRdPtr_D_IN;
  wire platform_bramQ_118_rRdPtr_EN;

  // register platform_bramQ_118_rWrPtr
  reg [5 : 0] platform_bramQ_118_rWrPtr;
  wire [5 : 0] platform_bramQ_118_rWrPtr_D_IN;
  wire platform_bramQ_118_rWrPtr_EN;

  // register platform_bramQ_119_rCache
  reg [70 : 0] platform_bramQ_119_rCache;
  wire [70 : 0] platform_bramQ_119_rCache_D_IN;
  wire platform_bramQ_119_rCache_EN;

  // register platform_bramQ_119_rRdPtr
  reg [5 : 0] platform_bramQ_119_rRdPtr;
  wire [5 : 0] platform_bramQ_119_rRdPtr_D_IN;
  wire platform_bramQ_119_rRdPtr_EN;

  // register platform_bramQ_119_rWrPtr
  reg [5 : 0] platform_bramQ_119_rWrPtr;
  wire [5 : 0] platform_bramQ_119_rWrPtr_D_IN;
  wire platform_bramQ_119_rWrPtr_EN;

  // register platform_bramQ_11_rCache
  reg [70 : 0] platform_bramQ_11_rCache;
  wire [70 : 0] platform_bramQ_11_rCache_D_IN;
  wire platform_bramQ_11_rCache_EN;

  // register platform_bramQ_11_rRdPtr
  reg [5 : 0] platform_bramQ_11_rRdPtr;
  wire [5 : 0] platform_bramQ_11_rRdPtr_D_IN;
  wire platform_bramQ_11_rRdPtr_EN;

  // register platform_bramQ_11_rWrPtr
  reg [5 : 0] platform_bramQ_11_rWrPtr;
  wire [5 : 0] platform_bramQ_11_rWrPtr_D_IN;
  wire platform_bramQ_11_rWrPtr_EN;

  // register platform_bramQ_120_rCache
  reg [70 : 0] platform_bramQ_120_rCache;
  wire [70 : 0] platform_bramQ_120_rCache_D_IN;
  wire platform_bramQ_120_rCache_EN;

  // register platform_bramQ_120_rRdPtr
  reg [5 : 0] platform_bramQ_120_rRdPtr;
  wire [5 : 0] platform_bramQ_120_rRdPtr_D_IN;
  wire platform_bramQ_120_rRdPtr_EN;

  // register platform_bramQ_120_rWrPtr
  reg [5 : 0] platform_bramQ_120_rWrPtr;
  wire [5 : 0] platform_bramQ_120_rWrPtr_D_IN;
  wire platform_bramQ_120_rWrPtr_EN;

  // register platform_bramQ_121_rCache
  reg [70 : 0] platform_bramQ_121_rCache;
  wire [70 : 0] platform_bramQ_121_rCache_D_IN;
  wire platform_bramQ_121_rCache_EN;

  // register platform_bramQ_121_rRdPtr
  reg [5 : 0] platform_bramQ_121_rRdPtr;
  wire [5 : 0] platform_bramQ_121_rRdPtr_D_IN;
  wire platform_bramQ_121_rRdPtr_EN;

  // register platform_bramQ_121_rWrPtr
  reg [5 : 0] platform_bramQ_121_rWrPtr;
  wire [5 : 0] platform_bramQ_121_rWrPtr_D_IN;
  wire platform_bramQ_121_rWrPtr_EN;

  // register platform_bramQ_122_rCache
  reg [70 : 0] platform_bramQ_122_rCache;
  wire [70 : 0] platform_bramQ_122_rCache_D_IN;
  wire platform_bramQ_122_rCache_EN;

  // register platform_bramQ_122_rRdPtr
  reg [5 : 0] platform_bramQ_122_rRdPtr;
  wire [5 : 0] platform_bramQ_122_rRdPtr_D_IN;
  wire platform_bramQ_122_rRdPtr_EN;

  // register platform_bramQ_122_rWrPtr
  reg [5 : 0] platform_bramQ_122_rWrPtr;
  wire [5 : 0] platform_bramQ_122_rWrPtr_D_IN;
  wire platform_bramQ_122_rWrPtr_EN;

  // register platform_bramQ_123_rCache
  reg [70 : 0] platform_bramQ_123_rCache;
  wire [70 : 0] platform_bramQ_123_rCache_D_IN;
  wire platform_bramQ_123_rCache_EN;

  // register platform_bramQ_123_rRdPtr
  reg [5 : 0] platform_bramQ_123_rRdPtr;
  wire [5 : 0] platform_bramQ_123_rRdPtr_D_IN;
  wire platform_bramQ_123_rRdPtr_EN;

  // register platform_bramQ_123_rWrPtr
  reg [5 : 0] platform_bramQ_123_rWrPtr;
  wire [5 : 0] platform_bramQ_123_rWrPtr_D_IN;
  wire platform_bramQ_123_rWrPtr_EN;

  // register platform_bramQ_124_rCache
  reg [70 : 0] platform_bramQ_124_rCache;
  wire [70 : 0] platform_bramQ_124_rCache_D_IN;
  wire platform_bramQ_124_rCache_EN;

  // register platform_bramQ_124_rRdPtr
  reg [5 : 0] platform_bramQ_124_rRdPtr;
  wire [5 : 0] platform_bramQ_124_rRdPtr_D_IN;
  wire platform_bramQ_124_rRdPtr_EN;

  // register platform_bramQ_124_rWrPtr
  reg [5 : 0] platform_bramQ_124_rWrPtr;
  wire [5 : 0] platform_bramQ_124_rWrPtr_D_IN;
  wire platform_bramQ_124_rWrPtr_EN;

  // register platform_bramQ_125_rCache
  reg [70 : 0] platform_bramQ_125_rCache;
  wire [70 : 0] platform_bramQ_125_rCache_D_IN;
  wire platform_bramQ_125_rCache_EN;

  // register platform_bramQ_125_rRdPtr
  reg [5 : 0] platform_bramQ_125_rRdPtr;
  wire [5 : 0] platform_bramQ_125_rRdPtr_D_IN;
  wire platform_bramQ_125_rRdPtr_EN;

  // register platform_bramQ_125_rWrPtr
  reg [5 : 0] platform_bramQ_125_rWrPtr;
  wire [5 : 0] platform_bramQ_125_rWrPtr_D_IN;
  wire platform_bramQ_125_rWrPtr_EN;

  // register platform_bramQ_126_rCache
  reg [70 : 0] platform_bramQ_126_rCache;
  wire [70 : 0] platform_bramQ_126_rCache_D_IN;
  wire platform_bramQ_126_rCache_EN;

  // register platform_bramQ_126_rRdPtr
  reg [5 : 0] platform_bramQ_126_rRdPtr;
  wire [5 : 0] platform_bramQ_126_rRdPtr_D_IN;
  wire platform_bramQ_126_rRdPtr_EN;

  // register platform_bramQ_126_rWrPtr
  reg [5 : 0] platform_bramQ_126_rWrPtr;
  wire [5 : 0] platform_bramQ_126_rWrPtr_D_IN;
  wire platform_bramQ_126_rWrPtr_EN;

  // register platform_bramQ_127_rCache
  reg [70 : 0] platform_bramQ_127_rCache;
  wire [70 : 0] platform_bramQ_127_rCache_D_IN;
  wire platform_bramQ_127_rCache_EN;

  // register platform_bramQ_127_rRdPtr
  reg [5 : 0] platform_bramQ_127_rRdPtr;
  wire [5 : 0] platform_bramQ_127_rRdPtr_D_IN;
  wire platform_bramQ_127_rRdPtr_EN;

  // register platform_bramQ_127_rWrPtr
  reg [5 : 0] platform_bramQ_127_rWrPtr;
  wire [5 : 0] platform_bramQ_127_rWrPtr_D_IN;
  wire platform_bramQ_127_rWrPtr_EN;

  // register platform_bramQ_12_rCache
  reg [70 : 0] platform_bramQ_12_rCache;
  wire [70 : 0] platform_bramQ_12_rCache_D_IN;
  wire platform_bramQ_12_rCache_EN;

  // register platform_bramQ_12_rRdPtr
  reg [5 : 0] platform_bramQ_12_rRdPtr;
  wire [5 : 0] platform_bramQ_12_rRdPtr_D_IN;
  wire platform_bramQ_12_rRdPtr_EN;

  // register platform_bramQ_12_rWrPtr
  reg [5 : 0] platform_bramQ_12_rWrPtr;
  wire [5 : 0] platform_bramQ_12_rWrPtr_D_IN;
  wire platform_bramQ_12_rWrPtr_EN;

  // register platform_bramQ_13_rCache
  reg [70 : 0] platform_bramQ_13_rCache;
  wire [70 : 0] platform_bramQ_13_rCache_D_IN;
  wire platform_bramQ_13_rCache_EN;

  // register platform_bramQ_13_rRdPtr
  reg [5 : 0] platform_bramQ_13_rRdPtr;
  wire [5 : 0] platform_bramQ_13_rRdPtr_D_IN;
  wire platform_bramQ_13_rRdPtr_EN;

  // register platform_bramQ_13_rWrPtr
  reg [5 : 0] platform_bramQ_13_rWrPtr;
  wire [5 : 0] platform_bramQ_13_rWrPtr_D_IN;
  wire platform_bramQ_13_rWrPtr_EN;

  // register platform_bramQ_14_rCache
  reg [70 : 0] platform_bramQ_14_rCache;
  wire [70 : 0] platform_bramQ_14_rCache_D_IN;
  wire platform_bramQ_14_rCache_EN;

  // register platform_bramQ_14_rRdPtr
  reg [5 : 0] platform_bramQ_14_rRdPtr;
  wire [5 : 0] platform_bramQ_14_rRdPtr_D_IN;
  wire platform_bramQ_14_rRdPtr_EN;

  // register platform_bramQ_14_rWrPtr
  reg [5 : 0] platform_bramQ_14_rWrPtr;
  wire [5 : 0] platform_bramQ_14_rWrPtr_D_IN;
  wire platform_bramQ_14_rWrPtr_EN;

  // register platform_bramQ_15_rCache
  reg [70 : 0] platform_bramQ_15_rCache;
  wire [70 : 0] platform_bramQ_15_rCache_D_IN;
  wire platform_bramQ_15_rCache_EN;

  // register platform_bramQ_15_rRdPtr
  reg [5 : 0] platform_bramQ_15_rRdPtr;
  wire [5 : 0] platform_bramQ_15_rRdPtr_D_IN;
  wire platform_bramQ_15_rRdPtr_EN;

  // register platform_bramQ_15_rWrPtr
  reg [5 : 0] platform_bramQ_15_rWrPtr;
  wire [5 : 0] platform_bramQ_15_rWrPtr_D_IN;
  wire platform_bramQ_15_rWrPtr_EN;

  // register platform_bramQ_16_rCache
  reg [70 : 0] platform_bramQ_16_rCache;
  wire [70 : 0] platform_bramQ_16_rCache_D_IN;
  wire platform_bramQ_16_rCache_EN;

  // register platform_bramQ_16_rRdPtr
  reg [5 : 0] platform_bramQ_16_rRdPtr;
  wire [5 : 0] platform_bramQ_16_rRdPtr_D_IN;
  wire platform_bramQ_16_rRdPtr_EN;

  // register platform_bramQ_16_rWrPtr
  reg [5 : 0] platform_bramQ_16_rWrPtr;
  wire [5 : 0] platform_bramQ_16_rWrPtr_D_IN;
  wire platform_bramQ_16_rWrPtr_EN;

  // register platform_bramQ_17_rCache
  reg [70 : 0] platform_bramQ_17_rCache;
  wire [70 : 0] platform_bramQ_17_rCache_D_IN;
  wire platform_bramQ_17_rCache_EN;

  // register platform_bramQ_17_rRdPtr
  reg [5 : 0] platform_bramQ_17_rRdPtr;
  wire [5 : 0] platform_bramQ_17_rRdPtr_D_IN;
  wire platform_bramQ_17_rRdPtr_EN;

  // register platform_bramQ_17_rWrPtr
  reg [5 : 0] platform_bramQ_17_rWrPtr;
  wire [5 : 0] platform_bramQ_17_rWrPtr_D_IN;
  wire platform_bramQ_17_rWrPtr_EN;

  // register platform_bramQ_18_rCache
  reg [70 : 0] platform_bramQ_18_rCache;
  wire [70 : 0] platform_bramQ_18_rCache_D_IN;
  wire platform_bramQ_18_rCache_EN;

  // register platform_bramQ_18_rRdPtr
  reg [5 : 0] platform_bramQ_18_rRdPtr;
  wire [5 : 0] platform_bramQ_18_rRdPtr_D_IN;
  wire platform_bramQ_18_rRdPtr_EN;

  // register platform_bramQ_18_rWrPtr
  reg [5 : 0] platform_bramQ_18_rWrPtr;
  wire [5 : 0] platform_bramQ_18_rWrPtr_D_IN;
  wire platform_bramQ_18_rWrPtr_EN;

  // register platform_bramQ_19_rCache
  reg [70 : 0] platform_bramQ_19_rCache;
  wire [70 : 0] platform_bramQ_19_rCache_D_IN;
  wire platform_bramQ_19_rCache_EN;

  // register platform_bramQ_19_rRdPtr
  reg [5 : 0] platform_bramQ_19_rRdPtr;
  wire [5 : 0] platform_bramQ_19_rRdPtr_D_IN;
  wire platform_bramQ_19_rRdPtr_EN;

  // register platform_bramQ_19_rWrPtr
  reg [5 : 0] platform_bramQ_19_rWrPtr;
  wire [5 : 0] platform_bramQ_19_rWrPtr_D_IN;
  wire platform_bramQ_19_rWrPtr_EN;

  // register platform_bramQ_1_rCache
  reg [70 : 0] platform_bramQ_1_rCache;
  wire [70 : 0] platform_bramQ_1_rCache_D_IN;
  wire platform_bramQ_1_rCache_EN;

  // register platform_bramQ_1_rRdPtr
  reg [5 : 0] platform_bramQ_1_rRdPtr;
  wire [5 : 0] platform_bramQ_1_rRdPtr_D_IN;
  wire platform_bramQ_1_rRdPtr_EN;

  // register platform_bramQ_1_rWrPtr
  reg [5 : 0] platform_bramQ_1_rWrPtr;
  wire [5 : 0] platform_bramQ_1_rWrPtr_D_IN;
  wire platform_bramQ_1_rWrPtr_EN;

  // register platform_bramQ_20_rCache
  reg [70 : 0] platform_bramQ_20_rCache;
  wire [70 : 0] platform_bramQ_20_rCache_D_IN;
  wire platform_bramQ_20_rCache_EN;

  // register platform_bramQ_20_rRdPtr
  reg [5 : 0] platform_bramQ_20_rRdPtr;
  wire [5 : 0] platform_bramQ_20_rRdPtr_D_IN;
  wire platform_bramQ_20_rRdPtr_EN;

  // register platform_bramQ_20_rWrPtr
  reg [5 : 0] platform_bramQ_20_rWrPtr;
  wire [5 : 0] platform_bramQ_20_rWrPtr_D_IN;
  wire platform_bramQ_20_rWrPtr_EN;

  // register platform_bramQ_21_rCache
  reg [70 : 0] platform_bramQ_21_rCache;
  wire [70 : 0] platform_bramQ_21_rCache_D_IN;
  wire platform_bramQ_21_rCache_EN;

  // register platform_bramQ_21_rRdPtr
  reg [5 : 0] platform_bramQ_21_rRdPtr;
  wire [5 : 0] platform_bramQ_21_rRdPtr_D_IN;
  wire platform_bramQ_21_rRdPtr_EN;

  // register platform_bramQ_21_rWrPtr
  reg [5 : 0] platform_bramQ_21_rWrPtr;
  wire [5 : 0] platform_bramQ_21_rWrPtr_D_IN;
  wire platform_bramQ_21_rWrPtr_EN;

  // register platform_bramQ_22_rCache
  reg [70 : 0] platform_bramQ_22_rCache;
  wire [70 : 0] platform_bramQ_22_rCache_D_IN;
  wire platform_bramQ_22_rCache_EN;

  // register platform_bramQ_22_rRdPtr
  reg [5 : 0] platform_bramQ_22_rRdPtr;
  wire [5 : 0] platform_bramQ_22_rRdPtr_D_IN;
  wire platform_bramQ_22_rRdPtr_EN;

  // register platform_bramQ_22_rWrPtr
  reg [5 : 0] platform_bramQ_22_rWrPtr;
  wire [5 : 0] platform_bramQ_22_rWrPtr_D_IN;
  wire platform_bramQ_22_rWrPtr_EN;

  // register platform_bramQ_23_rCache
  reg [70 : 0] platform_bramQ_23_rCache;
  wire [70 : 0] platform_bramQ_23_rCache_D_IN;
  wire platform_bramQ_23_rCache_EN;

  // register platform_bramQ_23_rRdPtr
  reg [5 : 0] platform_bramQ_23_rRdPtr;
  wire [5 : 0] platform_bramQ_23_rRdPtr_D_IN;
  wire platform_bramQ_23_rRdPtr_EN;

  // register platform_bramQ_23_rWrPtr
  reg [5 : 0] platform_bramQ_23_rWrPtr;
  wire [5 : 0] platform_bramQ_23_rWrPtr_D_IN;
  wire platform_bramQ_23_rWrPtr_EN;

  // register platform_bramQ_24_rCache
  reg [70 : 0] platform_bramQ_24_rCache;
  wire [70 : 0] platform_bramQ_24_rCache_D_IN;
  wire platform_bramQ_24_rCache_EN;

  // register platform_bramQ_24_rRdPtr
  reg [5 : 0] platform_bramQ_24_rRdPtr;
  wire [5 : 0] platform_bramQ_24_rRdPtr_D_IN;
  wire platform_bramQ_24_rRdPtr_EN;

  // register platform_bramQ_24_rWrPtr
  reg [5 : 0] platform_bramQ_24_rWrPtr;
  wire [5 : 0] platform_bramQ_24_rWrPtr_D_IN;
  wire platform_bramQ_24_rWrPtr_EN;

  // register platform_bramQ_25_rCache
  reg [70 : 0] platform_bramQ_25_rCache;
  wire [70 : 0] platform_bramQ_25_rCache_D_IN;
  wire platform_bramQ_25_rCache_EN;

  // register platform_bramQ_25_rRdPtr
  reg [5 : 0] platform_bramQ_25_rRdPtr;
  wire [5 : 0] platform_bramQ_25_rRdPtr_D_IN;
  wire platform_bramQ_25_rRdPtr_EN;

  // register platform_bramQ_25_rWrPtr
  reg [5 : 0] platform_bramQ_25_rWrPtr;
  wire [5 : 0] platform_bramQ_25_rWrPtr_D_IN;
  wire platform_bramQ_25_rWrPtr_EN;

  // register platform_bramQ_26_rCache
  reg [70 : 0] platform_bramQ_26_rCache;
  wire [70 : 0] platform_bramQ_26_rCache_D_IN;
  wire platform_bramQ_26_rCache_EN;

  // register platform_bramQ_26_rRdPtr
  reg [5 : 0] platform_bramQ_26_rRdPtr;
  wire [5 : 0] platform_bramQ_26_rRdPtr_D_IN;
  wire platform_bramQ_26_rRdPtr_EN;

  // register platform_bramQ_26_rWrPtr
  reg [5 : 0] platform_bramQ_26_rWrPtr;
  wire [5 : 0] platform_bramQ_26_rWrPtr_D_IN;
  wire platform_bramQ_26_rWrPtr_EN;

  // register platform_bramQ_27_rCache
  reg [70 : 0] platform_bramQ_27_rCache;
  wire [70 : 0] platform_bramQ_27_rCache_D_IN;
  wire platform_bramQ_27_rCache_EN;

  // register platform_bramQ_27_rRdPtr
  reg [5 : 0] platform_bramQ_27_rRdPtr;
  wire [5 : 0] platform_bramQ_27_rRdPtr_D_IN;
  wire platform_bramQ_27_rRdPtr_EN;

  // register platform_bramQ_27_rWrPtr
  reg [5 : 0] platform_bramQ_27_rWrPtr;
  wire [5 : 0] platform_bramQ_27_rWrPtr_D_IN;
  wire platform_bramQ_27_rWrPtr_EN;

  // register platform_bramQ_28_rCache
  reg [70 : 0] platform_bramQ_28_rCache;
  wire [70 : 0] platform_bramQ_28_rCache_D_IN;
  wire platform_bramQ_28_rCache_EN;

  // register platform_bramQ_28_rRdPtr
  reg [5 : 0] platform_bramQ_28_rRdPtr;
  wire [5 : 0] platform_bramQ_28_rRdPtr_D_IN;
  wire platform_bramQ_28_rRdPtr_EN;

  // register platform_bramQ_28_rWrPtr
  reg [5 : 0] platform_bramQ_28_rWrPtr;
  wire [5 : 0] platform_bramQ_28_rWrPtr_D_IN;
  wire platform_bramQ_28_rWrPtr_EN;

  // register platform_bramQ_29_rCache
  reg [70 : 0] platform_bramQ_29_rCache;
  wire [70 : 0] platform_bramQ_29_rCache_D_IN;
  wire platform_bramQ_29_rCache_EN;

  // register platform_bramQ_29_rRdPtr
  reg [5 : 0] platform_bramQ_29_rRdPtr;
  wire [5 : 0] platform_bramQ_29_rRdPtr_D_IN;
  wire platform_bramQ_29_rRdPtr_EN;

  // register platform_bramQ_29_rWrPtr
  reg [5 : 0] platform_bramQ_29_rWrPtr;
  wire [5 : 0] platform_bramQ_29_rWrPtr_D_IN;
  wire platform_bramQ_29_rWrPtr_EN;

  // register platform_bramQ_2_rCache
  reg [70 : 0] platform_bramQ_2_rCache;
  wire [70 : 0] platform_bramQ_2_rCache_D_IN;
  wire platform_bramQ_2_rCache_EN;

  // register platform_bramQ_2_rRdPtr
  reg [5 : 0] platform_bramQ_2_rRdPtr;
  wire [5 : 0] platform_bramQ_2_rRdPtr_D_IN;
  wire platform_bramQ_2_rRdPtr_EN;

  // register platform_bramQ_2_rWrPtr
  reg [5 : 0] platform_bramQ_2_rWrPtr;
  wire [5 : 0] platform_bramQ_2_rWrPtr_D_IN;
  wire platform_bramQ_2_rWrPtr_EN;

  // register platform_bramQ_30_rCache
  reg [70 : 0] platform_bramQ_30_rCache;
  wire [70 : 0] platform_bramQ_30_rCache_D_IN;
  wire platform_bramQ_30_rCache_EN;

  // register platform_bramQ_30_rRdPtr
  reg [5 : 0] platform_bramQ_30_rRdPtr;
  wire [5 : 0] platform_bramQ_30_rRdPtr_D_IN;
  wire platform_bramQ_30_rRdPtr_EN;

  // register platform_bramQ_30_rWrPtr
  reg [5 : 0] platform_bramQ_30_rWrPtr;
  wire [5 : 0] platform_bramQ_30_rWrPtr_D_IN;
  wire platform_bramQ_30_rWrPtr_EN;

  // register platform_bramQ_31_rCache
  reg [70 : 0] platform_bramQ_31_rCache;
  wire [70 : 0] platform_bramQ_31_rCache_D_IN;
  wire platform_bramQ_31_rCache_EN;

  // register platform_bramQ_31_rRdPtr
  reg [5 : 0] platform_bramQ_31_rRdPtr;
  wire [5 : 0] platform_bramQ_31_rRdPtr_D_IN;
  wire platform_bramQ_31_rRdPtr_EN;

  // register platform_bramQ_31_rWrPtr
  reg [5 : 0] platform_bramQ_31_rWrPtr;
  wire [5 : 0] platform_bramQ_31_rWrPtr_D_IN;
  wire platform_bramQ_31_rWrPtr_EN;

  // register platform_bramQ_32_rCache
  reg [70 : 0] platform_bramQ_32_rCache;
  wire [70 : 0] platform_bramQ_32_rCache_D_IN;
  wire platform_bramQ_32_rCache_EN;

  // register platform_bramQ_32_rRdPtr
  reg [5 : 0] platform_bramQ_32_rRdPtr;
  wire [5 : 0] platform_bramQ_32_rRdPtr_D_IN;
  wire platform_bramQ_32_rRdPtr_EN;

  // register platform_bramQ_32_rWrPtr
  reg [5 : 0] platform_bramQ_32_rWrPtr;
  wire [5 : 0] platform_bramQ_32_rWrPtr_D_IN;
  wire platform_bramQ_32_rWrPtr_EN;

  // register platform_bramQ_33_rCache
  reg [70 : 0] platform_bramQ_33_rCache;
  wire [70 : 0] platform_bramQ_33_rCache_D_IN;
  wire platform_bramQ_33_rCache_EN;

  // register platform_bramQ_33_rRdPtr
  reg [5 : 0] platform_bramQ_33_rRdPtr;
  wire [5 : 0] platform_bramQ_33_rRdPtr_D_IN;
  wire platform_bramQ_33_rRdPtr_EN;

  // register platform_bramQ_33_rWrPtr
  reg [5 : 0] platform_bramQ_33_rWrPtr;
  wire [5 : 0] platform_bramQ_33_rWrPtr_D_IN;
  wire platform_bramQ_33_rWrPtr_EN;

  // register platform_bramQ_34_rCache
  reg [70 : 0] platform_bramQ_34_rCache;
  wire [70 : 0] platform_bramQ_34_rCache_D_IN;
  wire platform_bramQ_34_rCache_EN;

  // register platform_bramQ_34_rRdPtr
  reg [5 : 0] platform_bramQ_34_rRdPtr;
  wire [5 : 0] platform_bramQ_34_rRdPtr_D_IN;
  wire platform_bramQ_34_rRdPtr_EN;

  // register platform_bramQ_34_rWrPtr
  reg [5 : 0] platform_bramQ_34_rWrPtr;
  wire [5 : 0] platform_bramQ_34_rWrPtr_D_IN;
  wire platform_bramQ_34_rWrPtr_EN;

  // register platform_bramQ_35_rCache
  reg [70 : 0] platform_bramQ_35_rCache;
  wire [70 : 0] platform_bramQ_35_rCache_D_IN;
  wire platform_bramQ_35_rCache_EN;

  // register platform_bramQ_35_rRdPtr
  reg [5 : 0] platform_bramQ_35_rRdPtr;
  wire [5 : 0] platform_bramQ_35_rRdPtr_D_IN;
  wire platform_bramQ_35_rRdPtr_EN;

  // register platform_bramQ_35_rWrPtr
  reg [5 : 0] platform_bramQ_35_rWrPtr;
  wire [5 : 0] platform_bramQ_35_rWrPtr_D_IN;
  wire platform_bramQ_35_rWrPtr_EN;

  // register platform_bramQ_36_rCache
  reg [70 : 0] platform_bramQ_36_rCache;
  wire [70 : 0] platform_bramQ_36_rCache_D_IN;
  wire platform_bramQ_36_rCache_EN;

  // register platform_bramQ_36_rRdPtr
  reg [5 : 0] platform_bramQ_36_rRdPtr;
  wire [5 : 0] platform_bramQ_36_rRdPtr_D_IN;
  wire platform_bramQ_36_rRdPtr_EN;

  // register platform_bramQ_36_rWrPtr
  reg [5 : 0] platform_bramQ_36_rWrPtr;
  wire [5 : 0] platform_bramQ_36_rWrPtr_D_IN;
  wire platform_bramQ_36_rWrPtr_EN;

  // register platform_bramQ_37_rCache
  reg [70 : 0] platform_bramQ_37_rCache;
  wire [70 : 0] platform_bramQ_37_rCache_D_IN;
  wire platform_bramQ_37_rCache_EN;

  // register platform_bramQ_37_rRdPtr
  reg [5 : 0] platform_bramQ_37_rRdPtr;
  wire [5 : 0] platform_bramQ_37_rRdPtr_D_IN;
  wire platform_bramQ_37_rRdPtr_EN;

  // register platform_bramQ_37_rWrPtr
  reg [5 : 0] platform_bramQ_37_rWrPtr;
  wire [5 : 0] platform_bramQ_37_rWrPtr_D_IN;
  wire platform_bramQ_37_rWrPtr_EN;

  // register platform_bramQ_38_rCache
  reg [70 : 0] platform_bramQ_38_rCache;
  wire [70 : 0] platform_bramQ_38_rCache_D_IN;
  wire platform_bramQ_38_rCache_EN;

  // register platform_bramQ_38_rRdPtr
  reg [5 : 0] platform_bramQ_38_rRdPtr;
  wire [5 : 0] platform_bramQ_38_rRdPtr_D_IN;
  wire platform_bramQ_38_rRdPtr_EN;

  // register platform_bramQ_38_rWrPtr
  reg [5 : 0] platform_bramQ_38_rWrPtr;
  wire [5 : 0] platform_bramQ_38_rWrPtr_D_IN;
  wire platform_bramQ_38_rWrPtr_EN;

  // register platform_bramQ_39_rCache
  reg [70 : 0] platform_bramQ_39_rCache;
  wire [70 : 0] platform_bramQ_39_rCache_D_IN;
  wire platform_bramQ_39_rCache_EN;

  // register platform_bramQ_39_rRdPtr
  reg [5 : 0] platform_bramQ_39_rRdPtr;
  wire [5 : 0] platform_bramQ_39_rRdPtr_D_IN;
  wire platform_bramQ_39_rRdPtr_EN;

  // register platform_bramQ_39_rWrPtr
  reg [5 : 0] platform_bramQ_39_rWrPtr;
  wire [5 : 0] platform_bramQ_39_rWrPtr_D_IN;
  wire platform_bramQ_39_rWrPtr_EN;

  // register platform_bramQ_3_rCache
  reg [70 : 0] platform_bramQ_3_rCache;
  wire [70 : 0] platform_bramQ_3_rCache_D_IN;
  wire platform_bramQ_3_rCache_EN;

  // register platform_bramQ_3_rRdPtr
  reg [5 : 0] platform_bramQ_3_rRdPtr;
  wire [5 : 0] platform_bramQ_3_rRdPtr_D_IN;
  wire platform_bramQ_3_rRdPtr_EN;

  // register platform_bramQ_3_rWrPtr
  reg [5 : 0] platform_bramQ_3_rWrPtr;
  wire [5 : 0] platform_bramQ_3_rWrPtr_D_IN;
  wire platform_bramQ_3_rWrPtr_EN;

  // register platform_bramQ_40_rCache
  reg [70 : 0] platform_bramQ_40_rCache;
  wire [70 : 0] platform_bramQ_40_rCache_D_IN;
  wire platform_bramQ_40_rCache_EN;

  // register platform_bramQ_40_rRdPtr
  reg [5 : 0] platform_bramQ_40_rRdPtr;
  wire [5 : 0] platform_bramQ_40_rRdPtr_D_IN;
  wire platform_bramQ_40_rRdPtr_EN;

  // register platform_bramQ_40_rWrPtr
  reg [5 : 0] platform_bramQ_40_rWrPtr;
  wire [5 : 0] platform_bramQ_40_rWrPtr_D_IN;
  wire platform_bramQ_40_rWrPtr_EN;

  // register platform_bramQ_41_rCache
  reg [70 : 0] platform_bramQ_41_rCache;
  wire [70 : 0] platform_bramQ_41_rCache_D_IN;
  wire platform_bramQ_41_rCache_EN;

  // register platform_bramQ_41_rRdPtr
  reg [5 : 0] platform_bramQ_41_rRdPtr;
  wire [5 : 0] platform_bramQ_41_rRdPtr_D_IN;
  wire platform_bramQ_41_rRdPtr_EN;

  // register platform_bramQ_41_rWrPtr
  reg [5 : 0] platform_bramQ_41_rWrPtr;
  wire [5 : 0] platform_bramQ_41_rWrPtr_D_IN;
  wire platform_bramQ_41_rWrPtr_EN;

  // register platform_bramQ_42_rCache
  reg [70 : 0] platform_bramQ_42_rCache;
  wire [70 : 0] platform_bramQ_42_rCache_D_IN;
  wire platform_bramQ_42_rCache_EN;

  // register platform_bramQ_42_rRdPtr
  reg [5 : 0] platform_bramQ_42_rRdPtr;
  wire [5 : 0] platform_bramQ_42_rRdPtr_D_IN;
  wire platform_bramQ_42_rRdPtr_EN;

  // register platform_bramQ_42_rWrPtr
  reg [5 : 0] platform_bramQ_42_rWrPtr;
  wire [5 : 0] platform_bramQ_42_rWrPtr_D_IN;
  wire platform_bramQ_42_rWrPtr_EN;

  // register platform_bramQ_43_rCache
  reg [70 : 0] platform_bramQ_43_rCache;
  wire [70 : 0] platform_bramQ_43_rCache_D_IN;
  wire platform_bramQ_43_rCache_EN;

  // register platform_bramQ_43_rRdPtr
  reg [5 : 0] platform_bramQ_43_rRdPtr;
  wire [5 : 0] platform_bramQ_43_rRdPtr_D_IN;
  wire platform_bramQ_43_rRdPtr_EN;

  // register platform_bramQ_43_rWrPtr
  reg [5 : 0] platform_bramQ_43_rWrPtr;
  wire [5 : 0] platform_bramQ_43_rWrPtr_D_IN;
  wire platform_bramQ_43_rWrPtr_EN;

  // register platform_bramQ_44_rCache
  reg [70 : 0] platform_bramQ_44_rCache;
  wire [70 : 0] platform_bramQ_44_rCache_D_IN;
  wire platform_bramQ_44_rCache_EN;

  // register platform_bramQ_44_rRdPtr
  reg [5 : 0] platform_bramQ_44_rRdPtr;
  wire [5 : 0] platform_bramQ_44_rRdPtr_D_IN;
  wire platform_bramQ_44_rRdPtr_EN;

  // register platform_bramQ_44_rWrPtr
  reg [5 : 0] platform_bramQ_44_rWrPtr;
  wire [5 : 0] platform_bramQ_44_rWrPtr_D_IN;
  wire platform_bramQ_44_rWrPtr_EN;

  // register platform_bramQ_45_rCache
  reg [70 : 0] platform_bramQ_45_rCache;
  wire [70 : 0] platform_bramQ_45_rCache_D_IN;
  wire platform_bramQ_45_rCache_EN;

  // register platform_bramQ_45_rRdPtr
  reg [5 : 0] platform_bramQ_45_rRdPtr;
  wire [5 : 0] platform_bramQ_45_rRdPtr_D_IN;
  wire platform_bramQ_45_rRdPtr_EN;

  // register platform_bramQ_45_rWrPtr
  reg [5 : 0] platform_bramQ_45_rWrPtr;
  wire [5 : 0] platform_bramQ_45_rWrPtr_D_IN;
  wire platform_bramQ_45_rWrPtr_EN;

  // register platform_bramQ_46_rCache
  reg [70 : 0] platform_bramQ_46_rCache;
  wire [70 : 0] platform_bramQ_46_rCache_D_IN;
  wire platform_bramQ_46_rCache_EN;

  // register platform_bramQ_46_rRdPtr
  reg [5 : 0] platform_bramQ_46_rRdPtr;
  wire [5 : 0] platform_bramQ_46_rRdPtr_D_IN;
  wire platform_bramQ_46_rRdPtr_EN;

  // register platform_bramQ_46_rWrPtr
  reg [5 : 0] platform_bramQ_46_rWrPtr;
  wire [5 : 0] platform_bramQ_46_rWrPtr_D_IN;
  wire platform_bramQ_46_rWrPtr_EN;

  // register platform_bramQ_47_rCache
  reg [70 : 0] platform_bramQ_47_rCache;
  wire [70 : 0] platform_bramQ_47_rCache_D_IN;
  wire platform_bramQ_47_rCache_EN;

  // register platform_bramQ_47_rRdPtr
  reg [5 : 0] platform_bramQ_47_rRdPtr;
  wire [5 : 0] platform_bramQ_47_rRdPtr_D_IN;
  wire platform_bramQ_47_rRdPtr_EN;

  // register platform_bramQ_47_rWrPtr
  reg [5 : 0] platform_bramQ_47_rWrPtr;
  wire [5 : 0] platform_bramQ_47_rWrPtr_D_IN;
  wire platform_bramQ_47_rWrPtr_EN;

  // register platform_bramQ_48_rCache
  reg [70 : 0] platform_bramQ_48_rCache;
  wire [70 : 0] platform_bramQ_48_rCache_D_IN;
  wire platform_bramQ_48_rCache_EN;

  // register platform_bramQ_48_rRdPtr
  reg [5 : 0] platform_bramQ_48_rRdPtr;
  wire [5 : 0] platform_bramQ_48_rRdPtr_D_IN;
  wire platform_bramQ_48_rRdPtr_EN;

  // register platform_bramQ_48_rWrPtr
  reg [5 : 0] platform_bramQ_48_rWrPtr;
  wire [5 : 0] platform_bramQ_48_rWrPtr_D_IN;
  wire platform_bramQ_48_rWrPtr_EN;

  // register platform_bramQ_49_rCache
  reg [70 : 0] platform_bramQ_49_rCache;
  wire [70 : 0] platform_bramQ_49_rCache_D_IN;
  wire platform_bramQ_49_rCache_EN;

  // register platform_bramQ_49_rRdPtr
  reg [5 : 0] platform_bramQ_49_rRdPtr;
  wire [5 : 0] platform_bramQ_49_rRdPtr_D_IN;
  wire platform_bramQ_49_rRdPtr_EN;

  // register platform_bramQ_49_rWrPtr
  reg [5 : 0] platform_bramQ_49_rWrPtr;
  wire [5 : 0] platform_bramQ_49_rWrPtr_D_IN;
  wire platform_bramQ_49_rWrPtr_EN;

  // register platform_bramQ_4_rCache
  reg [70 : 0] platform_bramQ_4_rCache;
  wire [70 : 0] platform_bramQ_4_rCache_D_IN;
  wire platform_bramQ_4_rCache_EN;

  // register platform_bramQ_4_rRdPtr
  reg [5 : 0] platform_bramQ_4_rRdPtr;
  wire [5 : 0] platform_bramQ_4_rRdPtr_D_IN;
  wire platform_bramQ_4_rRdPtr_EN;

  // register platform_bramQ_4_rWrPtr
  reg [5 : 0] platform_bramQ_4_rWrPtr;
  wire [5 : 0] platform_bramQ_4_rWrPtr_D_IN;
  wire platform_bramQ_4_rWrPtr_EN;

  // register platform_bramQ_50_rCache
  reg [70 : 0] platform_bramQ_50_rCache;
  wire [70 : 0] platform_bramQ_50_rCache_D_IN;
  wire platform_bramQ_50_rCache_EN;

  // register platform_bramQ_50_rRdPtr
  reg [5 : 0] platform_bramQ_50_rRdPtr;
  wire [5 : 0] platform_bramQ_50_rRdPtr_D_IN;
  wire platform_bramQ_50_rRdPtr_EN;

  // register platform_bramQ_50_rWrPtr
  reg [5 : 0] platform_bramQ_50_rWrPtr;
  wire [5 : 0] platform_bramQ_50_rWrPtr_D_IN;
  wire platform_bramQ_50_rWrPtr_EN;

  // register platform_bramQ_51_rCache
  reg [70 : 0] platform_bramQ_51_rCache;
  wire [70 : 0] platform_bramQ_51_rCache_D_IN;
  wire platform_bramQ_51_rCache_EN;

  // register platform_bramQ_51_rRdPtr
  reg [5 : 0] platform_bramQ_51_rRdPtr;
  wire [5 : 0] platform_bramQ_51_rRdPtr_D_IN;
  wire platform_bramQ_51_rRdPtr_EN;

  // register platform_bramQ_51_rWrPtr
  reg [5 : 0] platform_bramQ_51_rWrPtr;
  wire [5 : 0] platform_bramQ_51_rWrPtr_D_IN;
  wire platform_bramQ_51_rWrPtr_EN;

  // register platform_bramQ_52_rCache
  reg [70 : 0] platform_bramQ_52_rCache;
  wire [70 : 0] platform_bramQ_52_rCache_D_IN;
  wire platform_bramQ_52_rCache_EN;

  // register platform_bramQ_52_rRdPtr
  reg [5 : 0] platform_bramQ_52_rRdPtr;
  wire [5 : 0] platform_bramQ_52_rRdPtr_D_IN;
  wire platform_bramQ_52_rRdPtr_EN;

  // register platform_bramQ_52_rWrPtr
  reg [5 : 0] platform_bramQ_52_rWrPtr;
  wire [5 : 0] platform_bramQ_52_rWrPtr_D_IN;
  wire platform_bramQ_52_rWrPtr_EN;

  // register platform_bramQ_53_rCache
  reg [70 : 0] platform_bramQ_53_rCache;
  wire [70 : 0] platform_bramQ_53_rCache_D_IN;
  wire platform_bramQ_53_rCache_EN;

  // register platform_bramQ_53_rRdPtr
  reg [5 : 0] platform_bramQ_53_rRdPtr;
  wire [5 : 0] platform_bramQ_53_rRdPtr_D_IN;
  wire platform_bramQ_53_rRdPtr_EN;

  // register platform_bramQ_53_rWrPtr
  reg [5 : 0] platform_bramQ_53_rWrPtr;
  wire [5 : 0] platform_bramQ_53_rWrPtr_D_IN;
  wire platform_bramQ_53_rWrPtr_EN;

  // register platform_bramQ_54_rCache
  reg [70 : 0] platform_bramQ_54_rCache;
  wire [70 : 0] platform_bramQ_54_rCache_D_IN;
  wire platform_bramQ_54_rCache_EN;

  // register platform_bramQ_54_rRdPtr
  reg [5 : 0] platform_bramQ_54_rRdPtr;
  wire [5 : 0] platform_bramQ_54_rRdPtr_D_IN;
  wire platform_bramQ_54_rRdPtr_EN;

  // register platform_bramQ_54_rWrPtr
  reg [5 : 0] platform_bramQ_54_rWrPtr;
  wire [5 : 0] platform_bramQ_54_rWrPtr_D_IN;
  wire platform_bramQ_54_rWrPtr_EN;

  // register platform_bramQ_55_rCache
  reg [70 : 0] platform_bramQ_55_rCache;
  wire [70 : 0] platform_bramQ_55_rCache_D_IN;
  wire platform_bramQ_55_rCache_EN;

  // register platform_bramQ_55_rRdPtr
  reg [5 : 0] platform_bramQ_55_rRdPtr;
  wire [5 : 0] platform_bramQ_55_rRdPtr_D_IN;
  wire platform_bramQ_55_rRdPtr_EN;

  // register platform_bramQ_55_rWrPtr
  reg [5 : 0] platform_bramQ_55_rWrPtr;
  wire [5 : 0] platform_bramQ_55_rWrPtr_D_IN;
  wire platform_bramQ_55_rWrPtr_EN;

  // register platform_bramQ_56_rCache
  reg [70 : 0] platform_bramQ_56_rCache;
  wire [70 : 0] platform_bramQ_56_rCache_D_IN;
  wire platform_bramQ_56_rCache_EN;

  // register platform_bramQ_56_rRdPtr
  reg [5 : 0] platform_bramQ_56_rRdPtr;
  wire [5 : 0] platform_bramQ_56_rRdPtr_D_IN;
  wire platform_bramQ_56_rRdPtr_EN;

  // register platform_bramQ_56_rWrPtr
  reg [5 : 0] platform_bramQ_56_rWrPtr;
  wire [5 : 0] platform_bramQ_56_rWrPtr_D_IN;
  wire platform_bramQ_56_rWrPtr_EN;

  // register platform_bramQ_57_rCache
  reg [70 : 0] platform_bramQ_57_rCache;
  wire [70 : 0] platform_bramQ_57_rCache_D_IN;
  wire platform_bramQ_57_rCache_EN;

  // register platform_bramQ_57_rRdPtr
  reg [5 : 0] platform_bramQ_57_rRdPtr;
  wire [5 : 0] platform_bramQ_57_rRdPtr_D_IN;
  wire platform_bramQ_57_rRdPtr_EN;

  // register platform_bramQ_57_rWrPtr
  reg [5 : 0] platform_bramQ_57_rWrPtr;
  wire [5 : 0] platform_bramQ_57_rWrPtr_D_IN;
  wire platform_bramQ_57_rWrPtr_EN;

  // register platform_bramQ_58_rCache
  reg [70 : 0] platform_bramQ_58_rCache;
  wire [70 : 0] platform_bramQ_58_rCache_D_IN;
  wire platform_bramQ_58_rCache_EN;

  // register platform_bramQ_58_rRdPtr
  reg [5 : 0] platform_bramQ_58_rRdPtr;
  wire [5 : 0] platform_bramQ_58_rRdPtr_D_IN;
  wire platform_bramQ_58_rRdPtr_EN;

  // register platform_bramQ_58_rWrPtr
  reg [5 : 0] platform_bramQ_58_rWrPtr;
  wire [5 : 0] platform_bramQ_58_rWrPtr_D_IN;
  wire platform_bramQ_58_rWrPtr_EN;

  // register platform_bramQ_59_rCache
  reg [70 : 0] platform_bramQ_59_rCache;
  wire [70 : 0] platform_bramQ_59_rCache_D_IN;
  wire platform_bramQ_59_rCache_EN;

  // register platform_bramQ_59_rRdPtr
  reg [5 : 0] platform_bramQ_59_rRdPtr;
  wire [5 : 0] platform_bramQ_59_rRdPtr_D_IN;
  wire platform_bramQ_59_rRdPtr_EN;

  // register platform_bramQ_59_rWrPtr
  reg [5 : 0] platform_bramQ_59_rWrPtr;
  wire [5 : 0] platform_bramQ_59_rWrPtr_D_IN;
  wire platform_bramQ_59_rWrPtr_EN;

  // register platform_bramQ_5_rCache
  reg [70 : 0] platform_bramQ_5_rCache;
  wire [70 : 0] platform_bramQ_5_rCache_D_IN;
  wire platform_bramQ_5_rCache_EN;

  // register platform_bramQ_5_rRdPtr
  reg [5 : 0] platform_bramQ_5_rRdPtr;
  wire [5 : 0] platform_bramQ_5_rRdPtr_D_IN;
  wire platform_bramQ_5_rRdPtr_EN;

  // register platform_bramQ_5_rWrPtr
  reg [5 : 0] platform_bramQ_5_rWrPtr;
  wire [5 : 0] platform_bramQ_5_rWrPtr_D_IN;
  wire platform_bramQ_5_rWrPtr_EN;

  // register platform_bramQ_60_rCache
  reg [70 : 0] platform_bramQ_60_rCache;
  wire [70 : 0] platform_bramQ_60_rCache_D_IN;
  wire platform_bramQ_60_rCache_EN;

  // register platform_bramQ_60_rRdPtr
  reg [5 : 0] platform_bramQ_60_rRdPtr;
  wire [5 : 0] platform_bramQ_60_rRdPtr_D_IN;
  wire platform_bramQ_60_rRdPtr_EN;

  // register platform_bramQ_60_rWrPtr
  reg [5 : 0] platform_bramQ_60_rWrPtr;
  wire [5 : 0] platform_bramQ_60_rWrPtr_D_IN;
  wire platform_bramQ_60_rWrPtr_EN;

  // register platform_bramQ_61_rCache
  reg [70 : 0] platform_bramQ_61_rCache;
  wire [70 : 0] platform_bramQ_61_rCache_D_IN;
  wire platform_bramQ_61_rCache_EN;

  // register platform_bramQ_61_rRdPtr
  reg [5 : 0] platform_bramQ_61_rRdPtr;
  wire [5 : 0] platform_bramQ_61_rRdPtr_D_IN;
  wire platform_bramQ_61_rRdPtr_EN;

  // register platform_bramQ_61_rWrPtr
  reg [5 : 0] platform_bramQ_61_rWrPtr;
  wire [5 : 0] platform_bramQ_61_rWrPtr_D_IN;
  wire platform_bramQ_61_rWrPtr_EN;

  // register platform_bramQ_62_rCache
  reg [70 : 0] platform_bramQ_62_rCache;
  wire [70 : 0] platform_bramQ_62_rCache_D_IN;
  wire platform_bramQ_62_rCache_EN;

  // register platform_bramQ_62_rRdPtr
  reg [5 : 0] platform_bramQ_62_rRdPtr;
  wire [5 : 0] platform_bramQ_62_rRdPtr_D_IN;
  wire platform_bramQ_62_rRdPtr_EN;

  // register platform_bramQ_62_rWrPtr
  reg [5 : 0] platform_bramQ_62_rWrPtr;
  wire [5 : 0] platform_bramQ_62_rWrPtr_D_IN;
  wire platform_bramQ_62_rWrPtr_EN;

  // register platform_bramQ_63_rCache
  reg [70 : 0] platform_bramQ_63_rCache;
  wire [70 : 0] platform_bramQ_63_rCache_D_IN;
  wire platform_bramQ_63_rCache_EN;

  // register platform_bramQ_63_rRdPtr
  reg [5 : 0] platform_bramQ_63_rRdPtr;
  wire [5 : 0] platform_bramQ_63_rRdPtr_D_IN;
  wire platform_bramQ_63_rRdPtr_EN;

  // register platform_bramQ_63_rWrPtr
  reg [5 : 0] platform_bramQ_63_rWrPtr;
  wire [5 : 0] platform_bramQ_63_rWrPtr_D_IN;
  wire platform_bramQ_63_rWrPtr_EN;

  // register platform_bramQ_64_rCache
  reg [70 : 0] platform_bramQ_64_rCache;
  wire [70 : 0] platform_bramQ_64_rCache_D_IN;
  wire platform_bramQ_64_rCache_EN;

  // register platform_bramQ_64_rRdPtr
  reg [5 : 0] platform_bramQ_64_rRdPtr;
  wire [5 : 0] platform_bramQ_64_rRdPtr_D_IN;
  wire platform_bramQ_64_rRdPtr_EN;

  // register platform_bramQ_64_rWrPtr
  reg [5 : 0] platform_bramQ_64_rWrPtr;
  wire [5 : 0] platform_bramQ_64_rWrPtr_D_IN;
  wire platform_bramQ_64_rWrPtr_EN;

  // register platform_bramQ_65_rCache
  reg [70 : 0] platform_bramQ_65_rCache;
  wire [70 : 0] platform_bramQ_65_rCache_D_IN;
  wire platform_bramQ_65_rCache_EN;

  // register platform_bramQ_65_rRdPtr
  reg [5 : 0] platform_bramQ_65_rRdPtr;
  wire [5 : 0] platform_bramQ_65_rRdPtr_D_IN;
  wire platform_bramQ_65_rRdPtr_EN;

  // register platform_bramQ_65_rWrPtr
  reg [5 : 0] platform_bramQ_65_rWrPtr;
  wire [5 : 0] platform_bramQ_65_rWrPtr_D_IN;
  wire platform_bramQ_65_rWrPtr_EN;

  // register platform_bramQ_66_rCache
  reg [70 : 0] platform_bramQ_66_rCache;
  wire [70 : 0] platform_bramQ_66_rCache_D_IN;
  wire platform_bramQ_66_rCache_EN;

  // register platform_bramQ_66_rRdPtr
  reg [5 : 0] platform_bramQ_66_rRdPtr;
  wire [5 : 0] platform_bramQ_66_rRdPtr_D_IN;
  wire platform_bramQ_66_rRdPtr_EN;

  // register platform_bramQ_66_rWrPtr
  reg [5 : 0] platform_bramQ_66_rWrPtr;
  wire [5 : 0] platform_bramQ_66_rWrPtr_D_IN;
  wire platform_bramQ_66_rWrPtr_EN;

  // register platform_bramQ_67_rCache
  reg [70 : 0] platform_bramQ_67_rCache;
  wire [70 : 0] platform_bramQ_67_rCache_D_IN;
  wire platform_bramQ_67_rCache_EN;

  // register platform_bramQ_67_rRdPtr
  reg [5 : 0] platform_bramQ_67_rRdPtr;
  wire [5 : 0] platform_bramQ_67_rRdPtr_D_IN;
  wire platform_bramQ_67_rRdPtr_EN;

  // register platform_bramQ_67_rWrPtr
  reg [5 : 0] platform_bramQ_67_rWrPtr;
  wire [5 : 0] platform_bramQ_67_rWrPtr_D_IN;
  wire platform_bramQ_67_rWrPtr_EN;

  // register platform_bramQ_68_rCache
  reg [70 : 0] platform_bramQ_68_rCache;
  wire [70 : 0] platform_bramQ_68_rCache_D_IN;
  wire platform_bramQ_68_rCache_EN;

  // register platform_bramQ_68_rRdPtr
  reg [5 : 0] platform_bramQ_68_rRdPtr;
  wire [5 : 0] platform_bramQ_68_rRdPtr_D_IN;
  wire platform_bramQ_68_rRdPtr_EN;

  // register platform_bramQ_68_rWrPtr
  reg [5 : 0] platform_bramQ_68_rWrPtr;
  wire [5 : 0] platform_bramQ_68_rWrPtr_D_IN;
  wire platform_bramQ_68_rWrPtr_EN;

  // register platform_bramQ_69_rCache
  reg [70 : 0] platform_bramQ_69_rCache;
  wire [70 : 0] platform_bramQ_69_rCache_D_IN;
  wire platform_bramQ_69_rCache_EN;

  // register platform_bramQ_69_rRdPtr
  reg [5 : 0] platform_bramQ_69_rRdPtr;
  wire [5 : 0] platform_bramQ_69_rRdPtr_D_IN;
  wire platform_bramQ_69_rRdPtr_EN;

  // register platform_bramQ_69_rWrPtr
  reg [5 : 0] platform_bramQ_69_rWrPtr;
  wire [5 : 0] platform_bramQ_69_rWrPtr_D_IN;
  wire platform_bramQ_69_rWrPtr_EN;

  // register platform_bramQ_6_rCache
  reg [70 : 0] platform_bramQ_6_rCache;
  wire [70 : 0] platform_bramQ_6_rCache_D_IN;
  wire platform_bramQ_6_rCache_EN;

  // register platform_bramQ_6_rRdPtr
  reg [5 : 0] platform_bramQ_6_rRdPtr;
  wire [5 : 0] platform_bramQ_6_rRdPtr_D_IN;
  wire platform_bramQ_6_rRdPtr_EN;

  // register platform_bramQ_6_rWrPtr
  reg [5 : 0] platform_bramQ_6_rWrPtr;
  wire [5 : 0] platform_bramQ_6_rWrPtr_D_IN;
  wire platform_bramQ_6_rWrPtr_EN;

  // register platform_bramQ_70_rCache
  reg [70 : 0] platform_bramQ_70_rCache;
  wire [70 : 0] platform_bramQ_70_rCache_D_IN;
  wire platform_bramQ_70_rCache_EN;

  // register platform_bramQ_70_rRdPtr
  reg [5 : 0] platform_bramQ_70_rRdPtr;
  wire [5 : 0] platform_bramQ_70_rRdPtr_D_IN;
  wire platform_bramQ_70_rRdPtr_EN;

  // register platform_bramQ_70_rWrPtr
  reg [5 : 0] platform_bramQ_70_rWrPtr;
  wire [5 : 0] platform_bramQ_70_rWrPtr_D_IN;
  wire platform_bramQ_70_rWrPtr_EN;

  // register platform_bramQ_71_rCache
  reg [70 : 0] platform_bramQ_71_rCache;
  wire [70 : 0] platform_bramQ_71_rCache_D_IN;
  wire platform_bramQ_71_rCache_EN;

  // register platform_bramQ_71_rRdPtr
  reg [5 : 0] platform_bramQ_71_rRdPtr;
  wire [5 : 0] platform_bramQ_71_rRdPtr_D_IN;
  wire platform_bramQ_71_rRdPtr_EN;

  // register platform_bramQ_71_rWrPtr
  reg [5 : 0] platform_bramQ_71_rWrPtr;
  wire [5 : 0] platform_bramQ_71_rWrPtr_D_IN;
  wire platform_bramQ_71_rWrPtr_EN;

  // register platform_bramQ_72_rCache
  reg [70 : 0] platform_bramQ_72_rCache;
  wire [70 : 0] platform_bramQ_72_rCache_D_IN;
  wire platform_bramQ_72_rCache_EN;

  // register platform_bramQ_72_rRdPtr
  reg [5 : 0] platform_bramQ_72_rRdPtr;
  wire [5 : 0] platform_bramQ_72_rRdPtr_D_IN;
  wire platform_bramQ_72_rRdPtr_EN;

  // register platform_bramQ_72_rWrPtr
  reg [5 : 0] platform_bramQ_72_rWrPtr;
  wire [5 : 0] platform_bramQ_72_rWrPtr_D_IN;
  wire platform_bramQ_72_rWrPtr_EN;

  // register platform_bramQ_73_rCache
  reg [70 : 0] platform_bramQ_73_rCache;
  wire [70 : 0] platform_bramQ_73_rCache_D_IN;
  wire platform_bramQ_73_rCache_EN;

  // register platform_bramQ_73_rRdPtr
  reg [5 : 0] platform_bramQ_73_rRdPtr;
  wire [5 : 0] platform_bramQ_73_rRdPtr_D_IN;
  wire platform_bramQ_73_rRdPtr_EN;

  // register platform_bramQ_73_rWrPtr
  reg [5 : 0] platform_bramQ_73_rWrPtr;
  wire [5 : 0] platform_bramQ_73_rWrPtr_D_IN;
  wire platform_bramQ_73_rWrPtr_EN;

  // register platform_bramQ_74_rCache
  reg [70 : 0] platform_bramQ_74_rCache;
  wire [70 : 0] platform_bramQ_74_rCache_D_IN;
  wire platform_bramQ_74_rCache_EN;

  // register platform_bramQ_74_rRdPtr
  reg [5 : 0] platform_bramQ_74_rRdPtr;
  wire [5 : 0] platform_bramQ_74_rRdPtr_D_IN;
  wire platform_bramQ_74_rRdPtr_EN;

  // register platform_bramQ_74_rWrPtr
  reg [5 : 0] platform_bramQ_74_rWrPtr;
  wire [5 : 0] platform_bramQ_74_rWrPtr_D_IN;
  wire platform_bramQ_74_rWrPtr_EN;

  // register platform_bramQ_75_rCache
  reg [70 : 0] platform_bramQ_75_rCache;
  wire [70 : 0] platform_bramQ_75_rCache_D_IN;
  wire platform_bramQ_75_rCache_EN;

  // register platform_bramQ_75_rRdPtr
  reg [5 : 0] platform_bramQ_75_rRdPtr;
  wire [5 : 0] platform_bramQ_75_rRdPtr_D_IN;
  wire platform_bramQ_75_rRdPtr_EN;

  // register platform_bramQ_75_rWrPtr
  reg [5 : 0] platform_bramQ_75_rWrPtr;
  wire [5 : 0] platform_bramQ_75_rWrPtr_D_IN;
  wire platform_bramQ_75_rWrPtr_EN;

  // register platform_bramQ_76_rCache
  reg [70 : 0] platform_bramQ_76_rCache;
  wire [70 : 0] platform_bramQ_76_rCache_D_IN;
  wire platform_bramQ_76_rCache_EN;

  // register platform_bramQ_76_rRdPtr
  reg [5 : 0] platform_bramQ_76_rRdPtr;
  wire [5 : 0] platform_bramQ_76_rRdPtr_D_IN;
  wire platform_bramQ_76_rRdPtr_EN;

  // register platform_bramQ_76_rWrPtr
  reg [5 : 0] platform_bramQ_76_rWrPtr;
  wire [5 : 0] platform_bramQ_76_rWrPtr_D_IN;
  wire platform_bramQ_76_rWrPtr_EN;

  // register platform_bramQ_77_rCache
  reg [70 : 0] platform_bramQ_77_rCache;
  wire [70 : 0] platform_bramQ_77_rCache_D_IN;
  wire platform_bramQ_77_rCache_EN;

  // register platform_bramQ_77_rRdPtr
  reg [5 : 0] platform_bramQ_77_rRdPtr;
  wire [5 : 0] platform_bramQ_77_rRdPtr_D_IN;
  wire platform_bramQ_77_rRdPtr_EN;

  // register platform_bramQ_77_rWrPtr
  reg [5 : 0] platform_bramQ_77_rWrPtr;
  wire [5 : 0] platform_bramQ_77_rWrPtr_D_IN;
  wire platform_bramQ_77_rWrPtr_EN;

  // register platform_bramQ_78_rCache
  reg [70 : 0] platform_bramQ_78_rCache;
  wire [70 : 0] platform_bramQ_78_rCache_D_IN;
  wire platform_bramQ_78_rCache_EN;

  // register platform_bramQ_78_rRdPtr
  reg [5 : 0] platform_bramQ_78_rRdPtr;
  wire [5 : 0] platform_bramQ_78_rRdPtr_D_IN;
  wire platform_bramQ_78_rRdPtr_EN;

  // register platform_bramQ_78_rWrPtr
  reg [5 : 0] platform_bramQ_78_rWrPtr;
  wire [5 : 0] platform_bramQ_78_rWrPtr_D_IN;
  wire platform_bramQ_78_rWrPtr_EN;

  // register platform_bramQ_79_rCache
  reg [70 : 0] platform_bramQ_79_rCache;
  wire [70 : 0] platform_bramQ_79_rCache_D_IN;
  wire platform_bramQ_79_rCache_EN;

  // register platform_bramQ_79_rRdPtr
  reg [5 : 0] platform_bramQ_79_rRdPtr;
  wire [5 : 0] platform_bramQ_79_rRdPtr_D_IN;
  wire platform_bramQ_79_rRdPtr_EN;

  // register platform_bramQ_79_rWrPtr
  reg [5 : 0] platform_bramQ_79_rWrPtr;
  wire [5 : 0] platform_bramQ_79_rWrPtr_D_IN;
  wire platform_bramQ_79_rWrPtr_EN;

  // register platform_bramQ_7_rCache
  reg [70 : 0] platform_bramQ_7_rCache;
  wire [70 : 0] platform_bramQ_7_rCache_D_IN;
  wire platform_bramQ_7_rCache_EN;

  // register platform_bramQ_7_rRdPtr
  reg [5 : 0] platform_bramQ_7_rRdPtr;
  wire [5 : 0] platform_bramQ_7_rRdPtr_D_IN;
  wire platform_bramQ_7_rRdPtr_EN;

  // register platform_bramQ_7_rWrPtr
  reg [5 : 0] platform_bramQ_7_rWrPtr;
  wire [5 : 0] platform_bramQ_7_rWrPtr_D_IN;
  wire platform_bramQ_7_rWrPtr_EN;

  // register platform_bramQ_80_rCache
  reg [70 : 0] platform_bramQ_80_rCache;
  wire [70 : 0] platform_bramQ_80_rCache_D_IN;
  wire platform_bramQ_80_rCache_EN;

  // register platform_bramQ_80_rRdPtr
  reg [5 : 0] platform_bramQ_80_rRdPtr;
  wire [5 : 0] platform_bramQ_80_rRdPtr_D_IN;
  wire platform_bramQ_80_rRdPtr_EN;

  // register platform_bramQ_80_rWrPtr
  reg [5 : 0] platform_bramQ_80_rWrPtr;
  wire [5 : 0] platform_bramQ_80_rWrPtr_D_IN;
  wire platform_bramQ_80_rWrPtr_EN;

  // register platform_bramQ_81_rCache
  reg [70 : 0] platform_bramQ_81_rCache;
  wire [70 : 0] platform_bramQ_81_rCache_D_IN;
  wire platform_bramQ_81_rCache_EN;

  // register platform_bramQ_81_rRdPtr
  reg [5 : 0] platform_bramQ_81_rRdPtr;
  wire [5 : 0] platform_bramQ_81_rRdPtr_D_IN;
  wire platform_bramQ_81_rRdPtr_EN;

  // register platform_bramQ_81_rWrPtr
  reg [5 : 0] platform_bramQ_81_rWrPtr;
  wire [5 : 0] platform_bramQ_81_rWrPtr_D_IN;
  wire platform_bramQ_81_rWrPtr_EN;

  // register platform_bramQ_82_rCache
  reg [70 : 0] platform_bramQ_82_rCache;
  wire [70 : 0] platform_bramQ_82_rCache_D_IN;
  wire platform_bramQ_82_rCache_EN;

  // register platform_bramQ_82_rRdPtr
  reg [5 : 0] platform_bramQ_82_rRdPtr;
  wire [5 : 0] platform_bramQ_82_rRdPtr_D_IN;
  wire platform_bramQ_82_rRdPtr_EN;

  // register platform_bramQ_82_rWrPtr
  reg [5 : 0] platform_bramQ_82_rWrPtr;
  wire [5 : 0] platform_bramQ_82_rWrPtr_D_IN;
  wire platform_bramQ_82_rWrPtr_EN;

  // register platform_bramQ_83_rCache
  reg [70 : 0] platform_bramQ_83_rCache;
  wire [70 : 0] platform_bramQ_83_rCache_D_IN;
  wire platform_bramQ_83_rCache_EN;

  // register platform_bramQ_83_rRdPtr
  reg [5 : 0] platform_bramQ_83_rRdPtr;
  wire [5 : 0] platform_bramQ_83_rRdPtr_D_IN;
  wire platform_bramQ_83_rRdPtr_EN;

  // register platform_bramQ_83_rWrPtr
  reg [5 : 0] platform_bramQ_83_rWrPtr;
  wire [5 : 0] platform_bramQ_83_rWrPtr_D_IN;
  wire platform_bramQ_83_rWrPtr_EN;

  // register platform_bramQ_84_rCache
  reg [70 : 0] platform_bramQ_84_rCache;
  wire [70 : 0] platform_bramQ_84_rCache_D_IN;
  wire platform_bramQ_84_rCache_EN;

  // register platform_bramQ_84_rRdPtr
  reg [5 : 0] platform_bramQ_84_rRdPtr;
  wire [5 : 0] platform_bramQ_84_rRdPtr_D_IN;
  wire platform_bramQ_84_rRdPtr_EN;

  // register platform_bramQ_84_rWrPtr
  reg [5 : 0] platform_bramQ_84_rWrPtr;
  wire [5 : 0] platform_bramQ_84_rWrPtr_D_IN;
  wire platform_bramQ_84_rWrPtr_EN;

  // register platform_bramQ_85_rCache
  reg [70 : 0] platform_bramQ_85_rCache;
  wire [70 : 0] platform_bramQ_85_rCache_D_IN;
  wire platform_bramQ_85_rCache_EN;

  // register platform_bramQ_85_rRdPtr
  reg [5 : 0] platform_bramQ_85_rRdPtr;
  wire [5 : 0] platform_bramQ_85_rRdPtr_D_IN;
  wire platform_bramQ_85_rRdPtr_EN;

  // register platform_bramQ_85_rWrPtr
  reg [5 : 0] platform_bramQ_85_rWrPtr;
  wire [5 : 0] platform_bramQ_85_rWrPtr_D_IN;
  wire platform_bramQ_85_rWrPtr_EN;

  // register platform_bramQ_86_rCache
  reg [70 : 0] platform_bramQ_86_rCache;
  wire [70 : 0] platform_bramQ_86_rCache_D_IN;
  wire platform_bramQ_86_rCache_EN;

  // register platform_bramQ_86_rRdPtr
  reg [5 : 0] platform_bramQ_86_rRdPtr;
  wire [5 : 0] platform_bramQ_86_rRdPtr_D_IN;
  wire platform_bramQ_86_rRdPtr_EN;

  // register platform_bramQ_86_rWrPtr
  reg [5 : 0] platform_bramQ_86_rWrPtr;
  wire [5 : 0] platform_bramQ_86_rWrPtr_D_IN;
  wire platform_bramQ_86_rWrPtr_EN;

  // register platform_bramQ_87_rCache
  reg [70 : 0] platform_bramQ_87_rCache;
  wire [70 : 0] platform_bramQ_87_rCache_D_IN;
  wire platform_bramQ_87_rCache_EN;

  // register platform_bramQ_87_rRdPtr
  reg [5 : 0] platform_bramQ_87_rRdPtr;
  wire [5 : 0] platform_bramQ_87_rRdPtr_D_IN;
  wire platform_bramQ_87_rRdPtr_EN;

  // register platform_bramQ_87_rWrPtr
  reg [5 : 0] platform_bramQ_87_rWrPtr;
  wire [5 : 0] platform_bramQ_87_rWrPtr_D_IN;
  wire platform_bramQ_87_rWrPtr_EN;

  // register platform_bramQ_88_rCache
  reg [70 : 0] platform_bramQ_88_rCache;
  wire [70 : 0] platform_bramQ_88_rCache_D_IN;
  wire platform_bramQ_88_rCache_EN;

  // register platform_bramQ_88_rRdPtr
  reg [5 : 0] platform_bramQ_88_rRdPtr;
  wire [5 : 0] platform_bramQ_88_rRdPtr_D_IN;
  wire platform_bramQ_88_rRdPtr_EN;

  // register platform_bramQ_88_rWrPtr
  reg [5 : 0] platform_bramQ_88_rWrPtr;
  wire [5 : 0] platform_bramQ_88_rWrPtr_D_IN;
  wire platform_bramQ_88_rWrPtr_EN;

  // register platform_bramQ_89_rCache
  reg [70 : 0] platform_bramQ_89_rCache;
  wire [70 : 0] platform_bramQ_89_rCache_D_IN;
  wire platform_bramQ_89_rCache_EN;

  // register platform_bramQ_89_rRdPtr
  reg [5 : 0] platform_bramQ_89_rRdPtr;
  wire [5 : 0] platform_bramQ_89_rRdPtr_D_IN;
  wire platform_bramQ_89_rRdPtr_EN;

  // register platform_bramQ_89_rWrPtr
  reg [5 : 0] platform_bramQ_89_rWrPtr;
  wire [5 : 0] platform_bramQ_89_rWrPtr_D_IN;
  wire platform_bramQ_89_rWrPtr_EN;

  // register platform_bramQ_8_rCache
  reg [70 : 0] platform_bramQ_8_rCache;
  wire [70 : 0] platform_bramQ_8_rCache_D_IN;
  wire platform_bramQ_8_rCache_EN;

  // register platform_bramQ_8_rRdPtr
  reg [5 : 0] platform_bramQ_8_rRdPtr;
  wire [5 : 0] platform_bramQ_8_rRdPtr_D_IN;
  wire platform_bramQ_8_rRdPtr_EN;

  // register platform_bramQ_8_rWrPtr
  reg [5 : 0] platform_bramQ_8_rWrPtr;
  wire [5 : 0] platform_bramQ_8_rWrPtr_D_IN;
  wire platform_bramQ_8_rWrPtr_EN;

  // register platform_bramQ_90_rCache
  reg [70 : 0] platform_bramQ_90_rCache;
  wire [70 : 0] platform_bramQ_90_rCache_D_IN;
  wire platform_bramQ_90_rCache_EN;

  // register platform_bramQ_90_rRdPtr
  reg [5 : 0] platform_bramQ_90_rRdPtr;
  wire [5 : 0] platform_bramQ_90_rRdPtr_D_IN;
  wire platform_bramQ_90_rRdPtr_EN;

  // register platform_bramQ_90_rWrPtr
  reg [5 : 0] platform_bramQ_90_rWrPtr;
  wire [5 : 0] platform_bramQ_90_rWrPtr_D_IN;
  wire platform_bramQ_90_rWrPtr_EN;

  // register platform_bramQ_91_rCache
  reg [70 : 0] platform_bramQ_91_rCache;
  wire [70 : 0] platform_bramQ_91_rCache_D_IN;
  wire platform_bramQ_91_rCache_EN;

  // register platform_bramQ_91_rRdPtr
  reg [5 : 0] platform_bramQ_91_rRdPtr;
  wire [5 : 0] platform_bramQ_91_rRdPtr_D_IN;
  wire platform_bramQ_91_rRdPtr_EN;

  // register platform_bramQ_91_rWrPtr
  reg [5 : 0] platform_bramQ_91_rWrPtr;
  wire [5 : 0] platform_bramQ_91_rWrPtr_D_IN;
  wire platform_bramQ_91_rWrPtr_EN;

  // register platform_bramQ_92_rCache
  reg [70 : 0] platform_bramQ_92_rCache;
  wire [70 : 0] platform_bramQ_92_rCache_D_IN;
  wire platform_bramQ_92_rCache_EN;

  // register platform_bramQ_92_rRdPtr
  reg [5 : 0] platform_bramQ_92_rRdPtr;
  wire [5 : 0] platform_bramQ_92_rRdPtr_D_IN;
  wire platform_bramQ_92_rRdPtr_EN;

  // register platform_bramQ_92_rWrPtr
  reg [5 : 0] platform_bramQ_92_rWrPtr;
  wire [5 : 0] platform_bramQ_92_rWrPtr_D_IN;
  wire platform_bramQ_92_rWrPtr_EN;

  // register platform_bramQ_93_rCache
  reg [70 : 0] platform_bramQ_93_rCache;
  wire [70 : 0] platform_bramQ_93_rCache_D_IN;
  wire platform_bramQ_93_rCache_EN;

  // register platform_bramQ_93_rRdPtr
  reg [5 : 0] platform_bramQ_93_rRdPtr;
  wire [5 : 0] platform_bramQ_93_rRdPtr_D_IN;
  wire platform_bramQ_93_rRdPtr_EN;

  // register platform_bramQ_93_rWrPtr
  reg [5 : 0] platform_bramQ_93_rWrPtr;
  wire [5 : 0] platform_bramQ_93_rWrPtr_D_IN;
  wire platform_bramQ_93_rWrPtr_EN;

  // register platform_bramQ_94_rCache
  reg [70 : 0] platform_bramQ_94_rCache;
  wire [70 : 0] platform_bramQ_94_rCache_D_IN;
  wire platform_bramQ_94_rCache_EN;

  // register platform_bramQ_94_rRdPtr
  reg [5 : 0] platform_bramQ_94_rRdPtr;
  wire [5 : 0] platform_bramQ_94_rRdPtr_D_IN;
  wire platform_bramQ_94_rRdPtr_EN;

  // register platform_bramQ_94_rWrPtr
  reg [5 : 0] platform_bramQ_94_rWrPtr;
  wire [5 : 0] platform_bramQ_94_rWrPtr_D_IN;
  wire platform_bramQ_94_rWrPtr_EN;

  // register platform_bramQ_95_rCache
  reg [70 : 0] platform_bramQ_95_rCache;
  wire [70 : 0] platform_bramQ_95_rCache_D_IN;
  wire platform_bramQ_95_rCache_EN;

  // register platform_bramQ_95_rRdPtr
  reg [5 : 0] platform_bramQ_95_rRdPtr;
  wire [5 : 0] platform_bramQ_95_rRdPtr_D_IN;
  wire platform_bramQ_95_rRdPtr_EN;

  // register platform_bramQ_95_rWrPtr
  reg [5 : 0] platform_bramQ_95_rWrPtr;
  wire [5 : 0] platform_bramQ_95_rWrPtr_D_IN;
  wire platform_bramQ_95_rWrPtr_EN;

  // register platform_bramQ_96_rCache
  reg [70 : 0] platform_bramQ_96_rCache;
  wire [70 : 0] platform_bramQ_96_rCache_D_IN;
  wire platform_bramQ_96_rCache_EN;

  // register platform_bramQ_96_rRdPtr
  reg [5 : 0] platform_bramQ_96_rRdPtr;
  wire [5 : 0] platform_bramQ_96_rRdPtr_D_IN;
  wire platform_bramQ_96_rRdPtr_EN;

  // register platform_bramQ_96_rWrPtr
  reg [5 : 0] platform_bramQ_96_rWrPtr;
  wire [5 : 0] platform_bramQ_96_rWrPtr_D_IN;
  wire platform_bramQ_96_rWrPtr_EN;

  // register platform_bramQ_97_rCache
  reg [70 : 0] platform_bramQ_97_rCache;
  wire [70 : 0] platform_bramQ_97_rCache_D_IN;
  wire platform_bramQ_97_rCache_EN;

  // register platform_bramQ_97_rRdPtr
  reg [5 : 0] platform_bramQ_97_rRdPtr;
  wire [5 : 0] platform_bramQ_97_rRdPtr_D_IN;
  wire platform_bramQ_97_rRdPtr_EN;

  // register platform_bramQ_97_rWrPtr
  reg [5 : 0] platform_bramQ_97_rWrPtr;
  wire [5 : 0] platform_bramQ_97_rWrPtr_D_IN;
  wire platform_bramQ_97_rWrPtr_EN;

  // register platform_bramQ_98_rCache
  reg [70 : 0] platform_bramQ_98_rCache;
  wire [70 : 0] platform_bramQ_98_rCache_D_IN;
  wire platform_bramQ_98_rCache_EN;

  // register platform_bramQ_98_rRdPtr
  reg [5 : 0] platform_bramQ_98_rRdPtr;
  wire [5 : 0] platform_bramQ_98_rRdPtr_D_IN;
  wire platform_bramQ_98_rRdPtr_EN;

  // register platform_bramQ_98_rWrPtr
  reg [5 : 0] platform_bramQ_98_rWrPtr;
  wire [5 : 0] platform_bramQ_98_rWrPtr_D_IN;
  wire platform_bramQ_98_rWrPtr_EN;

  // register platform_bramQ_99_rCache
  reg [70 : 0] platform_bramQ_99_rCache;
  wire [70 : 0] platform_bramQ_99_rCache_D_IN;
  wire platform_bramQ_99_rCache_EN;

  // register platform_bramQ_99_rRdPtr
  reg [5 : 0] platform_bramQ_99_rRdPtr;
  wire [5 : 0] platform_bramQ_99_rRdPtr_D_IN;
  wire platform_bramQ_99_rRdPtr_EN;

  // register platform_bramQ_99_rWrPtr
  reg [5 : 0] platform_bramQ_99_rWrPtr;
  wire [5 : 0] platform_bramQ_99_rWrPtr_D_IN;
  wire platform_bramQ_99_rWrPtr_EN;

  // register platform_bramQ_9_rCache
  reg [70 : 0] platform_bramQ_9_rCache;
  wire [70 : 0] platform_bramQ_9_rCache_D_IN;
  wire platform_bramQ_9_rCache_EN;

  // register platform_bramQ_9_rRdPtr
  reg [5 : 0] platform_bramQ_9_rRdPtr;
  wire [5 : 0] platform_bramQ_9_rRdPtr_D_IN;
  wire platform_bramQ_9_rRdPtr_EN;

  // register platform_bramQ_9_rWrPtr
  reg [5 : 0] platform_bramQ_9_rWrPtr;
  wire [5 : 0] platform_bramQ_9_rWrPtr_D_IN;
  wire platform_bramQ_9_rWrPtr_EN;

  // ports of submodule auroraIfc
  wire [239 : 0] auroraIfc_receive, auroraIfc_send_data;
  wire [3 : 0] auroraIfc_TXN, auroraIfc_TXP, auroraIfc_rxn_i, auroraIfc_rxp_i;
  wire auroraIfc_CLK_clk,
       auroraIfc_EN_receive,
       auroraIfc_EN_send,
       auroraIfc_RDY_receive,
       auroraIfc_RDY_send,
       auroraIfc_RST_N_rst;

  // ports of submodule auroraL
  wire [31 : 0] auroraL_dD_OUT, auroraL_sD_IN;
  wire auroraL_dDEQ, auroraL_dEMPTY_N, auroraL_sENQ, auroraL_sFULL_N;

  // ports of submodule clockdiv2_clkdiv
  wire [15 : 0] clockdiv2_clkdiv_DI;
  wire [6 : 0] clockdiv2_clkdiv_DADDR;
  wire clockdiv2_clkdiv_CLK0,
       clockdiv2_clkdiv_CLKDV,
       clockdiv2_clkdiv_CLKFB,
       clockdiv2_clkdiv_DEN,
       clockdiv2_clkdiv_DWE,
       clockdiv2_clkdiv_LOCKED,
       clockdiv2_clkdiv_PSEN,
       clockdiv2_clkdiv_PSINCDEC;

  // ports of submodule clockdiv2_clkfbbuf
  wire clockdiv2_clkfbbuf_O;

  // ports of submodule clockdiv2_fastbuf
  wire clockdiv2_fastbuf_O;

  // ports of submodule clockdiv2_fastrst
  wire clockdiv2_fastrst_OUT_RST;

  // ports of submodule clockdiv2_rst
  wire clockdiv2_rst_RESET_OUT;

  // ports of submodule clockdiv2_rst_n
  wire clockdiv2_rst_n_OUT_RST;

  // ports of submodule clockdiv2_slowbuf
  wire clockdiv2_slowbuf_O;

  // ports of submodule clockdiv2_slowrst
  wire clockdiv2_slowrst_OUT_RST;

  // ports of submodule gtp_clk_0
  wire gtp_clk_0_O;

  // ports of submodule nullReset
  wire nullReset_RESET;

  // ports of submodule platform_auroraRQ
  wire [239 : 0] platform_auroraRQ_D_IN, platform_auroraRQ_D_OUT;
  wire platform_auroraRQ_CLR,
       platform_auroraRQ_DEQ,
       platform_auroraRQ_EMPTY_N,
       platform_auroraRQ_ENQ;

  // ports of submodule platform_bramQ_0_memory
  wire [63 : 0] platform_bramQ_0_memory_DIA, platform_bramQ_0_memory_DIB;
  wire [4 : 0] platform_bramQ_0_memory_ADDRA, platform_bramQ_0_memory_ADDRB;
  wire platform_bramQ_0_memory_ENA,
       platform_bramQ_0_memory_ENB,
       platform_bramQ_0_memory_WEA,
       platform_bramQ_0_memory_WEB;

  // ports of submodule platform_bramQ_100_memory
  wire [63 : 0] platform_bramQ_100_memory_DIA, platform_bramQ_100_memory_DIB;
  wire [4 : 0] platform_bramQ_100_memory_ADDRA,
	       platform_bramQ_100_memory_ADDRB;
  wire platform_bramQ_100_memory_ENA,
       platform_bramQ_100_memory_ENB,
       platform_bramQ_100_memory_WEA,
       platform_bramQ_100_memory_WEB;

  // ports of submodule platform_bramQ_101_memory
  wire [63 : 0] platform_bramQ_101_memory_DIA, platform_bramQ_101_memory_DIB;
  wire [4 : 0] platform_bramQ_101_memory_ADDRA,
	       platform_bramQ_101_memory_ADDRB;
  wire platform_bramQ_101_memory_ENA,
       platform_bramQ_101_memory_ENB,
       platform_bramQ_101_memory_WEA,
       platform_bramQ_101_memory_WEB;

  // ports of submodule platform_bramQ_102_memory
  wire [63 : 0] platform_bramQ_102_memory_DIA, platform_bramQ_102_memory_DIB;
  wire [4 : 0] platform_bramQ_102_memory_ADDRA,
	       platform_bramQ_102_memory_ADDRB;
  wire platform_bramQ_102_memory_ENA,
       platform_bramQ_102_memory_ENB,
       platform_bramQ_102_memory_WEA,
       platform_bramQ_102_memory_WEB;

  // ports of submodule platform_bramQ_103_memory
  wire [63 : 0] platform_bramQ_103_memory_DIA, platform_bramQ_103_memory_DIB;
  wire [4 : 0] platform_bramQ_103_memory_ADDRA,
	       platform_bramQ_103_memory_ADDRB;
  wire platform_bramQ_103_memory_ENA,
       platform_bramQ_103_memory_ENB,
       platform_bramQ_103_memory_WEA,
       platform_bramQ_103_memory_WEB;

  // ports of submodule platform_bramQ_104_memory
  wire [63 : 0] platform_bramQ_104_memory_DIA, platform_bramQ_104_memory_DIB;
  wire [4 : 0] platform_bramQ_104_memory_ADDRA,
	       platform_bramQ_104_memory_ADDRB;
  wire platform_bramQ_104_memory_ENA,
       platform_bramQ_104_memory_ENB,
       platform_bramQ_104_memory_WEA,
       platform_bramQ_104_memory_WEB;

  // ports of submodule platform_bramQ_105_memory
  wire [63 : 0] platform_bramQ_105_memory_DIA, platform_bramQ_105_memory_DIB;
  wire [4 : 0] platform_bramQ_105_memory_ADDRA,
	       platform_bramQ_105_memory_ADDRB;
  wire platform_bramQ_105_memory_ENA,
       platform_bramQ_105_memory_ENB,
       platform_bramQ_105_memory_WEA,
       platform_bramQ_105_memory_WEB;

  // ports of submodule platform_bramQ_106_memory
  wire [63 : 0] platform_bramQ_106_memory_DIA, platform_bramQ_106_memory_DIB;
  wire [4 : 0] platform_bramQ_106_memory_ADDRA,
	       platform_bramQ_106_memory_ADDRB;
  wire platform_bramQ_106_memory_ENA,
       platform_bramQ_106_memory_ENB,
       platform_bramQ_106_memory_WEA,
       platform_bramQ_106_memory_WEB;

  // ports of submodule platform_bramQ_107_memory
  wire [63 : 0] platform_bramQ_107_memory_DIA, platform_bramQ_107_memory_DIB;
  wire [4 : 0] platform_bramQ_107_memory_ADDRA,
	       platform_bramQ_107_memory_ADDRB;
  wire platform_bramQ_107_memory_ENA,
       platform_bramQ_107_memory_ENB,
       platform_bramQ_107_memory_WEA,
       platform_bramQ_107_memory_WEB;

  // ports of submodule platform_bramQ_108_memory
  wire [63 : 0] platform_bramQ_108_memory_DIA, platform_bramQ_108_memory_DIB;
  wire [4 : 0] platform_bramQ_108_memory_ADDRA,
	       platform_bramQ_108_memory_ADDRB;
  wire platform_bramQ_108_memory_ENA,
       platform_bramQ_108_memory_ENB,
       platform_bramQ_108_memory_WEA,
       platform_bramQ_108_memory_WEB;

  // ports of submodule platform_bramQ_109_memory
  wire [63 : 0] platform_bramQ_109_memory_DIA, platform_bramQ_109_memory_DIB;
  wire [4 : 0] platform_bramQ_109_memory_ADDRA,
	       platform_bramQ_109_memory_ADDRB;
  wire platform_bramQ_109_memory_ENA,
       platform_bramQ_109_memory_ENB,
       platform_bramQ_109_memory_WEA,
       platform_bramQ_109_memory_WEB;

  // ports of submodule platform_bramQ_10_memory
  wire [63 : 0] platform_bramQ_10_memory_DIA, platform_bramQ_10_memory_DIB;
  wire [4 : 0] platform_bramQ_10_memory_ADDRA, platform_bramQ_10_memory_ADDRB;
  wire platform_bramQ_10_memory_ENA,
       platform_bramQ_10_memory_ENB,
       platform_bramQ_10_memory_WEA,
       platform_bramQ_10_memory_WEB;

  // ports of submodule platform_bramQ_110_memory
  wire [63 : 0] platform_bramQ_110_memory_DIA, platform_bramQ_110_memory_DIB;
  wire [4 : 0] platform_bramQ_110_memory_ADDRA,
	       platform_bramQ_110_memory_ADDRB;
  wire platform_bramQ_110_memory_ENA,
       platform_bramQ_110_memory_ENB,
       platform_bramQ_110_memory_WEA,
       platform_bramQ_110_memory_WEB;

  // ports of submodule platform_bramQ_111_memory
  wire [63 : 0] platform_bramQ_111_memory_DIA, platform_bramQ_111_memory_DIB;
  wire [4 : 0] platform_bramQ_111_memory_ADDRA,
	       platform_bramQ_111_memory_ADDRB;
  wire platform_bramQ_111_memory_ENA,
       platform_bramQ_111_memory_ENB,
       platform_bramQ_111_memory_WEA,
       platform_bramQ_111_memory_WEB;

  // ports of submodule platform_bramQ_112_memory
  wire [63 : 0] platform_bramQ_112_memory_DIA, platform_bramQ_112_memory_DIB;
  wire [4 : 0] platform_bramQ_112_memory_ADDRA,
	       platform_bramQ_112_memory_ADDRB;
  wire platform_bramQ_112_memory_ENA,
       platform_bramQ_112_memory_ENB,
       platform_bramQ_112_memory_WEA,
       platform_bramQ_112_memory_WEB;

  // ports of submodule platform_bramQ_113_memory
  wire [63 : 0] platform_bramQ_113_memory_DIA, platform_bramQ_113_memory_DIB;
  wire [4 : 0] platform_bramQ_113_memory_ADDRA,
	       platform_bramQ_113_memory_ADDRB;
  wire platform_bramQ_113_memory_ENA,
       platform_bramQ_113_memory_ENB,
       platform_bramQ_113_memory_WEA,
       platform_bramQ_113_memory_WEB;

  // ports of submodule platform_bramQ_114_memory
  wire [63 : 0] platform_bramQ_114_memory_DIA, platform_bramQ_114_memory_DIB;
  wire [4 : 0] platform_bramQ_114_memory_ADDRA,
	       platform_bramQ_114_memory_ADDRB;
  wire platform_bramQ_114_memory_ENA,
       platform_bramQ_114_memory_ENB,
       platform_bramQ_114_memory_WEA,
       platform_bramQ_114_memory_WEB;

  // ports of submodule platform_bramQ_115_memory
  wire [63 : 0] platform_bramQ_115_memory_DIA, platform_bramQ_115_memory_DIB;
  wire [4 : 0] platform_bramQ_115_memory_ADDRA,
	       platform_bramQ_115_memory_ADDRB;
  wire platform_bramQ_115_memory_ENA,
       platform_bramQ_115_memory_ENB,
       platform_bramQ_115_memory_WEA,
       platform_bramQ_115_memory_WEB;

  // ports of submodule platform_bramQ_116_memory
  wire [63 : 0] platform_bramQ_116_memory_DIA, platform_bramQ_116_memory_DIB;
  wire [4 : 0] platform_bramQ_116_memory_ADDRA,
	       platform_bramQ_116_memory_ADDRB;
  wire platform_bramQ_116_memory_ENA,
       platform_bramQ_116_memory_ENB,
       platform_bramQ_116_memory_WEA,
       platform_bramQ_116_memory_WEB;

  // ports of submodule platform_bramQ_117_memory
  wire [63 : 0] platform_bramQ_117_memory_DIA, platform_bramQ_117_memory_DIB;
  wire [4 : 0] platform_bramQ_117_memory_ADDRA,
	       platform_bramQ_117_memory_ADDRB;
  wire platform_bramQ_117_memory_ENA,
       platform_bramQ_117_memory_ENB,
       platform_bramQ_117_memory_WEA,
       platform_bramQ_117_memory_WEB;

  // ports of submodule platform_bramQ_118_memory
  wire [63 : 0] platform_bramQ_118_memory_DIA, platform_bramQ_118_memory_DIB;
  wire [4 : 0] platform_bramQ_118_memory_ADDRA,
	       platform_bramQ_118_memory_ADDRB;
  wire platform_bramQ_118_memory_ENA,
       platform_bramQ_118_memory_ENB,
       platform_bramQ_118_memory_WEA,
       platform_bramQ_118_memory_WEB;

  // ports of submodule platform_bramQ_119_memory
  wire [63 : 0] platform_bramQ_119_memory_DIA, platform_bramQ_119_memory_DIB;
  wire [4 : 0] platform_bramQ_119_memory_ADDRA,
	       platform_bramQ_119_memory_ADDRB;
  wire platform_bramQ_119_memory_ENA,
       platform_bramQ_119_memory_ENB,
       platform_bramQ_119_memory_WEA,
       platform_bramQ_119_memory_WEB;

  // ports of submodule platform_bramQ_11_memory
  wire [63 : 0] platform_bramQ_11_memory_DIA, platform_bramQ_11_memory_DIB;
  wire [4 : 0] platform_bramQ_11_memory_ADDRA, platform_bramQ_11_memory_ADDRB;
  wire platform_bramQ_11_memory_ENA,
       platform_bramQ_11_memory_ENB,
       platform_bramQ_11_memory_WEA,
       platform_bramQ_11_memory_WEB;

  // ports of submodule platform_bramQ_120_memory
  wire [63 : 0] platform_bramQ_120_memory_DIA, platform_bramQ_120_memory_DIB;
  wire [4 : 0] platform_bramQ_120_memory_ADDRA,
	       platform_bramQ_120_memory_ADDRB;
  wire platform_bramQ_120_memory_ENA,
       platform_bramQ_120_memory_ENB,
       platform_bramQ_120_memory_WEA,
       platform_bramQ_120_memory_WEB;

  // ports of submodule platform_bramQ_121_memory
  wire [63 : 0] platform_bramQ_121_memory_DIA, platform_bramQ_121_memory_DIB;
  wire [4 : 0] platform_bramQ_121_memory_ADDRA,
	       platform_bramQ_121_memory_ADDRB;
  wire platform_bramQ_121_memory_ENA,
       platform_bramQ_121_memory_ENB,
       platform_bramQ_121_memory_WEA,
       platform_bramQ_121_memory_WEB;

  // ports of submodule platform_bramQ_122_memory
  wire [63 : 0] platform_bramQ_122_memory_DIA, platform_bramQ_122_memory_DIB;
  wire [4 : 0] platform_bramQ_122_memory_ADDRA,
	       platform_bramQ_122_memory_ADDRB;
  wire platform_bramQ_122_memory_ENA,
       platform_bramQ_122_memory_ENB,
       platform_bramQ_122_memory_WEA,
       platform_bramQ_122_memory_WEB;

  // ports of submodule platform_bramQ_123_memory
  wire [63 : 0] platform_bramQ_123_memory_DIA, platform_bramQ_123_memory_DIB;
  wire [4 : 0] platform_bramQ_123_memory_ADDRA,
	       platform_bramQ_123_memory_ADDRB;
  wire platform_bramQ_123_memory_ENA,
       platform_bramQ_123_memory_ENB,
       platform_bramQ_123_memory_WEA,
       platform_bramQ_123_memory_WEB;

  // ports of submodule platform_bramQ_124_memory
  wire [63 : 0] platform_bramQ_124_memory_DIA, platform_bramQ_124_memory_DIB;
  wire [4 : 0] platform_bramQ_124_memory_ADDRA,
	       platform_bramQ_124_memory_ADDRB;
  wire platform_bramQ_124_memory_ENA,
       platform_bramQ_124_memory_ENB,
       platform_bramQ_124_memory_WEA,
       platform_bramQ_124_memory_WEB;

  // ports of submodule platform_bramQ_125_memory
  wire [63 : 0] platform_bramQ_125_memory_DIA, platform_bramQ_125_memory_DIB;
  wire [4 : 0] platform_bramQ_125_memory_ADDRA,
	       platform_bramQ_125_memory_ADDRB;
  wire platform_bramQ_125_memory_ENA,
       platform_bramQ_125_memory_ENB,
       platform_bramQ_125_memory_WEA,
       platform_bramQ_125_memory_WEB;

  // ports of submodule platform_bramQ_126_memory
  wire [63 : 0] platform_bramQ_126_memory_DIA, platform_bramQ_126_memory_DIB;
  wire [4 : 0] platform_bramQ_126_memory_ADDRA,
	       platform_bramQ_126_memory_ADDRB;
  wire platform_bramQ_126_memory_ENA,
       platform_bramQ_126_memory_ENB,
       platform_bramQ_126_memory_WEA,
       platform_bramQ_126_memory_WEB;

  // ports of submodule platform_bramQ_127_memory
  wire [63 : 0] platform_bramQ_127_memory_DIA, platform_bramQ_127_memory_DIB;
  wire [4 : 0] platform_bramQ_127_memory_ADDRA,
	       platform_bramQ_127_memory_ADDRB;
  wire platform_bramQ_127_memory_ENA,
       platform_bramQ_127_memory_ENB,
       platform_bramQ_127_memory_WEA,
       platform_bramQ_127_memory_WEB;

  // ports of submodule platform_bramQ_12_memory
  wire [63 : 0] platform_bramQ_12_memory_DIA, platform_bramQ_12_memory_DIB;
  wire [4 : 0] platform_bramQ_12_memory_ADDRA, platform_bramQ_12_memory_ADDRB;
  wire platform_bramQ_12_memory_ENA,
       platform_bramQ_12_memory_ENB,
       platform_bramQ_12_memory_WEA,
       platform_bramQ_12_memory_WEB;

  // ports of submodule platform_bramQ_13_memory
  wire [63 : 0] platform_bramQ_13_memory_DIA, platform_bramQ_13_memory_DIB;
  wire [4 : 0] platform_bramQ_13_memory_ADDRA, platform_bramQ_13_memory_ADDRB;
  wire platform_bramQ_13_memory_ENA,
       platform_bramQ_13_memory_ENB,
       platform_bramQ_13_memory_WEA,
       platform_bramQ_13_memory_WEB;

  // ports of submodule platform_bramQ_14_memory
  wire [63 : 0] platform_bramQ_14_memory_DIA, platform_bramQ_14_memory_DIB;
  wire [4 : 0] platform_bramQ_14_memory_ADDRA, platform_bramQ_14_memory_ADDRB;
  wire platform_bramQ_14_memory_ENA,
       platform_bramQ_14_memory_ENB,
       platform_bramQ_14_memory_WEA,
       platform_bramQ_14_memory_WEB;

  // ports of submodule platform_bramQ_15_memory
  wire [63 : 0] platform_bramQ_15_memory_DIA, platform_bramQ_15_memory_DIB;
  wire [4 : 0] platform_bramQ_15_memory_ADDRA, platform_bramQ_15_memory_ADDRB;
  wire platform_bramQ_15_memory_ENA,
       platform_bramQ_15_memory_ENB,
       platform_bramQ_15_memory_WEA,
       platform_bramQ_15_memory_WEB;

  // ports of submodule platform_bramQ_16_memory
  wire [63 : 0] platform_bramQ_16_memory_DIA, platform_bramQ_16_memory_DIB;
  wire [4 : 0] platform_bramQ_16_memory_ADDRA, platform_bramQ_16_memory_ADDRB;
  wire platform_bramQ_16_memory_ENA,
       platform_bramQ_16_memory_ENB,
       platform_bramQ_16_memory_WEA,
       platform_bramQ_16_memory_WEB;

  // ports of submodule platform_bramQ_17_memory
  wire [63 : 0] platform_bramQ_17_memory_DIA, platform_bramQ_17_memory_DIB;
  wire [4 : 0] platform_bramQ_17_memory_ADDRA, platform_bramQ_17_memory_ADDRB;
  wire platform_bramQ_17_memory_ENA,
       platform_bramQ_17_memory_ENB,
       platform_bramQ_17_memory_WEA,
       platform_bramQ_17_memory_WEB;

  // ports of submodule platform_bramQ_18_memory
  wire [63 : 0] platform_bramQ_18_memory_DIA, platform_bramQ_18_memory_DIB;
  wire [4 : 0] platform_bramQ_18_memory_ADDRA, platform_bramQ_18_memory_ADDRB;
  wire platform_bramQ_18_memory_ENA,
       platform_bramQ_18_memory_ENB,
       platform_bramQ_18_memory_WEA,
       platform_bramQ_18_memory_WEB;

  // ports of submodule platform_bramQ_19_memory
  wire [63 : 0] platform_bramQ_19_memory_DIA, platform_bramQ_19_memory_DIB;
  wire [4 : 0] platform_bramQ_19_memory_ADDRA, platform_bramQ_19_memory_ADDRB;
  wire platform_bramQ_19_memory_ENA,
       platform_bramQ_19_memory_ENB,
       platform_bramQ_19_memory_WEA,
       platform_bramQ_19_memory_WEB;

  // ports of submodule platform_bramQ_1_memory
  wire [63 : 0] platform_bramQ_1_memory_DIA, platform_bramQ_1_memory_DIB;
  wire [4 : 0] platform_bramQ_1_memory_ADDRA, platform_bramQ_1_memory_ADDRB;
  wire platform_bramQ_1_memory_ENA,
       platform_bramQ_1_memory_ENB,
       platform_bramQ_1_memory_WEA,
       platform_bramQ_1_memory_WEB;

  // ports of submodule platform_bramQ_20_memory
  wire [63 : 0] platform_bramQ_20_memory_DIA, platform_bramQ_20_memory_DIB;
  wire [4 : 0] platform_bramQ_20_memory_ADDRA, platform_bramQ_20_memory_ADDRB;
  wire platform_bramQ_20_memory_ENA,
       platform_bramQ_20_memory_ENB,
       platform_bramQ_20_memory_WEA,
       platform_bramQ_20_memory_WEB;

  // ports of submodule platform_bramQ_21_memory
  wire [63 : 0] platform_bramQ_21_memory_DIA, platform_bramQ_21_memory_DIB;
  wire [4 : 0] platform_bramQ_21_memory_ADDRA, platform_bramQ_21_memory_ADDRB;
  wire platform_bramQ_21_memory_ENA,
       platform_bramQ_21_memory_ENB,
       platform_bramQ_21_memory_WEA,
       platform_bramQ_21_memory_WEB;

  // ports of submodule platform_bramQ_22_memory
  wire [63 : 0] platform_bramQ_22_memory_DIA, platform_bramQ_22_memory_DIB;
  wire [4 : 0] platform_bramQ_22_memory_ADDRA, platform_bramQ_22_memory_ADDRB;
  wire platform_bramQ_22_memory_ENA,
       platform_bramQ_22_memory_ENB,
       platform_bramQ_22_memory_WEA,
       platform_bramQ_22_memory_WEB;

  // ports of submodule platform_bramQ_23_memory
  wire [63 : 0] platform_bramQ_23_memory_DIA, platform_bramQ_23_memory_DIB;
  wire [4 : 0] platform_bramQ_23_memory_ADDRA, platform_bramQ_23_memory_ADDRB;
  wire platform_bramQ_23_memory_ENA,
       platform_bramQ_23_memory_ENB,
       platform_bramQ_23_memory_WEA,
       platform_bramQ_23_memory_WEB;

  // ports of submodule platform_bramQ_24_memory
  wire [63 : 0] platform_bramQ_24_memory_DIA, platform_bramQ_24_memory_DIB;
  wire [4 : 0] platform_bramQ_24_memory_ADDRA, platform_bramQ_24_memory_ADDRB;
  wire platform_bramQ_24_memory_ENA,
       platform_bramQ_24_memory_ENB,
       platform_bramQ_24_memory_WEA,
       platform_bramQ_24_memory_WEB;

  // ports of submodule platform_bramQ_25_memory
  wire [63 : 0] platform_bramQ_25_memory_DIA, platform_bramQ_25_memory_DIB;
  wire [4 : 0] platform_bramQ_25_memory_ADDRA, platform_bramQ_25_memory_ADDRB;
  wire platform_bramQ_25_memory_ENA,
       platform_bramQ_25_memory_ENB,
       platform_bramQ_25_memory_WEA,
       platform_bramQ_25_memory_WEB;

  // ports of submodule platform_bramQ_26_memory
  wire [63 : 0] platform_bramQ_26_memory_DIA, platform_bramQ_26_memory_DIB;
  wire [4 : 0] platform_bramQ_26_memory_ADDRA, platform_bramQ_26_memory_ADDRB;
  wire platform_bramQ_26_memory_ENA,
       platform_bramQ_26_memory_ENB,
       platform_bramQ_26_memory_WEA,
       platform_bramQ_26_memory_WEB;

  // ports of submodule platform_bramQ_27_memory
  wire [63 : 0] platform_bramQ_27_memory_DIA, platform_bramQ_27_memory_DIB;
  wire [4 : 0] platform_bramQ_27_memory_ADDRA, platform_bramQ_27_memory_ADDRB;
  wire platform_bramQ_27_memory_ENA,
       platform_bramQ_27_memory_ENB,
       platform_bramQ_27_memory_WEA,
       platform_bramQ_27_memory_WEB;

  // ports of submodule platform_bramQ_28_memory
  wire [63 : 0] platform_bramQ_28_memory_DIA, platform_bramQ_28_memory_DIB;
  wire [4 : 0] platform_bramQ_28_memory_ADDRA, platform_bramQ_28_memory_ADDRB;
  wire platform_bramQ_28_memory_ENA,
       platform_bramQ_28_memory_ENB,
       platform_bramQ_28_memory_WEA,
       platform_bramQ_28_memory_WEB;

  // ports of submodule platform_bramQ_29_memory
  wire [63 : 0] platform_bramQ_29_memory_DIA, platform_bramQ_29_memory_DIB;
  wire [4 : 0] platform_bramQ_29_memory_ADDRA, platform_bramQ_29_memory_ADDRB;
  wire platform_bramQ_29_memory_ENA,
       platform_bramQ_29_memory_ENB,
       platform_bramQ_29_memory_WEA,
       platform_bramQ_29_memory_WEB;

  // ports of submodule platform_bramQ_2_memory
  wire [63 : 0] platform_bramQ_2_memory_DIA, platform_bramQ_2_memory_DIB;
  wire [4 : 0] platform_bramQ_2_memory_ADDRA, platform_bramQ_2_memory_ADDRB;
  wire platform_bramQ_2_memory_ENA,
       platform_bramQ_2_memory_ENB,
       platform_bramQ_2_memory_WEA,
       platform_bramQ_2_memory_WEB;

  // ports of submodule platform_bramQ_30_memory
  wire [63 : 0] platform_bramQ_30_memory_DIA, platform_bramQ_30_memory_DIB;
  wire [4 : 0] platform_bramQ_30_memory_ADDRA, platform_bramQ_30_memory_ADDRB;
  wire platform_bramQ_30_memory_ENA,
       platform_bramQ_30_memory_ENB,
       platform_bramQ_30_memory_WEA,
       platform_bramQ_30_memory_WEB;

  // ports of submodule platform_bramQ_31_memory
  wire [63 : 0] platform_bramQ_31_memory_DIA, platform_bramQ_31_memory_DIB;
  wire [4 : 0] platform_bramQ_31_memory_ADDRA, platform_bramQ_31_memory_ADDRB;
  wire platform_bramQ_31_memory_ENA,
       platform_bramQ_31_memory_ENB,
       platform_bramQ_31_memory_WEA,
       platform_bramQ_31_memory_WEB;

  // ports of submodule platform_bramQ_32_memory
  wire [63 : 0] platform_bramQ_32_memory_DIA, platform_bramQ_32_memory_DIB;
  wire [4 : 0] platform_bramQ_32_memory_ADDRA, platform_bramQ_32_memory_ADDRB;
  wire platform_bramQ_32_memory_ENA,
       platform_bramQ_32_memory_ENB,
       platform_bramQ_32_memory_WEA,
       platform_bramQ_32_memory_WEB;

  // ports of submodule platform_bramQ_33_memory
  wire [63 : 0] platform_bramQ_33_memory_DIA, platform_bramQ_33_memory_DIB;
  wire [4 : 0] platform_bramQ_33_memory_ADDRA, platform_bramQ_33_memory_ADDRB;
  wire platform_bramQ_33_memory_ENA,
       platform_bramQ_33_memory_ENB,
       platform_bramQ_33_memory_WEA,
       platform_bramQ_33_memory_WEB;

  // ports of submodule platform_bramQ_34_memory
  wire [63 : 0] platform_bramQ_34_memory_DIA, platform_bramQ_34_memory_DIB;
  wire [4 : 0] platform_bramQ_34_memory_ADDRA, platform_bramQ_34_memory_ADDRB;
  wire platform_bramQ_34_memory_ENA,
       platform_bramQ_34_memory_ENB,
       platform_bramQ_34_memory_WEA,
       platform_bramQ_34_memory_WEB;

  // ports of submodule platform_bramQ_35_memory
  wire [63 : 0] platform_bramQ_35_memory_DIA, platform_bramQ_35_memory_DIB;
  wire [4 : 0] platform_bramQ_35_memory_ADDRA, platform_bramQ_35_memory_ADDRB;
  wire platform_bramQ_35_memory_ENA,
       platform_bramQ_35_memory_ENB,
       platform_bramQ_35_memory_WEA,
       platform_bramQ_35_memory_WEB;

  // ports of submodule platform_bramQ_36_memory
  wire [63 : 0] platform_bramQ_36_memory_DIA, platform_bramQ_36_memory_DIB;
  wire [4 : 0] platform_bramQ_36_memory_ADDRA, platform_bramQ_36_memory_ADDRB;
  wire platform_bramQ_36_memory_ENA,
       platform_bramQ_36_memory_ENB,
       platform_bramQ_36_memory_WEA,
       platform_bramQ_36_memory_WEB;

  // ports of submodule platform_bramQ_37_memory
  wire [63 : 0] platform_bramQ_37_memory_DIA, platform_bramQ_37_memory_DIB;
  wire [4 : 0] platform_bramQ_37_memory_ADDRA, platform_bramQ_37_memory_ADDRB;
  wire platform_bramQ_37_memory_ENA,
       platform_bramQ_37_memory_ENB,
       platform_bramQ_37_memory_WEA,
       platform_bramQ_37_memory_WEB;

  // ports of submodule platform_bramQ_38_memory
  wire [63 : 0] platform_bramQ_38_memory_DIA, platform_bramQ_38_memory_DIB;
  wire [4 : 0] platform_bramQ_38_memory_ADDRA, platform_bramQ_38_memory_ADDRB;
  wire platform_bramQ_38_memory_ENA,
       platform_bramQ_38_memory_ENB,
       platform_bramQ_38_memory_WEA,
       platform_bramQ_38_memory_WEB;

  // ports of submodule platform_bramQ_39_memory
  wire [63 : 0] platform_bramQ_39_memory_DIA, platform_bramQ_39_memory_DIB;
  wire [4 : 0] platform_bramQ_39_memory_ADDRA, platform_bramQ_39_memory_ADDRB;
  wire platform_bramQ_39_memory_ENA,
       platform_bramQ_39_memory_ENB,
       platform_bramQ_39_memory_WEA,
       platform_bramQ_39_memory_WEB;

  // ports of submodule platform_bramQ_3_memory
  wire [63 : 0] platform_bramQ_3_memory_DIA, platform_bramQ_3_memory_DIB;
  wire [4 : 0] platform_bramQ_3_memory_ADDRA, platform_bramQ_3_memory_ADDRB;
  wire platform_bramQ_3_memory_ENA,
       platform_bramQ_3_memory_ENB,
       platform_bramQ_3_memory_WEA,
       platform_bramQ_3_memory_WEB;

  // ports of submodule platform_bramQ_40_memory
  wire [63 : 0] platform_bramQ_40_memory_DIA, platform_bramQ_40_memory_DIB;
  wire [4 : 0] platform_bramQ_40_memory_ADDRA, platform_bramQ_40_memory_ADDRB;
  wire platform_bramQ_40_memory_ENA,
       platform_bramQ_40_memory_ENB,
       platform_bramQ_40_memory_WEA,
       platform_bramQ_40_memory_WEB;

  // ports of submodule platform_bramQ_41_memory
  wire [63 : 0] platform_bramQ_41_memory_DIA, platform_bramQ_41_memory_DIB;
  wire [4 : 0] platform_bramQ_41_memory_ADDRA, platform_bramQ_41_memory_ADDRB;
  wire platform_bramQ_41_memory_ENA,
       platform_bramQ_41_memory_ENB,
       platform_bramQ_41_memory_WEA,
       platform_bramQ_41_memory_WEB;

  // ports of submodule platform_bramQ_42_memory
  wire [63 : 0] platform_bramQ_42_memory_DIA, platform_bramQ_42_memory_DIB;
  wire [4 : 0] platform_bramQ_42_memory_ADDRA, platform_bramQ_42_memory_ADDRB;
  wire platform_bramQ_42_memory_ENA,
       platform_bramQ_42_memory_ENB,
       platform_bramQ_42_memory_WEA,
       platform_bramQ_42_memory_WEB;

  // ports of submodule platform_bramQ_43_memory
  wire [63 : 0] platform_bramQ_43_memory_DIA, platform_bramQ_43_memory_DIB;
  wire [4 : 0] platform_bramQ_43_memory_ADDRA, platform_bramQ_43_memory_ADDRB;
  wire platform_bramQ_43_memory_ENA,
       platform_bramQ_43_memory_ENB,
       platform_bramQ_43_memory_WEA,
       platform_bramQ_43_memory_WEB;

  // ports of submodule platform_bramQ_44_memory
  wire [63 : 0] platform_bramQ_44_memory_DIA, platform_bramQ_44_memory_DIB;
  wire [4 : 0] platform_bramQ_44_memory_ADDRA, platform_bramQ_44_memory_ADDRB;
  wire platform_bramQ_44_memory_ENA,
       platform_bramQ_44_memory_ENB,
       platform_bramQ_44_memory_WEA,
       platform_bramQ_44_memory_WEB;

  // ports of submodule platform_bramQ_45_memory
  wire [63 : 0] platform_bramQ_45_memory_DIA, platform_bramQ_45_memory_DIB;
  wire [4 : 0] platform_bramQ_45_memory_ADDRA, platform_bramQ_45_memory_ADDRB;
  wire platform_bramQ_45_memory_ENA,
       platform_bramQ_45_memory_ENB,
       platform_bramQ_45_memory_WEA,
       platform_bramQ_45_memory_WEB;

  // ports of submodule platform_bramQ_46_memory
  wire [63 : 0] platform_bramQ_46_memory_DIA, platform_bramQ_46_memory_DIB;
  wire [4 : 0] platform_bramQ_46_memory_ADDRA, platform_bramQ_46_memory_ADDRB;
  wire platform_bramQ_46_memory_ENA,
       platform_bramQ_46_memory_ENB,
       platform_bramQ_46_memory_WEA,
       platform_bramQ_46_memory_WEB;

  // ports of submodule platform_bramQ_47_memory
  wire [63 : 0] platform_bramQ_47_memory_DIA, platform_bramQ_47_memory_DIB;
  wire [4 : 0] platform_bramQ_47_memory_ADDRA, platform_bramQ_47_memory_ADDRB;
  wire platform_bramQ_47_memory_ENA,
       platform_bramQ_47_memory_ENB,
       platform_bramQ_47_memory_WEA,
       platform_bramQ_47_memory_WEB;

  // ports of submodule platform_bramQ_48_memory
  wire [63 : 0] platform_bramQ_48_memory_DIA, platform_bramQ_48_memory_DIB;
  wire [4 : 0] platform_bramQ_48_memory_ADDRA, platform_bramQ_48_memory_ADDRB;
  wire platform_bramQ_48_memory_ENA,
       platform_bramQ_48_memory_ENB,
       platform_bramQ_48_memory_WEA,
       platform_bramQ_48_memory_WEB;

  // ports of submodule platform_bramQ_49_memory
  wire [63 : 0] platform_bramQ_49_memory_DIA, platform_bramQ_49_memory_DIB;
  wire [4 : 0] platform_bramQ_49_memory_ADDRA, platform_bramQ_49_memory_ADDRB;
  wire platform_bramQ_49_memory_ENA,
       platform_bramQ_49_memory_ENB,
       platform_bramQ_49_memory_WEA,
       platform_bramQ_49_memory_WEB;

  // ports of submodule platform_bramQ_4_memory
  wire [63 : 0] platform_bramQ_4_memory_DIA, platform_bramQ_4_memory_DIB;
  wire [4 : 0] platform_bramQ_4_memory_ADDRA, platform_bramQ_4_memory_ADDRB;
  wire platform_bramQ_4_memory_ENA,
       platform_bramQ_4_memory_ENB,
       platform_bramQ_4_memory_WEA,
       platform_bramQ_4_memory_WEB;

  // ports of submodule platform_bramQ_50_memory
  wire [63 : 0] platform_bramQ_50_memory_DIA, platform_bramQ_50_memory_DIB;
  wire [4 : 0] platform_bramQ_50_memory_ADDRA, platform_bramQ_50_memory_ADDRB;
  wire platform_bramQ_50_memory_ENA,
       platform_bramQ_50_memory_ENB,
       platform_bramQ_50_memory_WEA,
       platform_bramQ_50_memory_WEB;

  // ports of submodule platform_bramQ_51_memory
  wire [63 : 0] platform_bramQ_51_memory_DIA, platform_bramQ_51_memory_DIB;
  wire [4 : 0] platform_bramQ_51_memory_ADDRA, platform_bramQ_51_memory_ADDRB;
  wire platform_bramQ_51_memory_ENA,
       platform_bramQ_51_memory_ENB,
       platform_bramQ_51_memory_WEA,
       platform_bramQ_51_memory_WEB;

  // ports of submodule platform_bramQ_52_memory
  wire [63 : 0] platform_bramQ_52_memory_DIA, platform_bramQ_52_memory_DIB;
  wire [4 : 0] platform_bramQ_52_memory_ADDRA, platform_bramQ_52_memory_ADDRB;
  wire platform_bramQ_52_memory_ENA,
       platform_bramQ_52_memory_ENB,
       platform_bramQ_52_memory_WEA,
       platform_bramQ_52_memory_WEB;

  // ports of submodule platform_bramQ_53_memory
  wire [63 : 0] platform_bramQ_53_memory_DIA, platform_bramQ_53_memory_DIB;
  wire [4 : 0] platform_bramQ_53_memory_ADDRA, platform_bramQ_53_memory_ADDRB;
  wire platform_bramQ_53_memory_ENA,
       platform_bramQ_53_memory_ENB,
       platform_bramQ_53_memory_WEA,
       platform_bramQ_53_memory_WEB;

  // ports of submodule platform_bramQ_54_memory
  wire [63 : 0] platform_bramQ_54_memory_DIA, platform_bramQ_54_memory_DIB;
  wire [4 : 0] platform_bramQ_54_memory_ADDRA, platform_bramQ_54_memory_ADDRB;
  wire platform_bramQ_54_memory_ENA,
       platform_bramQ_54_memory_ENB,
       platform_bramQ_54_memory_WEA,
       platform_bramQ_54_memory_WEB;

  // ports of submodule platform_bramQ_55_memory
  wire [63 : 0] platform_bramQ_55_memory_DIA, platform_bramQ_55_memory_DIB;
  wire [4 : 0] platform_bramQ_55_memory_ADDRA, platform_bramQ_55_memory_ADDRB;
  wire platform_bramQ_55_memory_ENA,
       platform_bramQ_55_memory_ENB,
       platform_bramQ_55_memory_WEA,
       platform_bramQ_55_memory_WEB;

  // ports of submodule platform_bramQ_56_memory
  wire [63 : 0] platform_bramQ_56_memory_DIA, platform_bramQ_56_memory_DIB;
  wire [4 : 0] platform_bramQ_56_memory_ADDRA, platform_bramQ_56_memory_ADDRB;
  wire platform_bramQ_56_memory_ENA,
       platform_bramQ_56_memory_ENB,
       platform_bramQ_56_memory_WEA,
       platform_bramQ_56_memory_WEB;

  // ports of submodule platform_bramQ_57_memory
  wire [63 : 0] platform_bramQ_57_memory_DIA, platform_bramQ_57_memory_DIB;
  wire [4 : 0] platform_bramQ_57_memory_ADDRA, platform_bramQ_57_memory_ADDRB;
  wire platform_bramQ_57_memory_ENA,
       platform_bramQ_57_memory_ENB,
       platform_bramQ_57_memory_WEA,
       platform_bramQ_57_memory_WEB;

  // ports of submodule platform_bramQ_58_memory
  wire [63 : 0] platform_bramQ_58_memory_DIA, platform_bramQ_58_memory_DIB;
  wire [4 : 0] platform_bramQ_58_memory_ADDRA, platform_bramQ_58_memory_ADDRB;
  wire platform_bramQ_58_memory_ENA,
       platform_bramQ_58_memory_ENB,
       platform_bramQ_58_memory_WEA,
       platform_bramQ_58_memory_WEB;

  // ports of submodule platform_bramQ_59_memory
  wire [63 : 0] platform_bramQ_59_memory_DIA, platform_bramQ_59_memory_DIB;
  wire [4 : 0] platform_bramQ_59_memory_ADDRA, platform_bramQ_59_memory_ADDRB;
  wire platform_bramQ_59_memory_ENA,
       platform_bramQ_59_memory_ENB,
       platform_bramQ_59_memory_WEA,
       platform_bramQ_59_memory_WEB;

  // ports of submodule platform_bramQ_5_memory
  wire [63 : 0] platform_bramQ_5_memory_DIA, platform_bramQ_5_memory_DIB;
  wire [4 : 0] platform_bramQ_5_memory_ADDRA, platform_bramQ_5_memory_ADDRB;
  wire platform_bramQ_5_memory_ENA,
       platform_bramQ_5_memory_ENB,
       platform_bramQ_5_memory_WEA,
       platform_bramQ_5_memory_WEB;

  // ports of submodule platform_bramQ_60_memory
  wire [63 : 0] platform_bramQ_60_memory_DIA, platform_bramQ_60_memory_DIB;
  wire [4 : 0] platform_bramQ_60_memory_ADDRA, platform_bramQ_60_memory_ADDRB;
  wire platform_bramQ_60_memory_ENA,
       platform_bramQ_60_memory_ENB,
       platform_bramQ_60_memory_WEA,
       platform_bramQ_60_memory_WEB;

  // ports of submodule platform_bramQ_61_memory
  wire [63 : 0] platform_bramQ_61_memory_DIA, platform_bramQ_61_memory_DIB;
  wire [4 : 0] platform_bramQ_61_memory_ADDRA, platform_bramQ_61_memory_ADDRB;
  wire platform_bramQ_61_memory_ENA,
       platform_bramQ_61_memory_ENB,
       platform_bramQ_61_memory_WEA,
       platform_bramQ_61_memory_WEB;

  // ports of submodule platform_bramQ_62_memory
  wire [63 : 0] platform_bramQ_62_memory_DIA, platform_bramQ_62_memory_DIB;
  wire [4 : 0] platform_bramQ_62_memory_ADDRA, platform_bramQ_62_memory_ADDRB;
  wire platform_bramQ_62_memory_ENA,
       platform_bramQ_62_memory_ENB,
       platform_bramQ_62_memory_WEA,
       platform_bramQ_62_memory_WEB;

  // ports of submodule platform_bramQ_63_memory
  wire [63 : 0] platform_bramQ_63_memory_DIA, platform_bramQ_63_memory_DIB;
  wire [4 : 0] platform_bramQ_63_memory_ADDRA, platform_bramQ_63_memory_ADDRB;
  wire platform_bramQ_63_memory_ENA,
       platform_bramQ_63_memory_ENB,
       platform_bramQ_63_memory_WEA,
       platform_bramQ_63_memory_WEB;

  // ports of submodule platform_bramQ_64_memory
  wire [63 : 0] platform_bramQ_64_memory_DIA, platform_bramQ_64_memory_DIB;
  wire [4 : 0] platform_bramQ_64_memory_ADDRA, platform_bramQ_64_memory_ADDRB;
  wire platform_bramQ_64_memory_ENA,
       platform_bramQ_64_memory_ENB,
       platform_bramQ_64_memory_WEA,
       platform_bramQ_64_memory_WEB;

  // ports of submodule platform_bramQ_65_memory
  wire [63 : 0] platform_bramQ_65_memory_DIA, platform_bramQ_65_memory_DIB;
  wire [4 : 0] platform_bramQ_65_memory_ADDRA, platform_bramQ_65_memory_ADDRB;
  wire platform_bramQ_65_memory_ENA,
       platform_bramQ_65_memory_ENB,
       platform_bramQ_65_memory_WEA,
       platform_bramQ_65_memory_WEB;

  // ports of submodule platform_bramQ_66_memory
  wire [63 : 0] platform_bramQ_66_memory_DIA, platform_bramQ_66_memory_DIB;
  wire [4 : 0] platform_bramQ_66_memory_ADDRA, platform_bramQ_66_memory_ADDRB;
  wire platform_bramQ_66_memory_ENA,
       platform_bramQ_66_memory_ENB,
       platform_bramQ_66_memory_WEA,
       platform_bramQ_66_memory_WEB;

  // ports of submodule platform_bramQ_67_memory
  wire [63 : 0] platform_bramQ_67_memory_DIA, platform_bramQ_67_memory_DIB;
  wire [4 : 0] platform_bramQ_67_memory_ADDRA, platform_bramQ_67_memory_ADDRB;
  wire platform_bramQ_67_memory_ENA,
       platform_bramQ_67_memory_ENB,
       platform_bramQ_67_memory_WEA,
       platform_bramQ_67_memory_WEB;

  // ports of submodule platform_bramQ_68_memory
  wire [63 : 0] platform_bramQ_68_memory_DIA, platform_bramQ_68_memory_DIB;
  wire [4 : 0] platform_bramQ_68_memory_ADDRA, platform_bramQ_68_memory_ADDRB;
  wire platform_bramQ_68_memory_ENA,
       platform_bramQ_68_memory_ENB,
       platform_bramQ_68_memory_WEA,
       platform_bramQ_68_memory_WEB;

  // ports of submodule platform_bramQ_69_memory
  wire [63 : 0] platform_bramQ_69_memory_DIA, platform_bramQ_69_memory_DIB;
  wire [4 : 0] platform_bramQ_69_memory_ADDRA, platform_bramQ_69_memory_ADDRB;
  wire platform_bramQ_69_memory_ENA,
       platform_bramQ_69_memory_ENB,
       platform_bramQ_69_memory_WEA,
       platform_bramQ_69_memory_WEB;

  // ports of submodule platform_bramQ_6_memory
  wire [63 : 0] platform_bramQ_6_memory_DIA, platform_bramQ_6_memory_DIB;
  wire [4 : 0] platform_bramQ_6_memory_ADDRA, platform_bramQ_6_memory_ADDRB;
  wire platform_bramQ_6_memory_ENA,
       platform_bramQ_6_memory_ENB,
       platform_bramQ_6_memory_WEA,
       platform_bramQ_6_memory_WEB;

  // ports of submodule platform_bramQ_70_memory
  wire [63 : 0] platform_bramQ_70_memory_DIA, platform_bramQ_70_memory_DIB;
  wire [4 : 0] platform_bramQ_70_memory_ADDRA, platform_bramQ_70_memory_ADDRB;
  wire platform_bramQ_70_memory_ENA,
       platform_bramQ_70_memory_ENB,
       platform_bramQ_70_memory_WEA,
       platform_bramQ_70_memory_WEB;

  // ports of submodule platform_bramQ_71_memory
  wire [63 : 0] platform_bramQ_71_memory_DIA, platform_bramQ_71_memory_DIB;
  wire [4 : 0] platform_bramQ_71_memory_ADDRA, platform_bramQ_71_memory_ADDRB;
  wire platform_bramQ_71_memory_ENA,
       platform_bramQ_71_memory_ENB,
       platform_bramQ_71_memory_WEA,
       platform_bramQ_71_memory_WEB;

  // ports of submodule platform_bramQ_72_memory
  wire [63 : 0] platform_bramQ_72_memory_DIA, platform_bramQ_72_memory_DIB;
  wire [4 : 0] platform_bramQ_72_memory_ADDRA, platform_bramQ_72_memory_ADDRB;
  wire platform_bramQ_72_memory_ENA,
       platform_bramQ_72_memory_ENB,
       platform_bramQ_72_memory_WEA,
       platform_bramQ_72_memory_WEB;

  // ports of submodule platform_bramQ_73_memory
  wire [63 : 0] platform_bramQ_73_memory_DIA, platform_bramQ_73_memory_DIB;
  wire [4 : 0] platform_bramQ_73_memory_ADDRA, platform_bramQ_73_memory_ADDRB;
  wire platform_bramQ_73_memory_ENA,
       platform_bramQ_73_memory_ENB,
       platform_bramQ_73_memory_WEA,
       platform_bramQ_73_memory_WEB;

  // ports of submodule platform_bramQ_74_memory
  wire [63 : 0] platform_bramQ_74_memory_DIA, platform_bramQ_74_memory_DIB;
  wire [4 : 0] platform_bramQ_74_memory_ADDRA, platform_bramQ_74_memory_ADDRB;
  wire platform_bramQ_74_memory_ENA,
       platform_bramQ_74_memory_ENB,
       platform_bramQ_74_memory_WEA,
       platform_bramQ_74_memory_WEB;

  // ports of submodule platform_bramQ_75_memory
  wire [63 : 0] platform_bramQ_75_memory_DIA, platform_bramQ_75_memory_DIB;
  wire [4 : 0] platform_bramQ_75_memory_ADDRA, platform_bramQ_75_memory_ADDRB;
  wire platform_bramQ_75_memory_ENA,
       platform_bramQ_75_memory_ENB,
       platform_bramQ_75_memory_WEA,
       platform_bramQ_75_memory_WEB;

  // ports of submodule platform_bramQ_76_memory
  wire [63 : 0] platform_bramQ_76_memory_DIA, platform_bramQ_76_memory_DIB;
  wire [4 : 0] platform_bramQ_76_memory_ADDRA, platform_bramQ_76_memory_ADDRB;
  wire platform_bramQ_76_memory_ENA,
       platform_bramQ_76_memory_ENB,
       platform_bramQ_76_memory_WEA,
       platform_bramQ_76_memory_WEB;

  // ports of submodule platform_bramQ_77_memory
  wire [63 : 0] platform_bramQ_77_memory_DIA, platform_bramQ_77_memory_DIB;
  wire [4 : 0] platform_bramQ_77_memory_ADDRA, platform_bramQ_77_memory_ADDRB;
  wire platform_bramQ_77_memory_ENA,
       platform_bramQ_77_memory_ENB,
       platform_bramQ_77_memory_WEA,
       platform_bramQ_77_memory_WEB;

  // ports of submodule platform_bramQ_78_memory
  wire [63 : 0] platform_bramQ_78_memory_DIA, platform_bramQ_78_memory_DIB;
  wire [4 : 0] platform_bramQ_78_memory_ADDRA, platform_bramQ_78_memory_ADDRB;
  wire platform_bramQ_78_memory_ENA,
       platform_bramQ_78_memory_ENB,
       platform_bramQ_78_memory_WEA,
       platform_bramQ_78_memory_WEB;

  // ports of submodule platform_bramQ_79_memory
  wire [63 : 0] platform_bramQ_79_memory_DIA, platform_bramQ_79_memory_DIB;
  wire [4 : 0] platform_bramQ_79_memory_ADDRA, platform_bramQ_79_memory_ADDRB;
  wire platform_bramQ_79_memory_ENA,
       platform_bramQ_79_memory_ENB,
       platform_bramQ_79_memory_WEA,
       platform_bramQ_79_memory_WEB;

  // ports of submodule platform_bramQ_7_memory
  wire [63 : 0] platform_bramQ_7_memory_DIA, platform_bramQ_7_memory_DIB;
  wire [4 : 0] platform_bramQ_7_memory_ADDRA, platform_bramQ_7_memory_ADDRB;
  wire platform_bramQ_7_memory_ENA,
       platform_bramQ_7_memory_ENB,
       platform_bramQ_7_memory_WEA,
       platform_bramQ_7_memory_WEB;

  // ports of submodule platform_bramQ_80_memory
  wire [63 : 0] platform_bramQ_80_memory_DIA, platform_bramQ_80_memory_DIB;
  wire [4 : 0] platform_bramQ_80_memory_ADDRA, platform_bramQ_80_memory_ADDRB;
  wire platform_bramQ_80_memory_ENA,
       platform_bramQ_80_memory_ENB,
       platform_bramQ_80_memory_WEA,
       platform_bramQ_80_memory_WEB;

  // ports of submodule platform_bramQ_81_memory
  wire [63 : 0] platform_bramQ_81_memory_DIA, platform_bramQ_81_memory_DIB;
  wire [4 : 0] platform_bramQ_81_memory_ADDRA, platform_bramQ_81_memory_ADDRB;
  wire platform_bramQ_81_memory_ENA,
       platform_bramQ_81_memory_ENB,
       platform_bramQ_81_memory_WEA,
       platform_bramQ_81_memory_WEB;

  // ports of submodule platform_bramQ_82_memory
  wire [63 : 0] platform_bramQ_82_memory_DIA, platform_bramQ_82_memory_DIB;
  wire [4 : 0] platform_bramQ_82_memory_ADDRA, platform_bramQ_82_memory_ADDRB;
  wire platform_bramQ_82_memory_ENA,
       platform_bramQ_82_memory_ENB,
       platform_bramQ_82_memory_WEA,
       platform_bramQ_82_memory_WEB;

  // ports of submodule platform_bramQ_83_memory
  wire [63 : 0] platform_bramQ_83_memory_DIA, platform_bramQ_83_memory_DIB;
  wire [4 : 0] platform_bramQ_83_memory_ADDRA, platform_bramQ_83_memory_ADDRB;
  wire platform_bramQ_83_memory_ENA,
       platform_bramQ_83_memory_ENB,
       platform_bramQ_83_memory_WEA,
       platform_bramQ_83_memory_WEB;

  // ports of submodule platform_bramQ_84_memory
  wire [63 : 0] platform_bramQ_84_memory_DIA, platform_bramQ_84_memory_DIB;
  wire [4 : 0] platform_bramQ_84_memory_ADDRA, platform_bramQ_84_memory_ADDRB;
  wire platform_bramQ_84_memory_ENA,
       platform_bramQ_84_memory_ENB,
       platform_bramQ_84_memory_WEA,
       platform_bramQ_84_memory_WEB;

  // ports of submodule platform_bramQ_85_memory
  wire [63 : 0] platform_bramQ_85_memory_DIA, platform_bramQ_85_memory_DIB;
  wire [4 : 0] platform_bramQ_85_memory_ADDRA, platform_bramQ_85_memory_ADDRB;
  wire platform_bramQ_85_memory_ENA,
       platform_bramQ_85_memory_ENB,
       platform_bramQ_85_memory_WEA,
       platform_bramQ_85_memory_WEB;

  // ports of submodule platform_bramQ_86_memory
  wire [63 : 0] platform_bramQ_86_memory_DIA, platform_bramQ_86_memory_DIB;
  wire [4 : 0] platform_bramQ_86_memory_ADDRA, platform_bramQ_86_memory_ADDRB;
  wire platform_bramQ_86_memory_ENA,
       platform_bramQ_86_memory_ENB,
       platform_bramQ_86_memory_WEA,
       platform_bramQ_86_memory_WEB;

  // ports of submodule platform_bramQ_87_memory
  wire [63 : 0] platform_bramQ_87_memory_DIA, platform_bramQ_87_memory_DIB;
  wire [4 : 0] platform_bramQ_87_memory_ADDRA, platform_bramQ_87_memory_ADDRB;
  wire platform_bramQ_87_memory_ENA,
       platform_bramQ_87_memory_ENB,
       platform_bramQ_87_memory_WEA,
       platform_bramQ_87_memory_WEB;

  // ports of submodule platform_bramQ_88_memory
  wire [63 : 0] platform_bramQ_88_memory_DIA, platform_bramQ_88_memory_DIB;
  wire [4 : 0] platform_bramQ_88_memory_ADDRA, platform_bramQ_88_memory_ADDRB;
  wire platform_bramQ_88_memory_ENA,
       platform_bramQ_88_memory_ENB,
       platform_bramQ_88_memory_WEA,
       platform_bramQ_88_memory_WEB;

  // ports of submodule platform_bramQ_89_memory
  wire [63 : 0] platform_bramQ_89_memory_DIA, platform_bramQ_89_memory_DIB;
  wire [4 : 0] platform_bramQ_89_memory_ADDRA, platform_bramQ_89_memory_ADDRB;
  wire platform_bramQ_89_memory_ENA,
       platform_bramQ_89_memory_ENB,
       platform_bramQ_89_memory_WEA,
       platform_bramQ_89_memory_WEB;

  // ports of submodule platform_bramQ_8_memory
  wire [63 : 0] platform_bramQ_8_memory_DIA, platform_bramQ_8_memory_DIB;
  wire [4 : 0] platform_bramQ_8_memory_ADDRA, platform_bramQ_8_memory_ADDRB;
  wire platform_bramQ_8_memory_ENA,
       platform_bramQ_8_memory_ENB,
       platform_bramQ_8_memory_WEA,
       platform_bramQ_8_memory_WEB;

  // ports of submodule platform_bramQ_90_memory
  wire [63 : 0] platform_bramQ_90_memory_DIA, platform_bramQ_90_memory_DIB;
  wire [4 : 0] platform_bramQ_90_memory_ADDRA, platform_bramQ_90_memory_ADDRB;
  wire platform_bramQ_90_memory_ENA,
       platform_bramQ_90_memory_ENB,
       platform_bramQ_90_memory_WEA,
       platform_bramQ_90_memory_WEB;

  // ports of submodule platform_bramQ_91_memory
  wire [63 : 0] platform_bramQ_91_memory_DIA, platform_bramQ_91_memory_DIB;
  wire [4 : 0] platform_bramQ_91_memory_ADDRA, platform_bramQ_91_memory_ADDRB;
  wire platform_bramQ_91_memory_ENA,
       platform_bramQ_91_memory_ENB,
       platform_bramQ_91_memory_WEA,
       platform_bramQ_91_memory_WEB;

  // ports of submodule platform_bramQ_92_memory
  wire [63 : 0] platform_bramQ_92_memory_DIA, platform_bramQ_92_memory_DIB;
  wire [4 : 0] platform_bramQ_92_memory_ADDRA, platform_bramQ_92_memory_ADDRB;
  wire platform_bramQ_92_memory_ENA,
       platform_bramQ_92_memory_ENB,
       platform_bramQ_92_memory_WEA,
       platform_bramQ_92_memory_WEB;

  // ports of submodule platform_bramQ_93_memory
  wire [63 : 0] platform_bramQ_93_memory_DIA, platform_bramQ_93_memory_DIB;
  wire [4 : 0] platform_bramQ_93_memory_ADDRA, platform_bramQ_93_memory_ADDRB;
  wire platform_bramQ_93_memory_ENA,
       platform_bramQ_93_memory_ENB,
       platform_bramQ_93_memory_WEA,
       platform_bramQ_93_memory_WEB;

  // ports of submodule platform_bramQ_94_memory
  wire [63 : 0] platform_bramQ_94_memory_DIA, platform_bramQ_94_memory_DIB;
  wire [4 : 0] platform_bramQ_94_memory_ADDRA, platform_bramQ_94_memory_ADDRB;
  wire platform_bramQ_94_memory_ENA,
       platform_bramQ_94_memory_ENB,
       platform_bramQ_94_memory_WEA,
       platform_bramQ_94_memory_WEB;

  // ports of submodule platform_bramQ_95_memory
  wire [63 : 0] platform_bramQ_95_memory_DIA, platform_bramQ_95_memory_DIB;
  wire [4 : 0] platform_bramQ_95_memory_ADDRA, platform_bramQ_95_memory_ADDRB;
  wire platform_bramQ_95_memory_ENA,
       platform_bramQ_95_memory_ENB,
       platform_bramQ_95_memory_WEA,
       platform_bramQ_95_memory_WEB;

  // ports of submodule platform_bramQ_96_memory
  wire [63 : 0] platform_bramQ_96_memory_DIA, platform_bramQ_96_memory_DIB;
  wire [4 : 0] platform_bramQ_96_memory_ADDRA, platform_bramQ_96_memory_ADDRB;
  wire platform_bramQ_96_memory_ENA,
       platform_bramQ_96_memory_ENB,
       platform_bramQ_96_memory_WEA,
       platform_bramQ_96_memory_WEB;

  // ports of submodule platform_bramQ_97_memory
  wire [63 : 0] platform_bramQ_97_memory_DIA, platform_bramQ_97_memory_DIB;
  wire [4 : 0] platform_bramQ_97_memory_ADDRA, platform_bramQ_97_memory_ADDRB;
  wire platform_bramQ_97_memory_ENA,
       platform_bramQ_97_memory_ENB,
       platform_bramQ_97_memory_WEA,
       platform_bramQ_97_memory_WEB;

  // ports of submodule platform_bramQ_98_memory
  wire [63 : 0] platform_bramQ_98_memory_DIA, platform_bramQ_98_memory_DIB;
  wire [4 : 0] platform_bramQ_98_memory_ADDRA, platform_bramQ_98_memory_ADDRB;
  wire platform_bramQ_98_memory_ENA,
       platform_bramQ_98_memory_ENB,
       platform_bramQ_98_memory_WEA,
       platform_bramQ_98_memory_WEB;

  // ports of submodule platform_bramQ_99_memory
  wire [63 : 0] platform_bramQ_99_memory_DIA, platform_bramQ_99_memory_DIB;
  wire [4 : 0] platform_bramQ_99_memory_ADDRA, platform_bramQ_99_memory_ADDRB;
  wire platform_bramQ_99_memory_ENA,
       platform_bramQ_99_memory_ENB,
       platform_bramQ_99_memory_WEA,
       platform_bramQ_99_memory_WEB;

  // ports of submodule platform_bramQ_9_memory
  wire [63 : 0] platform_bramQ_9_memory_DIA, platform_bramQ_9_memory_DIB;
  wire [4 : 0] platform_bramQ_9_memory_ADDRA, platform_bramQ_9_memory_ADDRB;
  wire platform_bramQ_9_memory_ENA,
       platform_bramQ_9_memory_ENB,
       platform_bramQ_9_memory_WEA,
       platform_bramQ_9_memory_WEB;

  // ports of submodule rst50ifc
  wire rst50ifc_ASSERT_IN;

  // ports of submodule rst50ifc2
  wire rst50ifc2_ASSERT_IN;

  // ports of submodule sys_clk
  wire sys_clk_O;

  // ports of submodule sys_clk_buf
  wire sys_clk_buf_O;

  // ports of submodule sys_clk_rst
  wire sys_clk_rst_OUT_RST;

  // ports of submodule sys_clk_rst_n
  wire sys_clk_rst_n_RESET_OUT;

  // rule scheduling signals
  wire CAN_FIRE_RL_platform_mirrorAuroraR, WILL_FIRE_RL_platform_sendMAuroraR;

  // inputs to muxes for submodule ports
  wire MUX_auroraIfc_send_1__SEL_2;

  // remaining internal signals
  wire [5 : 0] x__h100057,
	       x__h100144,
	       x__h100909,
	       x__h100996,
	       x__h101761,
	       x__h101848,
	       x__h102613,
	       x__h102700,
	       x__h103465,
	       x__h103552,
	       x__h104317,
	       x__h104404,
	       x__h105169,
	       x__h105256,
	       x__h10597,
	       x__h106021,
	       x__h106108,
	       x__h10684,
	       x__h106873,
	       x__h106960,
	       x__h107725,
	       x__h107812,
	       x__h108577,
	       x__h108664,
	       x__h109429,
	       x__h109516,
	       x__h110281,
	       x__h110368,
	       x__h111133,
	       x__h111220,
	       x__h111985,
	       x__h112072,
	       x__h112837,
	       x__h112924,
	       x__h113689,
	       x__h113776,
	       x__h11449,
	       x__h11536,
	       x__h12301,
	       x__h12388,
	       x__h13153,
	       x__h13240,
	       x__h14005,
	       x__h14092,
	       x__h14857,
	       x__h14944,
	       x__h15709,
	       x__h15796,
	       x__h16561,
	       x__h16648,
	       x__h17413,
	       x__h17500,
	       x__h18265,
	       x__h18352,
	       x__h19117,
	       x__h19204,
	       x__h19969,
	       x__h20056,
	       x__h20821,
	       x__h20908,
	       x__h21673,
	       x__h21760,
	       x__h22525,
	       x__h22612,
	       x__h23377,
	       x__h23464,
	       x__h24229,
	       x__h24316,
	       x__h25081,
	       x__h25168,
	       x__h25933,
	       x__h26020,
	       x__h26785,
	       x__h26872,
	       x__h27637,
	       x__h27724,
	       x__h28489,
	       x__h28576,
	       x__h29341,
	       x__h29428,
	       x__h30193,
	       x__h30280,
	       x__h31045,
	       x__h31132,
	       x__h31897,
	       x__h31984,
	       x__h32749,
	       x__h32836,
	       x__h33601,
	       x__h33688,
	       x__h34453,
	       x__h34540,
	       x__h35305,
	       x__h35392,
	       x__h36157,
	       x__h36244,
	       x__h37009,
	       x__h37096,
	       x__h37861,
	       x__h37948,
	       x__h38713,
	       x__h38800,
	       x__h39565,
	       x__h39652,
	       x__h40417,
	       x__h40504,
	       x__h41269,
	       x__h41356,
	       x__h42121,
	       x__h42208,
	       x__h42973,
	       x__h43060,
	       x__h43825,
	       x__h43912,
	       x__h44677,
	       x__h44764,
	       x__h45529,
	       x__h45616,
	       x__h46381,
	       x__h46468,
	       x__h47233,
	       x__h47320,
	       x__h48085,
	       x__h48172,
	       x__h48937,
	       x__h49024,
	       x__h49789,
	       x__h49876,
	       x__h50641,
	       x__h50728,
	       x__h51493,
	       x__h51580,
	       x__h52345,
	       x__h52432,
	       x__h53197,
	       x__h53284,
	       x__h54049,
	       x__h54136,
	       x__h5470,
	       x__h54901,
	       x__h54988,
	       x__h5572,
	       x__h55753,
	       x__h55840,
	       x__h56605,
	       x__h56692,
	       x__h57457,
	       x__h57544,
	       x__h58309,
	       x__h58396,
	       x__h59161,
	       x__h59248,
	       x__h60013,
	       x__h60100,
	       x__h60865,
	       x__h60952,
	       x__h61717,
	       x__h61804,
	       x__h62569,
	       x__h62656,
	       x__h6337,
	       x__h63421,
	       x__h63508,
	       x__h6424,
	       x__h64273,
	       x__h64360,
	       x__h65125,
	       x__h65212,
	       x__h65977,
	       x__h66064,
	       x__h66829,
	       x__h66916,
	       x__h67681,
	       x__h67768,
	       x__h68533,
	       x__h68620,
	       x__h69385,
	       x__h69472,
	       x__h70237,
	       x__h70324,
	       x__h71089,
	       x__h71176,
	       x__h7189,
	       x__h71941,
	       x__h72028,
	       x__h7276,
	       x__h72793,
	       x__h72880,
	       x__h73645,
	       x__h73732,
	       x__h74497,
	       x__h74584,
	       x__h75349,
	       x__h75436,
	       x__h76201,
	       x__h76288,
	       x__h77053,
	       x__h77140,
	       x__h77905,
	       x__h77992,
	       x__h78757,
	       x__h78844,
	       x__h79609,
	       x__h79696,
	       x__h8041,
	       x__h80461,
	       x__h80548,
	       x__h8128,
	       x__h81313,
	       x__h81400,
	       x__h82165,
	       x__h82252,
	       x__h83017,
	       x__h83104,
	       x__h83869,
	       x__h83956,
	       x__h84721,
	       x__h84808,
	       x__h85573,
	       x__h85660,
	       x__h86425,
	       x__h86512,
	       x__h87277,
	       x__h87364,
	       x__h88129,
	       x__h88216,
	       x__h8893,
	       x__h88981,
	       x__h89068,
	       x__h8980,
	       x__h89833,
	       x__h89920,
	       x__h90685,
	       x__h90772,
	       x__h91537,
	       x__h91624,
	       x__h92389,
	       x__h92476,
	       x__h93241,
	       x__h93328,
	       x__h94093,
	       x__h94180,
	       x__h94945,
	       x__h95032,
	       x__h95797,
	       x__h95884,
	       x__h96649,
	       x__h96736,
	       x__h9745,
	       x__h97501,
	       x__h97588,
	       x__h9832,
	       x__h98353,
	       x__h98440,
	       x__h99205,
	       x__h99292;
  wire [4 : 0] x__h974;
  wire [3 : 0] IF_auroraResetCounter_BIT_27_THEN_1_ELSE_0__q1;

  // value method leds
  assign leds =
	     { auroraResetCounter[27],
	       auroraResetCounter[27],
	       auroraResetCounter[27],
	       IF_auroraResetCounter_BIT_27_THEN_1_ELSE_0__q1[0] } ;

  // value method pins_aurora_txn_out
  assign pins_aurora_TXN = auroraIfc_TXN ;

  // value method pins_aurora_txp_out
  assign pins_aurora_TXP = auroraIfc_TXP ;

  // submodule auroraIfc
  mkAuroraIntra auroraIfc(.CLK_gtp_clk(gtp_clk_0_O),
			  .CLK(sys_clk_buf_O),
			  .RST_N(sys_clk_rst_n_RESET_OUT),
			  .rxn_i(auroraIfc_rxn_i),
			  .rxp_i(auroraIfc_rxp_i),
			  .send_data(auroraIfc_send_data),
			  .EN_send(auroraIfc_EN_send),
			  .EN_receive(auroraIfc_EN_receive),
			  .RDY_send(auroraIfc_RDY_send),
			  .receive(auroraIfc_receive),
			  .RDY_receive(auroraIfc_RDY_receive),
			  .channel_up(),
			  .RDY_channel_up(),
			  .lane_up(),
			  .RDY_lane_up(),
			  .hard_err(),
			  .RDY_hard_err(),
			  .soft_err(),
			  .RDY_soft_err(),
			  .data_err_count(),
			  .RDY_data_err_count(),
			  .TXN(auroraIfc_TXN),
			  .TXP(auroraIfc_TXP),
			  .CLK_clk(auroraIfc_CLK_clk),
			  .CLK_GATE_clk(),
			  .RST_N_rst(auroraIfc_RST_N_rst));

  // submodule auroraL
  SyncFIFO #(.dataWidth(32'd32),
	     .depth(32'd32),
	     .indxWidth(32'd5)) auroraL(.sCLK(auroraIfc_CLK_clk),
					.dCLK(sys_clk_buf_O),
					.sRST(auroraIfc_RST_N_rst),
					.sD_IN(auroraL_sD_IN),
					.sENQ(auroraL_sENQ),
					.dDEQ(auroraL_dDEQ),
					.sFULL_N(auroraL_sFULL_N),
					.dEMPTY_N(auroraL_dEMPTY_N),
					.dD_OUT(auroraL_dD_OUT));

  // submodule clockdiv2_clkdiv
  DCM_ADV #(.CLKDV_DIVIDE(2.0),
	    .CLKFX_DIVIDE(32'd1),
	    .CLKFX_MULTIPLY(32'd4),
	    .CLKIN_DIVIDE_BY_2("FALSE"),
	    .CLKIN_PERIOD(10.0),
	    .CLKOUT_PHASE_SHIFT("NONE"),
	    .CLK_FEEDBACK("1X"),
	    .DCM_AUTOCALIBRATION("TRUE"),
	    .DCM_PERFORMANCE_MODE("MAX_SPEED"),
	    .DESKEW_ADJUST("SYSTEM_SYNCHRONOUS"),
	    .DFS_FREQUENCY_MODE("LOW"),
	    .DLL_FREQUENCY_MODE("LOW"),
	    .DUTY_CYCLE_CORRECTION("TRUE"),
	    .FACTORY_JF(16'hF0F0),
	    .PHASE_SHIFT(32'd1),
	    .SIM_DEVICE("VIRTEX4"),
	    .STARTUP_WAIT("FALSE")) clockdiv2_clkdiv(.CLKIN(sys_clk_buf_O),
						     .RST(clockdiv2_rst_RESET_OUT),
						     .DCLK(1'd0),
						     .PSCLK(1'd0),
						     .CLKFB(clockdiv2_clkdiv_CLKFB),
						     .DADDR(clockdiv2_clkdiv_DADDR),
						     .DI(clockdiv2_clkdiv_DI),
						     .DWE(clockdiv2_clkdiv_DWE),
						     .PSINCDEC(clockdiv2_clkdiv_PSINCDEC),
						     .DEN(clockdiv2_clkdiv_DEN),
						     .PSEN(clockdiv2_clkdiv_PSEN),
						     .DO(),
						     .DRDY(),
						     .PSDONE(),
						     .LOCKED(clockdiv2_clkdiv_LOCKED),
						     .CLK0(clockdiv2_clkdiv_CLK0),
						     .CLK180(),
						     .CLK270(),
						     .CLK2X180(),
						     .CLK2X(),
						     .CLK90(),
						     .CLKDV(clockdiv2_clkdiv_CLKDV),
						     .CLKFX180(),
						     .CLKFX());

  // submodule clockdiv2_clkfbbuf
  BUFG clockdiv2_clkfbbuf(.I(clockdiv2_clkdiv_CLK0),
			  .O(clockdiv2_clkfbbuf_O));

  // submodule clockdiv2_fastbuf
  BUFG clockdiv2_fastbuf(.I(clockdiv2_clkdiv_CLK0), .O(clockdiv2_fastbuf_O));

  // submodule clockdiv2_fastrst
  SyncReset0 clockdiv2_fastrst(.IN_RST(clockdiv2_rst_n_OUT_RST),
			       .OUT_RST(clockdiv2_fastrst_OUT_RST));

  // submodule clockdiv2_rst
  ResetInverter clockdiv2_rst(.RESET_IN(clockdiv2_rst_n_OUT_RST),
			      .RESET_OUT(clockdiv2_rst_RESET_OUT));

  // submodule clockdiv2_rst_n
  SyncResetA #(.RSTDELAY(32'd2)) clockdiv2_rst_n(.CLK(sys_clk_buf_O),
						 .IN_RST(sys_clk_rst_n_RESET_OUT),
						 .OUT_RST(clockdiv2_rst_n_OUT_RST));

  // submodule clockdiv2_slowbuf
  BUFG clockdiv2_slowbuf(.I(clockdiv2_clkdiv_CLKDV), .O(clockdiv2_slowbuf_O));

  // submodule clockdiv2_slowrst
  SyncReset0 clockdiv2_slowrst(.IN_RST(clockdiv2_rst_n_OUT_RST),
			       .OUT_RST(clockdiv2_slowrst_OUT_RST));

  // submodule gtp_clk_0
  IBUFDS_GTE2 gtp_clk_0(.I(CLK_gtp_clk_0_p),
			.IB(CLK_gtp_clk_0_n),
			.CEB(1'd0),
			.O(gtp_clk_0_O),
			.ODIV2());

  // submodule nullReset
  NullReset nullReset(.RESET(nullReset_RESET), .RESET_N());

  // submodule platform_auroraRQ
  FIFO2 #(.width(32'd240),
	  .guarded(32'd1)) platform_auroraRQ(.RST(sys_clk_rst_n_RESET_OUT),
					     .CLK(sys_clk_buf_O),
					     .D_IN(platform_auroraRQ_D_IN),
					     .ENQ(platform_auroraRQ_ENQ),
					     .DEQ(platform_auroraRQ_DEQ),
					     .CLR(platform_auroraRQ_CLR),
					     .D_OUT(platform_auroraRQ_D_OUT),
					     .FULL_N(),
					     .EMPTY_N(platform_auroraRQ_EMPTY_N));

  // submodule platform_bramQ_0_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_0_memory(.CLKA(sys_clk_buf_O),
						   .CLKB(sys_clk_buf_O),
						   .ADDRA(platform_bramQ_0_memory_ADDRA),
						   .ADDRB(platform_bramQ_0_memory_ADDRB),
						   .DIA(platform_bramQ_0_memory_DIA),
						   .DIB(platform_bramQ_0_memory_DIB),
						   .WEA(platform_bramQ_0_memory_WEA),
						   .WEB(platform_bramQ_0_memory_WEB),
						   .ENA(platform_bramQ_0_memory_ENA),
						   .ENB(platform_bramQ_0_memory_ENB),
						   .DOA(),
						   .DOB());

  // submodule platform_bramQ_100_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_100_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_100_memory_ADDRA),
						     .ADDRB(platform_bramQ_100_memory_ADDRB),
						     .DIA(platform_bramQ_100_memory_DIA),
						     .DIB(platform_bramQ_100_memory_DIB),
						     .WEA(platform_bramQ_100_memory_WEA),
						     .WEB(platform_bramQ_100_memory_WEB),
						     .ENA(platform_bramQ_100_memory_ENA),
						     .ENB(platform_bramQ_100_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_101_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_101_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_101_memory_ADDRA),
						     .ADDRB(platform_bramQ_101_memory_ADDRB),
						     .DIA(platform_bramQ_101_memory_DIA),
						     .DIB(platform_bramQ_101_memory_DIB),
						     .WEA(platform_bramQ_101_memory_WEA),
						     .WEB(platform_bramQ_101_memory_WEB),
						     .ENA(platform_bramQ_101_memory_ENA),
						     .ENB(platform_bramQ_101_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_102_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_102_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_102_memory_ADDRA),
						     .ADDRB(platform_bramQ_102_memory_ADDRB),
						     .DIA(platform_bramQ_102_memory_DIA),
						     .DIB(platform_bramQ_102_memory_DIB),
						     .WEA(platform_bramQ_102_memory_WEA),
						     .WEB(platform_bramQ_102_memory_WEB),
						     .ENA(platform_bramQ_102_memory_ENA),
						     .ENB(platform_bramQ_102_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_103_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_103_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_103_memory_ADDRA),
						     .ADDRB(platform_bramQ_103_memory_ADDRB),
						     .DIA(platform_bramQ_103_memory_DIA),
						     .DIB(platform_bramQ_103_memory_DIB),
						     .WEA(platform_bramQ_103_memory_WEA),
						     .WEB(platform_bramQ_103_memory_WEB),
						     .ENA(platform_bramQ_103_memory_ENA),
						     .ENB(platform_bramQ_103_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_104_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_104_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_104_memory_ADDRA),
						     .ADDRB(platform_bramQ_104_memory_ADDRB),
						     .DIA(platform_bramQ_104_memory_DIA),
						     .DIB(platform_bramQ_104_memory_DIB),
						     .WEA(platform_bramQ_104_memory_WEA),
						     .WEB(platform_bramQ_104_memory_WEB),
						     .ENA(platform_bramQ_104_memory_ENA),
						     .ENB(platform_bramQ_104_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_105_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_105_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_105_memory_ADDRA),
						     .ADDRB(platform_bramQ_105_memory_ADDRB),
						     .DIA(platform_bramQ_105_memory_DIA),
						     .DIB(platform_bramQ_105_memory_DIB),
						     .WEA(platform_bramQ_105_memory_WEA),
						     .WEB(platform_bramQ_105_memory_WEB),
						     .ENA(platform_bramQ_105_memory_ENA),
						     .ENB(platform_bramQ_105_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_106_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_106_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_106_memory_ADDRA),
						     .ADDRB(platform_bramQ_106_memory_ADDRB),
						     .DIA(platform_bramQ_106_memory_DIA),
						     .DIB(platform_bramQ_106_memory_DIB),
						     .WEA(platform_bramQ_106_memory_WEA),
						     .WEB(platform_bramQ_106_memory_WEB),
						     .ENA(platform_bramQ_106_memory_ENA),
						     .ENB(platform_bramQ_106_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_107_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_107_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_107_memory_ADDRA),
						     .ADDRB(platform_bramQ_107_memory_ADDRB),
						     .DIA(platform_bramQ_107_memory_DIA),
						     .DIB(platform_bramQ_107_memory_DIB),
						     .WEA(platform_bramQ_107_memory_WEA),
						     .WEB(platform_bramQ_107_memory_WEB),
						     .ENA(platform_bramQ_107_memory_ENA),
						     .ENB(platform_bramQ_107_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_108_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_108_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_108_memory_ADDRA),
						     .ADDRB(platform_bramQ_108_memory_ADDRB),
						     .DIA(platform_bramQ_108_memory_DIA),
						     .DIB(platform_bramQ_108_memory_DIB),
						     .WEA(platform_bramQ_108_memory_WEA),
						     .WEB(platform_bramQ_108_memory_WEB),
						     .ENA(platform_bramQ_108_memory_ENA),
						     .ENB(platform_bramQ_108_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_109_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_109_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_109_memory_ADDRA),
						     .ADDRB(platform_bramQ_109_memory_ADDRB),
						     .DIA(platform_bramQ_109_memory_DIA),
						     .DIB(platform_bramQ_109_memory_DIB),
						     .WEA(platform_bramQ_109_memory_WEA),
						     .WEB(platform_bramQ_109_memory_WEB),
						     .ENA(platform_bramQ_109_memory_ENA),
						     .ENB(platform_bramQ_109_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_10_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_10_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_10_memory_ADDRA),
						    .ADDRB(platform_bramQ_10_memory_ADDRB),
						    .DIA(platform_bramQ_10_memory_DIA),
						    .DIB(platform_bramQ_10_memory_DIB),
						    .WEA(platform_bramQ_10_memory_WEA),
						    .WEB(platform_bramQ_10_memory_WEB),
						    .ENA(platform_bramQ_10_memory_ENA),
						    .ENB(platform_bramQ_10_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_110_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_110_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_110_memory_ADDRA),
						     .ADDRB(platform_bramQ_110_memory_ADDRB),
						     .DIA(platform_bramQ_110_memory_DIA),
						     .DIB(platform_bramQ_110_memory_DIB),
						     .WEA(platform_bramQ_110_memory_WEA),
						     .WEB(platform_bramQ_110_memory_WEB),
						     .ENA(platform_bramQ_110_memory_ENA),
						     .ENB(platform_bramQ_110_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_111_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_111_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_111_memory_ADDRA),
						     .ADDRB(platform_bramQ_111_memory_ADDRB),
						     .DIA(platform_bramQ_111_memory_DIA),
						     .DIB(platform_bramQ_111_memory_DIB),
						     .WEA(platform_bramQ_111_memory_WEA),
						     .WEB(platform_bramQ_111_memory_WEB),
						     .ENA(platform_bramQ_111_memory_ENA),
						     .ENB(platform_bramQ_111_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_112_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_112_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_112_memory_ADDRA),
						     .ADDRB(platform_bramQ_112_memory_ADDRB),
						     .DIA(platform_bramQ_112_memory_DIA),
						     .DIB(platform_bramQ_112_memory_DIB),
						     .WEA(platform_bramQ_112_memory_WEA),
						     .WEB(platform_bramQ_112_memory_WEB),
						     .ENA(platform_bramQ_112_memory_ENA),
						     .ENB(platform_bramQ_112_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_113_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_113_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_113_memory_ADDRA),
						     .ADDRB(platform_bramQ_113_memory_ADDRB),
						     .DIA(platform_bramQ_113_memory_DIA),
						     .DIB(platform_bramQ_113_memory_DIB),
						     .WEA(platform_bramQ_113_memory_WEA),
						     .WEB(platform_bramQ_113_memory_WEB),
						     .ENA(platform_bramQ_113_memory_ENA),
						     .ENB(platform_bramQ_113_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_114_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_114_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_114_memory_ADDRA),
						     .ADDRB(platform_bramQ_114_memory_ADDRB),
						     .DIA(platform_bramQ_114_memory_DIA),
						     .DIB(platform_bramQ_114_memory_DIB),
						     .WEA(platform_bramQ_114_memory_WEA),
						     .WEB(platform_bramQ_114_memory_WEB),
						     .ENA(platform_bramQ_114_memory_ENA),
						     .ENB(platform_bramQ_114_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_115_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_115_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_115_memory_ADDRA),
						     .ADDRB(platform_bramQ_115_memory_ADDRB),
						     .DIA(platform_bramQ_115_memory_DIA),
						     .DIB(platform_bramQ_115_memory_DIB),
						     .WEA(platform_bramQ_115_memory_WEA),
						     .WEB(platform_bramQ_115_memory_WEB),
						     .ENA(platform_bramQ_115_memory_ENA),
						     .ENB(platform_bramQ_115_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_116_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_116_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_116_memory_ADDRA),
						     .ADDRB(platform_bramQ_116_memory_ADDRB),
						     .DIA(platform_bramQ_116_memory_DIA),
						     .DIB(platform_bramQ_116_memory_DIB),
						     .WEA(platform_bramQ_116_memory_WEA),
						     .WEB(platform_bramQ_116_memory_WEB),
						     .ENA(platform_bramQ_116_memory_ENA),
						     .ENB(platform_bramQ_116_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_117_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_117_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_117_memory_ADDRA),
						     .ADDRB(platform_bramQ_117_memory_ADDRB),
						     .DIA(platform_bramQ_117_memory_DIA),
						     .DIB(platform_bramQ_117_memory_DIB),
						     .WEA(platform_bramQ_117_memory_WEA),
						     .WEB(platform_bramQ_117_memory_WEB),
						     .ENA(platform_bramQ_117_memory_ENA),
						     .ENB(platform_bramQ_117_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_118_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_118_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_118_memory_ADDRA),
						     .ADDRB(platform_bramQ_118_memory_ADDRB),
						     .DIA(platform_bramQ_118_memory_DIA),
						     .DIB(platform_bramQ_118_memory_DIB),
						     .WEA(platform_bramQ_118_memory_WEA),
						     .WEB(platform_bramQ_118_memory_WEB),
						     .ENA(platform_bramQ_118_memory_ENA),
						     .ENB(platform_bramQ_118_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_119_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_119_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_119_memory_ADDRA),
						     .ADDRB(platform_bramQ_119_memory_ADDRB),
						     .DIA(platform_bramQ_119_memory_DIA),
						     .DIB(platform_bramQ_119_memory_DIB),
						     .WEA(platform_bramQ_119_memory_WEA),
						     .WEB(platform_bramQ_119_memory_WEB),
						     .ENA(platform_bramQ_119_memory_ENA),
						     .ENB(platform_bramQ_119_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_11_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_11_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_11_memory_ADDRA),
						    .ADDRB(platform_bramQ_11_memory_ADDRB),
						    .DIA(platform_bramQ_11_memory_DIA),
						    .DIB(platform_bramQ_11_memory_DIB),
						    .WEA(platform_bramQ_11_memory_WEA),
						    .WEB(platform_bramQ_11_memory_WEB),
						    .ENA(platform_bramQ_11_memory_ENA),
						    .ENB(platform_bramQ_11_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_120_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_120_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_120_memory_ADDRA),
						     .ADDRB(platform_bramQ_120_memory_ADDRB),
						     .DIA(platform_bramQ_120_memory_DIA),
						     .DIB(platform_bramQ_120_memory_DIB),
						     .WEA(platform_bramQ_120_memory_WEA),
						     .WEB(platform_bramQ_120_memory_WEB),
						     .ENA(platform_bramQ_120_memory_ENA),
						     .ENB(platform_bramQ_120_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_121_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_121_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_121_memory_ADDRA),
						     .ADDRB(platform_bramQ_121_memory_ADDRB),
						     .DIA(platform_bramQ_121_memory_DIA),
						     .DIB(platform_bramQ_121_memory_DIB),
						     .WEA(platform_bramQ_121_memory_WEA),
						     .WEB(platform_bramQ_121_memory_WEB),
						     .ENA(platform_bramQ_121_memory_ENA),
						     .ENB(platform_bramQ_121_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_122_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_122_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_122_memory_ADDRA),
						     .ADDRB(platform_bramQ_122_memory_ADDRB),
						     .DIA(platform_bramQ_122_memory_DIA),
						     .DIB(platform_bramQ_122_memory_DIB),
						     .WEA(platform_bramQ_122_memory_WEA),
						     .WEB(platform_bramQ_122_memory_WEB),
						     .ENA(platform_bramQ_122_memory_ENA),
						     .ENB(platform_bramQ_122_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_123_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_123_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_123_memory_ADDRA),
						     .ADDRB(platform_bramQ_123_memory_ADDRB),
						     .DIA(platform_bramQ_123_memory_DIA),
						     .DIB(platform_bramQ_123_memory_DIB),
						     .WEA(platform_bramQ_123_memory_WEA),
						     .WEB(platform_bramQ_123_memory_WEB),
						     .ENA(platform_bramQ_123_memory_ENA),
						     .ENB(platform_bramQ_123_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_124_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_124_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_124_memory_ADDRA),
						     .ADDRB(platform_bramQ_124_memory_ADDRB),
						     .DIA(platform_bramQ_124_memory_DIA),
						     .DIB(platform_bramQ_124_memory_DIB),
						     .WEA(platform_bramQ_124_memory_WEA),
						     .WEB(platform_bramQ_124_memory_WEB),
						     .ENA(platform_bramQ_124_memory_ENA),
						     .ENB(platform_bramQ_124_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_125_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_125_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_125_memory_ADDRA),
						     .ADDRB(platform_bramQ_125_memory_ADDRB),
						     .DIA(platform_bramQ_125_memory_DIA),
						     .DIB(platform_bramQ_125_memory_DIB),
						     .WEA(platform_bramQ_125_memory_WEA),
						     .WEB(platform_bramQ_125_memory_WEB),
						     .ENA(platform_bramQ_125_memory_ENA),
						     .ENB(platform_bramQ_125_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_126_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_126_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_126_memory_ADDRA),
						     .ADDRB(platform_bramQ_126_memory_ADDRB),
						     .DIA(platform_bramQ_126_memory_DIA),
						     .DIB(platform_bramQ_126_memory_DIB),
						     .WEA(platform_bramQ_126_memory_WEA),
						     .WEB(platform_bramQ_126_memory_WEB),
						     .ENA(platform_bramQ_126_memory_ENA),
						     .ENB(platform_bramQ_126_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_127_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_127_memory(.CLKA(sys_clk_buf_O),
						     .CLKB(sys_clk_buf_O),
						     .ADDRA(platform_bramQ_127_memory_ADDRA),
						     .ADDRB(platform_bramQ_127_memory_ADDRB),
						     .DIA(platform_bramQ_127_memory_DIA),
						     .DIB(platform_bramQ_127_memory_DIB),
						     .WEA(platform_bramQ_127_memory_WEA),
						     .WEB(platform_bramQ_127_memory_WEB),
						     .ENA(platform_bramQ_127_memory_ENA),
						     .ENB(platform_bramQ_127_memory_ENB),
						     .DOA(),
						     .DOB());

  // submodule platform_bramQ_12_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_12_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_12_memory_ADDRA),
						    .ADDRB(platform_bramQ_12_memory_ADDRB),
						    .DIA(platform_bramQ_12_memory_DIA),
						    .DIB(platform_bramQ_12_memory_DIB),
						    .WEA(platform_bramQ_12_memory_WEA),
						    .WEB(platform_bramQ_12_memory_WEB),
						    .ENA(platform_bramQ_12_memory_ENA),
						    .ENB(platform_bramQ_12_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_13_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_13_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_13_memory_ADDRA),
						    .ADDRB(platform_bramQ_13_memory_ADDRB),
						    .DIA(platform_bramQ_13_memory_DIA),
						    .DIB(platform_bramQ_13_memory_DIB),
						    .WEA(platform_bramQ_13_memory_WEA),
						    .WEB(platform_bramQ_13_memory_WEB),
						    .ENA(platform_bramQ_13_memory_ENA),
						    .ENB(platform_bramQ_13_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_14_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_14_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_14_memory_ADDRA),
						    .ADDRB(platform_bramQ_14_memory_ADDRB),
						    .DIA(platform_bramQ_14_memory_DIA),
						    .DIB(platform_bramQ_14_memory_DIB),
						    .WEA(platform_bramQ_14_memory_WEA),
						    .WEB(platform_bramQ_14_memory_WEB),
						    .ENA(platform_bramQ_14_memory_ENA),
						    .ENB(platform_bramQ_14_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_15_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_15_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_15_memory_ADDRA),
						    .ADDRB(platform_bramQ_15_memory_ADDRB),
						    .DIA(platform_bramQ_15_memory_DIA),
						    .DIB(platform_bramQ_15_memory_DIB),
						    .WEA(platform_bramQ_15_memory_WEA),
						    .WEB(platform_bramQ_15_memory_WEB),
						    .ENA(platform_bramQ_15_memory_ENA),
						    .ENB(platform_bramQ_15_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_16_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_16_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_16_memory_ADDRA),
						    .ADDRB(platform_bramQ_16_memory_ADDRB),
						    .DIA(platform_bramQ_16_memory_DIA),
						    .DIB(platform_bramQ_16_memory_DIB),
						    .WEA(platform_bramQ_16_memory_WEA),
						    .WEB(platform_bramQ_16_memory_WEB),
						    .ENA(platform_bramQ_16_memory_ENA),
						    .ENB(platform_bramQ_16_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_17_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_17_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_17_memory_ADDRA),
						    .ADDRB(platform_bramQ_17_memory_ADDRB),
						    .DIA(platform_bramQ_17_memory_DIA),
						    .DIB(platform_bramQ_17_memory_DIB),
						    .WEA(platform_bramQ_17_memory_WEA),
						    .WEB(platform_bramQ_17_memory_WEB),
						    .ENA(platform_bramQ_17_memory_ENA),
						    .ENB(platform_bramQ_17_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_18_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_18_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_18_memory_ADDRA),
						    .ADDRB(platform_bramQ_18_memory_ADDRB),
						    .DIA(platform_bramQ_18_memory_DIA),
						    .DIB(platform_bramQ_18_memory_DIB),
						    .WEA(platform_bramQ_18_memory_WEA),
						    .WEB(platform_bramQ_18_memory_WEB),
						    .ENA(platform_bramQ_18_memory_ENA),
						    .ENB(platform_bramQ_18_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_19_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_19_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_19_memory_ADDRA),
						    .ADDRB(platform_bramQ_19_memory_ADDRB),
						    .DIA(platform_bramQ_19_memory_DIA),
						    .DIB(platform_bramQ_19_memory_DIB),
						    .WEA(platform_bramQ_19_memory_WEA),
						    .WEB(platform_bramQ_19_memory_WEB),
						    .ENA(platform_bramQ_19_memory_ENA),
						    .ENB(platform_bramQ_19_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_1_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_1_memory(.CLKA(sys_clk_buf_O),
						   .CLKB(sys_clk_buf_O),
						   .ADDRA(platform_bramQ_1_memory_ADDRA),
						   .ADDRB(platform_bramQ_1_memory_ADDRB),
						   .DIA(platform_bramQ_1_memory_DIA),
						   .DIB(platform_bramQ_1_memory_DIB),
						   .WEA(platform_bramQ_1_memory_WEA),
						   .WEB(platform_bramQ_1_memory_WEB),
						   .ENA(platform_bramQ_1_memory_ENA),
						   .ENB(platform_bramQ_1_memory_ENB),
						   .DOA(),
						   .DOB());

  // submodule platform_bramQ_20_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_20_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_20_memory_ADDRA),
						    .ADDRB(platform_bramQ_20_memory_ADDRB),
						    .DIA(platform_bramQ_20_memory_DIA),
						    .DIB(platform_bramQ_20_memory_DIB),
						    .WEA(platform_bramQ_20_memory_WEA),
						    .WEB(platform_bramQ_20_memory_WEB),
						    .ENA(platform_bramQ_20_memory_ENA),
						    .ENB(platform_bramQ_20_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_21_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_21_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_21_memory_ADDRA),
						    .ADDRB(platform_bramQ_21_memory_ADDRB),
						    .DIA(platform_bramQ_21_memory_DIA),
						    .DIB(platform_bramQ_21_memory_DIB),
						    .WEA(platform_bramQ_21_memory_WEA),
						    .WEB(platform_bramQ_21_memory_WEB),
						    .ENA(platform_bramQ_21_memory_ENA),
						    .ENB(platform_bramQ_21_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_22_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_22_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_22_memory_ADDRA),
						    .ADDRB(platform_bramQ_22_memory_ADDRB),
						    .DIA(platform_bramQ_22_memory_DIA),
						    .DIB(platform_bramQ_22_memory_DIB),
						    .WEA(platform_bramQ_22_memory_WEA),
						    .WEB(platform_bramQ_22_memory_WEB),
						    .ENA(platform_bramQ_22_memory_ENA),
						    .ENB(platform_bramQ_22_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_23_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_23_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_23_memory_ADDRA),
						    .ADDRB(platform_bramQ_23_memory_ADDRB),
						    .DIA(platform_bramQ_23_memory_DIA),
						    .DIB(platform_bramQ_23_memory_DIB),
						    .WEA(platform_bramQ_23_memory_WEA),
						    .WEB(platform_bramQ_23_memory_WEB),
						    .ENA(platform_bramQ_23_memory_ENA),
						    .ENB(platform_bramQ_23_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_24_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_24_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_24_memory_ADDRA),
						    .ADDRB(platform_bramQ_24_memory_ADDRB),
						    .DIA(platform_bramQ_24_memory_DIA),
						    .DIB(platform_bramQ_24_memory_DIB),
						    .WEA(platform_bramQ_24_memory_WEA),
						    .WEB(platform_bramQ_24_memory_WEB),
						    .ENA(platform_bramQ_24_memory_ENA),
						    .ENB(platform_bramQ_24_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_25_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_25_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_25_memory_ADDRA),
						    .ADDRB(platform_bramQ_25_memory_ADDRB),
						    .DIA(platform_bramQ_25_memory_DIA),
						    .DIB(platform_bramQ_25_memory_DIB),
						    .WEA(platform_bramQ_25_memory_WEA),
						    .WEB(platform_bramQ_25_memory_WEB),
						    .ENA(platform_bramQ_25_memory_ENA),
						    .ENB(platform_bramQ_25_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_26_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_26_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_26_memory_ADDRA),
						    .ADDRB(platform_bramQ_26_memory_ADDRB),
						    .DIA(platform_bramQ_26_memory_DIA),
						    .DIB(platform_bramQ_26_memory_DIB),
						    .WEA(platform_bramQ_26_memory_WEA),
						    .WEB(platform_bramQ_26_memory_WEB),
						    .ENA(platform_bramQ_26_memory_ENA),
						    .ENB(platform_bramQ_26_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_27_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_27_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_27_memory_ADDRA),
						    .ADDRB(platform_bramQ_27_memory_ADDRB),
						    .DIA(platform_bramQ_27_memory_DIA),
						    .DIB(platform_bramQ_27_memory_DIB),
						    .WEA(platform_bramQ_27_memory_WEA),
						    .WEB(platform_bramQ_27_memory_WEB),
						    .ENA(platform_bramQ_27_memory_ENA),
						    .ENB(platform_bramQ_27_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_28_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_28_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_28_memory_ADDRA),
						    .ADDRB(platform_bramQ_28_memory_ADDRB),
						    .DIA(platform_bramQ_28_memory_DIA),
						    .DIB(platform_bramQ_28_memory_DIB),
						    .WEA(platform_bramQ_28_memory_WEA),
						    .WEB(platform_bramQ_28_memory_WEB),
						    .ENA(platform_bramQ_28_memory_ENA),
						    .ENB(platform_bramQ_28_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_29_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_29_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_29_memory_ADDRA),
						    .ADDRB(platform_bramQ_29_memory_ADDRB),
						    .DIA(platform_bramQ_29_memory_DIA),
						    .DIB(platform_bramQ_29_memory_DIB),
						    .WEA(platform_bramQ_29_memory_WEA),
						    .WEB(platform_bramQ_29_memory_WEB),
						    .ENA(platform_bramQ_29_memory_ENA),
						    .ENB(platform_bramQ_29_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_2_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_2_memory(.CLKA(sys_clk_buf_O),
						   .CLKB(sys_clk_buf_O),
						   .ADDRA(platform_bramQ_2_memory_ADDRA),
						   .ADDRB(platform_bramQ_2_memory_ADDRB),
						   .DIA(platform_bramQ_2_memory_DIA),
						   .DIB(platform_bramQ_2_memory_DIB),
						   .WEA(platform_bramQ_2_memory_WEA),
						   .WEB(platform_bramQ_2_memory_WEB),
						   .ENA(platform_bramQ_2_memory_ENA),
						   .ENB(platform_bramQ_2_memory_ENB),
						   .DOA(),
						   .DOB());

  // submodule platform_bramQ_30_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_30_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_30_memory_ADDRA),
						    .ADDRB(platform_bramQ_30_memory_ADDRB),
						    .DIA(platform_bramQ_30_memory_DIA),
						    .DIB(platform_bramQ_30_memory_DIB),
						    .WEA(platform_bramQ_30_memory_WEA),
						    .WEB(platform_bramQ_30_memory_WEB),
						    .ENA(platform_bramQ_30_memory_ENA),
						    .ENB(platform_bramQ_30_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_31_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_31_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_31_memory_ADDRA),
						    .ADDRB(platform_bramQ_31_memory_ADDRB),
						    .DIA(platform_bramQ_31_memory_DIA),
						    .DIB(platform_bramQ_31_memory_DIB),
						    .WEA(platform_bramQ_31_memory_WEA),
						    .WEB(platform_bramQ_31_memory_WEB),
						    .ENA(platform_bramQ_31_memory_ENA),
						    .ENB(platform_bramQ_31_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_32_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_32_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_32_memory_ADDRA),
						    .ADDRB(platform_bramQ_32_memory_ADDRB),
						    .DIA(platform_bramQ_32_memory_DIA),
						    .DIB(platform_bramQ_32_memory_DIB),
						    .WEA(platform_bramQ_32_memory_WEA),
						    .WEB(platform_bramQ_32_memory_WEB),
						    .ENA(platform_bramQ_32_memory_ENA),
						    .ENB(platform_bramQ_32_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_33_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_33_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_33_memory_ADDRA),
						    .ADDRB(platform_bramQ_33_memory_ADDRB),
						    .DIA(platform_bramQ_33_memory_DIA),
						    .DIB(platform_bramQ_33_memory_DIB),
						    .WEA(platform_bramQ_33_memory_WEA),
						    .WEB(platform_bramQ_33_memory_WEB),
						    .ENA(platform_bramQ_33_memory_ENA),
						    .ENB(platform_bramQ_33_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_34_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_34_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_34_memory_ADDRA),
						    .ADDRB(platform_bramQ_34_memory_ADDRB),
						    .DIA(platform_bramQ_34_memory_DIA),
						    .DIB(platform_bramQ_34_memory_DIB),
						    .WEA(platform_bramQ_34_memory_WEA),
						    .WEB(platform_bramQ_34_memory_WEB),
						    .ENA(platform_bramQ_34_memory_ENA),
						    .ENB(platform_bramQ_34_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_35_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_35_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_35_memory_ADDRA),
						    .ADDRB(platform_bramQ_35_memory_ADDRB),
						    .DIA(platform_bramQ_35_memory_DIA),
						    .DIB(platform_bramQ_35_memory_DIB),
						    .WEA(platform_bramQ_35_memory_WEA),
						    .WEB(platform_bramQ_35_memory_WEB),
						    .ENA(platform_bramQ_35_memory_ENA),
						    .ENB(platform_bramQ_35_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_36_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_36_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_36_memory_ADDRA),
						    .ADDRB(platform_bramQ_36_memory_ADDRB),
						    .DIA(platform_bramQ_36_memory_DIA),
						    .DIB(platform_bramQ_36_memory_DIB),
						    .WEA(platform_bramQ_36_memory_WEA),
						    .WEB(platform_bramQ_36_memory_WEB),
						    .ENA(platform_bramQ_36_memory_ENA),
						    .ENB(platform_bramQ_36_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_37_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_37_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_37_memory_ADDRA),
						    .ADDRB(platform_bramQ_37_memory_ADDRB),
						    .DIA(platform_bramQ_37_memory_DIA),
						    .DIB(platform_bramQ_37_memory_DIB),
						    .WEA(platform_bramQ_37_memory_WEA),
						    .WEB(platform_bramQ_37_memory_WEB),
						    .ENA(platform_bramQ_37_memory_ENA),
						    .ENB(platform_bramQ_37_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_38_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_38_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_38_memory_ADDRA),
						    .ADDRB(platform_bramQ_38_memory_ADDRB),
						    .DIA(platform_bramQ_38_memory_DIA),
						    .DIB(platform_bramQ_38_memory_DIB),
						    .WEA(platform_bramQ_38_memory_WEA),
						    .WEB(platform_bramQ_38_memory_WEB),
						    .ENA(platform_bramQ_38_memory_ENA),
						    .ENB(platform_bramQ_38_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_39_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_39_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_39_memory_ADDRA),
						    .ADDRB(platform_bramQ_39_memory_ADDRB),
						    .DIA(platform_bramQ_39_memory_DIA),
						    .DIB(platform_bramQ_39_memory_DIB),
						    .WEA(platform_bramQ_39_memory_WEA),
						    .WEB(platform_bramQ_39_memory_WEB),
						    .ENA(platform_bramQ_39_memory_ENA),
						    .ENB(platform_bramQ_39_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_3_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_3_memory(.CLKA(sys_clk_buf_O),
						   .CLKB(sys_clk_buf_O),
						   .ADDRA(platform_bramQ_3_memory_ADDRA),
						   .ADDRB(platform_bramQ_3_memory_ADDRB),
						   .DIA(platform_bramQ_3_memory_DIA),
						   .DIB(platform_bramQ_3_memory_DIB),
						   .WEA(platform_bramQ_3_memory_WEA),
						   .WEB(platform_bramQ_3_memory_WEB),
						   .ENA(platform_bramQ_3_memory_ENA),
						   .ENB(platform_bramQ_3_memory_ENB),
						   .DOA(),
						   .DOB());

  // submodule platform_bramQ_40_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_40_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_40_memory_ADDRA),
						    .ADDRB(platform_bramQ_40_memory_ADDRB),
						    .DIA(platform_bramQ_40_memory_DIA),
						    .DIB(platform_bramQ_40_memory_DIB),
						    .WEA(platform_bramQ_40_memory_WEA),
						    .WEB(platform_bramQ_40_memory_WEB),
						    .ENA(platform_bramQ_40_memory_ENA),
						    .ENB(platform_bramQ_40_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_41_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_41_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_41_memory_ADDRA),
						    .ADDRB(platform_bramQ_41_memory_ADDRB),
						    .DIA(platform_bramQ_41_memory_DIA),
						    .DIB(platform_bramQ_41_memory_DIB),
						    .WEA(platform_bramQ_41_memory_WEA),
						    .WEB(platform_bramQ_41_memory_WEB),
						    .ENA(platform_bramQ_41_memory_ENA),
						    .ENB(platform_bramQ_41_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_42_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_42_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_42_memory_ADDRA),
						    .ADDRB(platform_bramQ_42_memory_ADDRB),
						    .DIA(platform_bramQ_42_memory_DIA),
						    .DIB(platform_bramQ_42_memory_DIB),
						    .WEA(platform_bramQ_42_memory_WEA),
						    .WEB(platform_bramQ_42_memory_WEB),
						    .ENA(platform_bramQ_42_memory_ENA),
						    .ENB(platform_bramQ_42_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_43_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_43_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_43_memory_ADDRA),
						    .ADDRB(platform_bramQ_43_memory_ADDRB),
						    .DIA(platform_bramQ_43_memory_DIA),
						    .DIB(platform_bramQ_43_memory_DIB),
						    .WEA(platform_bramQ_43_memory_WEA),
						    .WEB(platform_bramQ_43_memory_WEB),
						    .ENA(platform_bramQ_43_memory_ENA),
						    .ENB(platform_bramQ_43_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_44_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_44_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_44_memory_ADDRA),
						    .ADDRB(platform_bramQ_44_memory_ADDRB),
						    .DIA(platform_bramQ_44_memory_DIA),
						    .DIB(platform_bramQ_44_memory_DIB),
						    .WEA(platform_bramQ_44_memory_WEA),
						    .WEB(platform_bramQ_44_memory_WEB),
						    .ENA(platform_bramQ_44_memory_ENA),
						    .ENB(platform_bramQ_44_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_45_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_45_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_45_memory_ADDRA),
						    .ADDRB(platform_bramQ_45_memory_ADDRB),
						    .DIA(platform_bramQ_45_memory_DIA),
						    .DIB(platform_bramQ_45_memory_DIB),
						    .WEA(platform_bramQ_45_memory_WEA),
						    .WEB(platform_bramQ_45_memory_WEB),
						    .ENA(platform_bramQ_45_memory_ENA),
						    .ENB(platform_bramQ_45_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_46_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_46_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_46_memory_ADDRA),
						    .ADDRB(platform_bramQ_46_memory_ADDRB),
						    .DIA(platform_bramQ_46_memory_DIA),
						    .DIB(platform_bramQ_46_memory_DIB),
						    .WEA(platform_bramQ_46_memory_WEA),
						    .WEB(platform_bramQ_46_memory_WEB),
						    .ENA(platform_bramQ_46_memory_ENA),
						    .ENB(platform_bramQ_46_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_47_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_47_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_47_memory_ADDRA),
						    .ADDRB(platform_bramQ_47_memory_ADDRB),
						    .DIA(platform_bramQ_47_memory_DIA),
						    .DIB(platform_bramQ_47_memory_DIB),
						    .WEA(platform_bramQ_47_memory_WEA),
						    .WEB(platform_bramQ_47_memory_WEB),
						    .ENA(platform_bramQ_47_memory_ENA),
						    .ENB(platform_bramQ_47_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_48_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_48_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_48_memory_ADDRA),
						    .ADDRB(platform_bramQ_48_memory_ADDRB),
						    .DIA(platform_bramQ_48_memory_DIA),
						    .DIB(platform_bramQ_48_memory_DIB),
						    .WEA(platform_bramQ_48_memory_WEA),
						    .WEB(platform_bramQ_48_memory_WEB),
						    .ENA(platform_bramQ_48_memory_ENA),
						    .ENB(platform_bramQ_48_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_49_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_49_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_49_memory_ADDRA),
						    .ADDRB(platform_bramQ_49_memory_ADDRB),
						    .DIA(platform_bramQ_49_memory_DIA),
						    .DIB(platform_bramQ_49_memory_DIB),
						    .WEA(platform_bramQ_49_memory_WEA),
						    .WEB(platform_bramQ_49_memory_WEB),
						    .ENA(platform_bramQ_49_memory_ENA),
						    .ENB(platform_bramQ_49_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_4_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_4_memory(.CLKA(sys_clk_buf_O),
						   .CLKB(sys_clk_buf_O),
						   .ADDRA(platform_bramQ_4_memory_ADDRA),
						   .ADDRB(platform_bramQ_4_memory_ADDRB),
						   .DIA(platform_bramQ_4_memory_DIA),
						   .DIB(platform_bramQ_4_memory_DIB),
						   .WEA(platform_bramQ_4_memory_WEA),
						   .WEB(platform_bramQ_4_memory_WEB),
						   .ENA(platform_bramQ_4_memory_ENA),
						   .ENB(platform_bramQ_4_memory_ENB),
						   .DOA(),
						   .DOB());

  // submodule platform_bramQ_50_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_50_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_50_memory_ADDRA),
						    .ADDRB(platform_bramQ_50_memory_ADDRB),
						    .DIA(platform_bramQ_50_memory_DIA),
						    .DIB(platform_bramQ_50_memory_DIB),
						    .WEA(platform_bramQ_50_memory_WEA),
						    .WEB(platform_bramQ_50_memory_WEB),
						    .ENA(platform_bramQ_50_memory_ENA),
						    .ENB(platform_bramQ_50_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_51_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_51_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_51_memory_ADDRA),
						    .ADDRB(platform_bramQ_51_memory_ADDRB),
						    .DIA(platform_bramQ_51_memory_DIA),
						    .DIB(platform_bramQ_51_memory_DIB),
						    .WEA(platform_bramQ_51_memory_WEA),
						    .WEB(platform_bramQ_51_memory_WEB),
						    .ENA(platform_bramQ_51_memory_ENA),
						    .ENB(platform_bramQ_51_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_52_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_52_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_52_memory_ADDRA),
						    .ADDRB(platform_bramQ_52_memory_ADDRB),
						    .DIA(platform_bramQ_52_memory_DIA),
						    .DIB(platform_bramQ_52_memory_DIB),
						    .WEA(platform_bramQ_52_memory_WEA),
						    .WEB(platform_bramQ_52_memory_WEB),
						    .ENA(platform_bramQ_52_memory_ENA),
						    .ENB(platform_bramQ_52_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_53_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_53_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_53_memory_ADDRA),
						    .ADDRB(platform_bramQ_53_memory_ADDRB),
						    .DIA(platform_bramQ_53_memory_DIA),
						    .DIB(platform_bramQ_53_memory_DIB),
						    .WEA(platform_bramQ_53_memory_WEA),
						    .WEB(platform_bramQ_53_memory_WEB),
						    .ENA(platform_bramQ_53_memory_ENA),
						    .ENB(platform_bramQ_53_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_54_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_54_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_54_memory_ADDRA),
						    .ADDRB(platform_bramQ_54_memory_ADDRB),
						    .DIA(platform_bramQ_54_memory_DIA),
						    .DIB(platform_bramQ_54_memory_DIB),
						    .WEA(platform_bramQ_54_memory_WEA),
						    .WEB(platform_bramQ_54_memory_WEB),
						    .ENA(platform_bramQ_54_memory_ENA),
						    .ENB(platform_bramQ_54_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_55_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_55_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_55_memory_ADDRA),
						    .ADDRB(platform_bramQ_55_memory_ADDRB),
						    .DIA(platform_bramQ_55_memory_DIA),
						    .DIB(platform_bramQ_55_memory_DIB),
						    .WEA(platform_bramQ_55_memory_WEA),
						    .WEB(platform_bramQ_55_memory_WEB),
						    .ENA(platform_bramQ_55_memory_ENA),
						    .ENB(platform_bramQ_55_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_56_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_56_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_56_memory_ADDRA),
						    .ADDRB(platform_bramQ_56_memory_ADDRB),
						    .DIA(platform_bramQ_56_memory_DIA),
						    .DIB(platform_bramQ_56_memory_DIB),
						    .WEA(platform_bramQ_56_memory_WEA),
						    .WEB(platform_bramQ_56_memory_WEB),
						    .ENA(platform_bramQ_56_memory_ENA),
						    .ENB(platform_bramQ_56_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_57_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_57_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_57_memory_ADDRA),
						    .ADDRB(platform_bramQ_57_memory_ADDRB),
						    .DIA(platform_bramQ_57_memory_DIA),
						    .DIB(platform_bramQ_57_memory_DIB),
						    .WEA(platform_bramQ_57_memory_WEA),
						    .WEB(platform_bramQ_57_memory_WEB),
						    .ENA(platform_bramQ_57_memory_ENA),
						    .ENB(platform_bramQ_57_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_58_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_58_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_58_memory_ADDRA),
						    .ADDRB(platform_bramQ_58_memory_ADDRB),
						    .DIA(platform_bramQ_58_memory_DIA),
						    .DIB(platform_bramQ_58_memory_DIB),
						    .WEA(platform_bramQ_58_memory_WEA),
						    .WEB(platform_bramQ_58_memory_WEB),
						    .ENA(platform_bramQ_58_memory_ENA),
						    .ENB(platform_bramQ_58_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_59_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_59_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_59_memory_ADDRA),
						    .ADDRB(platform_bramQ_59_memory_ADDRB),
						    .DIA(platform_bramQ_59_memory_DIA),
						    .DIB(platform_bramQ_59_memory_DIB),
						    .WEA(platform_bramQ_59_memory_WEA),
						    .WEB(platform_bramQ_59_memory_WEB),
						    .ENA(platform_bramQ_59_memory_ENA),
						    .ENB(platform_bramQ_59_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_5_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_5_memory(.CLKA(sys_clk_buf_O),
						   .CLKB(sys_clk_buf_O),
						   .ADDRA(platform_bramQ_5_memory_ADDRA),
						   .ADDRB(platform_bramQ_5_memory_ADDRB),
						   .DIA(platform_bramQ_5_memory_DIA),
						   .DIB(platform_bramQ_5_memory_DIB),
						   .WEA(platform_bramQ_5_memory_WEA),
						   .WEB(platform_bramQ_5_memory_WEB),
						   .ENA(platform_bramQ_5_memory_ENA),
						   .ENB(platform_bramQ_5_memory_ENB),
						   .DOA(),
						   .DOB());

  // submodule platform_bramQ_60_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_60_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_60_memory_ADDRA),
						    .ADDRB(platform_bramQ_60_memory_ADDRB),
						    .DIA(platform_bramQ_60_memory_DIA),
						    .DIB(platform_bramQ_60_memory_DIB),
						    .WEA(platform_bramQ_60_memory_WEA),
						    .WEB(platform_bramQ_60_memory_WEB),
						    .ENA(platform_bramQ_60_memory_ENA),
						    .ENB(platform_bramQ_60_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_61_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_61_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_61_memory_ADDRA),
						    .ADDRB(platform_bramQ_61_memory_ADDRB),
						    .DIA(platform_bramQ_61_memory_DIA),
						    .DIB(platform_bramQ_61_memory_DIB),
						    .WEA(platform_bramQ_61_memory_WEA),
						    .WEB(platform_bramQ_61_memory_WEB),
						    .ENA(platform_bramQ_61_memory_ENA),
						    .ENB(platform_bramQ_61_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_62_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_62_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_62_memory_ADDRA),
						    .ADDRB(platform_bramQ_62_memory_ADDRB),
						    .DIA(platform_bramQ_62_memory_DIA),
						    .DIB(platform_bramQ_62_memory_DIB),
						    .WEA(platform_bramQ_62_memory_WEA),
						    .WEB(platform_bramQ_62_memory_WEB),
						    .ENA(platform_bramQ_62_memory_ENA),
						    .ENB(platform_bramQ_62_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_63_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_63_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_63_memory_ADDRA),
						    .ADDRB(platform_bramQ_63_memory_ADDRB),
						    .DIA(platform_bramQ_63_memory_DIA),
						    .DIB(platform_bramQ_63_memory_DIB),
						    .WEA(platform_bramQ_63_memory_WEA),
						    .WEB(platform_bramQ_63_memory_WEB),
						    .ENA(platform_bramQ_63_memory_ENA),
						    .ENB(platform_bramQ_63_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_64_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_64_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_64_memory_ADDRA),
						    .ADDRB(platform_bramQ_64_memory_ADDRB),
						    .DIA(platform_bramQ_64_memory_DIA),
						    .DIB(platform_bramQ_64_memory_DIB),
						    .WEA(platform_bramQ_64_memory_WEA),
						    .WEB(platform_bramQ_64_memory_WEB),
						    .ENA(platform_bramQ_64_memory_ENA),
						    .ENB(platform_bramQ_64_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_65_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_65_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_65_memory_ADDRA),
						    .ADDRB(platform_bramQ_65_memory_ADDRB),
						    .DIA(platform_bramQ_65_memory_DIA),
						    .DIB(platform_bramQ_65_memory_DIB),
						    .WEA(platform_bramQ_65_memory_WEA),
						    .WEB(platform_bramQ_65_memory_WEB),
						    .ENA(platform_bramQ_65_memory_ENA),
						    .ENB(platform_bramQ_65_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_66_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_66_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_66_memory_ADDRA),
						    .ADDRB(platform_bramQ_66_memory_ADDRB),
						    .DIA(platform_bramQ_66_memory_DIA),
						    .DIB(platform_bramQ_66_memory_DIB),
						    .WEA(platform_bramQ_66_memory_WEA),
						    .WEB(platform_bramQ_66_memory_WEB),
						    .ENA(platform_bramQ_66_memory_ENA),
						    .ENB(platform_bramQ_66_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_67_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_67_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_67_memory_ADDRA),
						    .ADDRB(platform_bramQ_67_memory_ADDRB),
						    .DIA(platform_bramQ_67_memory_DIA),
						    .DIB(platform_bramQ_67_memory_DIB),
						    .WEA(platform_bramQ_67_memory_WEA),
						    .WEB(platform_bramQ_67_memory_WEB),
						    .ENA(platform_bramQ_67_memory_ENA),
						    .ENB(platform_bramQ_67_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_68_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_68_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_68_memory_ADDRA),
						    .ADDRB(platform_bramQ_68_memory_ADDRB),
						    .DIA(platform_bramQ_68_memory_DIA),
						    .DIB(platform_bramQ_68_memory_DIB),
						    .WEA(platform_bramQ_68_memory_WEA),
						    .WEB(platform_bramQ_68_memory_WEB),
						    .ENA(platform_bramQ_68_memory_ENA),
						    .ENB(platform_bramQ_68_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_69_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_69_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_69_memory_ADDRA),
						    .ADDRB(platform_bramQ_69_memory_ADDRB),
						    .DIA(platform_bramQ_69_memory_DIA),
						    .DIB(platform_bramQ_69_memory_DIB),
						    .WEA(platform_bramQ_69_memory_WEA),
						    .WEB(platform_bramQ_69_memory_WEB),
						    .ENA(platform_bramQ_69_memory_ENA),
						    .ENB(platform_bramQ_69_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_6_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_6_memory(.CLKA(sys_clk_buf_O),
						   .CLKB(sys_clk_buf_O),
						   .ADDRA(platform_bramQ_6_memory_ADDRA),
						   .ADDRB(platform_bramQ_6_memory_ADDRB),
						   .DIA(platform_bramQ_6_memory_DIA),
						   .DIB(platform_bramQ_6_memory_DIB),
						   .WEA(platform_bramQ_6_memory_WEA),
						   .WEB(platform_bramQ_6_memory_WEB),
						   .ENA(platform_bramQ_6_memory_ENA),
						   .ENB(platform_bramQ_6_memory_ENB),
						   .DOA(),
						   .DOB());

  // submodule platform_bramQ_70_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_70_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_70_memory_ADDRA),
						    .ADDRB(platform_bramQ_70_memory_ADDRB),
						    .DIA(platform_bramQ_70_memory_DIA),
						    .DIB(platform_bramQ_70_memory_DIB),
						    .WEA(platform_bramQ_70_memory_WEA),
						    .WEB(platform_bramQ_70_memory_WEB),
						    .ENA(platform_bramQ_70_memory_ENA),
						    .ENB(platform_bramQ_70_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_71_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_71_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_71_memory_ADDRA),
						    .ADDRB(platform_bramQ_71_memory_ADDRB),
						    .DIA(platform_bramQ_71_memory_DIA),
						    .DIB(platform_bramQ_71_memory_DIB),
						    .WEA(platform_bramQ_71_memory_WEA),
						    .WEB(platform_bramQ_71_memory_WEB),
						    .ENA(platform_bramQ_71_memory_ENA),
						    .ENB(platform_bramQ_71_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_72_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_72_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_72_memory_ADDRA),
						    .ADDRB(platform_bramQ_72_memory_ADDRB),
						    .DIA(platform_bramQ_72_memory_DIA),
						    .DIB(platform_bramQ_72_memory_DIB),
						    .WEA(platform_bramQ_72_memory_WEA),
						    .WEB(platform_bramQ_72_memory_WEB),
						    .ENA(platform_bramQ_72_memory_ENA),
						    .ENB(platform_bramQ_72_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_73_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_73_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_73_memory_ADDRA),
						    .ADDRB(platform_bramQ_73_memory_ADDRB),
						    .DIA(platform_bramQ_73_memory_DIA),
						    .DIB(platform_bramQ_73_memory_DIB),
						    .WEA(platform_bramQ_73_memory_WEA),
						    .WEB(platform_bramQ_73_memory_WEB),
						    .ENA(platform_bramQ_73_memory_ENA),
						    .ENB(platform_bramQ_73_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_74_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_74_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_74_memory_ADDRA),
						    .ADDRB(platform_bramQ_74_memory_ADDRB),
						    .DIA(platform_bramQ_74_memory_DIA),
						    .DIB(platform_bramQ_74_memory_DIB),
						    .WEA(platform_bramQ_74_memory_WEA),
						    .WEB(platform_bramQ_74_memory_WEB),
						    .ENA(platform_bramQ_74_memory_ENA),
						    .ENB(platform_bramQ_74_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_75_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_75_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_75_memory_ADDRA),
						    .ADDRB(platform_bramQ_75_memory_ADDRB),
						    .DIA(platform_bramQ_75_memory_DIA),
						    .DIB(platform_bramQ_75_memory_DIB),
						    .WEA(platform_bramQ_75_memory_WEA),
						    .WEB(platform_bramQ_75_memory_WEB),
						    .ENA(platform_bramQ_75_memory_ENA),
						    .ENB(platform_bramQ_75_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_76_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_76_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_76_memory_ADDRA),
						    .ADDRB(platform_bramQ_76_memory_ADDRB),
						    .DIA(platform_bramQ_76_memory_DIA),
						    .DIB(platform_bramQ_76_memory_DIB),
						    .WEA(platform_bramQ_76_memory_WEA),
						    .WEB(platform_bramQ_76_memory_WEB),
						    .ENA(platform_bramQ_76_memory_ENA),
						    .ENB(platform_bramQ_76_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_77_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_77_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_77_memory_ADDRA),
						    .ADDRB(platform_bramQ_77_memory_ADDRB),
						    .DIA(platform_bramQ_77_memory_DIA),
						    .DIB(platform_bramQ_77_memory_DIB),
						    .WEA(platform_bramQ_77_memory_WEA),
						    .WEB(platform_bramQ_77_memory_WEB),
						    .ENA(platform_bramQ_77_memory_ENA),
						    .ENB(platform_bramQ_77_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_78_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_78_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_78_memory_ADDRA),
						    .ADDRB(platform_bramQ_78_memory_ADDRB),
						    .DIA(platform_bramQ_78_memory_DIA),
						    .DIB(platform_bramQ_78_memory_DIB),
						    .WEA(platform_bramQ_78_memory_WEA),
						    .WEB(platform_bramQ_78_memory_WEB),
						    .ENA(platform_bramQ_78_memory_ENA),
						    .ENB(platform_bramQ_78_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_79_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_79_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_79_memory_ADDRA),
						    .ADDRB(platform_bramQ_79_memory_ADDRB),
						    .DIA(platform_bramQ_79_memory_DIA),
						    .DIB(platform_bramQ_79_memory_DIB),
						    .WEA(platform_bramQ_79_memory_WEA),
						    .WEB(platform_bramQ_79_memory_WEB),
						    .ENA(platform_bramQ_79_memory_ENA),
						    .ENB(platform_bramQ_79_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_7_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_7_memory(.CLKA(sys_clk_buf_O),
						   .CLKB(sys_clk_buf_O),
						   .ADDRA(platform_bramQ_7_memory_ADDRA),
						   .ADDRB(platform_bramQ_7_memory_ADDRB),
						   .DIA(platform_bramQ_7_memory_DIA),
						   .DIB(platform_bramQ_7_memory_DIB),
						   .WEA(platform_bramQ_7_memory_WEA),
						   .WEB(platform_bramQ_7_memory_WEB),
						   .ENA(platform_bramQ_7_memory_ENA),
						   .ENB(platform_bramQ_7_memory_ENB),
						   .DOA(),
						   .DOB());

  // submodule platform_bramQ_80_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_80_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_80_memory_ADDRA),
						    .ADDRB(platform_bramQ_80_memory_ADDRB),
						    .DIA(platform_bramQ_80_memory_DIA),
						    .DIB(platform_bramQ_80_memory_DIB),
						    .WEA(platform_bramQ_80_memory_WEA),
						    .WEB(platform_bramQ_80_memory_WEB),
						    .ENA(platform_bramQ_80_memory_ENA),
						    .ENB(platform_bramQ_80_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_81_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_81_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_81_memory_ADDRA),
						    .ADDRB(platform_bramQ_81_memory_ADDRB),
						    .DIA(platform_bramQ_81_memory_DIA),
						    .DIB(platform_bramQ_81_memory_DIB),
						    .WEA(platform_bramQ_81_memory_WEA),
						    .WEB(platform_bramQ_81_memory_WEB),
						    .ENA(platform_bramQ_81_memory_ENA),
						    .ENB(platform_bramQ_81_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_82_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_82_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_82_memory_ADDRA),
						    .ADDRB(platform_bramQ_82_memory_ADDRB),
						    .DIA(platform_bramQ_82_memory_DIA),
						    .DIB(platform_bramQ_82_memory_DIB),
						    .WEA(platform_bramQ_82_memory_WEA),
						    .WEB(platform_bramQ_82_memory_WEB),
						    .ENA(platform_bramQ_82_memory_ENA),
						    .ENB(platform_bramQ_82_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_83_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_83_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_83_memory_ADDRA),
						    .ADDRB(platform_bramQ_83_memory_ADDRB),
						    .DIA(platform_bramQ_83_memory_DIA),
						    .DIB(platform_bramQ_83_memory_DIB),
						    .WEA(platform_bramQ_83_memory_WEA),
						    .WEB(platform_bramQ_83_memory_WEB),
						    .ENA(platform_bramQ_83_memory_ENA),
						    .ENB(platform_bramQ_83_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_84_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_84_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_84_memory_ADDRA),
						    .ADDRB(platform_bramQ_84_memory_ADDRB),
						    .DIA(platform_bramQ_84_memory_DIA),
						    .DIB(platform_bramQ_84_memory_DIB),
						    .WEA(platform_bramQ_84_memory_WEA),
						    .WEB(platform_bramQ_84_memory_WEB),
						    .ENA(platform_bramQ_84_memory_ENA),
						    .ENB(platform_bramQ_84_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_85_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_85_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_85_memory_ADDRA),
						    .ADDRB(platform_bramQ_85_memory_ADDRB),
						    .DIA(platform_bramQ_85_memory_DIA),
						    .DIB(platform_bramQ_85_memory_DIB),
						    .WEA(platform_bramQ_85_memory_WEA),
						    .WEB(platform_bramQ_85_memory_WEB),
						    .ENA(platform_bramQ_85_memory_ENA),
						    .ENB(platform_bramQ_85_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_86_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_86_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_86_memory_ADDRA),
						    .ADDRB(platform_bramQ_86_memory_ADDRB),
						    .DIA(platform_bramQ_86_memory_DIA),
						    .DIB(platform_bramQ_86_memory_DIB),
						    .WEA(platform_bramQ_86_memory_WEA),
						    .WEB(platform_bramQ_86_memory_WEB),
						    .ENA(platform_bramQ_86_memory_ENA),
						    .ENB(platform_bramQ_86_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_87_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_87_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_87_memory_ADDRA),
						    .ADDRB(platform_bramQ_87_memory_ADDRB),
						    .DIA(platform_bramQ_87_memory_DIA),
						    .DIB(platform_bramQ_87_memory_DIB),
						    .WEA(platform_bramQ_87_memory_WEA),
						    .WEB(platform_bramQ_87_memory_WEB),
						    .ENA(platform_bramQ_87_memory_ENA),
						    .ENB(platform_bramQ_87_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_88_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_88_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_88_memory_ADDRA),
						    .ADDRB(platform_bramQ_88_memory_ADDRB),
						    .DIA(platform_bramQ_88_memory_DIA),
						    .DIB(platform_bramQ_88_memory_DIB),
						    .WEA(platform_bramQ_88_memory_WEA),
						    .WEB(platform_bramQ_88_memory_WEB),
						    .ENA(platform_bramQ_88_memory_ENA),
						    .ENB(platform_bramQ_88_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_89_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_89_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_89_memory_ADDRA),
						    .ADDRB(platform_bramQ_89_memory_ADDRB),
						    .DIA(platform_bramQ_89_memory_DIA),
						    .DIB(platform_bramQ_89_memory_DIB),
						    .WEA(platform_bramQ_89_memory_WEA),
						    .WEB(platform_bramQ_89_memory_WEB),
						    .ENA(platform_bramQ_89_memory_ENA),
						    .ENB(platform_bramQ_89_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_8_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_8_memory(.CLKA(sys_clk_buf_O),
						   .CLKB(sys_clk_buf_O),
						   .ADDRA(platform_bramQ_8_memory_ADDRA),
						   .ADDRB(platform_bramQ_8_memory_ADDRB),
						   .DIA(platform_bramQ_8_memory_DIA),
						   .DIB(platform_bramQ_8_memory_DIB),
						   .WEA(platform_bramQ_8_memory_WEA),
						   .WEB(platform_bramQ_8_memory_WEB),
						   .ENA(platform_bramQ_8_memory_ENA),
						   .ENB(platform_bramQ_8_memory_ENB),
						   .DOA(),
						   .DOB());

  // submodule platform_bramQ_90_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_90_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_90_memory_ADDRA),
						    .ADDRB(platform_bramQ_90_memory_ADDRB),
						    .DIA(platform_bramQ_90_memory_DIA),
						    .DIB(platform_bramQ_90_memory_DIB),
						    .WEA(platform_bramQ_90_memory_WEA),
						    .WEB(platform_bramQ_90_memory_WEB),
						    .ENA(platform_bramQ_90_memory_ENA),
						    .ENB(platform_bramQ_90_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_91_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_91_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_91_memory_ADDRA),
						    .ADDRB(platform_bramQ_91_memory_ADDRB),
						    .DIA(platform_bramQ_91_memory_DIA),
						    .DIB(platform_bramQ_91_memory_DIB),
						    .WEA(platform_bramQ_91_memory_WEA),
						    .WEB(platform_bramQ_91_memory_WEB),
						    .ENA(platform_bramQ_91_memory_ENA),
						    .ENB(platform_bramQ_91_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_92_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_92_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_92_memory_ADDRA),
						    .ADDRB(platform_bramQ_92_memory_ADDRB),
						    .DIA(platform_bramQ_92_memory_DIA),
						    .DIB(platform_bramQ_92_memory_DIB),
						    .WEA(platform_bramQ_92_memory_WEA),
						    .WEB(platform_bramQ_92_memory_WEB),
						    .ENA(platform_bramQ_92_memory_ENA),
						    .ENB(platform_bramQ_92_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_93_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_93_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_93_memory_ADDRA),
						    .ADDRB(platform_bramQ_93_memory_ADDRB),
						    .DIA(platform_bramQ_93_memory_DIA),
						    .DIB(platform_bramQ_93_memory_DIB),
						    .WEA(platform_bramQ_93_memory_WEA),
						    .WEB(platform_bramQ_93_memory_WEB),
						    .ENA(platform_bramQ_93_memory_ENA),
						    .ENB(platform_bramQ_93_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_94_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_94_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_94_memory_ADDRA),
						    .ADDRB(platform_bramQ_94_memory_ADDRB),
						    .DIA(platform_bramQ_94_memory_DIA),
						    .DIB(platform_bramQ_94_memory_DIB),
						    .WEA(platform_bramQ_94_memory_WEA),
						    .WEB(platform_bramQ_94_memory_WEB),
						    .ENA(platform_bramQ_94_memory_ENA),
						    .ENB(platform_bramQ_94_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_95_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_95_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_95_memory_ADDRA),
						    .ADDRB(platform_bramQ_95_memory_ADDRB),
						    .DIA(platform_bramQ_95_memory_DIA),
						    .DIB(platform_bramQ_95_memory_DIB),
						    .WEA(platform_bramQ_95_memory_WEA),
						    .WEB(platform_bramQ_95_memory_WEB),
						    .ENA(platform_bramQ_95_memory_ENA),
						    .ENB(platform_bramQ_95_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_96_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_96_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_96_memory_ADDRA),
						    .ADDRB(platform_bramQ_96_memory_ADDRB),
						    .DIA(platform_bramQ_96_memory_DIA),
						    .DIB(platform_bramQ_96_memory_DIB),
						    .WEA(platform_bramQ_96_memory_WEA),
						    .WEB(platform_bramQ_96_memory_WEB),
						    .ENA(platform_bramQ_96_memory_ENA),
						    .ENB(platform_bramQ_96_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_97_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_97_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_97_memory_ADDRA),
						    .ADDRB(platform_bramQ_97_memory_ADDRB),
						    .DIA(platform_bramQ_97_memory_DIA),
						    .DIB(platform_bramQ_97_memory_DIB),
						    .WEA(platform_bramQ_97_memory_WEA),
						    .WEB(platform_bramQ_97_memory_WEB),
						    .ENA(platform_bramQ_97_memory_ENA),
						    .ENB(platform_bramQ_97_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_98_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_98_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_98_memory_ADDRA),
						    .ADDRB(platform_bramQ_98_memory_ADDRB),
						    .DIA(platform_bramQ_98_memory_DIA),
						    .DIB(platform_bramQ_98_memory_DIB),
						    .WEA(platform_bramQ_98_memory_WEA),
						    .WEB(platform_bramQ_98_memory_WEB),
						    .ENA(platform_bramQ_98_memory_ENA),
						    .ENB(platform_bramQ_98_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_99_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_99_memory(.CLKA(sys_clk_buf_O),
						    .CLKB(sys_clk_buf_O),
						    .ADDRA(platform_bramQ_99_memory_ADDRA),
						    .ADDRB(platform_bramQ_99_memory_ADDRB),
						    .DIA(platform_bramQ_99_memory_DIA),
						    .DIB(platform_bramQ_99_memory_DIB),
						    .WEA(platform_bramQ_99_memory_WEA),
						    .WEB(platform_bramQ_99_memory_WEB),
						    .ENA(platform_bramQ_99_memory_ENA),
						    .ENB(platform_bramQ_99_memory_ENB),
						    .DOA(),
						    .DOB());

  // submodule platform_bramQ_9_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(6'd32)) platform_bramQ_9_memory(.CLKA(sys_clk_buf_O),
						   .CLKB(sys_clk_buf_O),
						   .ADDRA(platform_bramQ_9_memory_ADDRA),
						   .ADDRB(platform_bramQ_9_memory_ADDRB),
						   .DIA(platform_bramQ_9_memory_DIA),
						   .DIB(platform_bramQ_9_memory_DIB),
						   .WEA(platform_bramQ_9_memory_WEA),
						   .WEB(platform_bramQ_9_memory_WEB),
						   .ENA(platform_bramQ_9_memory_ENA),
						   .ENB(platform_bramQ_9_memory_ENB),
						   .DOA(),
						   .DOB());

  // submodule rst50ifc
  MakeResetA #(.RSTDELAY(32'd8), .init(1'd0)) rst50ifc(.CLK(sys_clk_buf_O),
						       .RST(sys_clk_rst_n_RESET_OUT),
						       .DST_CLK(clockdiv2_slowbuf_O),
						       .ASSERT_IN(rst50ifc_ASSERT_IN),
						       .ASSERT_OUT(),
						       .OUT_RST());

  // submodule rst50ifc2
  MakeResetA #(.RSTDELAY(32'd8), .init(1'd0)) rst50ifc2(.CLK(sys_clk_buf_O),
							.RST(sys_clk_rst_n_RESET_OUT),
							.DST_CLK(clockdiv2_slowbuf_O),
							.ASSERT_IN(rst50ifc2_ASSERT_IN),
							.ASSERT_OUT(),
							.OUT_RST());

  // submodule sys_clk
  IBUFDS #(.DIFF_TERM("TRUE")) sys_clk(.I(CLK_sys_clk_p),
				       .IB(CLK_sys_clk_n),
				       .O(sys_clk_O));

  // submodule sys_clk_buf
  BUFG sys_clk_buf(.I(sys_clk_O), .O(sys_clk_buf_O));

  // submodule sys_clk_rst
  SyncResetA #(.RSTDELAY(32'd3)) sys_clk_rst(.CLK(sys_clk_buf_O),
					     .IN_RST(nullReset_RESET),
					     .OUT_RST(sys_clk_rst_OUT_RST));

  // submodule sys_clk_rst_n
  ResetInverter sys_clk_rst_n(.RESET_IN(sys_clk_rst_OUT_RST),
			      .RESET_OUT(sys_clk_rst_n_RESET_OUT));

  // rule RL_platform_sendMAuroraR
  assign WILL_FIRE_RL_platform_sendMAuroraR =
	     auroraIfc_RDY_send && platform_auroraRQ_EMPTY_N ;

  // rule RL_platform_mirrorAuroraR
  assign CAN_FIRE_RL_platform_mirrorAuroraR =
	     auroraIfc_RDY_send && auroraIfc_RDY_receive ;

  // inputs to muxes for submodule ports
  assign MUX_auroraIfc_send_1__SEL_2 =
	     CAN_FIRE_RL_platform_mirrorAuroraR &&
	     !WILL_FIRE_RL_platform_sendMAuroraR ;

  // register auroraResetCounter
  assign auroraResetCounter_D_IN = auroraResetCounter + 32'd1 ;
  assign auroraResetCounter_EN = 1'd1 ;

  // register clockdiv2_count
  assign clockdiv2_count_D_IN =
	     (clockdiv2_sToggle && !clockdiv2_fToggle_D1 ||
	      clockdiv2_fToggle_D1 && !clockdiv2_sToggle) ?
	       5'd0 :
	       x__h974 ;
  assign clockdiv2_count_EN = clockdiv2_slowClockEn ;

  // register clockdiv2_fToggle_D1
  assign clockdiv2_fToggle_D1_D_IN = clockdiv2_sToggle ;
  assign clockdiv2_fToggle_D1_EN = 1'd1 ;

  // register clockdiv2_sToggle
  assign clockdiv2_sToggle_D_IN = !clockdiv2_sToggle ;
  assign clockdiv2_sToggle_EN = clockdiv2_clkdiv_LOCKED ;

  // register clockdiv2_slowClockEn
  assign clockdiv2_slowClockEn_D_IN = 1'd1 ;
  assign clockdiv2_slowClockEn_EN =
	     !clockdiv2_slowClockEn &&
	     (clockdiv2_sToggle && !clockdiv2_fToggle_D1 ||
	      clockdiv2_fToggle_D1 && !clockdiv2_sToggle) ;

  // register ledC
  assign ledC_D_IN = ledC + 32'd1 ;
  assign ledC_EN = auroraL_sFULL_N ;

  // register ledV
  assign ledV_D_IN = auroraL_dD_OUT ;
  assign ledV_EN = auroraL_dEMPTY_N ;

  // register platform_auroraDummy
  assign platform_auroraDummy_D_IN = 32'h0 ;
  assign platform_auroraDummy_EN = 1'b0 ;

  // register platform_auroraStat
  assign platform_auroraStat_D_IN = 1'b0 ;
  assign platform_auroraStat_EN = 1'b0 ;

  // register platform_bramQ_0_rCache
  assign platform_bramQ_0_rCache_D_IN =
	     { 1'd1, platform_bramQ_0_rWrPtr, 64'd0 } ;
  assign platform_bramQ_0_rCache_EN = 1'b0 ;

  // register platform_bramQ_0_rRdPtr
  assign platform_bramQ_0_rRdPtr_D_IN = x__h5572 ;
  assign platform_bramQ_0_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_0_rWrPtr
  assign platform_bramQ_0_rWrPtr_D_IN = x__h5470 ;
  assign platform_bramQ_0_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_100_rCache
  assign platform_bramQ_100_rCache_D_IN =
	     { 1'd1, platform_bramQ_100_rWrPtr, 64'd0 } ;
  assign platform_bramQ_100_rCache_EN = 1'b0 ;

  // register platform_bramQ_100_rRdPtr
  assign platform_bramQ_100_rRdPtr_D_IN = x__h90772 ;
  assign platform_bramQ_100_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_100_rWrPtr
  assign platform_bramQ_100_rWrPtr_D_IN = x__h90685 ;
  assign platform_bramQ_100_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_101_rCache
  assign platform_bramQ_101_rCache_D_IN =
	     { 1'd1, platform_bramQ_101_rWrPtr, 64'd0 } ;
  assign platform_bramQ_101_rCache_EN = 1'b0 ;

  // register platform_bramQ_101_rRdPtr
  assign platform_bramQ_101_rRdPtr_D_IN = x__h91624 ;
  assign platform_bramQ_101_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_101_rWrPtr
  assign platform_bramQ_101_rWrPtr_D_IN = x__h91537 ;
  assign platform_bramQ_101_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_102_rCache
  assign platform_bramQ_102_rCache_D_IN =
	     { 1'd1, platform_bramQ_102_rWrPtr, 64'd0 } ;
  assign platform_bramQ_102_rCache_EN = 1'b0 ;

  // register platform_bramQ_102_rRdPtr
  assign platform_bramQ_102_rRdPtr_D_IN = x__h92476 ;
  assign platform_bramQ_102_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_102_rWrPtr
  assign platform_bramQ_102_rWrPtr_D_IN = x__h92389 ;
  assign platform_bramQ_102_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_103_rCache
  assign platform_bramQ_103_rCache_D_IN =
	     { 1'd1, platform_bramQ_103_rWrPtr, 64'd0 } ;
  assign platform_bramQ_103_rCache_EN = 1'b0 ;

  // register platform_bramQ_103_rRdPtr
  assign platform_bramQ_103_rRdPtr_D_IN = x__h93328 ;
  assign platform_bramQ_103_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_103_rWrPtr
  assign platform_bramQ_103_rWrPtr_D_IN = x__h93241 ;
  assign platform_bramQ_103_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_104_rCache
  assign platform_bramQ_104_rCache_D_IN =
	     { 1'd1, platform_bramQ_104_rWrPtr, 64'd0 } ;
  assign platform_bramQ_104_rCache_EN = 1'b0 ;

  // register platform_bramQ_104_rRdPtr
  assign platform_bramQ_104_rRdPtr_D_IN = x__h94180 ;
  assign platform_bramQ_104_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_104_rWrPtr
  assign platform_bramQ_104_rWrPtr_D_IN = x__h94093 ;
  assign platform_bramQ_104_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_105_rCache
  assign platform_bramQ_105_rCache_D_IN =
	     { 1'd1, platform_bramQ_105_rWrPtr, 64'd0 } ;
  assign platform_bramQ_105_rCache_EN = 1'b0 ;

  // register platform_bramQ_105_rRdPtr
  assign platform_bramQ_105_rRdPtr_D_IN = x__h95032 ;
  assign platform_bramQ_105_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_105_rWrPtr
  assign platform_bramQ_105_rWrPtr_D_IN = x__h94945 ;
  assign platform_bramQ_105_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_106_rCache
  assign platform_bramQ_106_rCache_D_IN =
	     { 1'd1, platform_bramQ_106_rWrPtr, 64'd0 } ;
  assign platform_bramQ_106_rCache_EN = 1'b0 ;

  // register platform_bramQ_106_rRdPtr
  assign platform_bramQ_106_rRdPtr_D_IN = x__h95884 ;
  assign platform_bramQ_106_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_106_rWrPtr
  assign platform_bramQ_106_rWrPtr_D_IN = x__h95797 ;
  assign platform_bramQ_106_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_107_rCache
  assign platform_bramQ_107_rCache_D_IN =
	     { 1'd1, platform_bramQ_107_rWrPtr, 64'd0 } ;
  assign platform_bramQ_107_rCache_EN = 1'b0 ;

  // register platform_bramQ_107_rRdPtr
  assign platform_bramQ_107_rRdPtr_D_IN = x__h96736 ;
  assign platform_bramQ_107_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_107_rWrPtr
  assign platform_bramQ_107_rWrPtr_D_IN = x__h96649 ;
  assign platform_bramQ_107_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_108_rCache
  assign platform_bramQ_108_rCache_D_IN =
	     { 1'd1, platform_bramQ_108_rWrPtr, 64'd0 } ;
  assign platform_bramQ_108_rCache_EN = 1'b0 ;

  // register platform_bramQ_108_rRdPtr
  assign platform_bramQ_108_rRdPtr_D_IN = x__h97588 ;
  assign platform_bramQ_108_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_108_rWrPtr
  assign platform_bramQ_108_rWrPtr_D_IN = x__h97501 ;
  assign platform_bramQ_108_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_109_rCache
  assign platform_bramQ_109_rCache_D_IN =
	     { 1'd1, platform_bramQ_109_rWrPtr, 64'd0 } ;
  assign platform_bramQ_109_rCache_EN = 1'b0 ;

  // register platform_bramQ_109_rRdPtr
  assign platform_bramQ_109_rRdPtr_D_IN = x__h98440 ;
  assign platform_bramQ_109_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_109_rWrPtr
  assign platform_bramQ_109_rWrPtr_D_IN = x__h98353 ;
  assign platform_bramQ_109_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_10_rCache
  assign platform_bramQ_10_rCache_D_IN =
	     { 1'd1, platform_bramQ_10_rWrPtr, 64'd0 } ;
  assign platform_bramQ_10_rCache_EN = 1'b0 ;

  // register platform_bramQ_10_rRdPtr
  assign platform_bramQ_10_rRdPtr_D_IN = x__h14092 ;
  assign platform_bramQ_10_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_10_rWrPtr
  assign platform_bramQ_10_rWrPtr_D_IN = x__h14005 ;
  assign platform_bramQ_10_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_110_rCache
  assign platform_bramQ_110_rCache_D_IN =
	     { 1'd1, platform_bramQ_110_rWrPtr, 64'd0 } ;
  assign platform_bramQ_110_rCache_EN = 1'b0 ;

  // register platform_bramQ_110_rRdPtr
  assign platform_bramQ_110_rRdPtr_D_IN = x__h99292 ;
  assign platform_bramQ_110_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_110_rWrPtr
  assign platform_bramQ_110_rWrPtr_D_IN = x__h99205 ;
  assign platform_bramQ_110_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_111_rCache
  assign platform_bramQ_111_rCache_D_IN =
	     { 1'd1, platform_bramQ_111_rWrPtr, 64'd0 } ;
  assign platform_bramQ_111_rCache_EN = 1'b0 ;

  // register platform_bramQ_111_rRdPtr
  assign platform_bramQ_111_rRdPtr_D_IN = x__h100144 ;
  assign platform_bramQ_111_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_111_rWrPtr
  assign platform_bramQ_111_rWrPtr_D_IN = x__h100057 ;
  assign platform_bramQ_111_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_112_rCache
  assign platform_bramQ_112_rCache_D_IN =
	     { 1'd1, platform_bramQ_112_rWrPtr, 64'd0 } ;
  assign platform_bramQ_112_rCache_EN = 1'b0 ;

  // register platform_bramQ_112_rRdPtr
  assign platform_bramQ_112_rRdPtr_D_IN = x__h100996 ;
  assign platform_bramQ_112_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_112_rWrPtr
  assign platform_bramQ_112_rWrPtr_D_IN = x__h100909 ;
  assign platform_bramQ_112_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_113_rCache
  assign platform_bramQ_113_rCache_D_IN =
	     { 1'd1, platform_bramQ_113_rWrPtr, 64'd0 } ;
  assign platform_bramQ_113_rCache_EN = 1'b0 ;

  // register platform_bramQ_113_rRdPtr
  assign platform_bramQ_113_rRdPtr_D_IN = x__h101848 ;
  assign platform_bramQ_113_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_113_rWrPtr
  assign platform_bramQ_113_rWrPtr_D_IN = x__h101761 ;
  assign platform_bramQ_113_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_114_rCache
  assign platform_bramQ_114_rCache_D_IN =
	     { 1'd1, platform_bramQ_114_rWrPtr, 64'd0 } ;
  assign platform_bramQ_114_rCache_EN = 1'b0 ;

  // register platform_bramQ_114_rRdPtr
  assign platform_bramQ_114_rRdPtr_D_IN = x__h102700 ;
  assign platform_bramQ_114_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_114_rWrPtr
  assign platform_bramQ_114_rWrPtr_D_IN = x__h102613 ;
  assign platform_bramQ_114_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_115_rCache
  assign platform_bramQ_115_rCache_D_IN =
	     { 1'd1, platform_bramQ_115_rWrPtr, 64'd0 } ;
  assign platform_bramQ_115_rCache_EN = 1'b0 ;

  // register platform_bramQ_115_rRdPtr
  assign platform_bramQ_115_rRdPtr_D_IN = x__h103552 ;
  assign platform_bramQ_115_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_115_rWrPtr
  assign platform_bramQ_115_rWrPtr_D_IN = x__h103465 ;
  assign platform_bramQ_115_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_116_rCache
  assign platform_bramQ_116_rCache_D_IN =
	     { 1'd1, platform_bramQ_116_rWrPtr, 64'd0 } ;
  assign platform_bramQ_116_rCache_EN = 1'b0 ;

  // register platform_bramQ_116_rRdPtr
  assign platform_bramQ_116_rRdPtr_D_IN = x__h104404 ;
  assign platform_bramQ_116_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_116_rWrPtr
  assign platform_bramQ_116_rWrPtr_D_IN = x__h104317 ;
  assign platform_bramQ_116_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_117_rCache
  assign platform_bramQ_117_rCache_D_IN =
	     { 1'd1, platform_bramQ_117_rWrPtr, 64'd0 } ;
  assign platform_bramQ_117_rCache_EN = 1'b0 ;

  // register platform_bramQ_117_rRdPtr
  assign platform_bramQ_117_rRdPtr_D_IN = x__h105256 ;
  assign platform_bramQ_117_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_117_rWrPtr
  assign platform_bramQ_117_rWrPtr_D_IN = x__h105169 ;
  assign platform_bramQ_117_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_118_rCache
  assign platform_bramQ_118_rCache_D_IN =
	     { 1'd1, platform_bramQ_118_rWrPtr, 64'd0 } ;
  assign platform_bramQ_118_rCache_EN = 1'b0 ;

  // register platform_bramQ_118_rRdPtr
  assign platform_bramQ_118_rRdPtr_D_IN = x__h106108 ;
  assign platform_bramQ_118_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_118_rWrPtr
  assign platform_bramQ_118_rWrPtr_D_IN = x__h106021 ;
  assign platform_bramQ_118_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_119_rCache
  assign platform_bramQ_119_rCache_D_IN =
	     { 1'd1, platform_bramQ_119_rWrPtr, 64'd0 } ;
  assign platform_bramQ_119_rCache_EN = 1'b0 ;

  // register platform_bramQ_119_rRdPtr
  assign platform_bramQ_119_rRdPtr_D_IN = x__h106960 ;
  assign platform_bramQ_119_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_119_rWrPtr
  assign platform_bramQ_119_rWrPtr_D_IN = x__h106873 ;
  assign platform_bramQ_119_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_11_rCache
  assign platform_bramQ_11_rCache_D_IN =
	     { 1'd1, platform_bramQ_11_rWrPtr, 64'd0 } ;
  assign platform_bramQ_11_rCache_EN = 1'b0 ;

  // register platform_bramQ_11_rRdPtr
  assign platform_bramQ_11_rRdPtr_D_IN = x__h14944 ;
  assign platform_bramQ_11_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_11_rWrPtr
  assign platform_bramQ_11_rWrPtr_D_IN = x__h14857 ;
  assign platform_bramQ_11_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_120_rCache
  assign platform_bramQ_120_rCache_D_IN =
	     { 1'd1, platform_bramQ_120_rWrPtr, 64'd0 } ;
  assign platform_bramQ_120_rCache_EN = 1'b0 ;

  // register platform_bramQ_120_rRdPtr
  assign platform_bramQ_120_rRdPtr_D_IN = x__h107812 ;
  assign platform_bramQ_120_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_120_rWrPtr
  assign platform_bramQ_120_rWrPtr_D_IN = x__h107725 ;
  assign platform_bramQ_120_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_121_rCache
  assign platform_bramQ_121_rCache_D_IN =
	     { 1'd1, platform_bramQ_121_rWrPtr, 64'd0 } ;
  assign platform_bramQ_121_rCache_EN = 1'b0 ;

  // register platform_bramQ_121_rRdPtr
  assign platform_bramQ_121_rRdPtr_D_IN = x__h108664 ;
  assign platform_bramQ_121_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_121_rWrPtr
  assign platform_bramQ_121_rWrPtr_D_IN = x__h108577 ;
  assign platform_bramQ_121_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_122_rCache
  assign platform_bramQ_122_rCache_D_IN =
	     { 1'd1, platform_bramQ_122_rWrPtr, 64'd0 } ;
  assign platform_bramQ_122_rCache_EN = 1'b0 ;

  // register platform_bramQ_122_rRdPtr
  assign platform_bramQ_122_rRdPtr_D_IN = x__h109516 ;
  assign platform_bramQ_122_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_122_rWrPtr
  assign platform_bramQ_122_rWrPtr_D_IN = x__h109429 ;
  assign platform_bramQ_122_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_123_rCache
  assign platform_bramQ_123_rCache_D_IN =
	     { 1'd1, platform_bramQ_123_rWrPtr, 64'd0 } ;
  assign platform_bramQ_123_rCache_EN = 1'b0 ;

  // register platform_bramQ_123_rRdPtr
  assign platform_bramQ_123_rRdPtr_D_IN = x__h110368 ;
  assign platform_bramQ_123_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_123_rWrPtr
  assign platform_bramQ_123_rWrPtr_D_IN = x__h110281 ;
  assign platform_bramQ_123_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_124_rCache
  assign platform_bramQ_124_rCache_D_IN =
	     { 1'd1, platform_bramQ_124_rWrPtr, 64'd0 } ;
  assign platform_bramQ_124_rCache_EN = 1'b0 ;

  // register platform_bramQ_124_rRdPtr
  assign platform_bramQ_124_rRdPtr_D_IN = x__h111220 ;
  assign platform_bramQ_124_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_124_rWrPtr
  assign platform_bramQ_124_rWrPtr_D_IN = x__h111133 ;
  assign platform_bramQ_124_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_125_rCache
  assign platform_bramQ_125_rCache_D_IN =
	     { 1'd1, platform_bramQ_125_rWrPtr, 64'd0 } ;
  assign platform_bramQ_125_rCache_EN = 1'b0 ;

  // register platform_bramQ_125_rRdPtr
  assign platform_bramQ_125_rRdPtr_D_IN = x__h112072 ;
  assign platform_bramQ_125_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_125_rWrPtr
  assign platform_bramQ_125_rWrPtr_D_IN = x__h111985 ;
  assign platform_bramQ_125_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_126_rCache
  assign platform_bramQ_126_rCache_D_IN =
	     { 1'd1, platform_bramQ_126_rWrPtr, 64'd0 } ;
  assign platform_bramQ_126_rCache_EN = 1'b0 ;

  // register platform_bramQ_126_rRdPtr
  assign platform_bramQ_126_rRdPtr_D_IN = x__h112924 ;
  assign platform_bramQ_126_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_126_rWrPtr
  assign platform_bramQ_126_rWrPtr_D_IN = x__h112837 ;
  assign platform_bramQ_126_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_127_rCache
  assign platform_bramQ_127_rCache_D_IN =
	     { 1'd1, platform_bramQ_127_rWrPtr, 64'd0 } ;
  assign platform_bramQ_127_rCache_EN = 1'b0 ;

  // register platform_bramQ_127_rRdPtr
  assign platform_bramQ_127_rRdPtr_D_IN = x__h113776 ;
  assign platform_bramQ_127_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_127_rWrPtr
  assign platform_bramQ_127_rWrPtr_D_IN = x__h113689 ;
  assign platform_bramQ_127_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_12_rCache
  assign platform_bramQ_12_rCache_D_IN =
	     { 1'd1, platform_bramQ_12_rWrPtr, 64'd0 } ;
  assign platform_bramQ_12_rCache_EN = 1'b0 ;

  // register platform_bramQ_12_rRdPtr
  assign platform_bramQ_12_rRdPtr_D_IN = x__h15796 ;
  assign platform_bramQ_12_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_12_rWrPtr
  assign platform_bramQ_12_rWrPtr_D_IN = x__h15709 ;
  assign platform_bramQ_12_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_13_rCache
  assign platform_bramQ_13_rCache_D_IN =
	     { 1'd1, platform_bramQ_13_rWrPtr, 64'd0 } ;
  assign platform_bramQ_13_rCache_EN = 1'b0 ;

  // register platform_bramQ_13_rRdPtr
  assign platform_bramQ_13_rRdPtr_D_IN = x__h16648 ;
  assign platform_bramQ_13_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_13_rWrPtr
  assign platform_bramQ_13_rWrPtr_D_IN = x__h16561 ;
  assign platform_bramQ_13_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_14_rCache
  assign platform_bramQ_14_rCache_D_IN =
	     { 1'd1, platform_bramQ_14_rWrPtr, 64'd0 } ;
  assign platform_bramQ_14_rCache_EN = 1'b0 ;

  // register platform_bramQ_14_rRdPtr
  assign platform_bramQ_14_rRdPtr_D_IN = x__h17500 ;
  assign platform_bramQ_14_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_14_rWrPtr
  assign platform_bramQ_14_rWrPtr_D_IN = x__h17413 ;
  assign platform_bramQ_14_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_15_rCache
  assign platform_bramQ_15_rCache_D_IN =
	     { 1'd1, platform_bramQ_15_rWrPtr, 64'd0 } ;
  assign platform_bramQ_15_rCache_EN = 1'b0 ;

  // register platform_bramQ_15_rRdPtr
  assign platform_bramQ_15_rRdPtr_D_IN = x__h18352 ;
  assign platform_bramQ_15_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_15_rWrPtr
  assign platform_bramQ_15_rWrPtr_D_IN = x__h18265 ;
  assign platform_bramQ_15_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_16_rCache
  assign platform_bramQ_16_rCache_D_IN =
	     { 1'd1, platform_bramQ_16_rWrPtr, 64'd0 } ;
  assign platform_bramQ_16_rCache_EN = 1'b0 ;

  // register platform_bramQ_16_rRdPtr
  assign platform_bramQ_16_rRdPtr_D_IN = x__h19204 ;
  assign platform_bramQ_16_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_16_rWrPtr
  assign platform_bramQ_16_rWrPtr_D_IN = x__h19117 ;
  assign platform_bramQ_16_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_17_rCache
  assign platform_bramQ_17_rCache_D_IN =
	     { 1'd1, platform_bramQ_17_rWrPtr, 64'd0 } ;
  assign platform_bramQ_17_rCache_EN = 1'b0 ;

  // register platform_bramQ_17_rRdPtr
  assign platform_bramQ_17_rRdPtr_D_IN = x__h20056 ;
  assign platform_bramQ_17_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_17_rWrPtr
  assign platform_bramQ_17_rWrPtr_D_IN = x__h19969 ;
  assign platform_bramQ_17_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_18_rCache
  assign platform_bramQ_18_rCache_D_IN =
	     { 1'd1, platform_bramQ_18_rWrPtr, 64'd0 } ;
  assign platform_bramQ_18_rCache_EN = 1'b0 ;

  // register platform_bramQ_18_rRdPtr
  assign platform_bramQ_18_rRdPtr_D_IN = x__h20908 ;
  assign platform_bramQ_18_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_18_rWrPtr
  assign platform_bramQ_18_rWrPtr_D_IN = x__h20821 ;
  assign platform_bramQ_18_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_19_rCache
  assign platform_bramQ_19_rCache_D_IN =
	     { 1'd1, platform_bramQ_19_rWrPtr, 64'd0 } ;
  assign platform_bramQ_19_rCache_EN = 1'b0 ;

  // register platform_bramQ_19_rRdPtr
  assign platform_bramQ_19_rRdPtr_D_IN = x__h21760 ;
  assign platform_bramQ_19_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_19_rWrPtr
  assign platform_bramQ_19_rWrPtr_D_IN = x__h21673 ;
  assign platform_bramQ_19_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_1_rCache
  assign platform_bramQ_1_rCache_D_IN =
	     { 1'd1, platform_bramQ_1_rWrPtr, 64'd0 } ;
  assign platform_bramQ_1_rCache_EN = 1'b0 ;

  // register platform_bramQ_1_rRdPtr
  assign platform_bramQ_1_rRdPtr_D_IN = x__h6424 ;
  assign platform_bramQ_1_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_1_rWrPtr
  assign platform_bramQ_1_rWrPtr_D_IN = x__h6337 ;
  assign platform_bramQ_1_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_20_rCache
  assign platform_bramQ_20_rCache_D_IN =
	     { 1'd1, platform_bramQ_20_rWrPtr, 64'd0 } ;
  assign platform_bramQ_20_rCache_EN = 1'b0 ;

  // register platform_bramQ_20_rRdPtr
  assign platform_bramQ_20_rRdPtr_D_IN = x__h22612 ;
  assign platform_bramQ_20_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_20_rWrPtr
  assign platform_bramQ_20_rWrPtr_D_IN = x__h22525 ;
  assign platform_bramQ_20_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_21_rCache
  assign platform_bramQ_21_rCache_D_IN =
	     { 1'd1, platform_bramQ_21_rWrPtr, 64'd0 } ;
  assign platform_bramQ_21_rCache_EN = 1'b0 ;

  // register platform_bramQ_21_rRdPtr
  assign platform_bramQ_21_rRdPtr_D_IN = x__h23464 ;
  assign platform_bramQ_21_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_21_rWrPtr
  assign platform_bramQ_21_rWrPtr_D_IN = x__h23377 ;
  assign platform_bramQ_21_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_22_rCache
  assign platform_bramQ_22_rCache_D_IN =
	     { 1'd1, platform_bramQ_22_rWrPtr, 64'd0 } ;
  assign platform_bramQ_22_rCache_EN = 1'b0 ;

  // register platform_bramQ_22_rRdPtr
  assign platform_bramQ_22_rRdPtr_D_IN = x__h24316 ;
  assign platform_bramQ_22_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_22_rWrPtr
  assign platform_bramQ_22_rWrPtr_D_IN = x__h24229 ;
  assign platform_bramQ_22_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_23_rCache
  assign platform_bramQ_23_rCache_D_IN =
	     { 1'd1, platform_bramQ_23_rWrPtr, 64'd0 } ;
  assign platform_bramQ_23_rCache_EN = 1'b0 ;

  // register platform_bramQ_23_rRdPtr
  assign platform_bramQ_23_rRdPtr_D_IN = x__h25168 ;
  assign platform_bramQ_23_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_23_rWrPtr
  assign platform_bramQ_23_rWrPtr_D_IN = x__h25081 ;
  assign platform_bramQ_23_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_24_rCache
  assign platform_bramQ_24_rCache_D_IN =
	     { 1'd1, platform_bramQ_24_rWrPtr, 64'd0 } ;
  assign platform_bramQ_24_rCache_EN = 1'b0 ;

  // register platform_bramQ_24_rRdPtr
  assign platform_bramQ_24_rRdPtr_D_IN = x__h26020 ;
  assign platform_bramQ_24_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_24_rWrPtr
  assign platform_bramQ_24_rWrPtr_D_IN = x__h25933 ;
  assign platform_bramQ_24_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_25_rCache
  assign platform_bramQ_25_rCache_D_IN =
	     { 1'd1, platform_bramQ_25_rWrPtr, 64'd0 } ;
  assign platform_bramQ_25_rCache_EN = 1'b0 ;

  // register platform_bramQ_25_rRdPtr
  assign platform_bramQ_25_rRdPtr_D_IN = x__h26872 ;
  assign platform_bramQ_25_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_25_rWrPtr
  assign platform_bramQ_25_rWrPtr_D_IN = x__h26785 ;
  assign platform_bramQ_25_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_26_rCache
  assign platform_bramQ_26_rCache_D_IN =
	     { 1'd1, platform_bramQ_26_rWrPtr, 64'd0 } ;
  assign platform_bramQ_26_rCache_EN = 1'b0 ;

  // register platform_bramQ_26_rRdPtr
  assign platform_bramQ_26_rRdPtr_D_IN = x__h27724 ;
  assign platform_bramQ_26_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_26_rWrPtr
  assign platform_bramQ_26_rWrPtr_D_IN = x__h27637 ;
  assign platform_bramQ_26_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_27_rCache
  assign platform_bramQ_27_rCache_D_IN =
	     { 1'd1, platform_bramQ_27_rWrPtr, 64'd0 } ;
  assign platform_bramQ_27_rCache_EN = 1'b0 ;

  // register platform_bramQ_27_rRdPtr
  assign platform_bramQ_27_rRdPtr_D_IN = x__h28576 ;
  assign platform_bramQ_27_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_27_rWrPtr
  assign platform_bramQ_27_rWrPtr_D_IN = x__h28489 ;
  assign platform_bramQ_27_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_28_rCache
  assign platform_bramQ_28_rCache_D_IN =
	     { 1'd1, platform_bramQ_28_rWrPtr, 64'd0 } ;
  assign platform_bramQ_28_rCache_EN = 1'b0 ;

  // register platform_bramQ_28_rRdPtr
  assign platform_bramQ_28_rRdPtr_D_IN = x__h29428 ;
  assign platform_bramQ_28_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_28_rWrPtr
  assign platform_bramQ_28_rWrPtr_D_IN = x__h29341 ;
  assign platform_bramQ_28_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_29_rCache
  assign platform_bramQ_29_rCache_D_IN =
	     { 1'd1, platform_bramQ_29_rWrPtr, 64'd0 } ;
  assign platform_bramQ_29_rCache_EN = 1'b0 ;

  // register platform_bramQ_29_rRdPtr
  assign platform_bramQ_29_rRdPtr_D_IN = x__h30280 ;
  assign platform_bramQ_29_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_29_rWrPtr
  assign platform_bramQ_29_rWrPtr_D_IN = x__h30193 ;
  assign platform_bramQ_29_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_2_rCache
  assign platform_bramQ_2_rCache_D_IN =
	     { 1'd1, platform_bramQ_2_rWrPtr, 64'd0 } ;
  assign platform_bramQ_2_rCache_EN = 1'b0 ;

  // register platform_bramQ_2_rRdPtr
  assign platform_bramQ_2_rRdPtr_D_IN = x__h7276 ;
  assign platform_bramQ_2_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_2_rWrPtr
  assign platform_bramQ_2_rWrPtr_D_IN = x__h7189 ;
  assign platform_bramQ_2_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_30_rCache
  assign platform_bramQ_30_rCache_D_IN =
	     { 1'd1, platform_bramQ_30_rWrPtr, 64'd0 } ;
  assign platform_bramQ_30_rCache_EN = 1'b0 ;

  // register platform_bramQ_30_rRdPtr
  assign platform_bramQ_30_rRdPtr_D_IN = x__h31132 ;
  assign platform_bramQ_30_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_30_rWrPtr
  assign platform_bramQ_30_rWrPtr_D_IN = x__h31045 ;
  assign platform_bramQ_30_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_31_rCache
  assign platform_bramQ_31_rCache_D_IN =
	     { 1'd1, platform_bramQ_31_rWrPtr, 64'd0 } ;
  assign platform_bramQ_31_rCache_EN = 1'b0 ;

  // register platform_bramQ_31_rRdPtr
  assign platform_bramQ_31_rRdPtr_D_IN = x__h31984 ;
  assign platform_bramQ_31_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_31_rWrPtr
  assign platform_bramQ_31_rWrPtr_D_IN = x__h31897 ;
  assign platform_bramQ_31_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_32_rCache
  assign platform_bramQ_32_rCache_D_IN =
	     { 1'd1, platform_bramQ_32_rWrPtr, 64'd0 } ;
  assign platform_bramQ_32_rCache_EN = 1'b0 ;

  // register platform_bramQ_32_rRdPtr
  assign platform_bramQ_32_rRdPtr_D_IN = x__h32836 ;
  assign platform_bramQ_32_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_32_rWrPtr
  assign platform_bramQ_32_rWrPtr_D_IN = x__h32749 ;
  assign platform_bramQ_32_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_33_rCache
  assign platform_bramQ_33_rCache_D_IN =
	     { 1'd1, platform_bramQ_33_rWrPtr, 64'd0 } ;
  assign platform_bramQ_33_rCache_EN = 1'b0 ;

  // register platform_bramQ_33_rRdPtr
  assign platform_bramQ_33_rRdPtr_D_IN = x__h33688 ;
  assign platform_bramQ_33_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_33_rWrPtr
  assign platform_bramQ_33_rWrPtr_D_IN = x__h33601 ;
  assign platform_bramQ_33_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_34_rCache
  assign platform_bramQ_34_rCache_D_IN =
	     { 1'd1, platform_bramQ_34_rWrPtr, 64'd0 } ;
  assign platform_bramQ_34_rCache_EN = 1'b0 ;

  // register platform_bramQ_34_rRdPtr
  assign platform_bramQ_34_rRdPtr_D_IN = x__h34540 ;
  assign platform_bramQ_34_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_34_rWrPtr
  assign platform_bramQ_34_rWrPtr_D_IN = x__h34453 ;
  assign platform_bramQ_34_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_35_rCache
  assign platform_bramQ_35_rCache_D_IN =
	     { 1'd1, platform_bramQ_35_rWrPtr, 64'd0 } ;
  assign platform_bramQ_35_rCache_EN = 1'b0 ;

  // register platform_bramQ_35_rRdPtr
  assign platform_bramQ_35_rRdPtr_D_IN = x__h35392 ;
  assign platform_bramQ_35_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_35_rWrPtr
  assign platform_bramQ_35_rWrPtr_D_IN = x__h35305 ;
  assign platform_bramQ_35_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_36_rCache
  assign platform_bramQ_36_rCache_D_IN =
	     { 1'd1, platform_bramQ_36_rWrPtr, 64'd0 } ;
  assign platform_bramQ_36_rCache_EN = 1'b0 ;

  // register platform_bramQ_36_rRdPtr
  assign platform_bramQ_36_rRdPtr_D_IN = x__h36244 ;
  assign platform_bramQ_36_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_36_rWrPtr
  assign platform_bramQ_36_rWrPtr_D_IN = x__h36157 ;
  assign platform_bramQ_36_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_37_rCache
  assign platform_bramQ_37_rCache_D_IN =
	     { 1'd1, platform_bramQ_37_rWrPtr, 64'd0 } ;
  assign platform_bramQ_37_rCache_EN = 1'b0 ;

  // register platform_bramQ_37_rRdPtr
  assign platform_bramQ_37_rRdPtr_D_IN = x__h37096 ;
  assign platform_bramQ_37_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_37_rWrPtr
  assign platform_bramQ_37_rWrPtr_D_IN = x__h37009 ;
  assign platform_bramQ_37_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_38_rCache
  assign platform_bramQ_38_rCache_D_IN =
	     { 1'd1, platform_bramQ_38_rWrPtr, 64'd0 } ;
  assign platform_bramQ_38_rCache_EN = 1'b0 ;

  // register platform_bramQ_38_rRdPtr
  assign platform_bramQ_38_rRdPtr_D_IN = x__h37948 ;
  assign platform_bramQ_38_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_38_rWrPtr
  assign platform_bramQ_38_rWrPtr_D_IN = x__h37861 ;
  assign platform_bramQ_38_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_39_rCache
  assign platform_bramQ_39_rCache_D_IN =
	     { 1'd1, platform_bramQ_39_rWrPtr, 64'd0 } ;
  assign platform_bramQ_39_rCache_EN = 1'b0 ;

  // register platform_bramQ_39_rRdPtr
  assign platform_bramQ_39_rRdPtr_D_IN = x__h38800 ;
  assign platform_bramQ_39_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_39_rWrPtr
  assign platform_bramQ_39_rWrPtr_D_IN = x__h38713 ;
  assign platform_bramQ_39_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_3_rCache
  assign platform_bramQ_3_rCache_D_IN =
	     { 1'd1, platform_bramQ_3_rWrPtr, 64'd0 } ;
  assign platform_bramQ_3_rCache_EN = 1'b0 ;

  // register platform_bramQ_3_rRdPtr
  assign platform_bramQ_3_rRdPtr_D_IN = x__h8128 ;
  assign platform_bramQ_3_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_3_rWrPtr
  assign platform_bramQ_3_rWrPtr_D_IN = x__h8041 ;
  assign platform_bramQ_3_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_40_rCache
  assign platform_bramQ_40_rCache_D_IN =
	     { 1'd1, platform_bramQ_40_rWrPtr, 64'd0 } ;
  assign platform_bramQ_40_rCache_EN = 1'b0 ;

  // register platform_bramQ_40_rRdPtr
  assign platform_bramQ_40_rRdPtr_D_IN = x__h39652 ;
  assign platform_bramQ_40_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_40_rWrPtr
  assign platform_bramQ_40_rWrPtr_D_IN = x__h39565 ;
  assign platform_bramQ_40_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_41_rCache
  assign platform_bramQ_41_rCache_D_IN =
	     { 1'd1, platform_bramQ_41_rWrPtr, 64'd0 } ;
  assign platform_bramQ_41_rCache_EN = 1'b0 ;

  // register platform_bramQ_41_rRdPtr
  assign platform_bramQ_41_rRdPtr_D_IN = x__h40504 ;
  assign platform_bramQ_41_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_41_rWrPtr
  assign platform_bramQ_41_rWrPtr_D_IN = x__h40417 ;
  assign platform_bramQ_41_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_42_rCache
  assign platform_bramQ_42_rCache_D_IN =
	     { 1'd1, platform_bramQ_42_rWrPtr, 64'd0 } ;
  assign platform_bramQ_42_rCache_EN = 1'b0 ;

  // register platform_bramQ_42_rRdPtr
  assign platform_bramQ_42_rRdPtr_D_IN = x__h41356 ;
  assign platform_bramQ_42_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_42_rWrPtr
  assign platform_bramQ_42_rWrPtr_D_IN = x__h41269 ;
  assign platform_bramQ_42_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_43_rCache
  assign platform_bramQ_43_rCache_D_IN =
	     { 1'd1, platform_bramQ_43_rWrPtr, 64'd0 } ;
  assign platform_bramQ_43_rCache_EN = 1'b0 ;

  // register platform_bramQ_43_rRdPtr
  assign platform_bramQ_43_rRdPtr_D_IN = x__h42208 ;
  assign platform_bramQ_43_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_43_rWrPtr
  assign platform_bramQ_43_rWrPtr_D_IN = x__h42121 ;
  assign platform_bramQ_43_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_44_rCache
  assign platform_bramQ_44_rCache_D_IN =
	     { 1'd1, platform_bramQ_44_rWrPtr, 64'd0 } ;
  assign platform_bramQ_44_rCache_EN = 1'b0 ;

  // register platform_bramQ_44_rRdPtr
  assign platform_bramQ_44_rRdPtr_D_IN = x__h43060 ;
  assign platform_bramQ_44_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_44_rWrPtr
  assign platform_bramQ_44_rWrPtr_D_IN = x__h42973 ;
  assign platform_bramQ_44_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_45_rCache
  assign platform_bramQ_45_rCache_D_IN =
	     { 1'd1, platform_bramQ_45_rWrPtr, 64'd0 } ;
  assign platform_bramQ_45_rCache_EN = 1'b0 ;

  // register platform_bramQ_45_rRdPtr
  assign platform_bramQ_45_rRdPtr_D_IN = x__h43912 ;
  assign platform_bramQ_45_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_45_rWrPtr
  assign platform_bramQ_45_rWrPtr_D_IN = x__h43825 ;
  assign platform_bramQ_45_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_46_rCache
  assign platform_bramQ_46_rCache_D_IN =
	     { 1'd1, platform_bramQ_46_rWrPtr, 64'd0 } ;
  assign platform_bramQ_46_rCache_EN = 1'b0 ;

  // register platform_bramQ_46_rRdPtr
  assign platform_bramQ_46_rRdPtr_D_IN = x__h44764 ;
  assign platform_bramQ_46_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_46_rWrPtr
  assign platform_bramQ_46_rWrPtr_D_IN = x__h44677 ;
  assign platform_bramQ_46_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_47_rCache
  assign platform_bramQ_47_rCache_D_IN =
	     { 1'd1, platform_bramQ_47_rWrPtr, 64'd0 } ;
  assign platform_bramQ_47_rCache_EN = 1'b0 ;

  // register platform_bramQ_47_rRdPtr
  assign platform_bramQ_47_rRdPtr_D_IN = x__h45616 ;
  assign platform_bramQ_47_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_47_rWrPtr
  assign platform_bramQ_47_rWrPtr_D_IN = x__h45529 ;
  assign platform_bramQ_47_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_48_rCache
  assign platform_bramQ_48_rCache_D_IN =
	     { 1'd1, platform_bramQ_48_rWrPtr, 64'd0 } ;
  assign platform_bramQ_48_rCache_EN = 1'b0 ;

  // register platform_bramQ_48_rRdPtr
  assign platform_bramQ_48_rRdPtr_D_IN = x__h46468 ;
  assign platform_bramQ_48_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_48_rWrPtr
  assign platform_bramQ_48_rWrPtr_D_IN = x__h46381 ;
  assign platform_bramQ_48_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_49_rCache
  assign platform_bramQ_49_rCache_D_IN =
	     { 1'd1, platform_bramQ_49_rWrPtr, 64'd0 } ;
  assign platform_bramQ_49_rCache_EN = 1'b0 ;

  // register platform_bramQ_49_rRdPtr
  assign platform_bramQ_49_rRdPtr_D_IN = x__h47320 ;
  assign platform_bramQ_49_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_49_rWrPtr
  assign platform_bramQ_49_rWrPtr_D_IN = x__h47233 ;
  assign platform_bramQ_49_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_4_rCache
  assign platform_bramQ_4_rCache_D_IN =
	     { 1'd1, platform_bramQ_4_rWrPtr, 64'd0 } ;
  assign platform_bramQ_4_rCache_EN = 1'b0 ;

  // register platform_bramQ_4_rRdPtr
  assign platform_bramQ_4_rRdPtr_D_IN = x__h8980 ;
  assign platform_bramQ_4_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_4_rWrPtr
  assign platform_bramQ_4_rWrPtr_D_IN = x__h8893 ;
  assign platform_bramQ_4_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_50_rCache
  assign platform_bramQ_50_rCache_D_IN =
	     { 1'd1, platform_bramQ_50_rWrPtr, 64'd0 } ;
  assign platform_bramQ_50_rCache_EN = 1'b0 ;

  // register platform_bramQ_50_rRdPtr
  assign platform_bramQ_50_rRdPtr_D_IN = x__h48172 ;
  assign platform_bramQ_50_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_50_rWrPtr
  assign platform_bramQ_50_rWrPtr_D_IN = x__h48085 ;
  assign platform_bramQ_50_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_51_rCache
  assign platform_bramQ_51_rCache_D_IN =
	     { 1'd1, platform_bramQ_51_rWrPtr, 64'd0 } ;
  assign platform_bramQ_51_rCache_EN = 1'b0 ;

  // register platform_bramQ_51_rRdPtr
  assign platform_bramQ_51_rRdPtr_D_IN = x__h49024 ;
  assign platform_bramQ_51_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_51_rWrPtr
  assign platform_bramQ_51_rWrPtr_D_IN = x__h48937 ;
  assign platform_bramQ_51_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_52_rCache
  assign platform_bramQ_52_rCache_D_IN =
	     { 1'd1, platform_bramQ_52_rWrPtr, 64'd0 } ;
  assign platform_bramQ_52_rCache_EN = 1'b0 ;

  // register platform_bramQ_52_rRdPtr
  assign platform_bramQ_52_rRdPtr_D_IN = x__h49876 ;
  assign platform_bramQ_52_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_52_rWrPtr
  assign platform_bramQ_52_rWrPtr_D_IN = x__h49789 ;
  assign platform_bramQ_52_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_53_rCache
  assign platform_bramQ_53_rCache_D_IN =
	     { 1'd1, platform_bramQ_53_rWrPtr, 64'd0 } ;
  assign platform_bramQ_53_rCache_EN = 1'b0 ;

  // register platform_bramQ_53_rRdPtr
  assign platform_bramQ_53_rRdPtr_D_IN = x__h50728 ;
  assign platform_bramQ_53_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_53_rWrPtr
  assign platform_bramQ_53_rWrPtr_D_IN = x__h50641 ;
  assign platform_bramQ_53_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_54_rCache
  assign platform_bramQ_54_rCache_D_IN =
	     { 1'd1, platform_bramQ_54_rWrPtr, 64'd0 } ;
  assign platform_bramQ_54_rCache_EN = 1'b0 ;

  // register platform_bramQ_54_rRdPtr
  assign platform_bramQ_54_rRdPtr_D_IN = x__h51580 ;
  assign platform_bramQ_54_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_54_rWrPtr
  assign platform_bramQ_54_rWrPtr_D_IN = x__h51493 ;
  assign platform_bramQ_54_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_55_rCache
  assign platform_bramQ_55_rCache_D_IN =
	     { 1'd1, platform_bramQ_55_rWrPtr, 64'd0 } ;
  assign platform_bramQ_55_rCache_EN = 1'b0 ;

  // register platform_bramQ_55_rRdPtr
  assign platform_bramQ_55_rRdPtr_D_IN = x__h52432 ;
  assign platform_bramQ_55_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_55_rWrPtr
  assign platform_bramQ_55_rWrPtr_D_IN = x__h52345 ;
  assign platform_bramQ_55_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_56_rCache
  assign platform_bramQ_56_rCache_D_IN =
	     { 1'd1, platform_bramQ_56_rWrPtr, 64'd0 } ;
  assign platform_bramQ_56_rCache_EN = 1'b0 ;

  // register platform_bramQ_56_rRdPtr
  assign platform_bramQ_56_rRdPtr_D_IN = x__h53284 ;
  assign platform_bramQ_56_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_56_rWrPtr
  assign platform_bramQ_56_rWrPtr_D_IN = x__h53197 ;
  assign platform_bramQ_56_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_57_rCache
  assign platform_bramQ_57_rCache_D_IN =
	     { 1'd1, platform_bramQ_57_rWrPtr, 64'd0 } ;
  assign platform_bramQ_57_rCache_EN = 1'b0 ;

  // register platform_bramQ_57_rRdPtr
  assign platform_bramQ_57_rRdPtr_D_IN = x__h54136 ;
  assign platform_bramQ_57_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_57_rWrPtr
  assign platform_bramQ_57_rWrPtr_D_IN = x__h54049 ;
  assign platform_bramQ_57_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_58_rCache
  assign platform_bramQ_58_rCache_D_IN =
	     { 1'd1, platform_bramQ_58_rWrPtr, 64'd0 } ;
  assign platform_bramQ_58_rCache_EN = 1'b0 ;

  // register platform_bramQ_58_rRdPtr
  assign platform_bramQ_58_rRdPtr_D_IN = x__h54988 ;
  assign platform_bramQ_58_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_58_rWrPtr
  assign platform_bramQ_58_rWrPtr_D_IN = x__h54901 ;
  assign platform_bramQ_58_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_59_rCache
  assign platform_bramQ_59_rCache_D_IN =
	     { 1'd1, platform_bramQ_59_rWrPtr, 64'd0 } ;
  assign platform_bramQ_59_rCache_EN = 1'b0 ;

  // register platform_bramQ_59_rRdPtr
  assign platform_bramQ_59_rRdPtr_D_IN = x__h55840 ;
  assign platform_bramQ_59_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_59_rWrPtr
  assign platform_bramQ_59_rWrPtr_D_IN = x__h55753 ;
  assign platform_bramQ_59_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_5_rCache
  assign platform_bramQ_5_rCache_D_IN =
	     { 1'd1, platform_bramQ_5_rWrPtr, 64'd0 } ;
  assign platform_bramQ_5_rCache_EN = 1'b0 ;

  // register platform_bramQ_5_rRdPtr
  assign platform_bramQ_5_rRdPtr_D_IN = x__h9832 ;
  assign platform_bramQ_5_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_5_rWrPtr
  assign platform_bramQ_5_rWrPtr_D_IN = x__h9745 ;
  assign platform_bramQ_5_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_60_rCache
  assign platform_bramQ_60_rCache_D_IN =
	     { 1'd1, platform_bramQ_60_rWrPtr, 64'd0 } ;
  assign platform_bramQ_60_rCache_EN = 1'b0 ;

  // register platform_bramQ_60_rRdPtr
  assign platform_bramQ_60_rRdPtr_D_IN = x__h56692 ;
  assign platform_bramQ_60_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_60_rWrPtr
  assign platform_bramQ_60_rWrPtr_D_IN = x__h56605 ;
  assign platform_bramQ_60_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_61_rCache
  assign platform_bramQ_61_rCache_D_IN =
	     { 1'd1, platform_bramQ_61_rWrPtr, 64'd0 } ;
  assign platform_bramQ_61_rCache_EN = 1'b0 ;

  // register platform_bramQ_61_rRdPtr
  assign platform_bramQ_61_rRdPtr_D_IN = x__h57544 ;
  assign platform_bramQ_61_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_61_rWrPtr
  assign platform_bramQ_61_rWrPtr_D_IN = x__h57457 ;
  assign platform_bramQ_61_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_62_rCache
  assign platform_bramQ_62_rCache_D_IN =
	     { 1'd1, platform_bramQ_62_rWrPtr, 64'd0 } ;
  assign platform_bramQ_62_rCache_EN = 1'b0 ;

  // register platform_bramQ_62_rRdPtr
  assign platform_bramQ_62_rRdPtr_D_IN = x__h58396 ;
  assign platform_bramQ_62_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_62_rWrPtr
  assign platform_bramQ_62_rWrPtr_D_IN = x__h58309 ;
  assign platform_bramQ_62_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_63_rCache
  assign platform_bramQ_63_rCache_D_IN =
	     { 1'd1, platform_bramQ_63_rWrPtr, 64'd0 } ;
  assign platform_bramQ_63_rCache_EN = 1'b0 ;

  // register platform_bramQ_63_rRdPtr
  assign platform_bramQ_63_rRdPtr_D_IN = x__h59248 ;
  assign platform_bramQ_63_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_63_rWrPtr
  assign platform_bramQ_63_rWrPtr_D_IN = x__h59161 ;
  assign platform_bramQ_63_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_64_rCache
  assign platform_bramQ_64_rCache_D_IN =
	     { 1'd1, platform_bramQ_64_rWrPtr, 64'd0 } ;
  assign platform_bramQ_64_rCache_EN = 1'b0 ;

  // register platform_bramQ_64_rRdPtr
  assign platform_bramQ_64_rRdPtr_D_IN = x__h60100 ;
  assign platform_bramQ_64_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_64_rWrPtr
  assign platform_bramQ_64_rWrPtr_D_IN = x__h60013 ;
  assign platform_bramQ_64_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_65_rCache
  assign platform_bramQ_65_rCache_D_IN =
	     { 1'd1, platform_bramQ_65_rWrPtr, 64'd0 } ;
  assign platform_bramQ_65_rCache_EN = 1'b0 ;

  // register platform_bramQ_65_rRdPtr
  assign platform_bramQ_65_rRdPtr_D_IN = x__h60952 ;
  assign platform_bramQ_65_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_65_rWrPtr
  assign platform_bramQ_65_rWrPtr_D_IN = x__h60865 ;
  assign platform_bramQ_65_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_66_rCache
  assign platform_bramQ_66_rCache_D_IN =
	     { 1'd1, platform_bramQ_66_rWrPtr, 64'd0 } ;
  assign platform_bramQ_66_rCache_EN = 1'b0 ;

  // register platform_bramQ_66_rRdPtr
  assign platform_bramQ_66_rRdPtr_D_IN = x__h61804 ;
  assign platform_bramQ_66_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_66_rWrPtr
  assign platform_bramQ_66_rWrPtr_D_IN = x__h61717 ;
  assign platform_bramQ_66_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_67_rCache
  assign platform_bramQ_67_rCache_D_IN =
	     { 1'd1, platform_bramQ_67_rWrPtr, 64'd0 } ;
  assign platform_bramQ_67_rCache_EN = 1'b0 ;

  // register platform_bramQ_67_rRdPtr
  assign platform_bramQ_67_rRdPtr_D_IN = x__h62656 ;
  assign platform_bramQ_67_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_67_rWrPtr
  assign platform_bramQ_67_rWrPtr_D_IN = x__h62569 ;
  assign platform_bramQ_67_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_68_rCache
  assign platform_bramQ_68_rCache_D_IN =
	     { 1'd1, platform_bramQ_68_rWrPtr, 64'd0 } ;
  assign platform_bramQ_68_rCache_EN = 1'b0 ;

  // register platform_bramQ_68_rRdPtr
  assign platform_bramQ_68_rRdPtr_D_IN = x__h63508 ;
  assign platform_bramQ_68_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_68_rWrPtr
  assign platform_bramQ_68_rWrPtr_D_IN = x__h63421 ;
  assign platform_bramQ_68_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_69_rCache
  assign platform_bramQ_69_rCache_D_IN =
	     { 1'd1, platform_bramQ_69_rWrPtr, 64'd0 } ;
  assign platform_bramQ_69_rCache_EN = 1'b0 ;

  // register platform_bramQ_69_rRdPtr
  assign platform_bramQ_69_rRdPtr_D_IN = x__h64360 ;
  assign platform_bramQ_69_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_69_rWrPtr
  assign platform_bramQ_69_rWrPtr_D_IN = x__h64273 ;
  assign platform_bramQ_69_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_6_rCache
  assign platform_bramQ_6_rCache_D_IN =
	     { 1'd1, platform_bramQ_6_rWrPtr, 64'd0 } ;
  assign platform_bramQ_6_rCache_EN = 1'b0 ;

  // register platform_bramQ_6_rRdPtr
  assign platform_bramQ_6_rRdPtr_D_IN = x__h10684 ;
  assign platform_bramQ_6_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_6_rWrPtr
  assign platform_bramQ_6_rWrPtr_D_IN = x__h10597 ;
  assign platform_bramQ_6_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_70_rCache
  assign platform_bramQ_70_rCache_D_IN =
	     { 1'd1, platform_bramQ_70_rWrPtr, 64'd0 } ;
  assign platform_bramQ_70_rCache_EN = 1'b0 ;

  // register platform_bramQ_70_rRdPtr
  assign platform_bramQ_70_rRdPtr_D_IN = x__h65212 ;
  assign platform_bramQ_70_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_70_rWrPtr
  assign platform_bramQ_70_rWrPtr_D_IN = x__h65125 ;
  assign platform_bramQ_70_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_71_rCache
  assign platform_bramQ_71_rCache_D_IN =
	     { 1'd1, platform_bramQ_71_rWrPtr, 64'd0 } ;
  assign platform_bramQ_71_rCache_EN = 1'b0 ;

  // register platform_bramQ_71_rRdPtr
  assign platform_bramQ_71_rRdPtr_D_IN = x__h66064 ;
  assign platform_bramQ_71_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_71_rWrPtr
  assign platform_bramQ_71_rWrPtr_D_IN = x__h65977 ;
  assign platform_bramQ_71_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_72_rCache
  assign platform_bramQ_72_rCache_D_IN =
	     { 1'd1, platform_bramQ_72_rWrPtr, 64'd0 } ;
  assign platform_bramQ_72_rCache_EN = 1'b0 ;

  // register platform_bramQ_72_rRdPtr
  assign platform_bramQ_72_rRdPtr_D_IN = x__h66916 ;
  assign platform_bramQ_72_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_72_rWrPtr
  assign platform_bramQ_72_rWrPtr_D_IN = x__h66829 ;
  assign platform_bramQ_72_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_73_rCache
  assign platform_bramQ_73_rCache_D_IN =
	     { 1'd1, platform_bramQ_73_rWrPtr, 64'd0 } ;
  assign platform_bramQ_73_rCache_EN = 1'b0 ;

  // register platform_bramQ_73_rRdPtr
  assign platform_bramQ_73_rRdPtr_D_IN = x__h67768 ;
  assign platform_bramQ_73_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_73_rWrPtr
  assign platform_bramQ_73_rWrPtr_D_IN = x__h67681 ;
  assign platform_bramQ_73_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_74_rCache
  assign platform_bramQ_74_rCache_D_IN =
	     { 1'd1, platform_bramQ_74_rWrPtr, 64'd0 } ;
  assign platform_bramQ_74_rCache_EN = 1'b0 ;

  // register platform_bramQ_74_rRdPtr
  assign platform_bramQ_74_rRdPtr_D_IN = x__h68620 ;
  assign platform_bramQ_74_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_74_rWrPtr
  assign platform_bramQ_74_rWrPtr_D_IN = x__h68533 ;
  assign platform_bramQ_74_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_75_rCache
  assign platform_bramQ_75_rCache_D_IN =
	     { 1'd1, platform_bramQ_75_rWrPtr, 64'd0 } ;
  assign platform_bramQ_75_rCache_EN = 1'b0 ;

  // register platform_bramQ_75_rRdPtr
  assign platform_bramQ_75_rRdPtr_D_IN = x__h69472 ;
  assign platform_bramQ_75_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_75_rWrPtr
  assign platform_bramQ_75_rWrPtr_D_IN = x__h69385 ;
  assign platform_bramQ_75_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_76_rCache
  assign platform_bramQ_76_rCache_D_IN =
	     { 1'd1, platform_bramQ_76_rWrPtr, 64'd0 } ;
  assign platform_bramQ_76_rCache_EN = 1'b0 ;

  // register platform_bramQ_76_rRdPtr
  assign platform_bramQ_76_rRdPtr_D_IN = x__h70324 ;
  assign platform_bramQ_76_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_76_rWrPtr
  assign platform_bramQ_76_rWrPtr_D_IN = x__h70237 ;
  assign platform_bramQ_76_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_77_rCache
  assign platform_bramQ_77_rCache_D_IN =
	     { 1'd1, platform_bramQ_77_rWrPtr, 64'd0 } ;
  assign platform_bramQ_77_rCache_EN = 1'b0 ;

  // register platform_bramQ_77_rRdPtr
  assign platform_bramQ_77_rRdPtr_D_IN = x__h71176 ;
  assign platform_bramQ_77_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_77_rWrPtr
  assign platform_bramQ_77_rWrPtr_D_IN = x__h71089 ;
  assign platform_bramQ_77_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_78_rCache
  assign platform_bramQ_78_rCache_D_IN =
	     { 1'd1, platform_bramQ_78_rWrPtr, 64'd0 } ;
  assign platform_bramQ_78_rCache_EN = 1'b0 ;

  // register platform_bramQ_78_rRdPtr
  assign platform_bramQ_78_rRdPtr_D_IN = x__h72028 ;
  assign platform_bramQ_78_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_78_rWrPtr
  assign platform_bramQ_78_rWrPtr_D_IN = x__h71941 ;
  assign platform_bramQ_78_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_79_rCache
  assign platform_bramQ_79_rCache_D_IN =
	     { 1'd1, platform_bramQ_79_rWrPtr, 64'd0 } ;
  assign platform_bramQ_79_rCache_EN = 1'b0 ;

  // register platform_bramQ_79_rRdPtr
  assign platform_bramQ_79_rRdPtr_D_IN = x__h72880 ;
  assign platform_bramQ_79_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_79_rWrPtr
  assign platform_bramQ_79_rWrPtr_D_IN = x__h72793 ;
  assign platform_bramQ_79_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_7_rCache
  assign platform_bramQ_7_rCache_D_IN =
	     { 1'd1, platform_bramQ_7_rWrPtr, 64'd0 } ;
  assign platform_bramQ_7_rCache_EN = 1'b0 ;

  // register platform_bramQ_7_rRdPtr
  assign platform_bramQ_7_rRdPtr_D_IN = x__h11536 ;
  assign platform_bramQ_7_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_7_rWrPtr
  assign platform_bramQ_7_rWrPtr_D_IN = x__h11449 ;
  assign platform_bramQ_7_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_80_rCache
  assign platform_bramQ_80_rCache_D_IN =
	     { 1'd1, platform_bramQ_80_rWrPtr, 64'd0 } ;
  assign platform_bramQ_80_rCache_EN = 1'b0 ;

  // register platform_bramQ_80_rRdPtr
  assign platform_bramQ_80_rRdPtr_D_IN = x__h73732 ;
  assign platform_bramQ_80_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_80_rWrPtr
  assign platform_bramQ_80_rWrPtr_D_IN = x__h73645 ;
  assign platform_bramQ_80_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_81_rCache
  assign platform_bramQ_81_rCache_D_IN =
	     { 1'd1, platform_bramQ_81_rWrPtr, 64'd0 } ;
  assign platform_bramQ_81_rCache_EN = 1'b0 ;

  // register platform_bramQ_81_rRdPtr
  assign platform_bramQ_81_rRdPtr_D_IN = x__h74584 ;
  assign platform_bramQ_81_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_81_rWrPtr
  assign platform_bramQ_81_rWrPtr_D_IN = x__h74497 ;
  assign platform_bramQ_81_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_82_rCache
  assign platform_bramQ_82_rCache_D_IN =
	     { 1'd1, platform_bramQ_82_rWrPtr, 64'd0 } ;
  assign platform_bramQ_82_rCache_EN = 1'b0 ;

  // register platform_bramQ_82_rRdPtr
  assign platform_bramQ_82_rRdPtr_D_IN = x__h75436 ;
  assign platform_bramQ_82_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_82_rWrPtr
  assign platform_bramQ_82_rWrPtr_D_IN = x__h75349 ;
  assign platform_bramQ_82_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_83_rCache
  assign platform_bramQ_83_rCache_D_IN =
	     { 1'd1, platform_bramQ_83_rWrPtr, 64'd0 } ;
  assign platform_bramQ_83_rCache_EN = 1'b0 ;

  // register platform_bramQ_83_rRdPtr
  assign platform_bramQ_83_rRdPtr_D_IN = x__h76288 ;
  assign platform_bramQ_83_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_83_rWrPtr
  assign platform_bramQ_83_rWrPtr_D_IN = x__h76201 ;
  assign platform_bramQ_83_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_84_rCache
  assign platform_bramQ_84_rCache_D_IN =
	     { 1'd1, platform_bramQ_84_rWrPtr, 64'd0 } ;
  assign platform_bramQ_84_rCache_EN = 1'b0 ;

  // register platform_bramQ_84_rRdPtr
  assign platform_bramQ_84_rRdPtr_D_IN = x__h77140 ;
  assign platform_bramQ_84_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_84_rWrPtr
  assign platform_bramQ_84_rWrPtr_D_IN = x__h77053 ;
  assign platform_bramQ_84_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_85_rCache
  assign platform_bramQ_85_rCache_D_IN =
	     { 1'd1, platform_bramQ_85_rWrPtr, 64'd0 } ;
  assign platform_bramQ_85_rCache_EN = 1'b0 ;

  // register platform_bramQ_85_rRdPtr
  assign platform_bramQ_85_rRdPtr_D_IN = x__h77992 ;
  assign platform_bramQ_85_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_85_rWrPtr
  assign platform_bramQ_85_rWrPtr_D_IN = x__h77905 ;
  assign platform_bramQ_85_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_86_rCache
  assign platform_bramQ_86_rCache_D_IN =
	     { 1'd1, platform_bramQ_86_rWrPtr, 64'd0 } ;
  assign platform_bramQ_86_rCache_EN = 1'b0 ;

  // register platform_bramQ_86_rRdPtr
  assign platform_bramQ_86_rRdPtr_D_IN = x__h78844 ;
  assign platform_bramQ_86_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_86_rWrPtr
  assign platform_bramQ_86_rWrPtr_D_IN = x__h78757 ;
  assign platform_bramQ_86_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_87_rCache
  assign platform_bramQ_87_rCache_D_IN =
	     { 1'd1, platform_bramQ_87_rWrPtr, 64'd0 } ;
  assign platform_bramQ_87_rCache_EN = 1'b0 ;

  // register platform_bramQ_87_rRdPtr
  assign platform_bramQ_87_rRdPtr_D_IN = x__h79696 ;
  assign platform_bramQ_87_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_87_rWrPtr
  assign platform_bramQ_87_rWrPtr_D_IN = x__h79609 ;
  assign platform_bramQ_87_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_88_rCache
  assign platform_bramQ_88_rCache_D_IN =
	     { 1'd1, platform_bramQ_88_rWrPtr, 64'd0 } ;
  assign platform_bramQ_88_rCache_EN = 1'b0 ;

  // register platform_bramQ_88_rRdPtr
  assign platform_bramQ_88_rRdPtr_D_IN = x__h80548 ;
  assign platform_bramQ_88_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_88_rWrPtr
  assign platform_bramQ_88_rWrPtr_D_IN = x__h80461 ;
  assign platform_bramQ_88_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_89_rCache
  assign platform_bramQ_89_rCache_D_IN =
	     { 1'd1, platform_bramQ_89_rWrPtr, 64'd0 } ;
  assign platform_bramQ_89_rCache_EN = 1'b0 ;

  // register platform_bramQ_89_rRdPtr
  assign platform_bramQ_89_rRdPtr_D_IN = x__h81400 ;
  assign platform_bramQ_89_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_89_rWrPtr
  assign platform_bramQ_89_rWrPtr_D_IN = x__h81313 ;
  assign platform_bramQ_89_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_8_rCache
  assign platform_bramQ_8_rCache_D_IN =
	     { 1'd1, platform_bramQ_8_rWrPtr, 64'd0 } ;
  assign platform_bramQ_8_rCache_EN = 1'b0 ;

  // register platform_bramQ_8_rRdPtr
  assign platform_bramQ_8_rRdPtr_D_IN = x__h12388 ;
  assign platform_bramQ_8_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_8_rWrPtr
  assign platform_bramQ_8_rWrPtr_D_IN = x__h12301 ;
  assign platform_bramQ_8_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_90_rCache
  assign platform_bramQ_90_rCache_D_IN =
	     { 1'd1, platform_bramQ_90_rWrPtr, 64'd0 } ;
  assign platform_bramQ_90_rCache_EN = 1'b0 ;

  // register platform_bramQ_90_rRdPtr
  assign platform_bramQ_90_rRdPtr_D_IN = x__h82252 ;
  assign platform_bramQ_90_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_90_rWrPtr
  assign platform_bramQ_90_rWrPtr_D_IN = x__h82165 ;
  assign platform_bramQ_90_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_91_rCache
  assign platform_bramQ_91_rCache_D_IN =
	     { 1'd1, platform_bramQ_91_rWrPtr, 64'd0 } ;
  assign platform_bramQ_91_rCache_EN = 1'b0 ;

  // register platform_bramQ_91_rRdPtr
  assign platform_bramQ_91_rRdPtr_D_IN = x__h83104 ;
  assign platform_bramQ_91_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_91_rWrPtr
  assign platform_bramQ_91_rWrPtr_D_IN = x__h83017 ;
  assign platform_bramQ_91_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_92_rCache
  assign platform_bramQ_92_rCache_D_IN =
	     { 1'd1, platform_bramQ_92_rWrPtr, 64'd0 } ;
  assign platform_bramQ_92_rCache_EN = 1'b0 ;

  // register platform_bramQ_92_rRdPtr
  assign platform_bramQ_92_rRdPtr_D_IN = x__h83956 ;
  assign platform_bramQ_92_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_92_rWrPtr
  assign platform_bramQ_92_rWrPtr_D_IN = x__h83869 ;
  assign platform_bramQ_92_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_93_rCache
  assign platform_bramQ_93_rCache_D_IN =
	     { 1'd1, platform_bramQ_93_rWrPtr, 64'd0 } ;
  assign platform_bramQ_93_rCache_EN = 1'b0 ;

  // register platform_bramQ_93_rRdPtr
  assign platform_bramQ_93_rRdPtr_D_IN = x__h84808 ;
  assign platform_bramQ_93_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_93_rWrPtr
  assign platform_bramQ_93_rWrPtr_D_IN = x__h84721 ;
  assign platform_bramQ_93_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_94_rCache
  assign platform_bramQ_94_rCache_D_IN =
	     { 1'd1, platform_bramQ_94_rWrPtr, 64'd0 } ;
  assign platform_bramQ_94_rCache_EN = 1'b0 ;

  // register platform_bramQ_94_rRdPtr
  assign platform_bramQ_94_rRdPtr_D_IN = x__h85660 ;
  assign platform_bramQ_94_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_94_rWrPtr
  assign platform_bramQ_94_rWrPtr_D_IN = x__h85573 ;
  assign platform_bramQ_94_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_95_rCache
  assign platform_bramQ_95_rCache_D_IN =
	     { 1'd1, platform_bramQ_95_rWrPtr, 64'd0 } ;
  assign platform_bramQ_95_rCache_EN = 1'b0 ;

  // register platform_bramQ_95_rRdPtr
  assign platform_bramQ_95_rRdPtr_D_IN = x__h86512 ;
  assign platform_bramQ_95_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_95_rWrPtr
  assign platform_bramQ_95_rWrPtr_D_IN = x__h86425 ;
  assign platform_bramQ_95_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_96_rCache
  assign platform_bramQ_96_rCache_D_IN =
	     { 1'd1, platform_bramQ_96_rWrPtr, 64'd0 } ;
  assign platform_bramQ_96_rCache_EN = 1'b0 ;

  // register platform_bramQ_96_rRdPtr
  assign platform_bramQ_96_rRdPtr_D_IN = x__h87364 ;
  assign platform_bramQ_96_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_96_rWrPtr
  assign platform_bramQ_96_rWrPtr_D_IN = x__h87277 ;
  assign platform_bramQ_96_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_97_rCache
  assign platform_bramQ_97_rCache_D_IN =
	     { 1'd1, platform_bramQ_97_rWrPtr, 64'd0 } ;
  assign platform_bramQ_97_rCache_EN = 1'b0 ;

  // register platform_bramQ_97_rRdPtr
  assign platform_bramQ_97_rRdPtr_D_IN = x__h88216 ;
  assign platform_bramQ_97_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_97_rWrPtr
  assign platform_bramQ_97_rWrPtr_D_IN = x__h88129 ;
  assign platform_bramQ_97_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_98_rCache
  assign platform_bramQ_98_rCache_D_IN =
	     { 1'd1, platform_bramQ_98_rWrPtr, 64'd0 } ;
  assign platform_bramQ_98_rCache_EN = 1'b0 ;

  // register platform_bramQ_98_rRdPtr
  assign platform_bramQ_98_rRdPtr_D_IN = x__h89068 ;
  assign platform_bramQ_98_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_98_rWrPtr
  assign platform_bramQ_98_rWrPtr_D_IN = x__h88981 ;
  assign platform_bramQ_98_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_99_rCache
  assign platform_bramQ_99_rCache_D_IN =
	     { 1'd1, platform_bramQ_99_rWrPtr, 64'd0 } ;
  assign platform_bramQ_99_rCache_EN = 1'b0 ;

  // register platform_bramQ_99_rRdPtr
  assign platform_bramQ_99_rRdPtr_D_IN = x__h89920 ;
  assign platform_bramQ_99_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_99_rWrPtr
  assign platform_bramQ_99_rWrPtr_D_IN = x__h89833 ;
  assign platform_bramQ_99_rWrPtr_EN = 1'b0 ;

  // register platform_bramQ_9_rCache
  assign platform_bramQ_9_rCache_D_IN =
	     { 1'd1, platform_bramQ_9_rWrPtr, 64'd0 } ;
  assign platform_bramQ_9_rCache_EN = 1'b0 ;

  // register platform_bramQ_9_rRdPtr
  assign platform_bramQ_9_rRdPtr_D_IN = x__h13240 ;
  assign platform_bramQ_9_rRdPtr_EN = 1'b0 ;

  // register platform_bramQ_9_rWrPtr
  assign platform_bramQ_9_rWrPtr_D_IN = x__h13153 ;
  assign platform_bramQ_9_rWrPtr_EN = 1'b0 ;

  // submodule auroraIfc
  assign auroraIfc_rxn_i = pins_aurora_rxn_i ;
  assign auroraIfc_rxp_i = pins_aurora_rxp_i ;
  assign auroraIfc_send_data =
	     WILL_FIRE_RL_platform_sendMAuroraR ?
	       platform_auroraRQ_D_OUT :
	       auroraIfc_receive ;
  assign auroraIfc_EN_send =
	     WILL_FIRE_RL_platform_sendMAuroraR ||
	     CAN_FIRE_RL_platform_mirrorAuroraR &&
	     !WILL_FIRE_RL_platform_sendMAuroraR ;
  assign auroraIfc_EN_receive = MUX_auroraIfc_send_1__SEL_2 ;

  // submodule auroraL
  assign auroraL_sD_IN = ledC ;
  assign auroraL_sENQ = auroraL_sFULL_N ;
  assign auroraL_dDEQ = auroraL_dEMPTY_N ;

  // submodule clockdiv2_clkdiv
  assign clockdiv2_clkdiv_CLKFB = clockdiv2_clkfbbuf_O ;
  assign clockdiv2_clkdiv_DADDR = 7'h0 ;
  assign clockdiv2_clkdiv_DI = 16'h0 ;
  assign clockdiv2_clkdiv_DWE = 1'b0 ;
  assign clockdiv2_clkdiv_PSINCDEC = 1'b0 ;
  assign clockdiv2_clkdiv_DEN = 1'b0 ;
  assign clockdiv2_clkdiv_PSEN = 1'b0 ;

  // submodule platform_auroraRQ
  assign platform_auroraRQ_D_IN = 240'h0 ;
  assign platform_auroraRQ_ENQ = 1'b0 ;
  assign platform_auroraRQ_DEQ = WILL_FIRE_RL_platform_sendMAuroraR ;
  assign platform_auroraRQ_CLR = 1'b0 ;

  // submodule platform_bramQ_0_memory
  assign platform_bramQ_0_memory_ADDRA = platform_bramQ_0_rWrPtr[4:0] ;
  assign platform_bramQ_0_memory_ADDRB = platform_bramQ_0_rRdPtr[4:0] ;
  assign platform_bramQ_0_memory_DIA = 64'd0 ;
  assign platform_bramQ_0_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_0_memory_WEA = 1'b0 ;
  assign platform_bramQ_0_memory_WEB = 1'd0 ;
  assign platform_bramQ_0_memory_ENA = 1'b1 ;
  assign platform_bramQ_0_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_100_memory
  assign platform_bramQ_100_memory_ADDRA = platform_bramQ_100_rWrPtr[4:0] ;
  assign platform_bramQ_100_memory_ADDRB = platform_bramQ_100_rRdPtr[4:0] ;
  assign platform_bramQ_100_memory_DIA = 64'd0 ;
  assign platform_bramQ_100_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_100_memory_WEA = 1'b0 ;
  assign platform_bramQ_100_memory_WEB = 1'd0 ;
  assign platform_bramQ_100_memory_ENA = 1'b1 ;
  assign platform_bramQ_100_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_101_memory
  assign platform_bramQ_101_memory_ADDRA = platform_bramQ_101_rWrPtr[4:0] ;
  assign platform_bramQ_101_memory_ADDRB = platform_bramQ_101_rRdPtr[4:0] ;
  assign platform_bramQ_101_memory_DIA = 64'd0 ;
  assign platform_bramQ_101_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_101_memory_WEA = 1'b0 ;
  assign platform_bramQ_101_memory_WEB = 1'd0 ;
  assign platform_bramQ_101_memory_ENA = 1'b1 ;
  assign platform_bramQ_101_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_102_memory
  assign platform_bramQ_102_memory_ADDRA = platform_bramQ_102_rWrPtr[4:0] ;
  assign platform_bramQ_102_memory_ADDRB = platform_bramQ_102_rRdPtr[4:0] ;
  assign platform_bramQ_102_memory_DIA = 64'd0 ;
  assign platform_bramQ_102_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_102_memory_WEA = 1'b0 ;
  assign platform_bramQ_102_memory_WEB = 1'd0 ;
  assign platform_bramQ_102_memory_ENA = 1'b1 ;
  assign platform_bramQ_102_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_103_memory
  assign platform_bramQ_103_memory_ADDRA = platform_bramQ_103_rWrPtr[4:0] ;
  assign platform_bramQ_103_memory_ADDRB = platform_bramQ_103_rRdPtr[4:0] ;
  assign platform_bramQ_103_memory_DIA = 64'd0 ;
  assign platform_bramQ_103_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_103_memory_WEA = 1'b0 ;
  assign platform_bramQ_103_memory_WEB = 1'd0 ;
  assign platform_bramQ_103_memory_ENA = 1'b1 ;
  assign platform_bramQ_103_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_104_memory
  assign platform_bramQ_104_memory_ADDRA = platform_bramQ_104_rWrPtr[4:0] ;
  assign platform_bramQ_104_memory_ADDRB = platform_bramQ_104_rRdPtr[4:0] ;
  assign platform_bramQ_104_memory_DIA = 64'd0 ;
  assign platform_bramQ_104_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_104_memory_WEA = 1'b0 ;
  assign platform_bramQ_104_memory_WEB = 1'd0 ;
  assign platform_bramQ_104_memory_ENA = 1'b1 ;
  assign platform_bramQ_104_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_105_memory
  assign platform_bramQ_105_memory_ADDRA = platform_bramQ_105_rWrPtr[4:0] ;
  assign platform_bramQ_105_memory_ADDRB = platform_bramQ_105_rRdPtr[4:0] ;
  assign platform_bramQ_105_memory_DIA = 64'd0 ;
  assign platform_bramQ_105_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_105_memory_WEA = 1'b0 ;
  assign platform_bramQ_105_memory_WEB = 1'd0 ;
  assign platform_bramQ_105_memory_ENA = 1'b1 ;
  assign platform_bramQ_105_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_106_memory
  assign platform_bramQ_106_memory_ADDRA = platform_bramQ_106_rWrPtr[4:0] ;
  assign platform_bramQ_106_memory_ADDRB = platform_bramQ_106_rRdPtr[4:0] ;
  assign platform_bramQ_106_memory_DIA = 64'd0 ;
  assign platform_bramQ_106_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_106_memory_WEA = 1'b0 ;
  assign platform_bramQ_106_memory_WEB = 1'd0 ;
  assign platform_bramQ_106_memory_ENA = 1'b1 ;
  assign platform_bramQ_106_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_107_memory
  assign platform_bramQ_107_memory_ADDRA = platform_bramQ_107_rWrPtr[4:0] ;
  assign platform_bramQ_107_memory_ADDRB = platform_bramQ_107_rRdPtr[4:0] ;
  assign platform_bramQ_107_memory_DIA = 64'd0 ;
  assign platform_bramQ_107_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_107_memory_WEA = 1'b0 ;
  assign platform_bramQ_107_memory_WEB = 1'd0 ;
  assign platform_bramQ_107_memory_ENA = 1'b1 ;
  assign platform_bramQ_107_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_108_memory
  assign platform_bramQ_108_memory_ADDRA = platform_bramQ_108_rWrPtr[4:0] ;
  assign platform_bramQ_108_memory_ADDRB = platform_bramQ_108_rRdPtr[4:0] ;
  assign platform_bramQ_108_memory_DIA = 64'd0 ;
  assign platform_bramQ_108_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_108_memory_WEA = 1'b0 ;
  assign platform_bramQ_108_memory_WEB = 1'd0 ;
  assign platform_bramQ_108_memory_ENA = 1'b1 ;
  assign platform_bramQ_108_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_109_memory
  assign platform_bramQ_109_memory_ADDRA = platform_bramQ_109_rWrPtr[4:0] ;
  assign platform_bramQ_109_memory_ADDRB = platform_bramQ_109_rRdPtr[4:0] ;
  assign platform_bramQ_109_memory_DIA = 64'd0 ;
  assign platform_bramQ_109_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_109_memory_WEA = 1'b0 ;
  assign platform_bramQ_109_memory_WEB = 1'd0 ;
  assign platform_bramQ_109_memory_ENA = 1'b1 ;
  assign platform_bramQ_109_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_10_memory
  assign platform_bramQ_10_memory_ADDRA = platform_bramQ_10_rWrPtr[4:0] ;
  assign platform_bramQ_10_memory_ADDRB = platform_bramQ_10_rRdPtr[4:0] ;
  assign platform_bramQ_10_memory_DIA = 64'd0 ;
  assign platform_bramQ_10_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_10_memory_WEA = 1'b0 ;
  assign platform_bramQ_10_memory_WEB = 1'd0 ;
  assign platform_bramQ_10_memory_ENA = 1'b1 ;
  assign platform_bramQ_10_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_110_memory
  assign platform_bramQ_110_memory_ADDRA = platform_bramQ_110_rWrPtr[4:0] ;
  assign platform_bramQ_110_memory_ADDRB = platform_bramQ_110_rRdPtr[4:0] ;
  assign platform_bramQ_110_memory_DIA = 64'd0 ;
  assign platform_bramQ_110_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_110_memory_WEA = 1'b0 ;
  assign platform_bramQ_110_memory_WEB = 1'd0 ;
  assign platform_bramQ_110_memory_ENA = 1'b1 ;
  assign platform_bramQ_110_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_111_memory
  assign platform_bramQ_111_memory_ADDRA = platform_bramQ_111_rWrPtr[4:0] ;
  assign platform_bramQ_111_memory_ADDRB = platform_bramQ_111_rRdPtr[4:0] ;
  assign platform_bramQ_111_memory_DIA = 64'd0 ;
  assign platform_bramQ_111_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_111_memory_WEA = 1'b0 ;
  assign platform_bramQ_111_memory_WEB = 1'd0 ;
  assign platform_bramQ_111_memory_ENA = 1'b1 ;
  assign platform_bramQ_111_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_112_memory
  assign platform_bramQ_112_memory_ADDRA = platform_bramQ_112_rWrPtr[4:0] ;
  assign platform_bramQ_112_memory_ADDRB = platform_bramQ_112_rRdPtr[4:0] ;
  assign platform_bramQ_112_memory_DIA = 64'd0 ;
  assign platform_bramQ_112_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_112_memory_WEA = 1'b0 ;
  assign platform_bramQ_112_memory_WEB = 1'd0 ;
  assign platform_bramQ_112_memory_ENA = 1'b1 ;
  assign platform_bramQ_112_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_113_memory
  assign platform_bramQ_113_memory_ADDRA = platform_bramQ_113_rWrPtr[4:0] ;
  assign platform_bramQ_113_memory_ADDRB = platform_bramQ_113_rRdPtr[4:0] ;
  assign platform_bramQ_113_memory_DIA = 64'd0 ;
  assign platform_bramQ_113_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_113_memory_WEA = 1'b0 ;
  assign platform_bramQ_113_memory_WEB = 1'd0 ;
  assign platform_bramQ_113_memory_ENA = 1'b1 ;
  assign platform_bramQ_113_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_114_memory
  assign platform_bramQ_114_memory_ADDRA = platform_bramQ_114_rWrPtr[4:0] ;
  assign platform_bramQ_114_memory_ADDRB = platform_bramQ_114_rRdPtr[4:0] ;
  assign platform_bramQ_114_memory_DIA = 64'd0 ;
  assign platform_bramQ_114_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_114_memory_WEA = 1'b0 ;
  assign platform_bramQ_114_memory_WEB = 1'd0 ;
  assign platform_bramQ_114_memory_ENA = 1'b1 ;
  assign platform_bramQ_114_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_115_memory
  assign platform_bramQ_115_memory_ADDRA = platform_bramQ_115_rWrPtr[4:0] ;
  assign platform_bramQ_115_memory_ADDRB = platform_bramQ_115_rRdPtr[4:0] ;
  assign platform_bramQ_115_memory_DIA = 64'd0 ;
  assign platform_bramQ_115_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_115_memory_WEA = 1'b0 ;
  assign platform_bramQ_115_memory_WEB = 1'd0 ;
  assign platform_bramQ_115_memory_ENA = 1'b1 ;
  assign platform_bramQ_115_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_116_memory
  assign platform_bramQ_116_memory_ADDRA = platform_bramQ_116_rWrPtr[4:0] ;
  assign platform_bramQ_116_memory_ADDRB = platform_bramQ_116_rRdPtr[4:0] ;
  assign platform_bramQ_116_memory_DIA = 64'd0 ;
  assign platform_bramQ_116_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_116_memory_WEA = 1'b0 ;
  assign platform_bramQ_116_memory_WEB = 1'd0 ;
  assign platform_bramQ_116_memory_ENA = 1'b1 ;
  assign platform_bramQ_116_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_117_memory
  assign platform_bramQ_117_memory_ADDRA = platform_bramQ_117_rWrPtr[4:0] ;
  assign platform_bramQ_117_memory_ADDRB = platform_bramQ_117_rRdPtr[4:0] ;
  assign platform_bramQ_117_memory_DIA = 64'd0 ;
  assign platform_bramQ_117_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_117_memory_WEA = 1'b0 ;
  assign platform_bramQ_117_memory_WEB = 1'd0 ;
  assign platform_bramQ_117_memory_ENA = 1'b1 ;
  assign platform_bramQ_117_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_118_memory
  assign platform_bramQ_118_memory_ADDRA = platform_bramQ_118_rWrPtr[4:0] ;
  assign platform_bramQ_118_memory_ADDRB = platform_bramQ_118_rRdPtr[4:0] ;
  assign platform_bramQ_118_memory_DIA = 64'd0 ;
  assign platform_bramQ_118_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_118_memory_WEA = 1'b0 ;
  assign platform_bramQ_118_memory_WEB = 1'd0 ;
  assign platform_bramQ_118_memory_ENA = 1'b1 ;
  assign platform_bramQ_118_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_119_memory
  assign platform_bramQ_119_memory_ADDRA = platform_bramQ_119_rWrPtr[4:0] ;
  assign platform_bramQ_119_memory_ADDRB = platform_bramQ_119_rRdPtr[4:0] ;
  assign platform_bramQ_119_memory_DIA = 64'd0 ;
  assign platform_bramQ_119_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_119_memory_WEA = 1'b0 ;
  assign platform_bramQ_119_memory_WEB = 1'd0 ;
  assign platform_bramQ_119_memory_ENA = 1'b1 ;
  assign platform_bramQ_119_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_11_memory
  assign platform_bramQ_11_memory_ADDRA = platform_bramQ_11_rWrPtr[4:0] ;
  assign platform_bramQ_11_memory_ADDRB = platform_bramQ_11_rRdPtr[4:0] ;
  assign platform_bramQ_11_memory_DIA = 64'd0 ;
  assign platform_bramQ_11_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_11_memory_WEA = 1'b0 ;
  assign platform_bramQ_11_memory_WEB = 1'd0 ;
  assign platform_bramQ_11_memory_ENA = 1'b1 ;
  assign platform_bramQ_11_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_120_memory
  assign platform_bramQ_120_memory_ADDRA = platform_bramQ_120_rWrPtr[4:0] ;
  assign platform_bramQ_120_memory_ADDRB = platform_bramQ_120_rRdPtr[4:0] ;
  assign platform_bramQ_120_memory_DIA = 64'd0 ;
  assign platform_bramQ_120_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_120_memory_WEA = 1'b0 ;
  assign platform_bramQ_120_memory_WEB = 1'd0 ;
  assign platform_bramQ_120_memory_ENA = 1'b1 ;
  assign platform_bramQ_120_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_121_memory
  assign platform_bramQ_121_memory_ADDRA = platform_bramQ_121_rWrPtr[4:0] ;
  assign platform_bramQ_121_memory_ADDRB = platform_bramQ_121_rRdPtr[4:0] ;
  assign platform_bramQ_121_memory_DIA = 64'd0 ;
  assign platform_bramQ_121_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_121_memory_WEA = 1'b0 ;
  assign platform_bramQ_121_memory_WEB = 1'd0 ;
  assign platform_bramQ_121_memory_ENA = 1'b1 ;
  assign platform_bramQ_121_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_122_memory
  assign platform_bramQ_122_memory_ADDRA = platform_bramQ_122_rWrPtr[4:0] ;
  assign platform_bramQ_122_memory_ADDRB = platform_bramQ_122_rRdPtr[4:0] ;
  assign platform_bramQ_122_memory_DIA = 64'd0 ;
  assign platform_bramQ_122_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_122_memory_WEA = 1'b0 ;
  assign platform_bramQ_122_memory_WEB = 1'd0 ;
  assign platform_bramQ_122_memory_ENA = 1'b1 ;
  assign platform_bramQ_122_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_123_memory
  assign platform_bramQ_123_memory_ADDRA = platform_bramQ_123_rWrPtr[4:0] ;
  assign platform_bramQ_123_memory_ADDRB = platform_bramQ_123_rRdPtr[4:0] ;
  assign platform_bramQ_123_memory_DIA = 64'd0 ;
  assign platform_bramQ_123_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_123_memory_WEA = 1'b0 ;
  assign platform_bramQ_123_memory_WEB = 1'd0 ;
  assign platform_bramQ_123_memory_ENA = 1'b1 ;
  assign platform_bramQ_123_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_124_memory
  assign platform_bramQ_124_memory_ADDRA = platform_bramQ_124_rWrPtr[4:0] ;
  assign platform_bramQ_124_memory_ADDRB = platform_bramQ_124_rRdPtr[4:0] ;
  assign platform_bramQ_124_memory_DIA = 64'd0 ;
  assign platform_bramQ_124_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_124_memory_WEA = 1'b0 ;
  assign platform_bramQ_124_memory_WEB = 1'd0 ;
  assign platform_bramQ_124_memory_ENA = 1'b1 ;
  assign platform_bramQ_124_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_125_memory
  assign platform_bramQ_125_memory_ADDRA = platform_bramQ_125_rWrPtr[4:0] ;
  assign platform_bramQ_125_memory_ADDRB = platform_bramQ_125_rRdPtr[4:0] ;
  assign platform_bramQ_125_memory_DIA = 64'd0 ;
  assign platform_bramQ_125_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_125_memory_WEA = 1'b0 ;
  assign platform_bramQ_125_memory_WEB = 1'd0 ;
  assign platform_bramQ_125_memory_ENA = 1'b1 ;
  assign platform_bramQ_125_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_126_memory
  assign platform_bramQ_126_memory_ADDRA = platform_bramQ_126_rWrPtr[4:0] ;
  assign platform_bramQ_126_memory_ADDRB = platform_bramQ_126_rRdPtr[4:0] ;
  assign platform_bramQ_126_memory_DIA = 64'd0 ;
  assign platform_bramQ_126_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_126_memory_WEA = 1'b0 ;
  assign platform_bramQ_126_memory_WEB = 1'd0 ;
  assign platform_bramQ_126_memory_ENA = 1'b1 ;
  assign platform_bramQ_126_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_127_memory
  assign platform_bramQ_127_memory_ADDRA = platform_bramQ_127_rWrPtr[4:0] ;
  assign platform_bramQ_127_memory_ADDRB = platform_bramQ_127_rRdPtr[4:0] ;
  assign platform_bramQ_127_memory_DIA = 64'd0 ;
  assign platform_bramQ_127_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_127_memory_WEA = 1'b0 ;
  assign platform_bramQ_127_memory_WEB = 1'd0 ;
  assign platform_bramQ_127_memory_ENA = 1'b1 ;
  assign platform_bramQ_127_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_12_memory
  assign platform_bramQ_12_memory_ADDRA = platform_bramQ_12_rWrPtr[4:0] ;
  assign platform_bramQ_12_memory_ADDRB = platform_bramQ_12_rRdPtr[4:0] ;
  assign platform_bramQ_12_memory_DIA = 64'd0 ;
  assign platform_bramQ_12_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_12_memory_WEA = 1'b0 ;
  assign platform_bramQ_12_memory_WEB = 1'd0 ;
  assign platform_bramQ_12_memory_ENA = 1'b1 ;
  assign platform_bramQ_12_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_13_memory
  assign platform_bramQ_13_memory_ADDRA = platform_bramQ_13_rWrPtr[4:0] ;
  assign platform_bramQ_13_memory_ADDRB = platform_bramQ_13_rRdPtr[4:0] ;
  assign platform_bramQ_13_memory_DIA = 64'd0 ;
  assign platform_bramQ_13_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_13_memory_WEA = 1'b0 ;
  assign platform_bramQ_13_memory_WEB = 1'd0 ;
  assign platform_bramQ_13_memory_ENA = 1'b1 ;
  assign platform_bramQ_13_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_14_memory
  assign platform_bramQ_14_memory_ADDRA = platform_bramQ_14_rWrPtr[4:0] ;
  assign platform_bramQ_14_memory_ADDRB = platform_bramQ_14_rRdPtr[4:0] ;
  assign platform_bramQ_14_memory_DIA = 64'd0 ;
  assign platform_bramQ_14_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_14_memory_WEA = 1'b0 ;
  assign platform_bramQ_14_memory_WEB = 1'd0 ;
  assign platform_bramQ_14_memory_ENA = 1'b1 ;
  assign platform_bramQ_14_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_15_memory
  assign platform_bramQ_15_memory_ADDRA = platform_bramQ_15_rWrPtr[4:0] ;
  assign platform_bramQ_15_memory_ADDRB = platform_bramQ_15_rRdPtr[4:0] ;
  assign platform_bramQ_15_memory_DIA = 64'd0 ;
  assign platform_bramQ_15_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_15_memory_WEA = 1'b0 ;
  assign platform_bramQ_15_memory_WEB = 1'd0 ;
  assign platform_bramQ_15_memory_ENA = 1'b1 ;
  assign platform_bramQ_15_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_16_memory
  assign platform_bramQ_16_memory_ADDRA = platform_bramQ_16_rWrPtr[4:0] ;
  assign platform_bramQ_16_memory_ADDRB = platform_bramQ_16_rRdPtr[4:0] ;
  assign platform_bramQ_16_memory_DIA = 64'd0 ;
  assign platform_bramQ_16_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_16_memory_WEA = 1'b0 ;
  assign platform_bramQ_16_memory_WEB = 1'd0 ;
  assign platform_bramQ_16_memory_ENA = 1'b1 ;
  assign platform_bramQ_16_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_17_memory
  assign platform_bramQ_17_memory_ADDRA = platform_bramQ_17_rWrPtr[4:0] ;
  assign platform_bramQ_17_memory_ADDRB = platform_bramQ_17_rRdPtr[4:0] ;
  assign platform_bramQ_17_memory_DIA = 64'd0 ;
  assign platform_bramQ_17_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_17_memory_WEA = 1'b0 ;
  assign platform_bramQ_17_memory_WEB = 1'd0 ;
  assign platform_bramQ_17_memory_ENA = 1'b1 ;
  assign platform_bramQ_17_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_18_memory
  assign platform_bramQ_18_memory_ADDRA = platform_bramQ_18_rWrPtr[4:0] ;
  assign platform_bramQ_18_memory_ADDRB = platform_bramQ_18_rRdPtr[4:0] ;
  assign platform_bramQ_18_memory_DIA = 64'd0 ;
  assign platform_bramQ_18_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_18_memory_WEA = 1'b0 ;
  assign platform_bramQ_18_memory_WEB = 1'd0 ;
  assign platform_bramQ_18_memory_ENA = 1'b1 ;
  assign platform_bramQ_18_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_19_memory
  assign platform_bramQ_19_memory_ADDRA = platform_bramQ_19_rWrPtr[4:0] ;
  assign platform_bramQ_19_memory_ADDRB = platform_bramQ_19_rRdPtr[4:0] ;
  assign platform_bramQ_19_memory_DIA = 64'd0 ;
  assign platform_bramQ_19_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_19_memory_WEA = 1'b0 ;
  assign platform_bramQ_19_memory_WEB = 1'd0 ;
  assign platform_bramQ_19_memory_ENA = 1'b1 ;
  assign platform_bramQ_19_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_1_memory
  assign platform_bramQ_1_memory_ADDRA = platform_bramQ_1_rWrPtr[4:0] ;
  assign platform_bramQ_1_memory_ADDRB = platform_bramQ_1_rRdPtr[4:0] ;
  assign platform_bramQ_1_memory_DIA = 64'd0 ;
  assign platform_bramQ_1_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_1_memory_WEA = 1'b0 ;
  assign platform_bramQ_1_memory_WEB = 1'd0 ;
  assign platform_bramQ_1_memory_ENA = 1'b1 ;
  assign platform_bramQ_1_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_20_memory
  assign platform_bramQ_20_memory_ADDRA = platform_bramQ_20_rWrPtr[4:0] ;
  assign platform_bramQ_20_memory_ADDRB = platform_bramQ_20_rRdPtr[4:0] ;
  assign platform_bramQ_20_memory_DIA = 64'd0 ;
  assign platform_bramQ_20_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_20_memory_WEA = 1'b0 ;
  assign platform_bramQ_20_memory_WEB = 1'd0 ;
  assign platform_bramQ_20_memory_ENA = 1'b1 ;
  assign platform_bramQ_20_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_21_memory
  assign platform_bramQ_21_memory_ADDRA = platform_bramQ_21_rWrPtr[4:0] ;
  assign platform_bramQ_21_memory_ADDRB = platform_bramQ_21_rRdPtr[4:0] ;
  assign platform_bramQ_21_memory_DIA = 64'd0 ;
  assign platform_bramQ_21_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_21_memory_WEA = 1'b0 ;
  assign platform_bramQ_21_memory_WEB = 1'd0 ;
  assign platform_bramQ_21_memory_ENA = 1'b1 ;
  assign platform_bramQ_21_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_22_memory
  assign platform_bramQ_22_memory_ADDRA = platform_bramQ_22_rWrPtr[4:0] ;
  assign platform_bramQ_22_memory_ADDRB = platform_bramQ_22_rRdPtr[4:0] ;
  assign platform_bramQ_22_memory_DIA = 64'd0 ;
  assign platform_bramQ_22_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_22_memory_WEA = 1'b0 ;
  assign platform_bramQ_22_memory_WEB = 1'd0 ;
  assign platform_bramQ_22_memory_ENA = 1'b1 ;
  assign platform_bramQ_22_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_23_memory
  assign platform_bramQ_23_memory_ADDRA = platform_bramQ_23_rWrPtr[4:0] ;
  assign platform_bramQ_23_memory_ADDRB = platform_bramQ_23_rRdPtr[4:0] ;
  assign platform_bramQ_23_memory_DIA = 64'd0 ;
  assign platform_bramQ_23_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_23_memory_WEA = 1'b0 ;
  assign platform_bramQ_23_memory_WEB = 1'd0 ;
  assign platform_bramQ_23_memory_ENA = 1'b1 ;
  assign platform_bramQ_23_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_24_memory
  assign platform_bramQ_24_memory_ADDRA = platform_bramQ_24_rWrPtr[4:0] ;
  assign platform_bramQ_24_memory_ADDRB = platform_bramQ_24_rRdPtr[4:0] ;
  assign platform_bramQ_24_memory_DIA = 64'd0 ;
  assign platform_bramQ_24_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_24_memory_WEA = 1'b0 ;
  assign platform_bramQ_24_memory_WEB = 1'd0 ;
  assign platform_bramQ_24_memory_ENA = 1'b1 ;
  assign platform_bramQ_24_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_25_memory
  assign platform_bramQ_25_memory_ADDRA = platform_bramQ_25_rWrPtr[4:0] ;
  assign platform_bramQ_25_memory_ADDRB = platform_bramQ_25_rRdPtr[4:0] ;
  assign platform_bramQ_25_memory_DIA = 64'd0 ;
  assign platform_bramQ_25_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_25_memory_WEA = 1'b0 ;
  assign platform_bramQ_25_memory_WEB = 1'd0 ;
  assign platform_bramQ_25_memory_ENA = 1'b1 ;
  assign platform_bramQ_25_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_26_memory
  assign platform_bramQ_26_memory_ADDRA = platform_bramQ_26_rWrPtr[4:0] ;
  assign platform_bramQ_26_memory_ADDRB = platform_bramQ_26_rRdPtr[4:0] ;
  assign platform_bramQ_26_memory_DIA = 64'd0 ;
  assign platform_bramQ_26_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_26_memory_WEA = 1'b0 ;
  assign platform_bramQ_26_memory_WEB = 1'd0 ;
  assign platform_bramQ_26_memory_ENA = 1'b1 ;
  assign platform_bramQ_26_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_27_memory
  assign platform_bramQ_27_memory_ADDRA = platform_bramQ_27_rWrPtr[4:0] ;
  assign platform_bramQ_27_memory_ADDRB = platform_bramQ_27_rRdPtr[4:0] ;
  assign platform_bramQ_27_memory_DIA = 64'd0 ;
  assign platform_bramQ_27_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_27_memory_WEA = 1'b0 ;
  assign platform_bramQ_27_memory_WEB = 1'd0 ;
  assign platform_bramQ_27_memory_ENA = 1'b1 ;
  assign platform_bramQ_27_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_28_memory
  assign platform_bramQ_28_memory_ADDRA = platform_bramQ_28_rWrPtr[4:0] ;
  assign platform_bramQ_28_memory_ADDRB = platform_bramQ_28_rRdPtr[4:0] ;
  assign platform_bramQ_28_memory_DIA = 64'd0 ;
  assign platform_bramQ_28_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_28_memory_WEA = 1'b0 ;
  assign platform_bramQ_28_memory_WEB = 1'd0 ;
  assign platform_bramQ_28_memory_ENA = 1'b1 ;
  assign platform_bramQ_28_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_29_memory
  assign platform_bramQ_29_memory_ADDRA = platform_bramQ_29_rWrPtr[4:0] ;
  assign platform_bramQ_29_memory_ADDRB = platform_bramQ_29_rRdPtr[4:0] ;
  assign platform_bramQ_29_memory_DIA = 64'd0 ;
  assign platform_bramQ_29_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_29_memory_WEA = 1'b0 ;
  assign platform_bramQ_29_memory_WEB = 1'd0 ;
  assign platform_bramQ_29_memory_ENA = 1'b1 ;
  assign platform_bramQ_29_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_2_memory
  assign platform_bramQ_2_memory_ADDRA = platform_bramQ_2_rWrPtr[4:0] ;
  assign platform_bramQ_2_memory_ADDRB = platform_bramQ_2_rRdPtr[4:0] ;
  assign platform_bramQ_2_memory_DIA = 64'd0 ;
  assign platform_bramQ_2_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_2_memory_WEA = 1'b0 ;
  assign platform_bramQ_2_memory_WEB = 1'd0 ;
  assign platform_bramQ_2_memory_ENA = 1'b1 ;
  assign platform_bramQ_2_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_30_memory
  assign platform_bramQ_30_memory_ADDRA = platform_bramQ_30_rWrPtr[4:0] ;
  assign platform_bramQ_30_memory_ADDRB = platform_bramQ_30_rRdPtr[4:0] ;
  assign platform_bramQ_30_memory_DIA = 64'd0 ;
  assign platform_bramQ_30_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_30_memory_WEA = 1'b0 ;
  assign platform_bramQ_30_memory_WEB = 1'd0 ;
  assign platform_bramQ_30_memory_ENA = 1'b1 ;
  assign platform_bramQ_30_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_31_memory
  assign platform_bramQ_31_memory_ADDRA = platform_bramQ_31_rWrPtr[4:0] ;
  assign platform_bramQ_31_memory_ADDRB = platform_bramQ_31_rRdPtr[4:0] ;
  assign platform_bramQ_31_memory_DIA = 64'd0 ;
  assign platform_bramQ_31_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_31_memory_WEA = 1'b0 ;
  assign platform_bramQ_31_memory_WEB = 1'd0 ;
  assign platform_bramQ_31_memory_ENA = 1'b1 ;
  assign platform_bramQ_31_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_32_memory
  assign platform_bramQ_32_memory_ADDRA = platform_bramQ_32_rWrPtr[4:0] ;
  assign platform_bramQ_32_memory_ADDRB = platform_bramQ_32_rRdPtr[4:0] ;
  assign platform_bramQ_32_memory_DIA = 64'd0 ;
  assign platform_bramQ_32_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_32_memory_WEA = 1'b0 ;
  assign platform_bramQ_32_memory_WEB = 1'd0 ;
  assign platform_bramQ_32_memory_ENA = 1'b1 ;
  assign platform_bramQ_32_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_33_memory
  assign platform_bramQ_33_memory_ADDRA = platform_bramQ_33_rWrPtr[4:0] ;
  assign platform_bramQ_33_memory_ADDRB = platform_bramQ_33_rRdPtr[4:0] ;
  assign platform_bramQ_33_memory_DIA = 64'd0 ;
  assign platform_bramQ_33_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_33_memory_WEA = 1'b0 ;
  assign platform_bramQ_33_memory_WEB = 1'd0 ;
  assign platform_bramQ_33_memory_ENA = 1'b1 ;
  assign platform_bramQ_33_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_34_memory
  assign platform_bramQ_34_memory_ADDRA = platform_bramQ_34_rWrPtr[4:0] ;
  assign platform_bramQ_34_memory_ADDRB = platform_bramQ_34_rRdPtr[4:0] ;
  assign platform_bramQ_34_memory_DIA = 64'd0 ;
  assign platform_bramQ_34_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_34_memory_WEA = 1'b0 ;
  assign platform_bramQ_34_memory_WEB = 1'd0 ;
  assign platform_bramQ_34_memory_ENA = 1'b1 ;
  assign platform_bramQ_34_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_35_memory
  assign platform_bramQ_35_memory_ADDRA = platform_bramQ_35_rWrPtr[4:0] ;
  assign platform_bramQ_35_memory_ADDRB = platform_bramQ_35_rRdPtr[4:0] ;
  assign platform_bramQ_35_memory_DIA = 64'd0 ;
  assign platform_bramQ_35_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_35_memory_WEA = 1'b0 ;
  assign platform_bramQ_35_memory_WEB = 1'd0 ;
  assign platform_bramQ_35_memory_ENA = 1'b1 ;
  assign platform_bramQ_35_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_36_memory
  assign platform_bramQ_36_memory_ADDRA = platform_bramQ_36_rWrPtr[4:0] ;
  assign platform_bramQ_36_memory_ADDRB = platform_bramQ_36_rRdPtr[4:0] ;
  assign platform_bramQ_36_memory_DIA = 64'd0 ;
  assign platform_bramQ_36_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_36_memory_WEA = 1'b0 ;
  assign platform_bramQ_36_memory_WEB = 1'd0 ;
  assign platform_bramQ_36_memory_ENA = 1'b1 ;
  assign platform_bramQ_36_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_37_memory
  assign platform_bramQ_37_memory_ADDRA = platform_bramQ_37_rWrPtr[4:0] ;
  assign platform_bramQ_37_memory_ADDRB = platform_bramQ_37_rRdPtr[4:0] ;
  assign platform_bramQ_37_memory_DIA = 64'd0 ;
  assign platform_bramQ_37_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_37_memory_WEA = 1'b0 ;
  assign platform_bramQ_37_memory_WEB = 1'd0 ;
  assign platform_bramQ_37_memory_ENA = 1'b1 ;
  assign platform_bramQ_37_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_38_memory
  assign platform_bramQ_38_memory_ADDRA = platform_bramQ_38_rWrPtr[4:0] ;
  assign platform_bramQ_38_memory_ADDRB = platform_bramQ_38_rRdPtr[4:0] ;
  assign platform_bramQ_38_memory_DIA = 64'd0 ;
  assign platform_bramQ_38_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_38_memory_WEA = 1'b0 ;
  assign platform_bramQ_38_memory_WEB = 1'd0 ;
  assign platform_bramQ_38_memory_ENA = 1'b1 ;
  assign platform_bramQ_38_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_39_memory
  assign platform_bramQ_39_memory_ADDRA = platform_bramQ_39_rWrPtr[4:0] ;
  assign platform_bramQ_39_memory_ADDRB = platform_bramQ_39_rRdPtr[4:0] ;
  assign platform_bramQ_39_memory_DIA = 64'd0 ;
  assign platform_bramQ_39_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_39_memory_WEA = 1'b0 ;
  assign platform_bramQ_39_memory_WEB = 1'd0 ;
  assign platform_bramQ_39_memory_ENA = 1'b1 ;
  assign platform_bramQ_39_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_3_memory
  assign platform_bramQ_3_memory_ADDRA = platform_bramQ_3_rWrPtr[4:0] ;
  assign platform_bramQ_3_memory_ADDRB = platform_bramQ_3_rRdPtr[4:0] ;
  assign platform_bramQ_3_memory_DIA = 64'd0 ;
  assign platform_bramQ_3_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_3_memory_WEA = 1'b0 ;
  assign platform_bramQ_3_memory_WEB = 1'd0 ;
  assign platform_bramQ_3_memory_ENA = 1'b1 ;
  assign platform_bramQ_3_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_40_memory
  assign platform_bramQ_40_memory_ADDRA = platform_bramQ_40_rWrPtr[4:0] ;
  assign platform_bramQ_40_memory_ADDRB = platform_bramQ_40_rRdPtr[4:0] ;
  assign platform_bramQ_40_memory_DIA = 64'd0 ;
  assign platform_bramQ_40_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_40_memory_WEA = 1'b0 ;
  assign platform_bramQ_40_memory_WEB = 1'd0 ;
  assign platform_bramQ_40_memory_ENA = 1'b1 ;
  assign platform_bramQ_40_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_41_memory
  assign platform_bramQ_41_memory_ADDRA = platform_bramQ_41_rWrPtr[4:0] ;
  assign platform_bramQ_41_memory_ADDRB = platform_bramQ_41_rRdPtr[4:0] ;
  assign platform_bramQ_41_memory_DIA = 64'd0 ;
  assign platform_bramQ_41_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_41_memory_WEA = 1'b0 ;
  assign platform_bramQ_41_memory_WEB = 1'd0 ;
  assign platform_bramQ_41_memory_ENA = 1'b1 ;
  assign platform_bramQ_41_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_42_memory
  assign platform_bramQ_42_memory_ADDRA = platform_bramQ_42_rWrPtr[4:0] ;
  assign platform_bramQ_42_memory_ADDRB = platform_bramQ_42_rRdPtr[4:0] ;
  assign platform_bramQ_42_memory_DIA = 64'd0 ;
  assign platform_bramQ_42_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_42_memory_WEA = 1'b0 ;
  assign platform_bramQ_42_memory_WEB = 1'd0 ;
  assign platform_bramQ_42_memory_ENA = 1'b1 ;
  assign platform_bramQ_42_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_43_memory
  assign platform_bramQ_43_memory_ADDRA = platform_bramQ_43_rWrPtr[4:0] ;
  assign platform_bramQ_43_memory_ADDRB = platform_bramQ_43_rRdPtr[4:0] ;
  assign platform_bramQ_43_memory_DIA = 64'd0 ;
  assign platform_bramQ_43_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_43_memory_WEA = 1'b0 ;
  assign platform_bramQ_43_memory_WEB = 1'd0 ;
  assign platform_bramQ_43_memory_ENA = 1'b1 ;
  assign platform_bramQ_43_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_44_memory
  assign platform_bramQ_44_memory_ADDRA = platform_bramQ_44_rWrPtr[4:0] ;
  assign platform_bramQ_44_memory_ADDRB = platform_bramQ_44_rRdPtr[4:0] ;
  assign platform_bramQ_44_memory_DIA = 64'd0 ;
  assign platform_bramQ_44_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_44_memory_WEA = 1'b0 ;
  assign platform_bramQ_44_memory_WEB = 1'd0 ;
  assign platform_bramQ_44_memory_ENA = 1'b1 ;
  assign platform_bramQ_44_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_45_memory
  assign platform_bramQ_45_memory_ADDRA = platform_bramQ_45_rWrPtr[4:0] ;
  assign platform_bramQ_45_memory_ADDRB = platform_bramQ_45_rRdPtr[4:0] ;
  assign platform_bramQ_45_memory_DIA = 64'd0 ;
  assign platform_bramQ_45_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_45_memory_WEA = 1'b0 ;
  assign platform_bramQ_45_memory_WEB = 1'd0 ;
  assign platform_bramQ_45_memory_ENA = 1'b1 ;
  assign platform_bramQ_45_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_46_memory
  assign platform_bramQ_46_memory_ADDRA = platform_bramQ_46_rWrPtr[4:0] ;
  assign platform_bramQ_46_memory_ADDRB = platform_bramQ_46_rRdPtr[4:0] ;
  assign platform_bramQ_46_memory_DIA = 64'd0 ;
  assign platform_bramQ_46_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_46_memory_WEA = 1'b0 ;
  assign platform_bramQ_46_memory_WEB = 1'd0 ;
  assign platform_bramQ_46_memory_ENA = 1'b1 ;
  assign platform_bramQ_46_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_47_memory
  assign platform_bramQ_47_memory_ADDRA = platform_bramQ_47_rWrPtr[4:0] ;
  assign platform_bramQ_47_memory_ADDRB = platform_bramQ_47_rRdPtr[4:0] ;
  assign platform_bramQ_47_memory_DIA = 64'd0 ;
  assign platform_bramQ_47_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_47_memory_WEA = 1'b0 ;
  assign platform_bramQ_47_memory_WEB = 1'd0 ;
  assign platform_bramQ_47_memory_ENA = 1'b1 ;
  assign platform_bramQ_47_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_48_memory
  assign platform_bramQ_48_memory_ADDRA = platform_bramQ_48_rWrPtr[4:0] ;
  assign platform_bramQ_48_memory_ADDRB = platform_bramQ_48_rRdPtr[4:0] ;
  assign platform_bramQ_48_memory_DIA = 64'd0 ;
  assign platform_bramQ_48_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_48_memory_WEA = 1'b0 ;
  assign platform_bramQ_48_memory_WEB = 1'd0 ;
  assign platform_bramQ_48_memory_ENA = 1'b1 ;
  assign platform_bramQ_48_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_49_memory
  assign platform_bramQ_49_memory_ADDRA = platform_bramQ_49_rWrPtr[4:0] ;
  assign platform_bramQ_49_memory_ADDRB = platform_bramQ_49_rRdPtr[4:0] ;
  assign platform_bramQ_49_memory_DIA = 64'd0 ;
  assign platform_bramQ_49_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_49_memory_WEA = 1'b0 ;
  assign platform_bramQ_49_memory_WEB = 1'd0 ;
  assign platform_bramQ_49_memory_ENA = 1'b1 ;
  assign platform_bramQ_49_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_4_memory
  assign platform_bramQ_4_memory_ADDRA = platform_bramQ_4_rWrPtr[4:0] ;
  assign platform_bramQ_4_memory_ADDRB = platform_bramQ_4_rRdPtr[4:0] ;
  assign platform_bramQ_4_memory_DIA = 64'd0 ;
  assign platform_bramQ_4_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_4_memory_WEA = 1'b0 ;
  assign platform_bramQ_4_memory_WEB = 1'd0 ;
  assign platform_bramQ_4_memory_ENA = 1'b1 ;
  assign platform_bramQ_4_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_50_memory
  assign platform_bramQ_50_memory_ADDRA = platform_bramQ_50_rWrPtr[4:0] ;
  assign platform_bramQ_50_memory_ADDRB = platform_bramQ_50_rRdPtr[4:0] ;
  assign platform_bramQ_50_memory_DIA = 64'd0 ;
  assign platform_bramQ_50_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_50_memory_WEA = 1'b0 ;
  assign platform_bramQ_50_memory_WEB = 1'd0 ;
  assign platform_bramQ_50_memory_ENA = 1'b1 ;
  assign platform_bramQ_50_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_51_memory
  assign platform_bramQ_51_memory_ADDRA = platform_bramQ_51_rWrPtr[4:0] ;
  assign platform_bramQ_51_memory_ADDRB = platform_bramQ_51_rRdPtr[4:0] ;
  assign platform_bramQ_51_memory_DIA = 64'd0 ;
  assign platform_bramQ_51_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_51_memory_WEA = 1'b0 ;
  assign platform_bramQ_51_memory_WEB = 1'd0 ;
  assign platform_bramQ_51_memory_ENA = 1'b1 ;
  assign platform_bramQ_51_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_52_memory
  assign platform_bramQ_52_memory_ADDRA = platform_bramQ_52_rWrPtr[4:0] ;
  assign platform_bramQ_52_memory_ADDRB = platform_bramQ_52_rRdPtr[4:0] ;
  assign platform_bramQ_52_memory_DIA = 64'd0 ;
  assign platform_bramQ_52_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_52_memory_WEA = 1'b0 ;
  assign platform_bramQ_52_memory_WEB = 1'd0 ;
  assign platform_bramQ_52_memory_ENA = 1'b1 ;
  assign platform_bramQ_52_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_53_memory
  assign platform_bramQ_53_memory_ADDRA = platform_bramQ_53_rWrPtr[4:0] ;
  assign platform_bramQ_53_memory_ADDRB = platform_bramQ_53_rRdPtr[4:0] ;
  assign platform_bramQ_53_memory_DIA = 64'd0 ;
  assign platform_bramQ_53_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_53_memory_WEA = 1'b0 ;
  assign platform_bramQ_53_memory_WEB = 1'd0 ;
  assign platform_bramQ_53_memory_ENA = 1'b1 ;
  assign platform_bramQ_53_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_54_memory
  assign platform_bramQ_54_memory_ADDRA = platform_bramQ_54_rWrPtr[4:0] ;
  assign platform_bramQ_54_memory_ADDRB = platform_bramQ_54_rRdPtr[4:0] ;
  assign platform_bramQ_54_memory_DIA = 64'd0 ;
  assign platform_bramQ_54_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_54_memory_WEA = 1'b0 ;
  assign platform_bramQ_54_memory_WEB = 1'd0 ;
  assign platform_bramQ_54_memory_ENA = 1'b1 ;
  assign platform_bramQ_54_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_55_memory
  assign platform_bramQ_55_memory_ADDRA = platform_bramQ_55_rWrPtr[4:0] ;
  assign platform_bramQ_55_memory_ADDRB = platform_bramQ_55_rRdPtr[4:0] ;
  assign platform_bramQ_55_memory_DIA = 64'd0 ;
  assign platform_bramQ_55_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_55_memory_WEA = 1'b0 ;
  assign platform_bramQ_55_memory_WEB = 1'd0 ;
  assign platform_bramQ_55_memory_ENA = 1'b1 ;
  assign platform_bramQ_55_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_56_memory
  assign platform_bramQ_56_memory_ADDRA = platform_bramQ_56_rWrPtr[4:0] ;
  assign platform_bramQ_56_memory_ADDRB = platform_bramQ_56_rRdPtr[4:0] ;
  assign platform_bramQ_56_memory_DIA = 64'd0 ;
  assign platform_bramQ_56_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_56_memory_WEA = 1'b0 ;
  assign platform_bramQ_56_memory_WEB = 1'd0 ;
  assign platform_bramQ_56_memory_ENA = 1'b1 ;
  assign platform_bramQ_56_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_57_memory
  assign platform_bramQ_57_memory_ADDRA = platform_bramQ_57_rWrPtr[4:0] ;
  assign platform_bramQ_57_memory_ADDRB = platform_bramQ_57_rRdPtr[4:0] ;
  assign platform_bramQ_57_memory_DIA = 64'd0 ;
  assign platform_bramQ_57_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_57_memory_WEA = 1'b0 ;
  assign platform_bramQ_57_memory_WEB = 1'd0 ;
  assign platform_bramQ_57_memory_ENA = 1'b1 ;
  assign platform_bramQ_57_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_58_memory
  assign platform_bramQ_58_memory_ADDRA = platform_bramQ_58_rWrPtr[4:0] ;
  assign platform_bramQ_58_memory_ADDRB = platform_bramQ_58_rRdPtr[4:0] ;
  assign platform_bramQ_58_memory_DIA = 64'd0 ;
  assign platform_bramQ_58_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_58_memory_WEA = 1'b0 ;
  assign platform_bramQ_58_memory_WEB = 1'd0 ;
  assign platform_bramQ_58_memory_ENA = 1'b1 ;
  assign platform_bramQ_58_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_59_memory
  assign platform_bramQ_59_memory_ADDRA = platform_bramQ_59_rWrPtr[4:0] ;
  assign platform_bramQ_59_memory_ADDRB = platform_bramQ_59_rRdPtr[4:0] ;
  assign platform_bramQ_59_memory_DIA = 64'd0 ;
  assign platform_bramQ_59_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_59_memory_WEA = 1'b0 ;
  assign platform_bramQ_59_memory_WEB = 1'd0 ;
  assign platform_bramQ_59_memory_ENA = 1'b1 ;
  assign platform_bramQ_59_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_5_memory
  assign platform_bramQ_5_memory_ADDRA = platform_bramQ_5_rWrPtr[4:0] ;
  assign platform_bramQ_5_memory_ADDRB = platform_bramQ_5_rRdPtr[4:0] ;
  assign platform_bramQ_5_memory_DIA = 64'd0 ;
  assign platform_bramQ_5_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_5_memory_WEA = 1'b0 ;
  assign platform_bramQ_5_memory_WEB = 1'd0 ;
  assign platform_bramQ_5_memory_ENA = 1'b1 ;
  assign platform_bramQ_5_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_60_memory
  assign platform_bramQ_60_memory_ADDRA = platform_bramQ_60_rWrPtr[4:0] ;
  assign platform_bramQ_60_memory_ADDRB = platform_bramQ_60_rRdPtr[4:0] ;
  assign platform_bramQ_60_memory_DIA = 64'd0 ;
  assign platform_bramQ_60_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_60_memory_WEA = 1'b0 ;
  assign platform_bramQ_60_memory_WEB = 1'd0 ;
  assign platform_bramQ_60_memory_ENA = 1'b1 ;
  assign platform_bramQ_60_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_61_memory
  assign platform_bramQ_61_memory_ADDRA = platform_bramQ_61_rWrPtr[4:0] ;
  assign platform_bramQ_61_memory_ADDRB = platform_bramQ_61_rRdPtr[4:0] ;
  assign platform_bramQ_61_memory_DIA = 64'd0 ;
  assign platform_bramQ_61_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_61_memory_WEA = 1'b0 ;
  assign platform_bramQ_61_memory_WEB = 1'd0 ;
  assign platform_bramQ_61_memory_ENA = 1'b1 ;
  assign platform_bramQ_61_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_62_memory
  assign platform_bramQ_62_memory_ADDRA = platform_bramQ_62_rWrPtr[4:0] ;
  assign platform_bramQ_62_memory_ADDRB = platform_bramQ_62_rRdPtr[4:0] ;
  assign platform_bramQ_62_memory_DIA = 64'd0 ;
  assign platform_bramQ_62_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_62_memory_WEA = 1'b0 ;
  assign platform_bramQ_62_memory_WEB = 1'd0 ;
  assign platform_bramQ_62_memory_ENA = 1'b1 ;
  assign platform_bramQ_62_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_63_memory
  assign platform_bramQ_63_memory_ADDRA = platform_bramQ_63_rWrPtr[4:0] ;
  assign platform_bramQ_63_memory_ADDRB = platform_bramQ_63_rRdPtr[4:0] ;
  assign platform_bramQ_63_memory_DIA = 64'd0 ;
  assign platform_bramQ_63_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_63_memory_WEA = 1'b0 ;
  assign platform_bramQ_63_memory_WEB = 1'd0 ;
  assign platform_bramQ_63_memory_ENA = 1'b1 ;
  assign platform_bramQ_63_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_64_memory
  assign platform_bramQ_64_memory_ADDRA = platform_bramQ_64_rWrPtr[4:0] ;
  assign platform_bramQ_64_memory_ADDRB = platform_bramQ_64_rRdPtr[4:0] ;
  assign platform_bramQ_64_memory_DIA = 64'd0 ;
  assign platform_bramQ_64_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_64_memory_WEA = 1'b0 ;
  assign platform_bramQ_64_memory_WEB = 1'd0 ;
  assign platform_bramQ_64_memory_ENA = 1'b1 ;
  assign platform_bramQ_64_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_65_memory
  assign platform_bramQ_65_memory_ADDRA = platform_bramQ_65_rWrPtr[4:0] ;
  assign platform_bramQ_65_memory_ADDRB = platform_bramQ_65_rRdPtr[4:0] ;
  assign platform_bramQ_65_memory_DIA = 64'd0 ;
  assign platform_bramQ_65_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_65_memory_WEA = 1'b0 ;
  assign platform_bramQ_65_memory_WEB = 1'd0 ;
  assign platform_bramQ_65_memory_ENA = 1'b1 ;
  assign platform_bramQ_65_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_66_memory
  assign platform_bramQ_66_memory_ADDRA = platform_bramQ_66_rWrPtr[4:0] ;
  assign platform_bramQ_66_memory_ADDRB = platform_bramQ_66_rRdPtr[4:0] ;
  assign platform_bramQ_66_memory_DIA = 64'd0 ;
  assign platform_bramQ_66_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_66_memory_WEA = 1'b0 ;
  assign platform_bramQ_66_memory_WEB = 1'd0 ;
  assign platform_bramQ_66_memory_ENA = 1'b1 ;
  assign platform_bramQ_66_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_67_memory
  assign platform_bramQ_67_memory_ADDRA = platform_bramQ_67_rWrPtr[4:0] ;
  assign platform_bramQ_67_memory_ADDRB = platform_bramQ_67_rRdPtr[4:0] ;
  assign platform_bramQ_67_memory_DIA = 64'd0 ;
  assign platform_bramQ_67_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_67_memory_WEA = 1'b0 ;
  assign platform_bramQ_67_memory_WEB = 1'd0 ;
  assign platform_bramQ_67_memory_ENA = 1'b1 ;
  assign platform_bramQ_67_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_68_memory
  assign platform_bramQ_68_memory_ADDRA = platform_bramQ_68_rWrPtr[4:0] ;
  assign platform_bramQ_68_memory_ADDRB = platform_bramQ_68_rRdPtr[4:0] ;
  assign platform_bramQ_68_memory_DIA = 64'd0 ;
  assign platform_bramQ_68_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_68_memory_WEA = 1'b0 ;
  assign platform_bramQ_68_memory_WEB = 1'd0 ;
  assign platform_bramQ_68_memory_ENA = 1'b1 ;
  assign platform_bramQ_68_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_69_memory
  assign platform_bramQ_69_memory_ADDRA = platform_bramQ_69_rWrPtr[4:0] ;
  assign platform_bramQ_69_memory_ADDRB = platform_bramQ_69_rRdPtr[4:0] ;
  assign platform_bramQ_69_memory_DIA = 64'd0 ;
  assign platform_bramQ_69_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_69_memory_WEA = 1'b0 ;
  assign platform_bramQ_69_memory_WEB = 1'd0 ;
  assign platform_bramQ_69_memory_ENA = 1'b1 ;
  assign platform_bramQ_69_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_6_memory
  assign platform_bramQ_6_memory_ADDRA = platform_bramQ_6_rWrPtr[4:0] ;
  assign platform_bramQ_6_memory_ADDRB = platform_bramQ_6_rRdPtr[4:0] ;
  assign platform_bramQ_6_memory_DIA = 64'd0 ;
  assign platform_bramQ_6_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_6_memory_WEA = 1'b0 ;
  assign platform_bramQ_6_memory_WEB = 1'd0 ;
  assign platform_bramQ_6_memory_ENA = 1'b1 ;
  assign platform_bramQ_6_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_70_memory
  assign platform_bramQ_70_memory_ADDRA = platform_bramQ_70_rWrPtr[4:0] ;
  assign platform_bramQ_70_memory_ADDRB = platform_bramQ_70_rRdPtr[4:0] ;
  assign platform_bramQ_70_memory_DIA = 64'd0 ;
  assign platform_bramQ_70_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_70_memory_WEA = 1'b0 ;
  assign platform_bramQ_70_memory_WEB = 1'd0 ;
  assign platform_bramQ_70_memory_ENA = 1'b1 ;
  assign platform_bramQ_70_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_71_memory
  assign platform_bramQ_71_memory_ADDRA = platform_bramQ_71_rWrPtr[4:0] ;
  assign platform_bramQ_71_memory_ADDRB = platform_bramQ_71_rRdPtr[4:0] ;
  assign platform_bramQ_71_memory_DIA = 64'd0 ;
  assign platform_bramQ_71_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_71_memory_WEA = 1'b0 ;
  assign platform_bramQ_71_memory_WEB = 1'd0 ;
  assign platform_bramQ_71_memory_ENA = 1'b1 ;
  assign platform_bramQ_71_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_72_memory
  assign platform_bramQ_72_memory_ADDRA = platform_bramQ_72_rWrPtr[4:0] ;
  assign platform_bramQ_72_memory_ADDRB = platform_bramQ_72_rRdPtr[4:0] ;
  assign platform_bramQ_72_memory_DIA = 64'd0 ;
  assign platform_bramQ_72_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_72_memory_WEA = 1'b0 ;
  assign platform_bramQ_72_memory_WEB = 1'd0 ;
  assign platform_bramQ_72_memory_ENA = 1'b1 ;
  assign platform_bramQ_72_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_73_memory
  assign platform_bramQ_73_memory_ADDRA = platform_bramQ_73_rWrPtr[4:0] ;
  assign platform_bramQ_73_memory_ADDRB = platform_bramQ_73_rRdPtr[4:0] ;
  assign platform_bramQ_73_memory_DIA = 64'd0 ;
  assign platform_bramQ_73_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_73_memory_WEA = 1'b0 ;
  assign platform_bramQ_73_memory_WEB = 1'd0 ;
  assign platform_bramQ_73_memory_ENA = 1'b1 ;
  assign platform_bramQ_73_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_74_memory
  assign platform_bramQ_74_memory_ADDRA = platform_bramQ_74_rWrPtr[4:0] ;
  assign platform_bramQ_74_memory_ADDRB = platform_bramQ_74_rRdPtr[4:0] ;
  assign platform_bramQ_74_memory_DIA = 64'd0 ;
  assign platform_bramQ_74_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_74_memory_WEA = 1'b0 ;
  assign platform_bramQ_74_memory_WEB = 1'd0 ;
  assign platform_bramQ_74_memory_ENA = 1'b1 ;
  assign platform_bramQ_74_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_75_memory
  assign platform_bramQ_75_memory_ADDRA = platform_bramQ_75_rWrPtr[4:0] ;
  assign platform_bramQ_75_memory_ADDRB = platform_bramQ_75_rRdPtr[4:0] ;
  assign platform_bramQ_75_memory_DIA = 64'd0 ;
  assign platform_bramQ_75_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_75_memory_WEA = 1'b0 ;
  assign platform_bramQ_75_memory_WEB = 1'd0 ;
  assign platform_bramQ_75_memory_ENA = 1'b1 ;
  assign platform_bramQ_75_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_76_memory
  assign platform_bramQ_76_memory_ADDRA = platform_bramQ_76_rWrPtr[4:0] ;
  assign platform_bramQ_76_memory_ADDRB = platform_bramQ_76_rRdPtr[4:0] ;
  assign platform_bramQ_76_memory_DIA = 64'd0 ;
  assign platform_bramQ_76_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_76_memory_WEA = 1'b0 ;
  assign platform_bramQ_76_memory_WEB = 1'd0 ;
  assign platform_bramQ_76_memory_ENA = 1'b1 ;
  assign platform_bramQ_76_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_77_memory
  assign platform_bramQ_77_memory_ADDRA = platform_bramQ_77_rWrPtr[4:0] ;
  assign platform_bramQ_77_memory_ADDRB = platform_bramQ_77_rRdPtr[4:0] ;
  assign platform_bramQ_77_memory_DIA = 64'd0 ;
  assign platform_bramQ_77_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_77_memory_WEA = 1'b0 ;
  assign platform_bramQ_77_memory_WEB = 1'd0 ;
  assign platform_bramQ_77_memory_ENA = 1'b1 ;
  assign platform_bramQ_77_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_78_memory
  assign platform_bramQ_78_memory_ADDRA = platform_bramQ_78_rWrPtr[4:0] ;
  assign platform_bramQ_78_memory_ADDRB = platform_bramQ_78_rRdPtr[4:0] ;
  assign platform_bramQ_78_memory_DIA = 64'd0 ;
  assign platform_bramQ_78_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_78_memory_WEA = 1'b0 ;
  assign platform_bramQ_78_memory_WEB = 1'd0 ;
  assign platform_bramQ_78_memory_ENA = 1'b1 ;
  assign platform_bramQ_78_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_79_memory
  assign platform_bramQ_79_memory_ADDRA = platform_bramQ_79_rWrPtr[4:0] ;
  assign platform_bramQ_79_memory_ADDRB = platform_bramQ_79_rRdPtr[4:0] ;
  assign platform_bramQ_79_memory_DIA = 64'd0 ;
  assign platform_bramQ_79_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_79_memory_WEA = 1'b0 ;
  assign platform_bramQ_79_memory_WEB = 1'd0 ;
  assign platform_bramQ_79_memory_ENA = 1'b1 ;
  assign platform_bramQ_79_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_7_memory
  assign platform_bramQ_7_memory_ADDRA = platform_bramQ_7_rWrPtr[4:0] ;
  assign platform_bramQ_7_memory_ADDRB = platform_bramQ_7_rRdPtr[4:0] ;
  assign platform_bramQ_7_memory_DIA = 64'd0 ;
  assign platform_bramQ_7_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_7_memory_WEA = 1'b0 ;
  assign platform_bramQ_7_memory_WEB = 1'd0 ;
  assign platform_bramQ_7_memory_ENA = 1'b1 ;
  assign platform_bramQ_7_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_80_memory
  assign platform_bramQ_80_memory_ADDRA = platform_bramQ_80_rWrPtr[4:0] ;
  assign platform_bramQ_80_memory_ADDRB = platform_bramQ_80_rRdPtr[4:0] ;
  assign platform_bramQ_80_memory_DIA = 64'd0 ;
  assign platform_bramQ_80_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_80_memory_WEA = 1'b0 ;
  assign platform_bramQ_80_memory_WEB = 1'd0 ;
  assign platform_bramQ_80_memory_ENA = 1'b1 ;
  assign platform_bramQ_80_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_81_memory
  assign platform_bramQ_81_memory_ADDRA = platform_bramQ_81_rWrPtr[4:0] ;
  assign platform_bramQ_81_memory_ADDRB = platform_bramQ_81_rRdPtr[4:0] ;
  assign platform_bramQ_81_memory_DIA = 64'd0 ;
  assign platform_bramQ_81_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_81_memory_WEA = 1'b0 ;
  assign platform_bramQ_81_memory_WEB = 1'd0 ;
  assign platform_bramQ_81_memory_ENA = 1'b1 ;
  assign platform_bramQ_81_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_82_memory
  assign platform_bramQ_82_memory_ADDRA = platform_bramQ_82_rWrPtr[4:0] ;
  assign platform_bramQ_82_memory_ADDRB = platform_bramQ_82_rRdPtr[4:0] ;
  assign platform_bramQ_82_memory_DIA = 64'd0 ;
  assign platform_bramQ_82_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_82_memory_WEA = 1'b0 ;
  assign platform_bramQ_82_memory_WEB = 1'd0 ;
  assign platform_bramQ_82_memory_ENA = 1'b1 ;
  assign platform_bramQ_82_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_83_memory
  assign platform_bramQ_83_memory_ADDRA = platform_bramQ_83_rWrPtr[4:0] ;
  assign platform_bramQ_83_memory_ADDRB = platform_bramQ_83_rRdPtr[4:0] ;
  assign platform_bramQ_83_memory_DIA = 64'd0 ;
  assign platform_bramQ_83_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_83_memory_WEA = 1'b0 ;
  assign platform_bramQ_83_memory_WEB = 1'd0 ;
  assign platform_bramQ_83_memory_ENA = 1'b1 ;
  assign platform_bramQ_83_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_84_memory
  assign platform_bramQ_84_memory_ADDRA = platform_bramQ_84_rWrPtr[4:0] ;
  assign platform_bramQ_84_memory_ADDRB = platform_bramQ_84_rRdPtr[4:0] ;
  assign platform_bramQ_84_memory_DIA = 64'd0 ;
  assign platform_bramQ_84_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_84_memory_WEA = 1'b0 ;
  assign platform_bramQ_84_memory_WEB = 1'd0 ;
  assign platform_bramQ_84_memory_ENA = 1'b1 ;
  assign platform_bramQ_84_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_85_memory
  assign platform_bramQ_85_memory_ADDRA = platform_bramQ_85_rWrPtr[4:0] ;
  assign platform_bramQ_85_memory_ADDRB = platform_bramQ_85_rRdPtr[4:0] ;
  assign platform_bramQ_85_memory_DIA = 64'd0 ;
  assign platform_bramQ_85_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_85_memory_WEA = 1'b0 ;
  assign platform_bramQ_85_memory_WEB = 1'd0 ;
  assign platform_bramQ_85_memory_ENA = 1'b1 ;
  assign platform_bramQ_85_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_86_memory
  assign platform_bramQ_86_memory_ADDRA = platform_bramQ_86_rWrPtr[4:0] ;
  assign platform_bramQ_86_memory_ADDRB = platform_bramQ_86_rRdPtr[4:0] ;
  assign platform_bramQ_86_memory_DIA = 64'd0 ;
  assign platform_bramQ_86_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_86_memory_WEA = 1'b0 ;
  assign platform_bramQ_86_memory_WEB = 1'd0 ;
  assign platform_bramQ_86_memory_ENA = 1'b1 ;
  assign platform_bramQ_86_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_87_memory
  assign platform_bramQ_87_memory_ADDRA = platform_bramQ_87_rWrPtr[4:0] ;
  assign platform_bramQ_87_memory_ADDRB = platform_bramQ_87_rRdPtr[4:0] ;
  assign platform_bramQ_87_memory_DIA = 64'd0 ;
  assign platform_bramQ_87_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_87_memory_WEA = 1'b0 ;
  assign platform_bramQ_87_memory_WEB = 1'd0 ;
  assign platform_bramQ_87_memory_ENA = 1'b1 ;
  assign platform_bramQ_87_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_88_memory
  assign platform_bramQ_88_memory_ADDRA = platform_bramQ_88_rWrPtr[4:0] ;
  assign platform_bramQ_88_memory_ADDRB = platform_bramQ_88_rRdPtr[4:0] ;
  assign platform_bramQ_88_memory_DIA = 64'd0 ;
  assign platform_bramQ_88_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_88_memory_WEA = 1'b0 ;
  assign platform_bramQ_88_memory_WEB = 1'd0 ;
  assign platform_bramQ_88_memory_ENA = 1'b1 ;
  assign platform_bramQ_88_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_89_memory
  assign platform_bramQ_89_memory_ADDRA = platform_bramQ_89_rWrPtr[4:0] ;
  assign platform_bramQ_89_memory_ADDRB = platform_bramQ_89_rRdPtr[4:0] ;
  assign platform_bramQ_89_memory_DIA = 64'd0 ;
  assign platform_bramQ_89_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_89_memory_WEA = 1'b0 ;
  assign platform_bramQ_89_memory_WEB = 1'd0 ;
  assign platform_bramQ_89_memory_ENA = 1'b1 ;
  assign platform_bramQ_89_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_8_memory
  assign platform_bramQ_8_memory_ADDRA = platform_bramQ_8_rWrPtr[4:0] ;
  assign platform_bramQ_8_memory_ADDRB = platform_bramQ_8_rRdPtr[4:0] ;
  assign platform_bramQ_8_memory_DIA = 64'd0 ;
  assign platform_bramQ_8_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_8_memory_WEA = 1'b0 ;
  assign platform_bramQ_8_memory_WEB = 1'd0 ;
  assign platform_bramQ_8_memory_ENA = 1'b1 ;
  assign platform_bramQ_8_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_90_memory
  assign platform_bramQ_90_memory_ADDRA = platform_bramQ_90_rWrPtr[4:0] ;
  assign platform_bramQ_90_memory_ADDRB = platform_bramQ_90_rRdPtr[4:0] ;
  assign platform_bramQ_90_memory_DIA = 64'd0 ;
  assign platform_bramQ_90_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_90_memory_WEA = 1'b0 ;
  assign platform_bramQ_90_memory_WEB = 1'd0 ;
  assign platform_bramQ_90_memory_ENA = 1'b1 ;
  assign platform_bramQ_90_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_91_memory
  assign platform_bramQ_91_memory_ADDRA = platform_bramQ_91_rWrPtr[4:0] ;
  assign platform_bramQ_91_memory_ADDRB = platform_bramQ_91_rRdPtr[4:0] ;
  assign platform_bramQ_91_memory_DIA = 64'd0 ;
  assign platform_bramQ_91_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_91_memory_WEA = 1'b0 ;
  assign platform_bramQ_91_memory_WEB = 1'd0 ;
  assign platform_bramQ_91_memory_ENA = 1'b1 ;
  assign platform_bramQ_91_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_92_memory
  assign platform_bramQ_92_memory_ADDRA = platform_bramQ_92_rWrPtr[4:0] ;
  assign platform_bramQ_92_memory_ADDRB = platform_bramQ_92_rRdPtr[4:0] ;
  assign platform_bramQ_92_memory_DIA = 64'd0 ;
  assign platform_bramQ_92_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_92_memory_WEA = 1'b0 ;
  assign platform_bramQ_92_memory_WEB = 1'd0 ;
  assign platform_bramQ_92_memory_ENA = 1'b1 ;
  assign platform_bramQ_92_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_93_memory
  assign platform_bramQ_93_memory_ADDRA = platform_bramQ_93_rWrPtr[4:0] ;
  assign platform_bramQ_93_memory_ADDRB = platform_bramQ_93_rRdPtr[4:0] ;
  assign platform_bramQ_93_memory_DIA = 64'd0 ;
  assign platform_bramQ_93_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_93_memory_WEA = 1'b0 ;
  assign platform_bramQ_93_memory_WEB = 1'd0 ;
  assign platform_bramQ_93_memory_ENA = 1'b1 ;
  assign platform_bramQ_93_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_94_memory
  assign platform_bramQ_94_memory_ADDRA = platform_bramQ_94_rWrPtr[4:0] ;
  assign platform_bramQ_94_memory_ADDRB = platform_bramQ_94_rRdPtr[4:0] ;
  assign platform_bramQ_94_memory_DIA = 64'd0 ;
  assign platform_bramQ_94_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_94_memory_WEA = 1'b0 ;
  assign platform_bramQ_94_memory_WEB = 1'd0 ;
  assign platform_bramQ_94_memory_ENA = 1'b1 ;
  assign platform_bramQ_94_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_95_memory
  assign platform_bramQ_95_memory_ADDRA = platform_bramQ_95_rWrPtr[4:0] ;
  assign platform_bramQ_95_memory_ADDRB = platform_bramQ_95_rRdPtr[4:0] ;
  assign platform_bramQ_95_memory_DIA = 64'd0 ;
  assign platform_bramQ_95_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_95_memory_WEA = 1'b0 ;
  assign platform_bramQ_95_memory_WEB = 1'd0 ;
  assign platform_bramQ_95_memory_ENA = 1'b1 ;
  assign platform_bramQ_95_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_96_memory
  assign platform_bramQ_96_memory_ADDRA = platform_bramQ_96_rWrPtr[4:0] ;
  assign platform_bramQ_96_memory_ADDRB = platform_bramQ_96_rRdPtr[4:0] ;
  assign platform_bramQ_96_memory_DIA = 64'd0 ;
  assign platform_bramQ_96_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_96_memory_WEA = 1'b0 ;
  assign platform_bramQ_96_memory_WEB = 1'd0 ;
  assign platform_bramQ_96_memory_ENA = 1'b1 ;
  assign platform_bramQ_96_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_97_memory
  assign platform_bramQ_97_memory_ADDRA = platform_bramQ_97_rWrPtr[4:0] ;
  assign platform_bramQ_97_memory_ADDRB = platform_bramQ_97_rRdPtr[4:0] ;
  assign platform_bramQ_97_memory_DIA = 64'd0 ;
  assign platform_bramQ_97_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_97_memory_WEA = 1'b0 ;
  assign platform_bramQ_97_memory_WEB = 1'd0 ;
  assign platform_bramQ_97_memory_ENA = 1'b1 ;
  assign platform_bramQ_97_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_98_memory
  assign platform_bramQ_98_memory_ADDRA = platform_bramQ_98_rWrPtr[4:0] ;
  assign platform_bramQ_98_memory_ADDRB = platform_bramQ_98_rRdPtr[4:0] ;
  assign platform_bramQ_98_memory_DIA = 64'd0 ;
  assign platform_bramQ_98_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_98_memory_WEA = 1'b0 ;
  assign platform_bramQ_98_memory_WEB = 1'd0 ;
  assign platform_bramQ_98_memory_ENA = 1'b1 ;
  assign platform_bramQ_98_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_99_memory
  assign platform_bramQ_99_memory_ADDRA = platform_bramQ_99_rWrPtr[4:0] ;
  assign platform_bramQ_99_memory_ADDRB = platform_bramQ_99_rRdPtr[4:0] ;
  assign platform_bramQ_99_memory_DIA = 64'd0 ;
  assign platform_bramQ_99_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_99_memory_WEA = 1'b0 ;
  assign platform_bramQ_99_memory_WEB = 1'd0 ;
  assign platform_bramQ_99_memory_ENA = 1'b1 ;
  assign platform_bramQ_99_memory_ENB = 1'b1 ;

  // submodule platform_bramQ_9_memory
  assign platform_bramQ_9_memory_ADDRA = platform_bramQ_9_rWrPtr[4:0] ;
  assign platform_bramQ_9_memory_ADDRB = platform_bramQ_9_rRdPtr[4:0] ;
  assign platform_bramQ_9_memory_DIA = 64'd0 ;
  assign platform_bramQ_9_memory_DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign platform_bramQ_9_memory_WEA = 1'b0 ;
  assign platform_bramQ_9_memory_WEB = 1'd0 ;
  assign platform_bramQ_9_memory_ENA = 1'b1 ;
  assign platform_bramQ_9_memory_ENB = 1'b1 ;

  // submodule rst50ifc
  assign rst50ifc_ASSERT_IN = 1'b0 ;

  // submodule rst50ifc2
  assign rst50ifc2_ASSERT_IN = 1'b0 ;

  // remaining internal signals
  assign IF_auroraResetCounter_BIT_27_THEN_1_ELSE_0__q1 =
	     auroraResetCounter[27] ? 4'd1 : 4'd0 ;
  assign x__h100057 = platform_bramQ_111_rWrPtr + 6'd1 ;
  assign x__h100144 = platform_bramQ_111_rRdPtr + 6'd1 ;
  assign x__h100909 = platform_bramQ_112_rWrPtr + 6'd1 ;
  assign x__h100996 = platform_bramQ_112_rRdPtr + 6'd1 ;
  assign x__h101761 = platform_bramQ_113_rWrPtr + 6'd1 ;
  assign x__h101848 = platform_bramQ_113_rRdPtr + 6'd1 ;
  assign x__h102613 = platform_bramQ_114_rWrPtr + 6'd1 ;
  assign x__h102700 = platform_bramQ_114_rRdPtr + 6'd1 ;
  assign x__h103465 = platform_bramQ_115_rWrPtr + 6'd1 ;
  assign x__h103552 = platform_bramQ_115_rRdPtr + 6'd1 ;
  assign x__h104317 = platform_bramQ_116_rWrPtr + 6'd1 ;
  assign x__h104404 = platform_bramQ_116_rRdPtr + 6'd1 ;
  assign x__h105169 = platform_bramQ_117_rWrPtr + 6'd1 ;
  assign x__h105256 = platform_bramQ_117_rRdPtr + 6'd1 ;
  assign x__h10597 = platform_bramQ_6_rWrPtr + 6'd1 ;
  assign x__h106021 = platform_bramQ_118_rWrPtr + 6'd1 ;
  assign x__h106108 = platform_bramQ_118_rRdPtr + 6'd1 ;
  assign x__h10684 = platform_bramQ_6_rRdPtr + 6'd1 ;
  assign x__h106873 = platform_bramQ_119_rWrPtr + 6'd1 ;
  assign x__h106960 = platform_bramQ_119_rRdPtr + 6'd1 ;
  assign x__h107725 = platform_bramQ_120_rWrPtr + 6'd1 ;
  assign x__h107812 = platform_bramQ_120_rRdPtr + 6'd1 ;
  assign x__h108577 = platform_bramQ_121_rWrPtr + 6'd1 ;
  assign x__h108664 = platform_bramQ_121_rRdPtr + 6'd1 ;
  assign x__h109429 = platform_bramQ_122_rWrPtr + 6'd1 ;
  assign x__h109516 = platform_bramQ_122_rRdPtr + 6'd1 ;
  assign x__h110281 = platform_bramQ_123_rWrPtr + 6'd1 ;
  assign x__h110368 = platform_bramQ_123_rRdPtr + 6'd1 ;
  assign x__h111133 = platform_bramQ_124_rWrPtr + 6'd1 ;
  assign x__h111220 = platform_bramQ_124_rRdPtr + 6'd1 ;
  assign x__h111985 = platform_bramQ_125_rWrPtr + 6'd1 ;
  assign x__h112072 = platform_bramQ_125_rRdPtr + 6'd1 ;
  assign x__h112837 = platform_bramQ_126_rWrPtr + 6'd1 ;
  assign x__h112924 = platform_bramQ_126_rRdPtr + 6'd1 ;
  assign x__h113689 = platform_bramQ_127_rWrPtr + 6'd1 ;
  assign x__h113776 = platform_bramQ_127_rRdPtr + 6'd1 ;
  assign x__h11449 = platform_bramQ_7_rWrPtr + 6'd1 ;
  assign x__h11536 = platform_bramQ_7_rRdPtr + 6'd1 ;
  assign x__h12301 = platform_bramQ_8_rWrPtr + 6'd1 ;
  assign x__h12388 = platform_bramQ_8_rRdPtr + 6'd1 ;
  assign x__h13153 = platform_bramQ_9_rWrPtr + 6'd1 ;
  assign x__h13240 = platform_bramQ_9_rRdPtr + 6'd1 ;
  assign x__h14005 = platform_bramQ_10_rWrPtr + 6'd1 ;
  assign x__h14092 = platform_bramQ_10_rRdPtr + 6'd1 ;
  assign x__h14857 = platform_bramQ_11_rWrPtr + 6'd1 ;
  assign x__h14944 = platform_bramQ_11_rRdPtr + 6'd1 ;
  assign x__h15709 = platform_bramQ_12_rWrPtr + 6'd1 ;
  assign x__h15796 = platform_bramQ_12_rRdPtr + 6'd1 ;
  assign x__h16561 = platform_bramQ_13_rWrPtr + 6'd1 ;
  assign x__h16648 = platform_bramQ_13_rRdPtr + 6'd1 ;
  assign x__h17413 = platform_bramQ_14_rWrPtr + 6'd1 ;
  assign x__h17500 = platform_bramQ_14_rRdPtr + 6'd1 ;
  assign x__h18265 = platform_bramQ_15_rWrPtr + 6'd1 ;
  assign x__h18352 = platform_bramQ_15_rRdPtr + 6'd1 ;
  assign x__h19117 = platform_bramQ_16_rWrPtr + 6'd1 ;
  assign x__h19204 = platform_bramQ_16_rRdPtr + 6'd1 ;
  assign x__h19969 = platform_bramQ_17_rWrPtr + 6'd1 ;
  assign x__h20056 = platform_bramQ_17_rRdPtr + 6'd1 ;
  assign x__h20821 = platform_bramQ_18_rWrPtr + 6'd1 ;
  assign x__h20908 = platform_bramQ_18_rRdPtr + 6'd1 ;
  assign x__h21673 = platform_bramQ_19_rWrPtr + 6'd1 ;
  assign x__h21760 = platform_bramQ_19_rRdPtr + 6'd1 ;
  assign x__h22525 = platform_bramQ_20_rWrPtr + 6'd1 ;
  assign x__h22612 = platform_bramQ_20_rRdPtr + 6'd1 ;
  assign x__h23377 = platform_bramQ_21_rWrPtr + 6'd1 ;
  assign x__h23464 = platform_bramQ_21_rRdPtr + 6'd1 ;
  assign x__h24229 = platform_bramQ_22_rWrPtr + 6'd1 ;
  assign x__h24316 = platform_bramQ_22_rRdPtr + 6'd1 ;
  assign x__h25081 = platform_bramQ_23_rWrPtr + 6'd1 ;
  assign x__h25168 = platform_bramQ_23_rRdPtr + 6'd1 ;
  assign x__h25933 = platform_bramQ_24_rWrPtr + 6'd1 ;
  assign x__h26020 = platform_bramQ_24_rRdPtr + 6'd1 ;
  assign x__h26785 = platform_bramQ_25_rWrPtr + 6'd1 ;
  assign x__h26872 = platform_bramQ_25_rRdPtr + 6'd1 ;
  assign x__h27637 = platform_bramQ_26_rWrPtr + 6'd1 ;
  assign x__h27724 = platform_bramQ_26_rRdPtr + 6'd1 ;
  assign x__h28489 = platform_bramQ_27_rWrPtr + 6'd1 ;
  assign x__h28576 = platform_bramQ_27_rRdPtr + 6'd1 ;
  assign x__h29341 = platform_bramQ_28_rWrPtr + 6'd1 ;
  assign x__h29428 = platform_bramQ_28_rRdPtr + 6'd1 ;
  assign x__h30193 = platform_bramQ_29_rWrPtr + 6'd1 ;
  assign x__h30280 = platform_bramQ_29_rRdPtr + 6'd1 ;
  assign x__h31045 = platform_bramQ_30_rWrPtr + 6'd1 ;
  assign x__h31132 = platform_bramQ_30_rRdPtr + 6'd1 ;
  assign x__h31897 = platform_bramQ_31_rWrPtr + 6'd1 ;
  assign x__h31984 = platform_bramQ_31_rRdPtr + 6'd1 ;
  assign x__h32749 = platform_bramQ_32_rWrPtr + 6'd1 ;
  assign x__h32836 = platform_bramQ_32_rRdPtr + 6'd1 ;
  assign x__h33601 = platform_bramQ_33_rWrPtr + 6'd1 ;
  assign x__h33688 = platform_bramQ_33_rRdPtr + 6'd1 ;
  assign x__h34453 = platform_bramQ_34_rWrPtr + 6'd1 ;
  assign x__h34540 = platform_bramQ_34_rRdPtr + 6'd1 ;
  assign x__h35305 = platform_bramQ_35_rWrPtr + 6'd1 ;
  assign x__h35392 = platform_bramQ_35_rRdPtr + 6'd1 ;
  assign x__h36157 = platform_bramQ_36_rWrPtr + 6'd1 ;
  assign x__h36244 = platform_bramQ_36_rRdPtr + 6'd1 ;
  assign x__h37009 = platform_bramQ_37_rWrPtr + 6'd1 ;
  assign x__h37096 = platform_bramQ_37_rRdPtr + 6'd1 ;
  assign x__h37861 = platform_bramQ_38_rWrPtr + 6'd1 ;
  assign x__h37948 = platform_bramQ_38_rRdPtr + 6'd1 ;
  assign x__h38713 = platform_bramQ_39_rWrPtr + 6'd1 ;
  assign x__h38800 = platform_bramQ_39_rRdPtr + 6'd1 ;
  assign x__h39565 = platform_bramQ_40_rWrPtr + 6'd1 ;
  assign x__h39652 = platform_bramQ_40_rRdPtr + 6'd1 ;
  assign x__h40417 = platform_bramQ_41_rWrPtr + 6'd1 ;
  assign x__h40504 = platform_bramQ_41_rRdPtr + 6'd1 ;
  assign x__h41269 = platform_bramQ_42_rWrPtr + 6'd1 ;
  assign x__h41356 = platform_bramQ_42_rRdPtr + 6'd1 ;
  assign x__h42121 = platform_bramQ_43_rWrPtr + 6'd1 ;
  assign x__h42208 = platform_bramQ_43_rRdPtr + 6'd1 ;
  assign x__h42973 = platform_bramQ_44_rWrPtr + 6'd1 ;
  assign x__h43060 = platform_bramQ_44_rRdPtr + 6'd1 ;
  assign x__h43825 = platform_bramQ_45_rWrPtr + 6'd1 ;
  assign x__h43912 = platform_bramQ_45_rRdPtr + 6'd1 ;
  assign x__h44677 = platform_bramQ_46_rWrPtr + 6'd1 ;
  assign x__h44764 = platform_bramQ_46_rRdPtr + 6'd1 ;
  assign x__h45529 = platform_bramQ_47_rWrPtr + 6'd1 ;
  assign x__h45616 = platform_bramQ_47_rRdPtr + 6'd1 ;
  assign x__h46381 = platform_bramQ_48_rWrPtr + 6'd1 ;
  assign x__h46468 = platform_bramQ_48_rRdPtr + 6'd1 ;
  assign x__h47233 = platform_bramQ_49_rWrPtr + 6'd1 ;
  assign x__h47320 = platform_bramQ_49_rRdPtr + 6'd1 ;
  assign x__h48085 = platform_bramQ_50_rWrPtr + 6'd1 ;
  assign x__h48172 = platform_bramQ_50_rRdPtr + 6'd1 ;
  assign x__h48937 = platform_bramQ_51_rWrPtr + 6'd1 ;
  assign x__h49024 = platform_bramQ_51_rRdPtr + 6'd1 ;
  assign x__h49789 = platform_bramQ_52_rWrPtr + 6'd1 ;
  assign x__h49876 = platform_bramQ_52_rRdPtr + 6'd1 ;
  assign x__h50641 = platform_bramQ_53_rWrPtr + 6'd1 ;
  assign x__h50728 = platform_bramQ_53_rRdPtr + 6'd1 ;
  assign x__h51493 = platform_bramQ_54_rWrPtr + 6'd1 ;
  assign x__h51580 = platform_bramQ_54_rRdPtr + 6'd1 ;
  assign x__h52345 = platform_bramQ_55_rWrPtr + 6'd1 ;
  assign x__h52432 = platform_bramQ_55_rRdPtr + 6'd1 ;
  assign x__h53197 = platform_bramQ_56_rWrPtr + 6'd1 ;
  assign x__h53284 = platform_bramQ_56_rRdPtr + 6'd1 ;
  assign x__h54049 = platform_bramQ_57_rWrPtr + 6'd1 ;
  assign x__h54136 = platform_bramQ_57_rRdPtr + 6'd1 ;
  assign x__h5470 = platform_bramQ_0_rWrPtr + 6'd1 ;
  assign x__h54901 = platform_bramQ_58_rWrPtr + 6'd1 ;
  assign x__h54988 = platform_bramQ_58_rRdPtr + 6'd1 ;
  assign x__h5572 = platform_bramQ_0_rRdPtr + 6'd1 ;
  assign x__h55753 = platform_bramQ_59_rWrPtr + 6'd1 ;
  assign x__h55840 = platform_bramQ_59_rRdPtr + 6'd1 ;
  assign x__h56605 = platform_bramQ_60_rWrPtr + 6'd1 ;
  assign x__h56692 = platform_bramQ_60_rRdPtr + 6'd1 ;
  assign x__h57457 = platform_bramQ_61_rWrPtr + 6'd1 ;
  assign x__h57544 = platform_bramQ_61_rRdPtr + 6'd1 ;
  assign x__h58309 = platform_bramQ_62_rWrPtr + 6'd1 ;
  assign x__h58396 = platform_bramQ_62_rRdPtr + 6'd1 ;
  assign x__h59161 = platform_bramQ_63_rWrPtr + 6'd1 ;
  assign x__h59248 = platform_bramQ_63_rRdPtr + 6'd1 ;
  assign x__h60013 = platform_bramQ_64_rWrPtr + 6'd1 ;
  assign x__h60100 = platform_bramQ_64_rRdPtr + 6'd1 ;
  assign x__h60865 = platform_bramQ_65_rWrPtr + 6'd1 ;
  assign x__h60952 = platform_bramQ_65_rRdPtr + 6'd1 ;
  assign x__h61717 = platform_bramQ_66_rWrPtr + 6'd1 ;
  assign x__h61804 = platform_bramQ_66_rRdPtr + 6'd1 ;
  assign x__h62569 = platform_bramQ_67_rWrPtr + 6'd1 ;
  assign x__h62656 = platform_bramQ_67_rRdPtr + 6'd1 ;
  assign x__h6337 = platform_bramQ_1_rWrPtr + 6'd1 ;
  assign x__h63421 = platform_bramQ_68_rWrPtr + 6'd1 ;
  assign x__h63508 = platform_bramQ_68_rRdPtr + 6'd1 ;
  assign x__h6424 = platform_bramQ_1_rRdPtr + 6'd1 ;
  assign x__h64273 = platform_bramQ_69_rWrPtr + 6'd1 ;
  assign x__h64360 = platform_bramQ_69_rRdPtr + 6'd1 ;
  assign x__h65125 = platform_bramQ_70_rWrPtr + 6'd1 ;
  assign x__h65212 = platform_bramQ_70_rRdPtr + 6'd1 ;
  assign x__h65977 = platform_bramQ_71_rWrPtr + 6'd1 ;
  assign x__h66064 = platform_bramQ_71_rRdPtr + 6'd1 ;
  assign x__h66829 = platform_bramQ_72_rWrPtr + 6'd1 ;
  assign x__h66916 = platform_bramQ_72_rRdPtr + 6'd1 ;
  assign x__h67681 = platform_bramQ_73_rWrPtr + 6'd1 ;
  assign x__h67768 = platform_bramQ_73_rRdPtr + 6'd1 ;
  assign x__h68533 = platform_bramQ_74_rWrPtr + 6'd1 ;
  assign x__h68620 = platform_bramQ_74_rRdPtr + 6'd1 ;
  assign x__h69385 = platform_bramQ_75_rWrPtr + 6'd1 ;
  assign x__h69472 = platform_bramQ_75_rRdPtr + 6'd1 ;
  assign x__h70237 = platform_bramQ_76_rWrPtr + 6'd1 ;
  assign x__h70324 = platform_bramQ_76_rRdPtr + 6'd1 ;
  assign x__h71089 = platform_bramQ_77_rWrPtr + 6'd1 ;
  assign x__h71176 = platform_bramQ_77_rRdPtr + 6'd1 ;
  assign x__h7189 = platform_bramQ_2_rWrPtr + 6'd1 ;
  assign x__h71941 = platform_bramQ_78_rWrPtr + 6'd1 ;
  assign x__h72028 = platform_bramQ_78_rRdPtr + 6'd1 ;
  assign x__h7276 = platform_bramQ_2_rRdPtr + 6'd1 ;
  assign x__h72793 = platform_bramQ_79_rWrPtr + 6'd1 ;
  assign x__h72880 = platform_bramQ_79_rRdPtr + 6'd1 ;
  assign x__h73645 = platform_bramQ_80_rWrPtr + 6'd1 ;
  assign x__h73732 = platform_bramQ_80_rRdPtr + 6'd1 ;
  assign x__h74497 = platform_bramQ_81_rWrPtr + 6'd1 ;
  assign x__h74584 = platform_bramQ_81_rRdPtr + 6'd1 ;
  assign x__h75349 = platform_bramQ_82_rWrPtr + 6'd1 ;
  assign x__h75436 = platform_bramQ_82_rRdPtr + 6'd1 ;
  assign x__h76201 = platform_bramQ_83_rWrPtr + 6'd1 ;
  assign x__h76288 = platform_bramQ_83_rRdPtr + 6'd1 ;
  assign x__h77053 = platform_bramQ_84_rWrPtr + 6'd1 ;
  assign x__h77140 = platform_bramQ_84_rRdPtr + 6'd1 ;
  assign x__h77905 = platform_bramQ_85_rWrPtr + 6'd1 ;
  assign x__h77992 = platform_bramQ_85_rRdPtr + 6'd1 ;
  assign x__h78757 = platform_bramQ_86_rWrPtr + 6'd1 ;
  assign x__h78844 = platform_bramQ_86_rRdPtr + 6'd1 ;
  assign x__h79609 = platform_bramQ_87_rWrPtr + 6'd1 ;
  assign x__h79696 = platform_bramQ_87_rRdPtr + 6'd1 ;
  assign x__h8041 = platform_bramQ_3_rWrPtr + 6'd1 ;
  assign x__h80461 = platform_bramQ_88_rWrPtr + 6'd1 ;
  assign x__h80548 = platform_bramQ_88_rRdPtr + 6'd1 ;
  assign x__h8128 = platform_bramQ_3_rRdPtr + 6'd1 ;
  assign x__h81313 = platform_bramQ_89_rWrPtr + 6'd1 ;
  assign x__h81400 = platform_bramQ_89_rRdPtr + 6'd1 ;
  assign x__h82165 = platform_bramQ_90_rWrPtr + 6'd1 ;
  assign x__h82252 = platform_bramQ_90_rRdPtr + 6'd1 ;
  assign x__h83017 = platform_bramQ_91_rWrPtr + 6'd1 ;
  assign x__h83104 = platform_bramQ_91_rRdPtr + 6'd1 ;
  assign x__h83869 = platform_bramQ_92_rWrPtr + 6'd1 ;
  assign x__h83956 = platform_bramQ_92_rRdPtr + 6'd1 ;
  assign x__h84721 = platform_bramQ_93_rWrPtr + 6'd1 ;
  assign x__h84808 = platform_bramQ_93_rRdPtr + 6'd1 ;
  assign x__h85573 = platform_bramQ_94_rWrPtr + 6'd1 ;
  assign x__h85660 = platform_bramQ_94_rRdPtr + 6'd1 ;
  assign x__h86425 = platform_bramQ_95_rWrPtr + 6'd1 ;
  assign x__h86512 = platform_bramQ_95_rRdPtr + 6'd1 ;
  assign x__h87277 = platform_bramQ_96_rWrPtr + 6'd1 ;
  assign x__h87364 = platform_bramQ_96_rRdPtr + 6'd1 ;
  assign x__h88129 = platform_bramQ_97_rWrPtr + 6'd1 ;
  assign x__h88216 = platform_bramQ_97_rRdPtr + 6'd1 ;
  assign x__h8893 = platform_bramQ_4_rWrPtr + 6'd1 ;
  assign x__h88981 = platform_bramQ_98_rWrPtr + 6'd1 ;
  assign x__h89068 = platform_bramQ_98_rRdPtr + 6'd1 ;
  assign x__h8980 = platform_bramQ_4_rRdPtr + 6'd1 ;
  assign x__h89833 = platform_bramQ_99_rWrPtr + 6'd1 ;
  assign x__h89920 = platform_bramQ_99_rRdPtr + 6'd1 ;
  assign x__h90685 = platform_bramQ_100_rWrPtr + 6'd1 ;
  assign x__h90772 = platform_bramQ_100_rRdPtr + 6'd1 ;
  assign x__h91537 = platform_bramQ_101_rWrPtr + 6'd1 ;
  assign x__h91624 = platform_bramQ_101_rRdPtr + 6'd1 ;
  assign x__h92389 = platform_bramQ_102_rWrPtr + 6'd1 ;
  assign x__h92476 = platform_bramQ_102_rRdPtr + 6'd1 ;
  assign x__h93241 = platform_bramQ_103_rWrPtr + 6'd1 ;
  assign x__h93328 = platform_bramQ_103_rRdPtr + 6'd1 ;
  assign x__h94093 = platform_bramQ_104_rWrPtr + 6'd1 ;
  assign x__h94180 = platform_bramQ_104_rRdPtr + 6'd1 ;
  assign x__h94945 = platform_bramQ_105_rWrPtr + 6'd1 ;
  assign x__h95032 = platform_bramQ_105_rRdPtr + 6'd1 ;
  assign x__h95797 = platform_bramQ_106_rWrPtr + 6'd1 ;
  assign x__h95884 = platform_bramQ_106_rRdPtr + 6'd1 ;
  assign x__h96649 = platform_bramQ_107_rWrPtr + 6'd1 ;
  assign x__h96736 = platform_bramQ_107_rRdPtr + 6'd1 ;
  assign x__h974 = clockdiv2_count + 5'd1 ;
  assign x__h9745 = platform_bramQ_5_rWrPtr + 6'd1 ;
  assign x__h97501 = platform_bramQ_108_rWrPtr + 6'd1 ;
  assign x__h97588 = platform_bramQ_108_rRdPtr + 6'd1 ;
  assign x__h9832 = platform_bramQ_5_rRdPtr + 6'd1 ;
  assign x__h98353 = platform_bramQ_109_rWrPtr + 6'd1 ;
  assign x__h98440 = platform_bramQ_109_rRdPtr + 6'd1 ;
  assign x__h99205 = platform_bramQ_110_rWrPtr + 6'd1 ;
  assign x__h99292 = platform_bramQ_110_rRdPtr + 6'd1 ;

  // handling of inlined registers

  always@(posedge sys_clk_buf_O)
  begin
    if (sys_clk_rst_n_RESET_OUT == `BSV_RESET_VALUE)
      begin
        auroraResetCounter <= `BSV_ASSIGNMENT_DELAY 32'd0;
	ledV <= `BSV_ASSIGNMENT_DELAY 32'd0;
	platform_auroraDummy <= `BSV_ASSIGNMENT_DELAY 32'd0;
	platform_auroraStat <= `BSV_ASSIGNMENT_DELAY 1'd0;
	platform_bramQ_0_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_0_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_0_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_100_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_100_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_100_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_101_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_101_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_101_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_102_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_102_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_102_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_103_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_103_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_103_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_104_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_104_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_104_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_105_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_105_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_105_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_106_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_106_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_106_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_107_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_107_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_107_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_108_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_108_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_108_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_109_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_109_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_109_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_10_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_10_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_10_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_110_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_110_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_110_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_111_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_111_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_111_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_112_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_112_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_112_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_113_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_113_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_113_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_114_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_114_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_114_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_115_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_115_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_115_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_116_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_116_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_116_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_117_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_117_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_117_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_118_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_118_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_118_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_119_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_119_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_119_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_11_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_11_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_11_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_120_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_120_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_120_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_121_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_121_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_121_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_122_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_122_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_122_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_123_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_123_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_123_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_124_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_124_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_124_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_125_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_125_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_125_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_126_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_126_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_126_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_127_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_127_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_127_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_12_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_12_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_12_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_13_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_13_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_13_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_14_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_14_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_14_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_15_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_15_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_15_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_16_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_16_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_16_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_17_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_17_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_17_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_18_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_18_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_18_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_19_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_19_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_19_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_1_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_1_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_1_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_20_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_20_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_20_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_21_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_21_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_21_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_22_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_22_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_22_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_23_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_23_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_23_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_24_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_24_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_24_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_25_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_25_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_25_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_26_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_26_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_26_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_27_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_27_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_27_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_28_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_28_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_28_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_29_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_29_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_29_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_2_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_2_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_2_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_30_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_30_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_30_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_31_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_31_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_31_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_32_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_32_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_32_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_33_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_33_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_33_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_34_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_34_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_34_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_35_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_35_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_35_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_36_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_36_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_36_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_37_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_37_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_37_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_38_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_38_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_38_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_39_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_39_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_39_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_3_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_3_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_3_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_40_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_40_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_40_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_41_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_41_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_41_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_42_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_42_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_42_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_43_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_43_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_43_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_44_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_44_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_44_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_45_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_45_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_45_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_46_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_46_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_46_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_47_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_47_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_47_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_48_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_48_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_48_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_49_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_49_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_49_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_4_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_4_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_4_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_50_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_50_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_50_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_51_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_51_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_51_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_52_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_52_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_52_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_53_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_53_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_53_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_54_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_54_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_54_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_55_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_55_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_55_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_56_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_56_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_56_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_57_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_57_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_57_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_58_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_58_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_58_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_59_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_59_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_59_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_5_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_5_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_5_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_60_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_60_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_60_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_61_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_61_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_61_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_62_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_62_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_62_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_63_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_63_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_63_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_64_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_64_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_64_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_65_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_65_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_65_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_66_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_66_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_66_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_67_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_67_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_67_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_68_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_68_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_68_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_69_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_69_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_69_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_6_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_6_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_6_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_70_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_70_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_70_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_71_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_71_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_71_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_72_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_72_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_72_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_73_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_73_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_73_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_74_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_74_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_74_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_75_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_75_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_75_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_76_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_76_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_76_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_77_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_77_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_77_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_78_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_78_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_78_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_79_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_79_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_79_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_7_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_7_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_7_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_80_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_80_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_80_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_81_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_81_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_81_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_82_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_82_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_82_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_83_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_83_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_83_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_84_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_84_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_84_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_85_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_85_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_85_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_86_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_86_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_86_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_87_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_87_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_87_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_88_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_88_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_88_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_89_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_89_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_89_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_8_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_8_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_8_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_90_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_90_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_90_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_91_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_91_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_91_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_92_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_92_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_92_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_93_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_93_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_93_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_94_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_94_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_94_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_95_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_95_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_95_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_96_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_96_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_96_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_97_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_97_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_97_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_98_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_98_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_98_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_99_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_99_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_99_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_9_rCache <= `BSV_ASSIGNMENT_DELAY
	    71'h2AAAAAAAAAAAAAAAAA;
	platform_bramQ_9_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	platform_bramQ_9_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
      end
    else
      begin
        if (auroraResetCounter_EN)
	  auroraResetCounter <= `BSV_ASSIGNMENT_DELAY auroraResetCounter_D_IN;
	if (ledV_EN) ledV <= `BSV_ASSIGNMENT_DELAY ledV_D_IN;
	if (platform_auroraDummy_EN)
	  platform_auroraDummy <= `BSV_ASSIGNMENT_DELAY
	      platform_auroraDummy_D_IN;
	if (platform_auroraStat_EN)
	  platform_auroraStat <= `BSV_ASSIGNMENT_DELAY
	      platform_auroraStat_D_IN;
	if (platform_bramQ_0_rCache_EN)
	  platform_bramQ_0_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_0_rCache_D_IN;
	if (platform_bramQ_0_rRdPtr_EN)
	  platform_bramQ_0_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_0_rRdPtr_D_IN;
	if (platform_bramQ_0_rWrPtr_EN)
	  platform_bramQ_0_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_0_rWrPtr_D_IN;
	if (platform_bramQ_100_rCache_EN)
	  platform_bramQ_100_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_100_rCache_D_IN;
	if (platform_bramQ_100_rRdPtr_EN)
	  platform_bramQ_100_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_100_rRdPtr_D_IN;
	if (platform_bramQ_100_rWrPtr_EN)
	  platform_bramQ_100_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_100_rWrPtr_D_IN;
	if (platform_bramQ_101_rCache_EN)
	  platform_bramQ_101_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_101_rCache_D_IN;
	if (platform_bramQ_101_rRdPtr_EN)
	  platform_bramQ_101_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_101_rRdPtr_D_IN;
	if (platform_bramQ_101_rWrPtr_EN)
	  platform_bramQ_101_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_101_rWrPtr_D_IN;
	if (platform_bramQ_102_rCache_EN)
	  platform_bramQ_102_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_102_rCache_D_IN;
	if (platform_bramQ_102_rRdPtr_EN)
	  platform_bramQ_102_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_102_rRdPtr_D_IN;
	if (platform_bramQ_102_rWrPtr_EN)
	  platform_bramQ_102_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_102_rWrPtr_D_IN;
	if (platform_bramQ_103_rCache_EN)
	  platform_bramQ_103_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_103_rCache_D_IN;
	if (platform_bramQ_103_rRdPtr_EN)
	  platform_bramQ_103_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_103_rRdPtr_D_IN;
	if (platform_bramQ_103_rWrPtr_EN)
	  platform_bramQ_103_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_103_rWrPtr_D_IN;
	if (platform_bramQ_104_rCache_EN)
	  platform_bramQ_104_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_104_rCache_D_IN;
	if (platform_bramQ_104_rRdPtr_EN)
	  platform_bramQ_104_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_104_rRdPtr_D_IN;
	if (platform_bramQ_104_rWrPtr_EN)
	  platform_bramQ_104_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_104_rWrPtr_D_IN;
	if (platform_bramQ_105_rCache_EN)
	  platform_bramQ_105_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_105_rCache_D_IN;
	if (platform_bramQ_105_rRdPtr_EN)
	  platform_bramQ_105_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_105_rRdPtr_D_IN;
	if (platform_bramQ_105_rWrPtr_EN)
	  platform_bramQ_105_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_105_rWrPtr_D_IN;
	if (platform_bramQ_106_rCache_EN)
	  platform_bramQ_106_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_106_rCache_D_IN;
	if (platform_bramQ_106_rRdPtr_EN)
	  platform_bramQ_106_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_106_rRdPtr_D_IN;
	if (platform_bramQ_106_rWrPtr_EN)
	  platform_bramQ_106_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_106_rWrPtr_D_IN;
	if (platform_bramQ_107_rCache_EN)
	  platform_bramQ_107_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_107_rCache_D_IN;
	if (platform_bramQ_107_rRdPtr_EN)
	  platform_bramQ_107_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_107_rRdPtr_D_IN;
	if (platform_bramQ_107_rWrPtr_EN)
	  platform_bramQ_107_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_107_rWrPtr_D_IN;
	if (platform_bramQ_108_rCache_EN)
	  platform_bramQ_108_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_108_rCache_D_IN;
	if (platform_bramQ_108_rRdPtr_EN)
	  platform_bramQ_108_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_108_rRdPtr_D_IN;
	if (platform_bramQ_108_rWrPtr_EN)
	  platform_bramQ_108_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_108_rWrPtr_D_IN;
	if (platform_bramQ_109_rCache_EN)
	  platform_bramQ_109_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_109_rCache_D_IN;
	if (platform_bramQ_109_rRdPtr_EN)
	  platform_bramQ_109_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_109_rRdPtr_D_IN;
	if (platform_bramQ_109_rWrPtr_EN)
	  platform_bramQ_109_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_109_rWrPtr_D_IN;
	if (platform_bramQ_10_rCache_EN)
	  platform_bramQ_10_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_10_rCache_D_IN;
	if (platform_bramQ_10_rRdPtr_EN)
	  platform_bramQ_10_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_10_rRdPtr_D_IN;
	if (platform_bramQ_10_rWrPtr_EN)
	  platform_bramQ_10_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_10_rWrPtr_D_IN;
	if (platform_bramQ_110_rCache_EN)
	  platform_bramQ_110_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_110_rCache_D_IN;
	if (platform_bramQ_110_rRdPtr_EN)
	  platform_bramQ_110_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_110_rRdPtr_D_IN;
	if (platform_bramQ_110_rWrPtr_EN)
	  platform_bramQ_110_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_110_rWrPtr_D_IN;
	if (platform_bramQ_111_rCache_EN)
	  platform_bramQ_111_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_111_rCache_D_IN;
	if (platform_bramQ_111_rRdPtr_EN)
	  platform_bramQ_111_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_111_rRdPtr_D_IN;
	if (platform_bramQ_111_rWrPtr_EN)
	  platform_bramQ_111_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_111_rWrPtr_D_IN;
	if (platform_bramQ_112_rCache_EN)
	  platform_bramQ_112_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_112_rCache_D_IN;
	if (platform_bramQ_112_rRdPtr_EN)
	  platform_bramQ_112_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_112_rRdPtr_D_IN;
	if (platform_bramQ_112_rWrPtr_EN)
	  platform_bramQ_112_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_112_rWrPtr_D_IN;
	if (platform_bramQ_113_rCache_EN)
	  platform_bramQ_113_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_113_rCache_D_IN;
	if (platform_bramQ_113_rRdPtr_EN)
	  platform_bramQ_113_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_113_rRdPtr_D_IN;
	if (platform_bramQ_113_rWrPtr_EN)
	  platform_bramQ_113_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_113_rWrPtr_D_IN;
	if (platform_bramQ_114_rCache_EN)
	  platform_bramQ_114_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_114_rCache_D_IN;
	if (platform_bramQ_114_rRdPtr_EN)
	  platform_bramQ_114_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_114_rRdPtr_D_IN;
	if (platform_bramQ_114_rWrPtr_EN)
	  platform_bramQ_114_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_114_rWrPtr_D_IN;
	if (platform_bramQ_115_rCache_EN)
	  platform_bramQ_115_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_115_rCache_D_IN;
	if (platform_bramQ_115_rRdPtr_EN)
	  platform_bramQ_115_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_115_rRdPtr_D_IN;
	if (platform_bramQ_115_rWrPtr_EN)
	  platform_bramQ_115_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_115_rWrPtr_D_IN;
	if (platform_bramQ_116_rCache_EN)
	  platform_bramQ_116_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_116_rCache_D_IN;
	if (platform_bramQ_116_rRdPtr_EN)
	  platform_bramQ_116_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_116_rRdPtr_D_IN;
	if (platform_bramQ_116_rWrPtr_EN)
	  platform_bramQ_116_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_116_rWrPtr_D_IN;
	if (platform_bramQ_117_rCache_EN)
	  platform_bramQ_117_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_117_rCache_D_IN;
	if (platform_bramQ_117_rRdPtr_EN)
	  platform_bramQ_117_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_117_rRdPtr_D_IN;
	if (platform_bramQ_117_rWrPtr_EN)
	  platform_bramQ_117_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_117_rWrPtr_D_IN;
	if (platform_bramQ_118_rCache_EN)
	  platform_bramQ_118_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_118_rCache_D_IN;
	if (platform_bramQ_118_rRdPtr_EN)
	  platform_bramQ_118_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_118_rRdPtr_D_IN;
	if (platform_bramQ_118_rWrPtr_EN)
	  platform_bramQ_118_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_118_rWrPtr_D_IN;
	if (platform_bramQ_119_rCache_EN)
	  platform_bramQ_119_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_119_rCache_D_IN;
	if (platform_bramQ_119_rRdPtr_EN)
	  platform_bramQ_119_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_119_rRdPtr_D_IN;
	if (platform_bramQ_119_rWrPtr_EN)
	  platform_bramQ_119_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_119_rWrPtr_D_IN;
	if (platform_bramQ_11_rCache_EN)
	  platform_bramQ_11_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_11_rCache_D_IN;
	if (platform_bramQ_11_rRdPtr_EN)
	  platform_bramQ_11_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_11_rRdPtr_D_IN;
	if (platform_bramQ_11_rWrPtr_EN)
	  platform_bramQ_11_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_11_rWrPtr_D_IN;
	if (platform_bramQ_120_rCache_EN)
	  platform_bramQ_120_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_120_rCache_D_IN;
	if (platform_bramQ_120_rRdPtr_EN)
	  platform_bramQ_120_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_120_rRdPtr_D_IN;
	if (platform_bramQ_120_rWrPtr_EN)
	  platform_bramQ_120_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_120_rWrPtr_D_IN;
	if (platform_bramQ_121_rCache_EN)
	  platform_bramQ_121_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_121_rCache_D_IN;
	if (platform_bramQ_121_rRdPtr_EN)
	  platform_bramQ_121_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_121_rRdPtr_D_IN;
	if (platform_bramQ_121_rWrPtr_EN)
	  platform_bramQ_121_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_121_rWrPtr_D_IN;
	if (platform_bramQ_122_rCache_EN)
	  platform_bramQ_122_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_122_rCache_D_IN;
	if (platform_bramQ_122_rRdPtr_EN)
	  platform_bramQ_122_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_122_rRdPtr_D_IN;
	if (platform_bramQ_122_rWrPtr_EN)
	  platform_bramQ_122_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_122_rWrPtr_D_IN;
	if (platform_bramQ_123_rCache_EN)
	  platform_bramQ_123_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_123_rCache_D_IN;
	if (platform_bramQ_123_rRdPtr_EN)
	  platform_bramQ_123_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_123_rRdPtr_D_IN;
	if (platform_bramQ_123_rWrPtr_EN)
	  platform_bramQ_123_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_123_rWrPtr_D_IN;
	if (platform_bramQ_124_rCache_EN)
	  platform_bramQ_124_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_124_rCache_D_IN;
	if (platform_bramQ_124_rRdPtr_EN)
	  platform_bramQ_124_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_124_rRdPtr_D_IN;
	if (platform_bramQ_124_rWrPtr_EN)
	  platform_bramQ_124_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_124_rWrPtr_D_IN;
	if (platform_bramQ_125_rCache_EN)
	  platform_bramQ_125_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_125_rCache_D_IN;
	if (platform_bramQ_125_rRdPtr_EN)
	  platform_bramQ_125_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_125_rRdPtr_D_IN;
	if (platform_bramQ_125_rWrPtr_EN)
	  platform_bramQ_125_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_125_rWrPtr_D_IN;
	if (platform_bramQ_126_rCache_EN)
	  platform_bramQ_126_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_126_rCache_D_IN;
	if (platform_bramQ_126_rRdPtr_EN)
	  platform_bramQ_126_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_126_rRdPtr_D_IN;
	if (platform_bramQ_126_rWrPtr_EN)
	  platform_bramQ_126_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_126_rWrPtr_D_IN;
	if (platform_bramQ_127_rCache_EN)
	  platform_bramQ_127_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_127_rCache_D_IN;
	if (platform_bramQ_127_rRdPtr_EN)
	  platform_bramQ_127_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_127_rRdPtr_D_IN;
	if (platform_bramQ_127_rWrPtr_EN)
	  platform_bramQ_127_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_127_rWrPtr_D_IN;
	if (platform_bramQ_12_rCache_EN)
	  platform_bramQ_12_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_12_rCache_D_IN;
	if (platform_bramQ_12_rRdPtr_EN)
	  platform_bramQ_12_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_12_rRdPtr_D_IN;
	if (platform_bramQ_12_rWrPtr_EN)
	  platform_bramQ_12_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_12_rWrPtr_D_IN;
	if (platform_bramQ_13_rCache_EN)
	  platform_bramQ_13_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_13_rCache_D_IN;
	if (platform_bramQ_13_rRdPtr_EN)
	  platform_bramQ_13_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_13_rRdPtr_D_IN;
	if (platform_bramQ_13_rWrPtr_EN)
	  platform_bramQ_13_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_13_rWrPtr_D_IN;
	if (platform_bramQ_14_rCache_EN)
	  platform_bramQ_14_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_14_rCache_D_IN;
	if (platform_bramQ_14_rRdPtr_EN)
	  platform_bramQ_14_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_14_rRdPtr_D_IN;
	if (platform_bramQ_14_rWrPtr_EN)
	  platform_bramQ_14_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_14_rWrPtr_D_IN;
	if (platform_bramQ_15_rCache_EN)
	  platform_bramQ_15_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_15_rCache_D_IN;
	if (platform_bramQ_15_rRdPtr_EN)
	  platform_bramQ_15_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_15_rRdPtr_D_IN;
	if (platform_bramQ_15_rWrPtr_EN)
	  platform_bramQ_15_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_15_rWrPtr_D_IN;
	if (platform_bramQ_16_rCache_EN)
	  platform_bramQ_16_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_16_rCache_D_IN;
	if (platform_bramQ_16_rRdPtr_EN)
	  platform_bramQ_16_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_16_rRdPtr_D_IN;
	if (platform_bramQ_16_rWrPtr_EN)
	  platform_bramQ_16_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_16_rWrPtr_D_IN;
	if (platform_bramQ_17_rCache_EN)
	  platform_bramQ_17_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_17_rCache_D_IN;
	if (platform_bramQ_17_rRdPtr_EN)
	  platform_bramQ_17_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_17_rRdPtr_D_IN;
	if (platform_bramQ_17_rWrPtr_EN)
	  platform_bramQ_17_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_17_rWrPtr_D_IN;
	if (platform_bramQ_18_rCache_EN)
	  platform_bramQ_18_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_18_rCache_D_IN;
	if (platform_bramQ_18_rRdPtr_EN)
	  platform_bramQ_18_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_18_rRdPtr_D_IN;
	if (platform_bramQ_18_rWrPtr_EN)
	  platform_bramQ_18_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_18_rWrPtr_D_IN;
	if (platform_bramQ_19_rCache_EN)
	  platform_bramQ_19_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_19_rCache_D_IN;
	if (platform_bramQ_19_rRdPtr_EN)
	  platform_bramQ_19_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_19_rRdPtr_D_IN;
	if (platform_bramQ_19_rWrPtr_EN)
	  platform_bramQ_19_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_19_rWrPtr_D_IN;
	if (platform_bramQ_1_rCache_EN)
	  platform_bramQ_1_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_1_rCache_D_IN;
	if (platform_bramQ_1_rRdPtr_EN)
	  platform_bramQ_1_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_1_rRdPtr_D_IN;
	if (platform_bramQ_1_rWrPtr_EN)
	  platform_bramQ_1_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_1_rWrPtr_D_IN;
	if (platform_bramQ_20_rCache_EN)
	  platform_bramQ_20_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_20_rCache_D_IN;
	if (platform_bramQ_20_rRdPtr_EN)
	  platform_bramQ_20_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_20_rRdPtr_D_IN;
	if (platform_bramQ_20_rWrPtr_EN)
	  platform_bramQ_20_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_20_rWrPtr_D_IN;
	if (platform_bramQ_21_rCache_EN)
	  platform_bramQ_21_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_21_rCache_D_IN;
	if (platform_bramQ_21_rRdPtr_EN)
	  platform_bramQ_21_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_21_rRdPtr_D_IN;
	if (platform_bramQ_21_rWrPtr_EN)
	  platform_bramQ_21_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_21_rWrPtr_D_IN;
	if (platform_bramQ_22_rCache_EN)
	  platform_bramQ_22_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_22_rCache_D_IN;
	if (platform_bramQ_22_rRdPtr_EN)
	  platform_bramQ_22_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_22_rRdPtr_D_IN;
	if (platform_bramQ_22_rWrPtr_EN)
	  platform_bramQ_22_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_22_rWrPtr_D_IN;
	if (platform_bramQ_23_rCache_EN)
	  platform_bramQ_23_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_23_rCache_D_IN;
	if (platform_bramQ_23_rRdPtr_EN)
	  platform_bramQ_23_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_23_rRdPtr_D_IN;
	if (platform_bramQ_23_rWrPtr_EN)
	  platform_bramQ_23_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_23_rWrPtr_D_IN;
	if (platform_bramQ_24_rCache_EN)
	  platform_bramQ_24_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_24_rCache_D_IN;
	if (platform_bramQ_24_rRdPtr_EN)
	  platform_bramQ_24_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_24_rRdPtr_D_IN;
	if (platform_bramQ_24_rWrPtr_EN)
	  platform_bramQ_24_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_24_rWrPtr_D_IN;
	if (platform_bramQ_25_rCache_EN)
	  platform_bramQ_25_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_25_rCache_D_IN;
	if (platform_bramQ_25_rRdPtr_EN)
	  platform_bramQ_25_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_25_rRdPtr_D_IN;
	if (platform_bramQ_25_rWrPtr_EN)
	  platform_bramQ_25_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_25_rWrPtr_D_IN;
	if (platform_bramQ_26_rCache_EN)
	  platform_bramQ_26_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_26_rCache_D_IN;
	if (platform_bramQ_26_rRdPtr_EN)
	  platform_bramQ_26_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_26_rRdPtr_D_IN;
	if (platform_bramQ_26_rWrPtr_EN)
	  platform_bramQ_26_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_26_rWrPtr_D_IN;
	if (platform_bramQ_27_rCache_EN)
	  platform_bramQ_27_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_27_rCache_D_IN;
	if (platform_bramQ_27_rRdPtr_EN)
	  platform_bramQ_27_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_27_rRdPtr_D_IN;
	if (platform_bramQ_27_rWrPtr_EN)
	  platform_bramQ_27_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_27_rWrPtr_D_IN;
	if (platform_bramQ_28_rCache_EN)
	  platform_bramQ_28_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_28_rCache_D_IN;
	if (platform_bramQ_28_rRdPtr_EN)
	  platform_bramQ_28_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_28_rRdPtr_D_IN;
	if (platform_bramQ_28_rWrPtr_EN)
	  platform_bramQ_28_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_28_rWrPtr_D_IN;
	if (platform_bramQ_29_rCache_EN)
	  platform_bramQ_29_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_29_rCache_D_IN;
	if (platform_bramQ_29_rRdPtr_EN)
	  platform_bramQ_29_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_29_rRdPtr_D_IN;
	if (platform_bramQ_29_rWrPtr_EN)
	  platform_bramQ_29_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_29_rWrPtr_D_IN;
	if (platform_bramQ_2_rCache_EN)
	  platform_bramQ_2_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_2_rCache_D_IN;
	if (platform_bramQ_2_rRdPtr_EN)
	  platform_bramQ_2_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_2_rRdPtr_D_IN;
	if (platform_bramQ_2_rWrPtr_EN)
	  platform_bramQ_2_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_2_rWrPtr_D_IN;
	if (platform_bramQ_30_rCache_EN)
	  platform_bramQ_30_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_30_rCache_D_IN;
	if (platform_bramQ_30_rRdPtr_EN)
	  platform_bramQ_30_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_30_rRdPtr_D_IN;
	if (platform_bramQ_30_rWrPtr_EN)
	  platform_bramQ_30_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_30_rWrPtr_D_IN;
	if (platform_bramQ_31_rCache_EN)
	  platform_bramQ_31_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_31_rCache_D_IN;
	if (platform_bramQ_31_rRdPtr_EN)
	  platform_bramQ_31_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_31_rRdPtr_D_IN;
	if (platform_bramQ_31_rWrPtr_EN)
	  platform_bramQ_31_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_31_rWrPtr_D_IN;
	if (platform_bramQ_32_rCache_EN)
	  platform_bramQ_32_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_32_rCache_D_IN;
	if (platform_bramQ_32_rRdPtr_EN)
	  platform_bramQ_32_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_32_rRdPtr_D_IN;
	if (platform_bramQ_32_rWrPtr_EN)
	  platform_bramQ_32_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_32_rWrPtr_D_IN;
	if (platform_bramQ_33_rCache_EN)
	  platform_bramQ_33_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_33_rCache_D_IN;
	if (platform_bramQ_33_rRdPtr_EN)
	  platform_bramQ_33_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_33_rRdPtr_D_IN;
	if (platform_bramQ_33_rWrPtr_EN)
	  platform_bramQ_33_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_33_rWrPtr_D_IN;
	if (platform_bramQ_34_rCache_EN)
	  platform_bramQ_34_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_34_rCache_D_IN;
	if (platform_bramQ_34_rRdPtr_EN)
	  platform_bramQ_34_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_34_rRdPtr_D_IN;
	if (platform_bramQ_34_rWrPtr_EN)
	  platform_bramQ_34_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_34_rWrPtr_D_IN;
	if (platform_bramQ_35_rCache_EN)
	  platform_bramQ_35_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_35_rCache_D_IN;
	if (platform_bramQ_35_rRdPtr_EN)
	  platform_bramQ_35_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_35_rRdPtr_D_IN;
	if (platform_bramQ_35_rWrPtr_EN)
	  platform_bramQ_35_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_35_rWrPtr_D_IN;
	if (platform_bramQ_36_rCache_EN)
	  platform_bramQ_36_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_36_rCache_D_IN;
	if (platform_bramQ_36_rRdPtr_EN)
	  platform_bramQ_36_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_36_rRdPtr_D_IN;
	if (platform_bramQ_36_rWrPtr_EN)
	  platform_bramQ_36_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_36_rWrPtr_D_IN;
	if (platform_bramQ_37_rCache_EN)
	  platform_bramQ_37_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_37_rCache_D_IN;
	if (platform_bramQ_37_rRdPtr_EN)
	  platform_bramQ_37_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_37_rRdPtr_D_IN;
	if (platform_bramQ_37_rWrPtr_EN)
	  platform_bramQ_37_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_37_rWrPtr_D_IN;
	if (platform_bramQ_38_rCache_EN)
	  platform_bramQ_38_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_38_rCache_D_IN;
	if (platform_bramQ_38_rRdPtr_EN)
	  platform_bramQ_38_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_38_rRdPtr_D_IN;
	if (platform_bramQ_38_rWrPtr_EN)
	  platform_bramQ_38_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_38_rWrPtr_D_IN;
	if (platform_bramQ_39_rCache_EN)
	  platform_bramQ_39_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_39_rCache_D_IN;
	if (platform_bramQ_39_rRdPtr_EN)
	  platform_bramQ_39_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_39_rRdPtr_D_IN;
	if (platform_bramQ_39_rWrPtr_EN)
	  platform_bramQ_39_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_39_rWrPtr_D_IN;
	if (platform_bramQ_3_rCache_EN)
	  platform_bramQ_3_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_3_rCache_D_IN;
	if (platform_bramQ_3_rRdPtr_EN)
	  platform_bramQ_3_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_3_rRdPtr_D_IN;
	if (platform_bramQ_3_rWrPtr_EN)
	  platform_bramQ_3_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_3_rWrPtr_D_IN;
	if (platform_bramQ_40_rCache_EN)
	  platform_bramQ_40_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_40_rCache_D_IN;
	if (platform_bramQ_40_rRdPtr_EN)
	  platform_bramQ_40_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_40_rRdPtr_D_IN;
	if (platform_bramQ_40_rWrPtr_EN)
	  platform_bramQ_40_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_40_rWrPtr_D_IN;
	if (platform_bramQ_41_rCache_EN)
	  platform_bramQ_41_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_41_rCache_D_IN;
	if (platform_bramQ_41_rRdPtr_EN)
	  platform_bramQ_41_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_41_rRdPtr_D_IN;
	if (platform_bramQ_41_rWrPtr_EN)
	  platform_bramQ_41_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_41_rWrPtr_D_IN;
	if (platform_bramQ_42_rCache_EN)
	  platform_bramQ_42_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_42_rCache_D_IN;
	if (platform_bramQ_42_rRdPtr_EN)
	  platform_bramQ_42_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_42_rRdPtr_D_IN;
	if (platform_bramQ_42_rWrPtr_EN)
	  platform_bramQ_42_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_42_rWrPtr_D_IN;
	if (platform_bramQ_43_rCache_EN)
	  platform_bramQ_43_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_43_rCache_D_IN;
	if (platform_bramQ_43_rRdPtr_EN)
	  platform_bramQ_43_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_43_rRdPtr_D_IN;
	if (platform_bramQ_43_rWrPtr_EN)
	  platform_bramQ_43_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_43_rWrPtr_D_IN;
	if (platform_bramQ_44_rCache_EN)
	  platform_bramQ_44_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_44_rCache_D_IN;
	if (platform_bramQ_44_rRdPtr_EN)
	  platform_bramQ_44_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_44_rRdPtr_D_IN;
	if (platform_bramQ_44_rWrPtr_EN)
	  platform_bramQ_44_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_44_rWrPtr_D_IN;
	if (platform_bramQ_45_rCache_EN)
	  platform_bramQ_45_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_45_rCache_D_IN;
	if (platform_bramQ_45_rRdPtr_EN)
	  platform_bramQ_45_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_45_rRdPtr_D_IN;
	if (platform_bramQ_45_rWrPtr_EN)
	  platform_bramQ_45_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_45_rWrPtr_D_IN;
	if (platform_bramQ_46_rCache_EN)
	  platform_bramQ_46_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_46_rCache_D_IN;
	if (platform_bramQ_46_rRdPtr_EN)
	  platform_bramQ_46_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_46_rRdPtr_D_IN;
	if (platform_bramQ_46_rWrPtr_EN)
	  platform_bramQ_46_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_46_rWrPtr_D_IN;
	if (platform_bramQ_47_rCache_EN)
	  platform_bramQ_47_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_47_rCache_D_IN;
	if (platform_bramQ_47_rRdPtr_EN)
	  platform_bramQ_47_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_47_rRdPtr_D_IN;
	if (platform_bramQ_47_rWrPtr_EN)
	  platform_bramQ_47_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_47_rWrPtr_D_IN;
	if (platform_bramQ_48_rCache_EN)
	  platform_bramQ_48_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_48_rCache_D_IN;
	if (platform_bramQ_48_rRdPtr_EN)
	  platform_bramQ_48_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_48_rRdPtr_D_IN;
	if (platform_bramQ_48_rWrPtr_EN)
	  platform_bramQ_48_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_48_rWrPtr_D_IN;
	if (platform_bramQ_49_rCache_EN)
	  platform_bramQ_49_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_49_rCache_D_IN;
	if (platform_bramQ_49_rRdPtr_EN)
	  platform_bramQ_49_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_49_rRdPtr_D_IN;
	if (platform_bramQ_49_rWrPtr_EN)
	  platform_bramQ_49_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_49_rWrPtr_D_IN;
	if (platform_bramQ_4_rCache_EN)
	  platform_bramQ_4_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_4_rCache_D_IN;
	if (platform_bramQ_4_rRdPtr_EN)
	  platform_bramQ_4_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_4_rRdPtr_D_IN;
	if (platform_bramQ_4_rWrPtr_EN)
	  platform_bramQ_4_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_4_rWrPtr_D_IN;
	if (platform_bramQ_50_rCache_EN)
	  platform_bramQ_50_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_50_rCache_D_IN;
	if (platform_bramQ_50_rRdPtr_EN)
	  platform_bramQ_50_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_50_rRdPtr_D_IN;
	if (platform_bramQ_50_rWrPtr_EN)
	  platform_bramQ_50_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_50_rWrPtr_D_IN;
	if (platform_bramQ_51_rCache_EN)
	  platform_bramQ_51_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_51_rCache_D_IN;
	if (platform_bramQ_51_rRdPtr_EN)
	  platform_bramQ_51_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_51_rRdPtr_D_IN;
	if (platform_bramQ_51_rWrPtr_EN)
	  platform_bramQ_51_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_51_rWrPtr_D_IN;
	if (platform_bramQ_52_rCache_EN)
	  platform_bramQ_52_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_52_rCache_D_IN;
	if (platform_bramQ_52_rRdPtr_EN)
	  platform_bramQ_52_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_52_rRdPtr_D_IN;
	if (platform_bramQ_52_rWrPtr_EN)
	  platform_bramQ_52_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_52_rWrPtr_D_IN;
	if (platform_bramQ_53_rCache_EN)
	  platform_bramQ_53_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_53_rCache_D_IN;
	if (platform_bramQ_53_rRdPtr_EN)
	  platform_bramQ_53_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_53_rRdPtr_D_IN;
	if (platform_bramQ_53_rWrPtr_EN)
	  platform_bramQ_53_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_53_rWrPtr_D_IN;
	if (platform_bramQ_54_rCache_EN)
	  platform_bramQ_54_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_54_rCache_D_IN;
	if (platform_bramQ_54_rRdPtr_EN)
	  platform_bramQ_54_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_54_rRdPtr_D_IN;
	if (platform_bramQ_54_rWrPtr_EN)
	  platform_bramQ_54_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_54_rWrPtr_D_IN;
	if (platform_bramQ_55_rCache_EN)
	  platform_bramQ_55_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_55_rCache_D_IN;
	if (platform_bramQ_55_rRdPtr_EN)
	  platform_bramQ_55_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_55_rRdPtr_D_IN;
	if (platform_bramQ_55_rWrPtr_EN)
	  platform_bramQ_55_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_55_rWrPtr_D_IN;
	if (platform_bramQ_56_rCache_EN)
	  platform_bramQ_56_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_56_rCache_D_IN;
	if (platform_bramQ_56_rRdPtr_EN)
	  platform_bramQ_56_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_56_rRdPtr_D_IN;
	if (platform_bramQ_56_rWrPtr_EN)
	  platform_bramQ_56_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_56_rWrPtr_D_IN;
	if (platform_bramQ_57_rCache_EN)
	  platform_bramQ_57_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_57_rCache_D_IN;
	if (platform_bramQ_57_rRdPtr_EN)
	  platform_bramQ_57_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_57_rRdPtr_D_IN;
	if (platform_bramQ_57_rWrPtr_EN)
	  platform_bramQ_57_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_57_rWrPtr_D_IN;
	if (platform_bramQ_58_rCache_EN)
	  platform_bramQ_58_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_58_rCache_D_IN;
	if (platform_bramQ_58_rRdPtr_EN)
	  platform_bramQ_58_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_58_rRdPtr_D_IN;
	if (platform_bramQ_58_rWrPtr_EN)
	  platform_bramQ_58_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_58_rWrPtr_D_IN;
	if (platform_bramQ_59_rCache_EN)
	  platform_bramQ_59_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_59_rCache_D_IN;
	if (platform_bramQ_59_rRdPtr_EN)
	  platform_bramQ_59_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_59_rRdPtr_D_IN;
	if (platform_bramQ_59_rWrPtr_EN)
	  platform_bramQ_59_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_59_rWrPtr_D_IN;
	if (platform_bramQ_5_rCache_EN)
	  platform_bramQ_5_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_5_rCache_D_IN;
	if (platform_bramQ_5_rRdPtr_EN)
	  platform_bramQ_5_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_5_rRdPtr_D_IN;
	if (platform_bramQ_5_rWrPtr_EN)
	  platform_bramQ_5_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_5_rWrPtr_D_IN;
	if (platform_bramQ_60_rCache_EN)
	  platform_bramQ_60_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_60_rCache_D_IN;
	if (platform_bramQ_60_rRdPtr_EN)
	  platform_bramQ_60_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_60_rRdPtr_D_IN;
	if (platform_bramQ_60_rWrPtr_EN)
	  platform_bramQ_60_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_60_rWrPtr_D_IN;
	if (platform_bramQ_61_rCache_EN)
	  platform_bramQ_61_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_61_rCache_D_IN;
	if (platform_bramQ_61_rRdPtr_EN)
	  platform_bramQ_61_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_61_rRdPtr_D_IN;
	if (platform_bramQ_61_rWrPtr_EN)
	  platform_bramQ_61_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_61_rWrPtr_D_IN;
	if (platform_bramQ_62_rCache_EN)
	  platform_bramQ_62_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_62_rCache_D_IN;
	if (platform_bramQ_62_rRdPtr_EN)
	  platform_bramQ_62_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_62_rRdPtr_D_IN;
	if (platform_bramQ_62_rWrPtr_EN)
	  platform_bramQ_62_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_62_rWrPtr_D_IN;
	if (platform_bramQ_63_rCache_EN)
	  platform_bramQ_63_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_63_rCache_D_IN;
	if (platform_bramQ_63_rRdPtr_EN)
	  platform_bramQ_63_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_63_rRdPtr_D_IN;
	if (platform_bramQ_63_rWrPtr_EN)
	  platform_bramQ_63_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_63_rWrPtr_D_IN;
	if (platform_bramQ_64_rCache_EN)
	  platform_bramQ_64_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_64_rCache_D_IN;
	if (platform_bramQ_64_rRdPtr_EN)
	  platform_bramQ_64_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_64_rRdPtr_D_IN;
	if (platform_bramQ_64_rWrPtr_EN)
	  platform_bramQ_64_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_64_rWrPtr_D_IN;
	if (platform_bramQ_65_rCache_EN)
	  platform_bramQ_65_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_65_rCache_D_IN;
	if (platform_bramQ_65_rRdPtr_EN)
	  platform_bramQ_65_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_65_rRdPtr_D_IN;
	if (platform_bramQ_65_rWrPtr_EN)
	  platform_bramQ_65_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_65_rWrPtr_D_IN;
	if (platform_bramQ_66_rCache_EN)
	  platform_bramQ_66_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_66_rCache_D_IN;
	if (platform_bramQ_66_rRdPtr_EN)
	  platform_bramQ_66_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_66_rRdPtr_D_IN;
	if (platform_bramQ_66_rWrPtr_EN)
	  platform_bramQ_66_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_66_rWrPtr_D_IN;
	if (platform_bramQ_67_rCache_EN)
	  platform_bramQ_67_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_67_rCache_D_IN;
	if (platform_bramQ_67_rRdPtr_EN)
	  platform_bramQ_67_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_67_rRdPtr_D_IN;
	if (platform_bramQ_67_rWrPtr_EN)
	  platform_bramQ_67_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_67_rWrPtr_D_IN;
	if (platform_bramQ_68_rCache_EN)
	  platform_bramQ_68_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_68_rCache_D_IN;
	if (platform_bramQ_68_rRdPtr_EN)
	  platform_bramQ_68_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_68_rRdPtr_D_IN;
	if (platform_bramQ_68_rWrPtr_EN)
	  platform_bramQ_68_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_68_rWrPtr_D_IN;
	if (platform_bramQ_69_rCache_EN)
	  platform_bramQ_69_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_69_rCache_D_IN;
	if (platform_bramQ_69_rRdPtr_EN)
	  platform_bramQ_69_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_69_rRdPtr_D_IN;
	if (platform_bramQ_69_rWrPtr_EN)
	  platform_bramQ_69_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_69_rWrPtr_D_IN;
	if (platform_bramQ_6_rCache_EN)
	  platform_bramQ_6_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_6_rCache_D_IN;
	if (platform_bramQ_6_rRdPtr_EN)
	  platform_bramQ_6_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_6_rRdPtr_D_IN;
	if (platform_bramQ_6_rWrPtr_EN)
	  platform_bramQ_6_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_6_rWrPtr_D_IN;
	if (platform_bramQ_70_rCache_EN)
	  platform_bramQ_70_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_70_rCache_D_IN;
	if (platform_bramQ_70_rRdPtr_EN)
	  platform_bramQ_70_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_70_rRdPtr_D_IN;
	if (platform_bramQ_70_rWrPtr_EN)
	  platform_bramQ_70_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_70_rWrPtr_D_IN;
	if (platform_bramQ_71_rCache_EN)
	  platform_bramQ_71_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_71_rCache_D_IN;
	if (platform_bramQ_71_rRdPtr_EN)
	  platform_bramQ_71_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_71_rRdPtr_D_IN;
	if (platform_bramQ_71_rWrPtr_EN)
	  platform_bramQ_71_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_71_rWrPtr_D_IN;
	if (platform_bramQ_72_rCache_EN)
	  platform_bramQ_72_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_72_rCache_D_IN;
	if (platform_bramQ_72_rRdPtr_EN)
	  platform_bramQ_72_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_72_rRdPtr_D_IN;
	if (platform_bramQ_72_rWrPtr_EN)
	  platform_bramQ_72_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_72_rWrPtr_D_IN;
	if (platform_bramQ_73_rCache_EN)
	  platform_bramQ_73_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_73_rCache_D_IN;
	if (platform_bramQ_73_rRdPtr_EN)
	  platform_bramQ_73_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_73_rRdPtr_D_IN;
	if (platform_bramQ_73_rWrPtr_EN)
	  platform_bramQ_73_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_73_rWrPtr_D_IN;
	if (platform_bramQ_74_rCache_EN)
	  platform_bramQ_74_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_74_rCache_D_IN;
	if (platform_bramQ_74_rRdPtr_EN)
	  platform_bramQ_74_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_74_rRdPtr_D_IN;
	if (platform_bramQ_74_rWrPtr_EN)
	  platform_bramQ_74_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_74_rWrPtr_D_IN;
	if (platform_bramQ_75_rCache_EN)
	  platform_bramQ_75_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_75_rCache_D_IN;
	if (platform_bramQ_75_rRdPtr_EN)
	  platform_bramQ_75_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_75_rRdPtr_D_IN;
	if (platform_bramQ_75_rWrPtr_EN)
	  platform_bramQ_75_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_75_rWrPtr_D_IN;
	if (platform_bramQ_76_rCache_EN)
	  platform_bramQ_76_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_76_rCache_D_IN;
	if (platform_bramQ_76_rRdPtr_EN)
	  platform_bramQ_76_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_76_rRdPtr_D_IN;
	if (platform_bramQ_76_rWrPtr_EN)
	  platform_bramQ_76_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_76_rWrPtr_D_IN;
	if (platform_bramQ_77_rCache_EN)
	  platform_bramQ_77_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_77_rCache_D_IN;
	if (platform_bramQ_77_rRdPtr_EN)
	  platform_bramQ_77_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_77_rRdPtr_D_IN;
	if (platform_bramQ_77_rWrPtr_EN)
	  platform_bramQ_77_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_77_rWrPtr_D_IN;
	if (platform_bramQ_78_rCache_EN)
	  platform_bramQ_78_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_78_rCache_D_IN;
	if (platform_bramQ_78_rRdPtr_EN)
	  platform_bramQ_78_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_78_rRdPtr_D_IN;
	if (platform_bramQ_78_rWrPtr_EN)
	  platform_bramQ_78_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_78_rWrPtr_D_IN;
	if (platform_bramQ_79_rCache_EN)
	  platform_bramQ_79_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_79_rCache_D_IN;
	if (platform_bramQ_79_rRdPtr_EN)
	  platform_bramQ_79_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_79_rRdPtr_D_IN;
	if (platform_bramQ_79_rWrPtr_EN)
	  platform_bramQ_79_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_79_rWrPtr_D_IN;
	if (platform_bramQ_7_rCache_EN)
	  platform_bramQ_7_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_7_rCache_D_IN;
	if (platform_bramQ_7_rRdPtr_EN)
	  platform_bramQ_7_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_7_rRdPtr_D_IN;
	if (platform_bramQ_7_rWrPtr_EN)
	  platform_bramQ_7_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_7_rWrPtr_D_IN;
	if (platform_bramQ_80_rCache_EN)
	  platform_bramQ_80_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_80_rCache_D_IN;
	if (platform_bramQ_80_rRdPtr_EN)
	  platform_bramQ_80_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_80_rRdPtr_D_IN;
	if (platform_bramQ_80_rWrPtr_EN)
	  platform_bramQ_80_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_80_rWrPtr_D_IN;
	if (platform_bramQ_81_rCache_EN)
	  platform_bramQ_81_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_81_rCache_D_IN;
	if (platform_bramQ_81_rRdPtr_EN)
	  platform_bramQ_81_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_81_rRdPtr_D_IN;
	if (platform_bramQ_81_rWrPtr_EN)
	  platform_bramQ_81_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_81_rWrPtr_D_IN;
	if (platform_bramQ_82_rCache_EN)
	  platform_bramQ_82_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_82_rCache_D_IN;
	if (platform_bramQ_82_rRdPtr_EN)
	  platform_bramQ_82_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_82_rRdPtr_D_IN;
	if (platform_bramQ_82_rWrPtr_EN)
	  platform_bramQ_82_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_82_rWrPtr_D_IN;
	if (platform_bramQ_83_rCache_EN)
	  platform_bramQ_83_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_83_rCache_D_IN;
	if (platform_bramQ_83_rRdPtr_EN)
	  platform_bramQ_83_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_83_rRdPtr_D_IN;
	if (platform_bramQ_83_rWrPtr_EN)
	  platform_bramQ_83_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_83_rWrPtr_D_IN;
	if (platform_bramQ_84_rCache_EN)
	  platform_bramQ_84_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_84_rCache_D_IN;
	if (platform_bramQ_84_rRdPtr_EN)
	  platform_bramQ_84_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_84_rRdPtr_D_IN;
	if (platform_bramQ_84_rWrPtr_EN)
	  platform_bramQ_84_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_84_rWrPtr_D_IN;
	if (platform_bramQ_85_rCache_EN)
	  platform_bramQ_85_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_85_rCache_D_IN;
	if (platform_bramQ_85_rRdPtr_EN)
	  platform_bramQ_85_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_85_rRdPtr_D_IN;
	if (platform_bramQ_85_rWrPtr_EN)
	  platform_bramQ_85_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_85_rWrPtr_D_IN;
	if (platform_bramQ_86_rCache_EN)
	  platform_bramQ_86_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_86_rCache_D_IN;
	if (platform_bramQ_86_rRdPtr_EN)
	  platform_bramQ_86_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_86_rRdPtr_D_IN;
	if (platform_bramQ_86_rWrPtr_EN)
	  platform_bramQ_86_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_86_rWrPtr_D_IN;
	if (platform_bramQ_87_rCache_EN)
	  platform_bramQ_87_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_87_rCache_D_IN;
	if (platform_bramQ_87_rRdPtr_EN)
	  platform_bramQ_87_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_87_rRdPtr_D_IN;
	if (platform_bramQ_87_rWrPtr_EN)
	  platform_bramQ_87_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_87_rWrPtr_D_IN;
	if (platform_bramQ_88_rCache_EN)
	  platform_bramQ_88_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_88_rCache_D_IN;
	if (platform_bramQ_88_rRdPtr_EN)
	  platform_bramQ_88_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_88_rRdPtr_D_IN;
	if (platform_bramQ_88_rWrPtr_EN)
	  platform_bramQ_88_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_88_rWrPtr_D_IN;
	if (platform_bramQ_89_rCache_EN)
	  platform_bramQ_89_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_89_rCache_D_IN;
	if (platform_bramQ_89_rRdPtr_EN)
	  platform_bramQ_89_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_89_rRdPtr_D_IN;
	if (platform_bramQ_89_rWrPtr_EN)
	  platform_bramQ_89_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_89_rWrPtr_D_IN;
	if (platform_bramQ_8_rCache_EN)
	  platform_bramQ_8_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_8_rCache_D_IN;
	if (platform_bramQ_8_rRdPtr_EN)
	  platform_bramQ_8_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_8_rRdPtr_D_IN;
	if (platform_bramQ_8_rWrPtr_EN)
	  platform_bramQ_8_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_8_rWrPtr_D_IN;
	if (platform_bramQ_90_rCache_EN)
	  platform_bramQ_90_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_90_rCache_D_IN;
	if (platform_bramQ_90_rRdPtr_EN)
	  platform_bramQ_90_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_90_rRdPtr_D_IN;
	if (platform_bramQ_90_rWrPtr_EN)
	  platform_bramQ_90_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_90_rWrPtr_D_IN;
	if (platform_bramQ_91_rCache_EN)
	  platform_bramQ_91_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_91_rCache_D_IN;
	if (platform_bramQ_91_rRdPtr_EN)
	  platform_bramQ_91_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_91_rRdPtr_D_IN;
	if (platform_bramQ_91_rWrPtr_EN)
	  platform_bramQ_91_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_91_rWrPtr_D_IN;
	if (platform_bramQ_92_rCache_EN)
	  platform_bramQ_92_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_92_rCache_D_IN;
	if (platform_bramQ_92_rRdPtr_EN)
	  platform_bramQ_92_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_92_rRdPtr_D_IN;
	if (platform_bramQ_92_rWrPtr_EN)
	  platform_bramQ_92_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_92_rWrPtr_D_IN;
	if (platform_bramQ_93_rCache_EN)
	  platform_bramQ_93_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_93_rCache_D_IN;
	if (platform_bramQ_93_rRdPtr_EN)
	  platform_bramQ_93_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_93_rRdPtr_D_IN;
	if (platform_bramQ_93_rWrPtr_EN)
	  platform_bramQ_93_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_93_rWrPtr_D_IN;
	if (platform_bramQ_94_rCache_EN)
	  platform_bramQ_94_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_94_rCache_D_IN;
	if (platform_bramQ_94_rRdPtr_EN)
	  platform_bramQ_94_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_94_rRdPtr_D_IN;
	if (platform_bramQ_94_rWrPtr_EN)
	  platform_bramQ_94_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_94_rWrPtr_D_IN;
	if (platform_bramQ_95_rCache_EN)
	  platform_bramQ_95_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_95_rCache_D_IN;
	if (platform_bramQ_95_rRdPtr_EN)
	  platform_bramQ_95_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_95_rRdPtr_D_IN;
	if (platform_bramQ_95_rWrPtr_EN)
	  platform_bramQ_95_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_95_rWrPtr_D_IN;
	if (platform_bramQ_96_rCache_EN)
	  platform_bramQ_96_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_96_rCache_D_IN;
	if (platform_bramQ_96_rRdPtr_EN)
	  platform_bramQ_96_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_96_rRdPtr_D_IN;
	if (platform_bramQ_96_rWrPtr_EN)
	  platform_bramQ_96_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_96_rWrPtr_D_IN;
	if (platform_bramQ_97_rCache_EN)
	  platform_bramQ_97_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_97_rCache_D_IN;
	if (platform_bramQ_97_rRdPtr_EN)
	  platform_bramQ_97_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_97_rRdPtr_D_IN;
	if (platform_bramQ_97_rWrPtr_EN)
	  platform_bramQ_97_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_97_rWrPtr_D_IN;
	if (platform_bramQ_98_rCache_EN)
	  platform_bramQ_98_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_98_rCache_D_IN;
	if (platform_bramQ_98_rRdPtr_EN)
	  platform_bramQ_98_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_98_rRdPtr_D_IN;
	if (platform_bramQ_98_rWrPtr_EN)
	  platform_bramQ_98_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_98_rWrPtr_D_IN;
	if (platform_bramQ_99_rCache_EN)
	  platform_bramQ_99_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_99_rCache_D_IN;
	if (platform_bramQ_99_rRdPtr_EN)
	  platform_bramQ_99_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_99_rRdPtr_D_IN;
	if (platform_bramQ_99_rWrPtr_EN)
	  platform_bramQ_99_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_99_rWrPtr_D_IN;
	if (platform_bramQ_9_rCache_EN)
	  platform_bramQ_9_rCache <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_9_rCache_D_IN;
	if (platform_bramQ_9_rRdPtr_EN)
	  platform_bramQ_9_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_9_rRdPtr_D_IN;
	if (platform_bramQ_9_rWrPtr_EN)
	  platform_bramQ_9_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      platform_bramQ_9_rWrPtr_D_IN;
      end
  end

  always@(posedge clockdiv2_fastbuf_O)
  begin
    if (clockdiv2_count_EN)
      clockdiv2_count <= `BSV_ASSIGNMENT_DELAY clockdiv2_count_D_IN;
  end

  always@(posedge auroraIfc_CLK_clk)
  begin
    if (auroraIfc_RST_N_rst == `BSV_RESET_VALUE)
      begin
        ledC <= `BSV_ASSIGNMENT_DELAY 32'd0;
      end
    else
      begin
        if (ledC_EN) ledC <= `BSV_ASSIGNMENT_DELAY ledC_D_IN;
      end
  end

  always@(posedge clockdiv2_fastbuf_O or
	  `BSV_RESET_EDGE clockdiv2_fastrst_OUT_RST)
  if (clockdiv2_fastrst_OUT_RST == `BSV_RESET_VALUE)
    begin
      clockdiv2_fToggle_D1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      clockdiv2_slowClockEn <= `BSV_ASSIGNMENT_DELAY 1'd0;
    end
  else
    begin
      if (clockdiv2_fToggle_D1_EN)
	clockdiv2_fToggle_D1 <= `BSV_ASSIGNMENT_DELAY
	    clockdiv2_fToggle_D1_D_IN;
      if (clockdiv2_slowClockEn_EN)
	clockdiv2_slowClockEn <= `BSV_ASSIGNMENT_DELAY
	    clockdiv2_slowClockEn_D_IN;
    end

  always@(posedge clockdiv2_slowbuf_O or
	  `BSV_RESET_EDGE clockdiv2_slowrst_OUT_RST)
  if (clockdiv2_slowrst_OUT_RST == `BSV_RESET_VALUE)
    begin
      clockdiv2_sToggle <= `BSV_ASSIGNMENT_DELAY 1'd0;
    end
  else
    begin
      if (clockdiv2_sToggle_EN)
	clockdiv2_sToggle <= `BSV_ASSIGNMENT_DELAY clockdiv2_sToggle_D_IN;
    end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    auroraResetCounter = 32'hAAAAAAAA;
    clockdiv2_count = 5'h0A;
    clockdiv2_fToggle_D1 = 1'h0;
    clockdiv2_sToggle = 1'h0;
    clockdiv2_slowClockEn = 1'h0;
    ledC = 32'hAAAAAAAA;
    ledV = 32'hAAAAAAAA;
    platform_auroraDummy = 32'hAAAAAAAA;
    platform_auroraStat = 1'h0;
    platform_bramQ_0_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_0_rRdPtr = 6'h2A;
    platform_bramQ_0_rWrPtr = 6'h2A;
    platform_bramQ_100_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_100_rRdPtr = 6'h2A;
    platform_bramQ_100_rWrPtr = 6'h2A;
    platform_bramQ_101_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_101_rRdPtr = 6'h2A;
    platform_bramQ_101_rWrPtr = 6'h2A;
    platform_bramQ_102_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_102_rRdPtr = 6'h2A;
    platform_bramQ_102_rWrPtr = 6'h2A;
    platform_bramQ_103_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_103_rRdPtr = 6'h2A;
    platform_bramQ_103_rWrPtr = 6'h2A;
    platform_bramQ_104_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_104_rRdPtr = 6'h2A;
    platform_bramQ_104_rWrPtr = 6'h2A;
    platform_bramQ_105_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_105_rRdPtr = 6'h2A;
    platform_bramQ_105_rWrPtr = 6'h2A;
    platform_bramQ_106_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_106_rRdPtr = 6'h2A;
    platform_bramQ_106_rWrPtr = 6'h2A;
    platform_bramQ_107_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_107_rRdPtr = 6'h2A;
    platform_bramQ_107_rWrPtr = 6'h2A;
    platform_bramQ_108_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_108_rRdPtr = 6'h2A;
    platform_bramQ_108_rWrPtr = 6'h2A;
    platform_bramQ_109_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_109_rRdPtr = 6'h2A;
    platform_bramQ_109_rWrPtr = 6'h2A;
    platform_bramQ_10_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_10_rRdPtr = 6'h2A;
    platform_bramQ_10_rWrPtr = 6'h2A;
    platform_bramQ_110_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_110_rRdPtr = 6'h2A;
    platform_bramQ_110_rWrPtr = 6'h2A;
    platform_bramQ_111_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_111_rRdPtr = 6'h2A;
    platform_bramQ_111_rWrPtr = 6'h2A;
    platform_bramQ_112_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_112_rRdPtr = 6'h2A;
    platform_bramQ_112_rWrPtr = 6'h2A;
    platform_bramQ_113_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_113_rRdPtr = 6'h2A;
    platform_bramQ_113_rWrPtr = 6'h2A;
    platform_bramQ_114_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_114_rRdPtr = 6'h2A;
    platform_bramQ_114_rWrPtr = 6'h2A;
    platform_bramQ_115_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_115_rRdPtr = 6'h2A;
    platform_bramQ_115_rWrPtr = 6'h2A;
    platform_bramQ_116_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_116_rRdPtr = 6'h2A;
    platform_bramQ_116_rWrPtr = 6'h2A;
    platform_bramQ_117_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_117_rRdPtr = 6'h2A;
    platform_bramQ_117_rWrPtr = 6'h2A;
    platform_bramQ_118_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_118_rRdPtr = 6'h2A;
    platform_bramQ_118_rWrPtr = 6'h2A;
    platform_bramQ_119_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_119_rRdPtr = 6'h2A;
    platform_bramQ_119_rWrPtr = 6'h2A;
    platform_bramQ_11_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_11_rRdPtr = 6'h2A;
    platform_bramQ_11_rWrPtr = 6'h2A;
    platform_bramQ_120_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_120_rRdPtr = 6'h2A;
    platform_bramQ_120_rWrPtr = 6'h2A;
    platform_bramQ_121_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_121_rRdPtr = 6'h2A;
    platform_bramQ_121_rWrPtr = 6'h2A;
    platform_bramQ_122_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_122_rRdPtr = 6'h2A;
    platform_bramQ_122_rWrPtr = 6'h2A;
    platform_bramQ_123_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_123_rRdPtr = 6'h2A;
    platform_bramQ_123_rWrPtr = 6'h2A;
    platform_bramQ_124_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_124_rRdPtr = 6'h2A;
    platform_bramQ_124_rWrPtr = 6'h2A;
    platform_bramQ_125_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_125_rRdPtr = 6'h2A;
    platform_bramQ_125_rWrPtr = 6'h2A;
    platform_bramQ_126_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_126_rRdPtr = 6'h2A;
    platform_bramQ_126_rWrPtr = 6'h2A;
    platform_bramQ_127_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_127_rRdPtr = 6'h2A;
    platform_bramQ_127_rWrPtr = 6'h2A;
    platform_bramQ_12_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_12_rRdPtr = 6'h2A;
    platform_bramQ_12_rWrPtr = 6'h2A;
    platform_bramQ_13_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_13_rRdPtr = 6'h2A;
    platform_bramQ_13_rWrPtr = 6'h2A;
    platform_bramQ_14_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_14_rRdPtr = 6'h2A;
    platform_bramQ_14_rWrPtr = 6'h2A;
    platform_bramQ_15_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_15_rRdPtr = 6'h2A;
    platform_bramQ_15_rWrPtr = 6'h2A;
    platform_bramQ_16_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_16_rRdPtr = 6'h2A;
    platform_bramQ_16_rWrPtr = 6'h2A;
    platform_bramQ_17_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_17_rRdPtr = 6'h2A;
    platform_bramQ_17_rWrPtr = 6'h2A;
    platform_bramQ_18_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_18_rRdPtr = 6'h2A;
    platform_bramQ_18_rWrPtr = 6'h2A;
    platform_bramQ_19_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_19_rRdPtr = 6'h2A;
    platform_bramQ_19_rWrPtr = 6'h2A;
    platform_bramQ_1_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_1_rRdPtr = 6'h2A;
    platform_bramQ_1_rWrPtr = 6'h2A;
    platform_bramQ_20_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_20_rRdPtr = 6'h2A;
    platform_bramQ_20_rWrPtr = 6'h2A;
    platform_bramQ_21_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_21_rRdPtr = 6'h2A;
    platform_bramQ_21_rWrPtr = 6'h2A;
    platform_bramQ_22_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_22_rRdPtr = 6'h2A;
    platform_bramQ_22_rWrPtr = 6'h2A;
    platform_bramQ_23_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_23_rRdPtr = 6'h2A;
    platform_bramQ_23_rWrPtr = 6'h2A;
    platform_bramQ_24_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_24_rRdPtr = 6'h2A;
    platform_bramQ_24_rWrPtr = 6'h2A;
    platform_bramQ_25_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_25_rRdPtr = 6'h2A;
    platform_bramQ_25_rWrPtr = 6'h2A;
    platform_bramQ_26_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_26_rRdPtr = 6'h2A;
    platform_bramQ_26_rWrPtr = 6'h2A;
    platform_bramQ_27_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_27_rRdPtr = 6'h2A;
    platform_bramQ_27_rWrPtr = 6'h2A;
    platform_bramQ_28_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_28_rRdPtr = 6'h2A;
    platform_bramQ_28_rWrPtr = 6'h2A;
    platform_bramQ_29_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_29_rRdPtr = 6'h2A;
    platform_bramQ_29_rWrPtr = 6'h2A;
    platform_bramQ_2_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_2_rRdPtr = 6'h2A;
    platform_bramQ_2_rWrPtr = 6'h2A;
    platform_bramQ_30_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_30_rRdPtr = 6'h2A;
    platform_bramQ_30_rWrPtr = 6'h2A;
    platform_bramQ_31_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_31_rRdPtr = 6'h2A;
    platform_bramQ_31_rWrPtr = 6'h2A;
    platform_bramQ_32_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_32_rRdPtr = 6'h2A;
    platform_bramQ_32_rWrPtr = 6'h2A;
    platform_bramQ_33_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_33_rRdPtr = 6'h2A;
    platform_bramQ_33_rWrPtr = 6'h2A;
    platform_bramQ_34_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_34_rRdPtr = 6'h2A;
    platform_bramQ_34_rWrPtr = 6'h2A;
    platform_bramQ_35_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_35_rRdPtr = 6'h2A;
    platform_bramQ_35_rWrPtr = 6'h2A;
    platform_bramQ_36_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_36_rRdPtr = 6'h2A;
    platform_bramQ_36_rWrPtr = 6'h2A;
    platform_bramQ_37_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_37_rRdPtr = 6'h2A;
    platform_bramQ_37_rWrPtr = 6'h2A;
    platform_bramQ_38_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_38_rRdPtr = 6'h2A;
    platform_bramQ_38_rWrPtr = 6'h2A;
    platform_bramQ_39_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_39_rRdPtr = 6'h2A;
    platform_bramQ_39_rWrPtr = 6'h2A;
    platform_bramQ_3_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_3_rRdPtr = 6'h2A;
    platform_bramQ_3_rWrPtr = 6'h2A;
    platform_bramQ_40_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_40_rRdPtr = 6'h2A;
    platform_bramQ_40_rWrPtr = 6'h2A;
    platform_bramQ_41_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_41_rRdPtr = 6'h2A;
    platform_bramQ_41_rWrPtr = 6'h2A;
    platform_bramQ_42_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_42_rRdPtr = 6'h2A;
    platform_bramQ_42_rWrPtr = 6'h2A;
    platform_bramQ_43_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_43_rRdPtr = 6'h2A;
    platform_bramQ_43_rWrPtr = 6'h2A;
    platform_bramQ_44_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_44_rRdPtr = 6'h2A;
    platform_bramQ_44_rWrPtr = 6'h2A;
    platform_bramQ_45_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_45_rRdPtr = 6'h2A;
    platform_bramQ_45_rWrPtr = 6'h2A;
    platform_bramQ_46_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_46_rRdPtr = 6'h2A;
    platform_bramQ_46_rWrPtr = 6'h2A;
    platform_bramQ_47_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_47_rRdPtr = 6'h2A;
    platform_bramQ_47_rWrPtr = 6'h2A;
    platform_bramQ_48_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_48_rRdPtr = 6'h2A;
    platform_bramQ_48_rWrPtr = 6'h2A;
    platform_bramQ_49_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_49_rRdPtr = 6'h2A;
    platform_bramQ_49_rWrPtr = 6'h2A;
    platform_bramQ_4_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_4_rRdPtr = 6'h2A;
    platform_bramQ_4_rWrPtr = 6'h2A;
    platform_bramQ_50_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_50_rRdPtr = 6'h2A;
    platform_bramQ_50_rWrPtr = 6'h2A;
    platform_bramQ_51_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_51_rRdPtr = 6'h2A;
    platform_bramQ_51_rWrPtr = 6'h2A;
    platform_bramQ_52_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_52_rRdPtr = 6'h2A;
    platform_bramQ_52_rWrPtr = 6'h2A;
    platform_bramQ_53_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_53_rRdPtr = 6'h2A;
    platform_bramQ_53_rWrPtr = 6'h2A;
    platform_bramQ_54_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_54_rRdPtr = 6'h2A;
    platform_bramQ_54_rWrPtr = 6'h2A;
    platform_bramQ_55_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_55_rRdPtr = 6'h2A;
    platform_bramQ_55_rWrPtr = 6'h2A;
    platform_bramQ_56_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_56_rRdPtr = 6'h2A;
    platform_bramQ_56_rWrPtr = 6'h2A;
    platform_bramQ_57_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_57_rRdPtr = 6'h2A;
    platform_bramQ_57_rWrPtr = 6'h2A;
    platform_bramQ_58_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_58_rRdPtr = 6'h2A;
    platform_bramQ_58_rWrPtr = 6'h2A;
    platform_bramQ_59_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_59_rRdPtr = 6'h2A;
    platform_bramQ_59_rWrPtr = 6'h2A;
    platform_bramQ_5_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_5_rRdPtr = 6'h2A;
    platform_bramQ_5_rWrPtr = 6'h2A;
    platform_bramQ_60_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_60_rRdPtr = 6'h2A;
    platform_bramQ_60_rWrPtr = 6'h2A;
    platform_bramQ_61_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_61_rRdPtr = 6'h2A;
    platform_bramQ_61_rWrPtr = 6'h2A;
    platform_bramQ_62_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_62_rRdPtr = 6'h2A;
    platform_bramQ_62_rWrPtr = 6'h2A;
    platform_bramQ_63_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_63_rRdPtr = 6'h2A;
    platform_bramQ_63_rWrPtr = 6'h2A;
    platform_bramQ_64_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_64_rRdPtr = 6'h2A;
    platform_bramQ_64_rWrPtr = 6'h2A;
    platform_bramQ_65_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_65_rRdPtr = 6'h2A;
    platform_bramQ_65_rWrPtr = 6'h2A;
    platform_bramQ_66_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_66_rRdPtr = 6'h2A;
    platform_bramQ_66_rWrPtr = 6'h2A;
    platform_bramQ_67_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_67_rRdPtr = 6'h2A;
    platform_bramQ_67_rWrPtr = 6'h2A;
    platform_bramQ_68_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_68_rRdPtr = 6'h2A;
    platform_bramQ_68_rWrPtr = 6'h2A;
    platform_bramQ_69_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_69_rRdPtr = 6'h2A;
    platform_bramQ_69_rWrPtr = 6'h2A;
    platform_bramQ_6_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_6_rRdPtr = 6'h2A;
    platform_bramQ_6_rWrPtr = 6'h2A;
    platform_bramQ_70_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_70_rRdPtr = 6'h2A;
    platform_bramQ_70_rWrPtr = 6'h2A;
    platform_bramQ_71_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_71_rRdPtr = 6'h2A;
    platform_bramQ_71_rWrPtr = 6'h2A;
    platform_bramQ_72_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_72_rRdPtr = 6'h2A;
    platform_bramQ_72_rWrPtr = 6'h2A;
    platform_bramQ_73_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_73_rRdPtr = 6'h2A;
    platform_bramQ_73_rWrPtr = 6'h2A;
    platform_bramQ_74_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_74_rRdPtr = 6'h2A;
    platform_bramQ_74_rWrPtr = 6'h2A;
    platform_bramQ_75_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_75_rRdPtr = 6'h2A;
    platform_bramQ_75_rWrPtr = 6'h2A;
    platform_bramQ_76_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_76_rRdPtr = 6'h2A;
    platform_bramQ_76_rWrPtr = 6'h2A;
    platform_bramQ_77_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_77_rRdPtr = 6'h2A;
    platform_bramQ_77_rWrPtr = 6'h2A;
    platform_bramQ_78_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_78_rRdPtr = 6'h2A;
    platform_bramQ_78_rWrPtr = 6'h2A;
    platform_bramQ_79_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_79_rRdPtr = 6'h2A;
    platform_bramQ_79_rWrPtr = 6'h2A;
    platform_bramQ_7_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_7_rRdPtr = 6'h2A;
    platform_bramQ_7_rWrPtr = 6'h2A;
    platform_bramQ_80_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_80_rRdPtr = 6'h2A;
    platform_bramQ_80_rWrPtr = 6'h2A;
    platform_bramQ_81_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_81_rRdPtr = 6'h2A;
    platform_bramQ_81_rWrPtr = 6'h2A;
    platform_bramQ_82_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_82_rRdPtr = 6'h2A;
    platform_bramQ_82_rWrPtr = 6'h2A;
    platform_bramQ_83_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_83_rRdPtr = 6'h2A;
    platform_bramQ_83_rWrPtr = 6'h2A;
    platform_bramQ_84_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_84_rRdPtr = 6'h2A;
    platform_bramQ_84_rWrPtr = 6'h2A;
    platform_bramQ_85_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_85_rRdPtr = 6'h2A;
    platform_bramQ_85_rWrPtr = 6'h2A;
    platform_bramQ_86_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_86_rRdPtr = 6'h2A;
    platform_bramQ_86_rWrPtr = 6'h2A;
    platform_bramQ_87_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_87_rRdPtr = 6'h2A;
    platform_bramQ_87_rWrPtr = 6'h2A;
    platform_bramQ_88_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_88_rRdPtr = 6'h2A;
    platform_bramQ_88_rWrPtr = 6'h2A;
    platform_bramQ_89_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_89_rRdPtr = 6'h2A;
    platform_bramQ_89_rWrPtr = 6'h2A;
    platform_bramQ_8_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_8_rRdPtr = 6'h2A;
    platform_bramQ_8_rWrPtr = 6'h2A;
    platform_bramQ_90_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_90_rRdPtr = 6'h2A;
    platform_bramQ_90_rWrPtr = 6'h2A;
    platform_bramQ_91_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_91_rRdPtr = 6'h2A;
    platform_bramQ_91_rWrPtr = 6'h2A;
    platform_bramQ_92_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_92_rRdPtr = 6'h2A;
    platform_bramQ_92_rWrPtr = 6'h2A;
    platform_bramQ_93_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_93_rRdPtr = 6'h2A;
    platform_bramQ_93_rWrPtr = 6'h2A;
    platform_bramQ_94_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_94_rRdPtr = 6'h2A;
    platform_bramQ_94_rWrPtr = 6'h2A;
    platform_bramQ_95_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_95_rRdPtr = 6'h2A;
    platform_bramQ_95_rWrPtr = 6'h2A;
    platform_bramQ_96_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_96_rRdPtr = 6'h2A;
    platform_bramQ_96_rWrPtr = 6'h2A;
    platform_bramQ_97_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_97_rRdPtr = 6'h2A;
    platform_bramQ_97_rWrPtr = 6'h2A;
    platform_bramQ_98_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_98_rRdPtr = 6'h2A;
    platform_bramQ_98_rWrPtr = 6'h2A;
    platform_bramQ_99_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_99_rRdPtr = 6'h2A;
    platform_bramQ_99_rWrPtr = 6'h2A;
    platform_bramQ_9_rCache = 71'h2AAAAAAAAAAAAAAAAA;
    platform_bramQ_9_rRdPtr = 6'h2A;
    platform_bramQ_9_rWrPtr = 6'h2A;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkControllerTop

