// Seed: 4150991794
module module_0 (
    output wor id_0,
    output wire id_1,
    output supply1 id_2,
    output supply0 id_3
);
  assign id_0 = id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1
);
  assign id_3 = id_0;
  wire id_4;
  module_0(
      id_3, id_3, id_3, id_3
  );
  wire id_5;
  wire id_6;
  id_7(
      .id_0(1'b0), .id_1(id_1), .id_2(id_3), .id_3(1), .id_4(1), .id_5(id_5), .id_6()
  );
  uwire id_8 = {1'b0{1}};
endmodule
