module hazard(IDRegRs,IDRegRt,EXRegRt,EXMemRead,PCWrite,IFIDWrite,HazMuxCon); 
 input wire [3:0] IDRegRs,IDRegRt,EXRegRt; 
 input wire EXMemRead; 
 reg PCWrite, IFIDWrite, HazMuxCon; 
 output wire  PCWrite, IFIDWrite, HazMuxCon;

 always@(IDRegRs,IDRegRt,EXRegRt,EXMemRead) 
 begin
//changed this to &=>&& and | =>||
 if(EXMemRead==1'b1&&((EXRegRt == IDRegRs)||(EXRegRt == IDRegRt))) 
 begin//stall 
 PCWrite = 0; 
 IFIDWrite = 0; 
 HazMuxCon = 1; 
 end 
 else 
 begin//no stall 
 PCWrite = 1; 
 IFIDWrite = 1; 
 HazMuxCon = 0; 
 
 end 
 end
 assign  PCWrite = PCWrite;
 assign IFIDWrite = IFIDWrite;
 assign HazMuxCon = HazMuxCon;
endmodule 



