<dec f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='175' type='void llvm::HexagonInstrInfo::copyPhysReg(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, const llvm::DebugLoc &amp; DL, llvm::MCRegister DestReg, llvm::MCRegister SrcReg, bool KillSrc) const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='167'>/// Emit instructions to copy a pair of physical registers.
  ///
  /// This function should support copies within any legal register class as
  /// well as any cross-class copies created during instruction selection.
  ///
  /// The source and destination registers may overlap, which may require a
  /// careful implementation when multiple copy instructions are required for
  /// large registers. See for example the ARM target.</doc>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='947' c='_ZNK4llvm15TargetInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='812' ll='911' type='void llvm::HexagonInstrInfo::copyPhysReg(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, const llvm::DebugLoc &amp; DL, llvm::MCRegister DestReg, llvm::MCRegister SrcReg, bool KillSrc) const'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1039' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1070' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1079' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
