// Seed: 2589043633
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_8 = 0;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    inout wor id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9
    , id_14,
    input tri1 id_10,
    input wand id_11,
    output uwire id_12
);
  wire  id_15;
  logic id_16;
  ;
  logic [1 : 1] id_17[{  -1 'd0 ,  -1  } : 1  ==  -1];
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17
  );
endmodule
