// Seed: 2091437923
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output logic id_7,
    input id_8,
    input id_9,
    output id_10,
    inout id_11,
    output id_12,
    output logic id_13,
    output id_14,
    input id_15,
    input id_16,
    input id_17,
    output id_18,
    output id_19
);
  type_27 id_20 (
      .id_0(1),
      .id_1(id_12),
      .id_2(id_16[1]),
      .id_3(1),
      .id_4(id_17),
      .id_5(1),
      .id_6(id_10),
      .id_7(1)
  );
endmodule
primitive id_10(id_9, id_11);
  input id_20;
  reg id_21;
  output id_22;
  table
    0 1 ? 0 x 1 : 0;
    0 1 ? 0 : 1;
    p x 0 : 0;
  endtable
endprimitive
`default_nettype id_7
