Analysis & Synthesis report for adc_mic_lcd
Tue May 30 11:32:58 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue May 30 11:32:58 2017           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; adc_mic_lcd                                 ;
; Top-level Entity Name              ; adc_mic_lcd                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; adc_mic_lcd        ; adc_mic_lcd        ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue May 30 11:32:46 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/input_debounce.v
    Info (12023): Found entity 1: input_debounce File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/input_debounce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/pulse_width_modulation_gen.v
    Info (12023): Found entity 1: pulse_width_modulation_gen File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/pulse_width_modulation_gen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file v/filter.v
    Info (12023): Found entity 1: filter File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/filter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/adc_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v
    Info (12023): Found entity 1: adc_qsys_modular_adc_0 File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 38
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 99
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_3p92 File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 131
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 218
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/VGA_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_rom.v
    Info (12023): Found entity 1: SPI_ROM File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/SPI_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_ram.v
    Info (12023): Found entity 1: SPI_RAM File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/SPI_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/sound_to_mtl2.v
    Info (12023): Found entity 1: SOUND_TO_MTL2 File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/SOUND_TO_MTL2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_vga.v
    Info (12023): Found entity 1: PLL_VGA File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/PLL_VGA.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/pipo.v
    Info (12023): Found entity 1: PIPO File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/PIPO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/peak_delay.v
    Info (12023): Found entity 1: PEAK_DELAY File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/PEAK_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/max10_adc.v
    Info (12023): Found entity 1: MAX10_ADC File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/MAX10_ADC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/led_meter.v
    Info (12023): Found entity 1: LED_METER File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/LED_METER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2s_assess.v
    Info (12023): Found entity 1: I2S_ASSESS File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/I2S_ASSESS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/dac16.v
    Info (12023): Found entity 1: DAC16 File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/DAC16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_srce.v
    Info (12023): Found entity 1: AUDIO_SRCE File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/AUDIO_SRCE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_spi_ctl_rd.v
    Info (12023): Found entity 1: AUDIO_SPI_CTL_RD File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/AUDIO_SPI_CTL_RD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_pll.v
    Info (12023): Found entity 1: AUDIO_PLL File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/AUDIO_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/fifo.v
    Info (12023): Found entity 1: fifo File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/fifo.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file v/simple_dpram_sclk.v
    Info (12023): Found entity 1: simple_dpram_sclk File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/simple_dpram_sclk.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file v/shiftreg.v
    Info (12023): Found entity 1: dff_chain_4 File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/shiftreg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/lfsr.v
    Info (12023): Found entity 1: lfsr File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/lfsr.v Line: 7
Error (10048): Verilog HDL error at shiftreg.v(34): values cannot be assigned directly to all or part of array "internal_reg" - assignments must be made to individual elements only File: C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/V/shiftreg.v Line: 34
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/output_files/adc_mic_lcd.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
    Error: Peak virtual memory: 600 megabytes
    Error: Processing ended: Tue May 30 11:32:58 2017
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/16.1/quartus_projects/adc_mic_lcd/output_files/adc_mic_lcd.map.smsg.


