### I'm Saksham Rawat

ğŸ“ Final-year Electrical Engineering student  
ğŸ’» Learning Verilog 
---
ğŸ› ï¸ **Tech Stack**  
- Languages: `C` `Python` `Verilog`
- 
- Tools: `Vivado` `Xilinx ISE` `LTspice` `Ngspice` `Xschem`
- 
- Platforms: `GitHub`, `HDL Bits`, `Linux`

---

### ğŸŒ Connect with me

<a href="mailto:sakshamrawatb26@gmail.com"><img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white"/></a>

<a href="" target="_blank"><img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white"/></a>
[![HDLBits Profile](https://img.shields.io/badge/HDLBits-View%20My%20Work-blue?style=for-the-badge)](https://hdlbits.01xz.net/wiki/Special:VlgStats/Me)
---


